Fitter report for NiosII_stratixII_2s60_standard
Wed Sep 30 17:55:06 2009
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. HardCopy Device Resource Guide
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. Bidir Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. PLL Summary
 16. PLL Usage
 17. Output Pin Default Load For Reported TCO
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter RAM Summary
 25. Fitter DSP Block Usage Summary
 26. DSP Block Details
 27. Interconnect Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+-------------------------------+-----------------------------------------------+
; Fitter Status                 ; Successful - Wed Sep 30 17:55:05 2009         ;
; Quartus II Version            ; 9.0 Build 184 04/29/2009 SP 1 SJ Full Version ;
; Revision Name                 ; NiosII_stratixII_2s60_standard                ;
; Top-level Entity Name         ; NiosII_stratixII_2s60_standard                ;
; Family                        ; Stratix II                                    ;
; Device                        ; EP2S60F672C5                                  ;
; Timing Models                 ; Final                                         ;
; Logic utilization             ; 10 %                                          ;
;     Combinational ALUTs       ; 4,163 / 48,352 ( 9 % )                        ;
;     Dedicated logic registers ; 2,588 / 48,352 ( 5 % )                        ;
; Total registers               ; 2809                                          ;
; Total pins                    ; 178 / 493 ( 36 % )                            ;
; Total virtual pins            ; 1                                             ;
; Total block memory bits       ; 571,136 / 2,544,192 ( 22 % )                  ;
; DSP block 9-bit elements      ; 8 / 288 ( 3 % )                               ;
; Total PLLs                    ; 1 / 6 ( 17 % )                                ;
; Total DLLs                    ; 0 / 2 ( 0 % )                                 ;
+-------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                             ; Setting                        ; Default Value                  ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                             ; EP2S60F672C5                   ;                                ;
; Maximum processors allowed for parallel compilation                ; All                            ;                                ;
; Fit Attempts to Skip                                               ; 0                              ; 0.0                            ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                             ; Off                            ;
; Perform Register Duplication for Performance                       ; On                             ; Off                            ;
; Perform Register Retiming for Performance                          ; On                             ; Off                            ;
; Perform Asynchronous Signal Pipelining                             ; On                             ; Off                            ;
; Fitter Effort                                                      ; Standard Fit                   ; Auto Fit                       ;
; Use smart compilation                                              ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                      ; Off                            ; Off                            ;
; Router Timing Optimization Level                                   ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                        ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                           ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                        ; Off                            ; Off                            ;
; Optimize Hold Timing                                               ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                       ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                       ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                    ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                           ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                     ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                         ; On                             ; On                             ;
; Limit to One Fitting Attempt                                       ; Off                            ; Off                            ;
; Final Placement Optimizations                                      ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                      ; 1                              ; 1                              ;
; PCI I/O                                                            ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                              ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                          ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                 ; Off                            ; Off                            ;
; Auto Packed Registers                                              ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                  ; On                             ; On                             ;
; Auto Merge PLLs                                                    ; On                             ; On                             ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                            ; Off                            ;
; Physical Synthesis Effort Level                                    ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                           ; Auto                           ;
; Auto Register Duplication                                          ; Auto                           ; Auto                           ;
; Auto Global Clock                                                  ; On                             ; On                             ;
; Auto Global Register Control Signals                               ; On                             ; On                             ;
; Stop After Congestion Map Generation                               ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                  ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                            ; Off                            ;
+--------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.87        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  13.8%      ;
;     3-4 processors         ;   8.6%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------+
; I/O Assignment Warnings                                                         ;
+-------------------------------------------------+-------------------------------+
; Pin Name                                        ; Reason                        ;
+-------------------------------------------------+-------------------------------+
; clk                                             ; Incomplete set of assignments ;
; altera_reserved_tms                             ; Incomplete set of assignments ;
; altera_reserved_tck                             ; Incomplete set of assignments ;
; altera_reserved_tdi                             ; Incomplete set of assignments ;
; altera_reserved_ntrst                           ; Incomplete set of assignments ;
; reset_n                                         ; Incomplete set of assignments ;
; in_port_to_the_button_pio[0]                    ; Incomplete set of assignments ;
; in_port_to_the_button_pio[1]                    ; Incomplete set of assignments ;
; in_port_to_the_button_pio[3]                    ; Incomplete set of assignments ;
; in_port_to_the_button_pio[2]                    ; Incomplete set of assignments ;
; irq_from_the_lan91c111                          ; Incomplete set of assignments ;
; rxd_to_the_uart1                                ; Incomplete set of assignments ;
; pll_c0_out                                      ; Incomplete set of assignments ;
; pll_c1_out                                      ; Incomplete set of assignments ;
; be_n_to_the_ext_ram[0]                          ; Incomplete set of assignments ;
; be_n_to_the_ext_ram[1]                          ; Incomplete set of assignments ;
; be_n_to_the_ext_ram[2]                          ; Incomplete set of assignments ;
; be_n_to_the_ext_ram[3]                          ; Incomplete set of assignments ;
; byteenablen_to_the_lan91c111[0]                 ; Incomplete set of assignments ;
; byteenablen_to_the_lan91c111[1]                 ; Incomplete set of assignments ;
; byteenablen_to_the_lan91c111[2]                 ; Incomplete set of assignments ;
; byteenablen_to_the_lan91c111[3]                 ; Incomplete set of assignments ;
; ext_ram_bus_address[0]                          ; Incomplete set of assignments ;
; ext_ram_bus_address[1]                          ; Incomplete set of assignments ;
; ext_ram_bus_address[2]                          ; Incomplete set of assignments ;
; ext_ram_bus_address[3]                          ; Incomplete set of assignments ;
; ext_ram_bus_address[4]                          ; Incomplete set of assignments ;
; ext_ram_bus_address[5]                          ; Incomplete set of assignments ;
; ext_ram_bus_address[6]                          ; Incomplete set of assignments ;
; ext_ram_bus_address[7]                          ; Incomplete set of assignments ;
; ext_ram_bus_address[8]                          ; Incomplete set of assignments ;
; ext_ram_bus_address[9]                          ; Incomplete set of assignments ;
; ext_ram_bus_address[10]                         ; Incomplete set of assignments ;
; ext_ram_bus_address[11]                         ; Incomplete set of assignments ;
; ext_ram_bus_address[12]                         ; Incomplete set of assignments ;
; ext_ram_bus_address[13]                         ; Incomplete set of assignments ;
; ext_ram_bus_address[14]                         ; Incomplete set of assignments ;
; ext_ram_bus_address[15]                         ; Incomplete set of assignments ;
; ext_ram_bus_address[16]                         ; Incomplete set of assignments ;
; ext_ram_bus_address[17]                         ; Incomplete set of assignments ;
; ext_ram_bus_address[18]                         ; Incomplete set of assignments ;
; ext_ram_bus_address[19]                         ; Incomplete set of assignments ;
; ext_ram_bus_address[20]                         ; Incomplete set of assignments ;
; ext_ram_bus_address[21]                         ; Incomplete set of assignments ;
; ext_ram_bus_address[22]                         ; Incomplete set of assignments ;
; ext_ram_bus_address[23]                         ; Incomplete set of assignments ;
; ior_n_to_the_lan91c111                          ; Incomplete set of assignments ;
; iow_n_to_the_lan91c111                          ; Incomplete set of assignments ;
; read_n_to_the_ext_flash                         ; Incomplete set of assignments ;
; read_n_to_the_ext_ram                           ; Incomplete set of assignments ;
; select_n_to_the_ext_flash                       ; Incomplete set of assignments ;
; select_n_to_the_ext_ram                         ; Incomplete set of assignments ;
; write_n_to_the_ext_flash                        ; Incomplete set of assignments ;
; write_n_to_the_ext_ram                          ; Incomplete set of assignments ;
; LCD_E_from_the_lcd_display                      ; Incomplete set of assignments ;
; LCD_RS_from_the_lcd_display                     ; Incomplete set of assignments ;
; LCD_RW_from_the_lcd_display                     ; Incomplete set of assignments ;
; out_port_from_the_led_pio[0]                    ; Incomplete set of assignments ;
; out_port_from_the_led_pio[1]                    ; Incomplete set of assignments ;
; out_port_from_the_led_pio[2]                    ; Incomplete set of assignments ;
; out_port_from_the_led_pio[3]                    ; Incomplete set of assignments ;
; out_port_from_the_led_pio[4]                    ; Incomplete set of assignments ;
; out_port_from_the_led_pio[5]                    ; Incomplete set of assignments ;
; out_port_from_the_led_pio[6]                    ; Incomplete set of assignments ;
; out_port_from_the_led_pio[7]                    ; Incomplete set of assignments ;
; zs_addr_from_the_sdram[0]                       ; Incomplete set of assignments ;
; zs_addr_from_the_sdram[1]                       ; Incomplete set of assignments ;
; zs_addr_from_the_sdram[2]                       ; Incomplete set of assignments ;
; zs_addr_from_the_sdram[3]                       ; Incomplete set of assignments ;
; zs_addr_from_the_sdram[4]                       ; Incomplete set of assignments ;
; zs_addr_from_the_sdram[5]                       ; Incomplete set of assignments ;
; zs_addr_from_the_sdram[6]                       ; Incomplete set of assignments ;
; zs_addr_from_the_sdram[7]                       ; Incomplete set of assignments ;
; zs_addr_from_the_sdram[8]                       ; Incomplete set of assignments ;
; zs_addr_from_the_sdram[9]                       ; Incomplete set of assignments ;
; zs_addr_from_the_sdram[10]                      ; Incomplete set of assignments ;
; zs_addr_from_the_sdram[11]                      ; Incomplete set of assignments ;
; zs_ba_from_the_sdram[0]                         ; Incomplete set of assignments ;
; zs_ba_from_the_sdram[1]                         ; Incomplete set of assignments ;
; zs_cas_n_from_the_sdram                         ; Incomplete set of assignments ;
; zs_cke_from_the_sdram                           ; Incomplete set of assignments ;
; zs_cs_n_from_the_sdram                          ; Incomplete set of assignments ;
; zs_dqm_from_the_sdram[0]                        ; Incomplete set of assignments ;
; zs_dqm_from_the_sdram[1]                        ; Incomplete set of assignments ;
; zs_dqm_from_the_sdram[2]                        ; Incomplete set of assignments ;
; zs_dqm_from_the_sdram[3]                        ; Incomplete set of assignments ;
; zs_ras_n_from_the_sdram                         ; Incomplete set of assignments ;
; zs_we_n_from_the_sdram                          ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[0]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[1]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[2]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[3]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[4]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[5]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[6]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[7]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[8]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[9]              ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[10]             ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[11]             ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[12]             ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[13]             ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[14]             ; Incomplete set of assignments ;
; out_port_from_the_seven_seg_pio[15]             ; Incomplete set of assignments ;
; txd_from_the_uart1                              ; Incomplete set of assignments ;
; altera_reserved_tdo                             ; Incomplete set of assignments ;
; ext_ram_bus_data[0]                             ; Incomplete set of assignments ;
; ext_ram_bus_data[1]                             ; Incomplete set of assignments ;
; ext_ram_bus_data[2]                             ; Incomplete set of assignments ;
; ext_ram_bus_data[3]                             ; Incomplete set of assignments ;
; ext_ram_bus_data[4]                             ; Incomplete set of assignments ;
; ext_ram_bus_data[5]                             ; Incomplete set of assignments ;
; ext_ram_bus_data[6]                             ; Incomplete set of assignments ;
; ext_ram_bus_data[7]                             ; Incomplete set of assignments ;
; ext_ram_bus_data[8]                             ; Incomplete set of assignments ;
; ext_ram_bus_data[9]                             ; Incomplete set of assignments ;
; ext_ram_bus_data[10]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[11]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[12]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[13]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[14]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[15]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[16]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[17]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[18]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[19]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[20]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[21]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[22]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[23]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[24]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[25]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[26]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[27]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[28]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[29]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[30]                            ; Incomplete set of assignments ;
; ext_ram_bus_data[31]                            ; Incomplete set of assignments ;
; LCD_data_to_and_from_the_lcd_display[0]         ; Incomplete set of assignments ;
; LCD_data_to_and_from_the_lcd_display[1]         ; Incomplete set of assignments ;
; LCD_data_to_and_from_the_lcd_display[2]         ; Incomplete set of assignments ;
; LCD_data_to_and_from_the_lcd_display[3]         ; Incomplete set of assignments ;
; LCD_data_to_and_from_the_lcd_display[4]         ; Incomplete set of assignments ;
; LCD_data_to_and_from_the_lcd_display[5]         ; Incomplete set of assignments ;
; LCD_data_to_and_from_the_lcd_display[6]         ; Incomplete set of assignments ;
; LCD_data_to_and_from_the_lcd_display[7]         ; Incomplete set of assignments ;
; bidir_port_to_and_from_the_reconfig_request_pio ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[0]                  ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[1]                  ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[2]                  ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[3]                  ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[4]                  ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[5]                  ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[6]                  ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[7]                  ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[8]                  ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[9]                  ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[10]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[11]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[12]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[13]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[14]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[15]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[16]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[17]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[18]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[19]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[20]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[21]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[22]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[23]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[24]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[25]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[26]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[27]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[28]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[29]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[30]                 ; Incomplete set of assignments ;
; zs_dq_to_and_from_the_sdram[31]                 ; Incomplete set of assignments ;
; ENET_ADS_N                                      ; Incomplete set of assignments ;
; ENET_AEN                                        ; Incomplete set of assignments ;
; FLASH_BYTE_N                                    ; Incomplete set of assignments ;
; FLASH_WP_N                                      ; Incomplete set of assignments ;
+-------------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                    ; Action          ; Operation                                         ; Reason                                 ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                 ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[0]                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; be_n_to_the_ext_ram[0]                                                                                                                                                           ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[0]                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[1]                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; be_n_to_the_ext_ram[1]                                                                                                                                                           ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[1]                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[2]                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; be_n_to_the_ext_ram[2]                                                                                                                                                           ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[2]                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[3]                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; be_n_to_the_ext_ram[3]                                                                                                                                                           ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|be_n_to_the_ext_ram[3]                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|byteenablen_to_the_lan91c111[0]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; byteenablen_to_the_lan91c111[0]                                                                                                                                                  ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|byteenablen_to_the_lan91c111[0]                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|byteenablen_to_the_lan91c111[1]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; byteenablen_to_the_lan91c111[1]                                                                                                                                                  ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|byteenablen_to_the_lan91c111[1]                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|byteenablen_to_the_lan91c111[2]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; byteenablen_to_the_lan91c111[2]                                                                                                                                                  ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|byteenablen_to_the_lan91c111[2]                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|byteenablen_to_the_lan91c111[3]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; byteenablen_to_the_lan91c111[3]                                                                                                                                                  ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|byteenablen_to_the_lan91c111[3]                                                                        ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle                                                                                    ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[31]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle                                                                                    ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                                ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[30]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_1                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                                ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[29]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_2                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                                ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[28]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_3                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                                ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[27]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_4                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                                ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[26]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_5                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                                ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[25]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_6                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                                ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[24]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_7                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                                ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[23]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_8                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                                ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[22]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_9                                                                       ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[21]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_10                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[20]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_11                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[19]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_12                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[18]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_13                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[17]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_14                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[16]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_15                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_16                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_16                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[15]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_16                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_17                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_17                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[14]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_17                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_18                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_18                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[13]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_18                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_19                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_19                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[12]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_19                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_20                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_20                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[11]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_20                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_21                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_21                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[10]                                                                                                                                                             ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_21                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_22                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_22                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[9]                                                                                                                                                              ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_22                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_23                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_23                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[8]                                                                                                                                                              ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_23                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_24                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_24                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[7]                                                                                                                                                              ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_24                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_25                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_25                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[6]                                                                                                                                                              ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_25                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_26                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_26                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[5]                                                                                                                                                              ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_26                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_27                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_27                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[4]                                                                                                                                                              ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_27                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_28                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_28                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[3]                                                                                                                                                              ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_28                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_29                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_29                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[2]                                                                                                                                                              ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_29                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_30                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_30                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[1]                                                                                                                                                              ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_30                                                                      ; Duplicated      ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_31                                                                               ; REGOUT           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_31                                                                      ; Packed Register ; Register Packing                                  ; Fast Output Enable Register assignment ; REGOUT    ;                ; ext_ram_bus_data[0]                                                                                                                                                              ; OE               ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[0]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[0]                                                                                                                                                              ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[1]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[1]                                                                                                                                                              ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[2]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[2]                                                                                                                                                              ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[3]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[3]                                                                                                                                                              ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[4]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[4]                                                                                                                                                              ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[5]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[5]                                                                                                                                                              ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[6]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[6]                                                                                                                                                              ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[7]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[7]                                                                                                                                                              ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[8]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[8]                                                                                                                                                              ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[9]                                                                        ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[9]                                                                                                                                                              ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[10]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[10]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[11]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[11]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[12]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[12]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[13]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[13]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[14]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[14]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[15]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[15]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[16]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[16]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[17]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[17]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[18]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[18]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[19]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[19]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[20]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[20]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[21]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[21]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[22]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[22]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[23]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[23]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[24]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[24]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[25]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[25]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[26]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[26]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[27]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[27]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[28]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[28]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[29]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[29]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[30]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[30]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_outgoing_ext_ram_bus_data[31]                                                                       ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_data[31]                                                                                                                                                             ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[0]                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[0]                                                                                                                                                           ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[1]                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[1]                                                                                                                                                           ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[2]                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[2]                                                                                                                                                           ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[3]                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[3]                                                                                                                                                           ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[4]                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[4]                                                                                                                                                           ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[5]                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[5]                                                                                                                                                           ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[6]                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[6]                                                                                                                                                           ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[7]                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[7]                                                                                                                                                           ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[8]                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[8]                                                                                                                                                           ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[9]                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[9]                                                                                                                                                           ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[10]                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[10]                                                                                                                                                          ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[11]                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[11]                                                                                                                                                          ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[12]                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[12]                                                                                                                                                          ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[13]                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[13]                                                                                                                                                          ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[14]                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[14]                                                                                                                                                          ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[15]                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[15]                                                                                                                                                          ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[16]                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[16]                                                                                                                                                          ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[17]                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[17]                                                                                                                                                          ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[18]                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[18]                                                                                                                                                          ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[19]                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[19]                                                                                                                                                          ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[20]                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[20]                                                                                                                                                          ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[21]                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[21]                                                                                                                                                          ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[22]                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[22]                                                                                                                                                          ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_address[23]                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ext_ram_bus_address[23]                                                                                                                                                          ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[0]                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[0]                                                                                                                                                              ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[1]                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[1]                                                                                                                                                              ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[2]                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[2]                                                                                                                                                              ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[3]                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[3]                                                                                                                                                              ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[4]                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[4]                                                                                                                                                              ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[5]                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[5]                                                                                                                                                              ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[6]                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[6]                                                                                                                                                              ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[7]                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[7]                                                                                                                                                              ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[8]                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[8]                                                                                                                                                              ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[9]                                                                  ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[9]                                                                                                                                                              ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[10]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[10]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[11]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[11]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[12]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[12]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[13]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[13]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[14]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[14]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[15]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[15]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[16]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[16]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[17]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[17]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[18]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[18]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[19]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[19]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[20]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[20]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[21]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[21]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[22]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[22]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[23]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[23]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[24]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[24]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[25]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[25]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[26]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[26]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[27]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[27]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[28]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[28]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[29]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[29]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[30]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[30]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|internal_incoming_ext_ram_bus_data[31]                                                                 ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; ext_ram_bus_data[31]                                                                                                                                                             ; COMBOUT          ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ior_n_to_the_lan91c111                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; ior_n_to_the_lan91c111                                                                                                                                                           ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ior_n_to_the_lan91c111                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|iow_n_to_the_lan91c111                                                                                 ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; iow_n_to_the_lan91c111                                                                                                                                                           ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|iow_n_to_the_lan91c111                                                                                 ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|read_n_to_the_ext_flash                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; read_n_to_the_ext_flash                                                                                                                                                          ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|read_n_to_the_ext_flash                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|read_n_to_the_ext_ram                                                                                  ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; read_n_to_the_ext_ram                                                                                                                                                            ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|read_n_to_the_ext_ram                                                                                  ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|select_n_to_the_ext_flash                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; select_n_to_the_ext_flash                                                                                                                                                        ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|select_n_to_the_ext_flash                                                                              ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|select_n_to_the_ext_ram                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; select_n_to_the_ext_ram                                                                                                                                                          ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|select_n_to_the_ext_ram                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|write_n_to_the_ext_flash                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; write_n_to_the_ext_flash                                                                                                                                                         ; DATAIN           ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|write_n_to_the_ext_flash                                                                               ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; sdram:the_sdram|m_addr[0]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram[0]                                                                                                                                                        ; DATAIN           ;                       ;
; sdram:the_sdram|m_addr[0]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_addr[0]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_addr[1]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram[1]                                                                                                                                                        ; DATAIN           ;                       ;
; sdram:the_sdram|m_addr[1]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_addr[1]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_addr[2]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram[2]                                                                                                                                                        ; DATAIN           ;                       ;
; sdram:the_sdram|m_addr[2]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_addr[2]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_addr[3]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram[3]                                                                                                                                                        ; DATAIN           ;                       ;
; sdram:the_sdram|m_addr[3]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_addr[3]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_addr[4]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram[4]                                                                                                                                                        ; DATAIN           ;                       ;
; sdram:the_sdram|m_addr[4]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_addr[4]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_addr[5]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram[5]                                                                                                                                                        ; DATAIN           ;                       ;
; sdram:the_sdram|m_addr[5]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_addr[5]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_addr[6]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram[6]                                                                                                                                                        ; DATAIN           ;                       ;
; sdram:the_sdram|m_addr[6]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_addr[6]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_addr[7]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram[7]                                                                                                                                                        ; DATAIN           ;                       ;
; sdram:the_sdram|m_addr[7]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_addr[7]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_addr[8]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram[8]                                                                                                                                                        ; DATAIN           ;                       ;
; sdram:the_sdram|m_addr[8]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_addr[8]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_addr[9]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram[9]                                                                                                                                                        ; DATAIN           ;                       ;
; sdram:the_sdram|m_addr[9]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_addr[9]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_addr[10]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram[10]                                                                                                                                                       ; DATAIN           ;                       ;
; sdram:the_sdram|m_addr[10]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_addr[10]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_addr[11]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_addr_from_the_sdram[11]                                                                                                                                                       ; DATAIN           ;                       ;
; sdram:the_sdram|m_addr[11]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_addr[11]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_bank[0]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_ba_from_the_sdram[0]                                                                                                                                                          ; DATAIN           ;                       ;
; sdram:the_sdram|m_bank[0]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_bank[0]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_bank[1]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_ba_from_the_sdram[1]                                                                                                                                                          ; DATAIN           ;                       ;
; sdram:the_sdram|m_bank[1]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_bank[1]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_cmd[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_we_n_from_the_sdram                                                                                                                                                           ; DATAIN           ;                       ;
; sdram:the_sdram|m_cmd[0]                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_cmd[0]~_Duplicate_1                                                                                                                                            ; REGOUT           ;                       ;
; sdram:the_sdram|m_cmd[0]                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; sdram:the_sdram|m_cmd[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_cas_n_from_the_sdram                                                                                                                                                          ; DATAIN           ;                       ;
; sdram:the_sdram|m_cmd[1]                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_cmd[1]~_Duplicate_1                                                                                                                                            ; REGOUT           ;                       ;
; sdram:the_sdram|m_cmd[1]                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; sdram:the_sdram|m_cmd[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_ras_n_from_the_sdram                                                                                                                                                          ; DATAIN           ;                       ;
; sdram:the_sdram|m_cmd[2]                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_cmd[2]~_Duplicate_1                                                                                                                                            ; REGOUT           ;                       ;
; sdram:the_sdram|m_cmd[2]                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; sdram:the_sdram|m_cmd[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_cs_n_from_the_sdram                                                                                                                                                           ; DATAIN           ;                       ;
; sdram:the_sdram|m_cmd[3]                                                                                                                                                ; Inverted        ; Register Packing                                  ; Fast Output Register assignment        ;           ;                ;                                                                                                                                                                                  ;                  ;                       ;
; sdram:the_sdram|m_data[0]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[0]                                                                                                                                                   ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[0]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[0]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[1]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[1]                                                                                                                                                   ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[1]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[1]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[2]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[2]                                                                                                                                                   ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[2]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[2]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[3]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[3]                                                                                                                                                   ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[3]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[3]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[4]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[4]                                                                                                                                                   ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[4]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[4]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[5]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[5]                                                                                                                                                   ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[5]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[5]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[6]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[6]                                                                                                                                                   ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[6]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[6]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[7]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[7]                                                                                                                                                   ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[7]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[7]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[8]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[8]                                                                                                                                                   ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[8]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[8]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[9]                                                                                                                                               ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[9]                                                                                                                                                   ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[9]                                                                                                                                               ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[9]~_Duplicate_1                                                                                                                                           ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[10]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[10]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[10]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[10]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[11]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[11]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[11]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[11]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[12]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[12]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[12]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[12]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[13]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[13]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[13]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[13]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[14]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[14]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[14]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[14]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[15]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[15]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[15]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[15]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[16]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[16]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[16]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[16]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[17]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[17]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[17]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[17]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[18]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[18]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[18]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[18]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[19]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[19]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[19]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[19]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[20]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[20]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[20]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[20]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[21]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[21]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[21]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[21]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[22]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[22]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[22]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[22]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[23]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[23]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[23]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[23]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[24]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[24]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[24]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[24]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[25]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[25]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[25]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[25]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[26]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[26]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[26]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[26]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[27]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[27]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[27]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[27]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[28]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[28]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[28]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[28]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[29]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[29]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[29]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[29]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[30]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[30]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[30]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[30]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_data[31]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[31]                                                                                                                                                  ; DATAIN           ;                       ;
; sdram:the_sdram|m_data[31]                                                                                                                                              ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_data[31]~_Duplicate_1                                                                                                                                          ; REGOUT           ;                       ;
; sdram:the_sdram|m_dqm[0]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dqm_from_the_sdram[0]                                                                                                                                                         ; DATAIN           ;                       ;
; sdram:the_sdram|m_dqm[0]                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_dqm[0]~_Duplicate_1                                                                                                                                            ; REGOUT           ;                       ;
; sdram:the_sdram|m_dqm[1]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dqm_from_the_sdram[1]                                                                                                                                                         ; DATAIN           ;                       ;
; sdram:the_sdram|m_dqm[1]                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_dqm[1]~_Duplicate_1                                                                                                                                            ; REGOUT           ;                       ;
; sdram:the_sdram|m_dqm[2]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dqm_from_the_sdram[2]                                                                                                                                                         ; DATAIN           ;                       ;
; sdram:the_sdram|m_dqm[2]                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_dqm[2]~_Duplicate_1                                                                                                                                            ; REGOUT           ;                       ;
; sdram:the_sdram|m_dqm[3]                                                                                                                                                ; Packed Register ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; zs_dqm_from_the_sdram[3]                                                                                                                                                         ; DATAIN           ;                       ;
; sdram:the_sdram|m_dqm[3]                                                                                                                                                ; Duplicated      ; Register Packing                                  ; Fast Output Register assignment        ; REGOUT    ;                ; sdram:the_sdram|m_dqm[3]~_Duplicate_1                                                                                                                                            ; REGOUT           ;                       ;
; sdram:the_sdram|za_data[0]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[0]                                                                                                                                                   ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[1]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[1]                                                                                                                                                   ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[2]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[2]                                                                                                                                                   ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[3]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[3]                                                                                                                                                   ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[4]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[4]                                                                                                                                                   ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[5]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[5]                                                                                                                                                   ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[6]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[6]                                                                                                                                                   ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[7]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[7]                                                                                                                                                   ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[8]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[8]                                                                                                                                                   ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[9]                                                                                                                                              ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[9]                                                                                                                                                   ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[10]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[10]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[11]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[11]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[12]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[12]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[13]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[13]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[14]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[14]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[15]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[15]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[16]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[16]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[17]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[17]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[18]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[18]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[19]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[19]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[20]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[20]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[21]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[21]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[22]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[22]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[23]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[23]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[24]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[24]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[25]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[25]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[26]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[26]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[27]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[27]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[28]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[28]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[29]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[29]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[30]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[30]                                                                                                                                                  ; COMBOUT          ;                       ;
; sdram:the_sdram|za_data[31]                                                                                                                                             ; Packed Register ; Register Packing                                  ; Fast Input Register assignment         ; REGOUT    ;                ; zs_dq_to_and_from_the_sdram[31]                                                                                                                                                  ; COMBOUT          ;                       ;
; NiosII_stratixII_2s60_standard_clock_0_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_0_in|cpu_data_master_requests_NiosII_stratixII_2s60_standard_clock_0_in   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_standard_clock_0_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_0_in|cpu_data_master_requests_NiosII_stratixII_2s60_standard_clock_0_in~DUPLICATE  ;                  ;                       ;
; NiosII_stratixII_2s60_standard_clock_0_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_0_in|cpu_data_master_requests_NiosII_stratixII_2s60_standard_clock_0_in~0 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; NiosII_stratixII_2s60_standard_clock_0_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_0_in|cpu_data_master_requests_NiosII_stratixII_2s60_standard_clock_0_in~0DUPLICATE ;                  ;                       ;
; cpu:the_cpu|D_src2_hazard_E                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cpu:the_cpu|D_src2_hazard_E~DUPLICATE                                                                                                                                            ;                  ;                       ;
; cpu:the_cpu|E_src2_hazard_M                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cpu:the_cpu|E_src2_hazard_M~DUPLICATE                                                                                                                                            ;                  ;                       ;
; cpu:the_cpu|E_wrctl_data_ienable_reg_irq0~2                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cpu:the_cpu|E_wrctl_data_ienable_reg_irq0~2DUPLICATE                                                                                                                             ;                  ;                       ;
; cpu_data_master_arbitrator:the_cpu_data_master|A_WE_StdLogicVector~36                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cpu_data_master_arbitrator:the_cpu_data_master|A_WE_StdLogicVector~36DUPLICATE                                                                                                   ;                  ;                       ;
; cpu_data_master_arbitrator:the_cpu_data_master|internal_cpu_data_master_dbs_address[1]                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cpu_data_master_arbitrator:the_cpu_data_master|internal_cpu_data_master_dbs_address[1]~DUPLICATE                                                                                 ;                  ;                       ;
; cpu_data_master_arbitrator:the_cpu_data_master|internal_cpu_data_master_dbs_address[1]~1                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cpu_data_master_arbitrator:the_cpu_data_master|internal_cpu_data_master_dbs_address[1]~1DUPLICATE                                                                                ;                  ;                       ;
; cpu_data_master_arbitrator:the_cpu_data_master|internal_cpu_data_master_waitrequest                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cpu_data_master_arbitrator:the_cpu_data_master|internal_cpu_data_master_waitrequest~DUPLICATE                                                                                    ;                  ;                       ;
; cpu_instruction_master_arbitrator:the_cpu_instruction_master|internal_cpu_instruction_master_latency_counter[0]                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cpu_instruction_master_arbitrator:the_cpu_instruction_master|internal_cpu_instruction_master_latency_counter[0]~DUPLICATE                                                        ;                  ;                       ;
; cpu_instruction_master_arbitrator:the_cpu_instruction_master|p1_cpu_instruction_master_latency_counter[0]~3                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; cpu_instruction_master_arbitrator:the_cpu_instruction_master|p1_cpu_instruction_master_latency_counter[0]~3DUPLICATE                                                             ;                  ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_slavearbiterlockenable                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_slavearbiterlockenable~DUPLICATE                                                       ;                  ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_slavearbiterlockenable~0                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_slavearbiterlockenable~0DUPLICATE                                                      ;                  ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_address[0]~1                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_address[0]~1DUPLICATE                                                                            ;                  ;                       ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_address[0]~20                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization               ;           ;                ; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|p1_ext_ram_bus_address[0]~20DUPLICATE                                                                           ;                  ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------------------+-----------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


Color Legend:
  -- Green:
      -- Package Resource:       The HardCopy device package can be migrated from the selected FPGA device package, and the design has been fitted with the target device migration enabled.
      -- Other Device Resources: The resource quantity is within the acceptable range of the HardCopy device and package, indicating that migration from the selected FPGA device package will likely be successful. You must compile and check the HardCopy companion revision to ensure migration is successful.
  -- Orange:
      -- Package Resource:       The HardCopy device package can be migrated from the selected FPGA device package; however, the design has not been fitted with the target device migration enabled.
      -- Other Device Resources: The resource quantity is within the acceptable range of the HardCopy device and package; however, the resource is constrained so much that the design may not migrate.
  -- Red:
      -- Package Resource:       The HardCopy device package cannot be migrated from the selected FPGA device package.
      -- Other Device Resources: The design did not migrate because the resource quantity exceeds the acceptable range of the HardCopy device and package, or, for other reasons detailed in the footnotes.

Note: The used resource quantities listed for each HardCopy device and package combination are estimates only.
Migrate your design from the selected FPGA device and compile for the HardCopy companion revision to obtain the most accurate measurement of HardCopy resource utilization.

Note: The Device Resource Guide cannot estimate the routing demand by the design in a HardCopy device.
Migrate your design from the selected FPGA device and compile for the HardCopy companion revision to confirm routability of the design in the selected HardCopy device.

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HardCopy Device Resource Guide                                                                                                                                                                                       ;
+-------------------------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Resource                            ; Stratix II EP2S60    ; HC210W              ; HC210               ; HC220               ; HC220               ; HC230               ; HC240               ; HC240               ;
+-------------------------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
; Migration Compatibility             ;                      ; None                ; None                ; None                ; None                ; None                ; None                ; None                ;
; Primary Migration Constraint        ;                      ; Unsupported feature ; Unsupported feature ; Unsupported feature ; Unsupported feature ; Unsupported feature ; Unsupported feature ; Unsupported feature ;
; Package                             ; FBGA - 672           ; FBGA - 484          ; FBGA - 484          ; FBGA - 672          ; FBGA - 780          ; FBGA - 1020         ; FBGA - 1020         ; FBGA - 1508         ;
; Logic                               ; --                   ; 10%                 ; 10%                 ; 5%                  ; 5%                  ; 4%                  ; 2%                  ; 2%                  ;
;   -- Logic cells                    ; 4779                 ; --                  ; --                  ; --                  ; --                  ; --                  ; --                  ; --                  ;
;   -- DSP elements                   ; 8                    ; --                  ; --                  ; --                  ; --                  ; --                  ; --                  ; --                  ;
; Pins                                ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- Total                          ; 178                  ; 178 / 309           ; 178 / 335           ; 178 / 493           ; 178 / 495           ; 178 / 699           ; 178 / 743           ; 178 / 952           ;
;   -- Differential Input             ; 0                    ; 0 / 66              ; 0 / 70              ; 0 / 90              ; 0 / 90              ; 0 / 128             ; 0 / 224             ; 0 / 272             ;
;   -- Differential Output            ; 0                    ; 0 / 44              ; 0 / 50              ; 0 / 70              ; 0 / 70              ; 0 / 112             ; 0 / 200             ; 0 / 256             ;
;   -- PCI / PCI-X                    ; 0                    ; 0 / 159             ; 0 / 166             ; 0 / 244             ; 0 / 246             ; 0 / 358             ; 0 / 366             ; 0 / 471             ;
;   -- DQ                             ; 0                    ; 0 / 20              ; 0 / 20              ; 0 / 50              ; 0 / 50              ; 0 / 204             ; 0 / 204             ; 0 / 204             ;
;   -- DQS                            ; 0                    ; 0 / 8               ; 0 / 8               ; 0 / 18              ; 0 / 18              ; 0 / 72              ; 0 / 72              ; 0 / 72              ;
; Memory                              ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- M-RAM                          ; 0                    ; 0 / 0               ; 0 / 0               ; 0 / 2               ; 0 / 2               ; 0 / 6               ; 0 / 9               ; 0 / 9               ;
;   -- M4K blocks & M512 blocks*,**   ; 143                  ; 143 / 190           ; 143 / 190           ; 143 / 408           ; 143 / 408           ; 143 / 614           ; 143 / 816           ; 143 / 816           ;
; PLLs                                ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- Enhanced                       ; 1                    ; 1 / 2               ; 1 / 2               ; 1 / 2               ; 1 / 2               ; 1 / 4               ; 1 / 4               ; 1 / 4               ;
;   -- Fast                           ; 0                    ; 0 / 2               ; 0 / 2               ; 0 / 2               ; 0 / 2               ; 0 / 4               ; 0 / 8               ; 0 / 8               ;
; DLLs                                ; 0                    ; 0 / 1               ; 0 / 1               ; 0 / 1               ; 0 / 1               ; 0 / 2               ; 0 / 2               ; 0 / 2               ;
; SERDES                              ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- RX                             ; 0                    ; 0 / 17              ; 0 / 21              ; 0 / 31              ; 0 / 31              ; 0 / 46              ; 0 / 92              ; 0 / 116             ;
;   -- TX                             ; 0                    ; 0 / 18              ; 0 / 19              ; 0 / 29              ; 0 / 29              ; 0 / 44              ; 0 / 88              ; 0 / 116             ;
; Configuration                       ;                      ;                     ;                     ;                     ;                     ;                     ;                     ;                     ;
;   -- CRC                            ; 0                    ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ;
;   -- ASMI                           ; 0                    ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ;
;   -- Remote Update                  ; 0                    ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ; 0 / 0               ;
;   -- JTAG                           ; 1                    ; 1 / 1               ; 1 / 1               ; 1 / 1               ; 1 / 1               ; 1 / 1               ; 1 / 1               ; 1 / 1               ;
+-------------------------------------+----------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+---------------------+
*  Design contains one or more M512 blocks, which cannot be migrated to HardCopy devices.
**  Design contains one or more initialized RAM blocks, which cannot be migrated to HardCopy devices.



+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/menotti/niosII_stratixII_2s60/standard/NiosII_stratixII_2s60_standard.pin.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                           ;
+-----------------------------------------------------------------------------------+---------------------------------------------------------------------+
; Resource                                                                          ; Usage                                                               ;
+-----------------------------------------------------------------------------------+---------------------------------------------------------------------+
; Combinational ALUTs                                                               ; 4,163 / 48,352 ( 9 % )                                              ;
; Dedicated logic registers                                                         ; 2,588 / 48,352 ( 5 % )                                              ;
;                                                                                   ;                                                                     ;
; Combinational ALUT usage by number of inputs                                      ;                                                                     ;
;     -- 7 input functions                                                          ; 28                                                                  ;
;     -- 6 input functions                                                          ; 1106                                                                ;
;     -- 5 input functions                                                          ; 944                                                                 ;
;     -- 4 input functions                                                          ; 798                                                                 ;
;     -- <=3 input functions                                                        ; 1287                                                                ;
;                                                                                   ;                                                                     ;
; Combinational ALUTs by mode                                                       ;                                                                     ;
;     -- normal mode                                                                ; 3445                                                                ;
;     -- extended LUT mode                                                          ; 28                                                                  ;
;     -- arithmetic mode                                                            ; 690                                                                 ;
;     -- shared arithmetic mode                                                     ; 0                                                                   ;
;                                                                                   ;                                                                     ;
; Logic utilization                                                                 ; 5,059 / 48,352 ( 10 % )                                             ;
;     -- Difficulty Clustering Design                                               ; Medium                                                              ;
;     -- Combinational ALUT/register pairs used in final Placement                  ; 4779                                                                ;
;         -- Combinational with no register                                         ; 2191                                                                ;
;         -- Register only                                                          ; 616                                                                 ;
;         -- Combinational with a register                                          ; 1972                                                                ;
;     -- Estimated pairs recoverable by pairing ALUTs and registers as design grows ; -326                                                                ;
;     -- Estimated Combinational ALUT/register pairs unavailable                    ; 606                                                                 ;
;         -- Unavailable due to unpartnered 7 LUTs                                  ; 26                                                                  ;
;         -- Unavailable due to unpartnered 6 LUTs                                  ; 424                                                                 ;
;         -- Unavailable due to unpartnered 5 LUTs                                  ; 155                                                                 ;
;         -- Unavailable due to LAB-wide signal conflicts                           ; 0                                                                   ;
;         -- Unavailable due to LAB input limits                                    ; 0                                                                   ;
;         -- Unavailable due to Virtual IOs                                         ; 1                                                                   ;
;                                                                                   ;                                                                     ;
; Total registers*                                                                  ; 2,809 / 51,182 ( 5 % )                                              ;
;     -- Dedicated logic registers                                                  ; 2,588 / 48,352 ( 5 % )                                              ;
;     -- I/O registers                                                              ; 221 / 2,830 ( 8 % )                                                 ;
;                                                                                   ;                                                                     ;
; ALMs:  partially or completely used                                               ; 2,772 / 24,176 ( 11 % )                                             ;
;                                                                                   ;                                                                     ;
; Total LABs:  partially or completely used                                         ; 382 / 3,022 ( 13 % )                                                ;
;                                                                                   ;                                                                     ;
; User inserted logic elements                                                      ; 0                                                                   ;
; Virtual pins                                                                      ; 1                                                                   ;
; I/O pins                                                                          ; 178 / 493 ( 36 % )                                                  ;
;     -- Clock pins                                                                 ; 1 / 16 ( 6 % )                                                      ;
; Global signals                                                                    ; 9                                                                   ;
; M512s                                                                             ; 2 / 329 ( < 1 % )                                                   ;
; M4Ks                                                                              ; 141 / 255 ( 55 % )                                                  ;
; M-RAMs                                                                            ; 0 / 2 ( 0 % )                                                       ;
; Total block memory bits                                                           ; 571,136 / 2,544,192 ( 22 % )                                        ;
; Total block memory implementation bits                                            ; 650,880 / 2,544,192 ( 26 % )                                        ;
; DSP block 9-bit elements                                                          ; 8 / 288 ( 3 % )                                                     ;
; PLLs                                                                              ; 1 / 6 ( 17 % )                                                      ;
; Global clocks                                                                     ; 9 / 16 ( 56 % )                                                     ;
; Regional clocks                                                                   ; 0 / 32 ( 0 % )                                                      ;
; SERDES transmitters                                                               ; 0 / 84 ( 0 % )                                                      ;
; SERDES receivers                                                                  ; 0 / 84 ( 0 % )                                                      ;
; JTAGs                                                                             ; 1 / 1 ( 100 % )                                                     ;
; ASMI blocks                                                                       ; 0 / 1 ( 0 % )                                                       ;
; CRC blocks                                                                        ; 0 / 1 ( 0 % )                                                       ;
; Remote update blocks                                                              ; 0 / 1 ( 0 % )                                                       ;
; Average interconnect usage (total/H/V)                                            ; 4% / 5% / 4%                                                        ;
; Peak interconnect usage (total/H/V)                                               ; 33% / 32% / 34%                                                     ;
; Maximum fan-out node                                                              ; pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl ;
; Maximum fan-out                                                                   ; 2253                                                                ;
; Highest non-global fan-out signal                                                 ; cpu:the_cpu|W_stall                                                 ;
; Highest non-global fan-out                                                        ; 511                                                                 ;
; Total fan-out                                                                     ; 30815                                                               ;
; Average fan-out                                                                   ; 4.26                                                                ;
+-----------------------------------------------------------------------------------+---------------------------------------------------------------------+
*  Register count does not include registers inside block RAM or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                         ;
+------------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name                         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+------------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk                          ; AF15  ; 8        ; 33           ; 0            ; 0           ; 2                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; in_port_to_the_button_pio[0] ; W24   ; 1        ; 0            ; 14           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; in_port_to_the_button_pio[1] ; W23   ; 1        ; 0            ; 14           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; in_port_to_the_button_pio[2] ; Y24   ; 1        ; 0            ; 15           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; in_port_to_the_button_pio[3] ; Y23   ; 1        ; 0            ; 15           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; irq_from_the_lan91c111       ; AD11  ; 7        ; 50           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; reset_n                      ; AA15  ; 8        ; 28           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; rxd_to_the_uart1             ; H7    ; 5        ; 78           ; 42           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+------------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name                                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+-------------------------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; ENET_ADS_N                          ; AD2   ; 6        ; 78           ; 10           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ENET_AEN                            ; AF10  ; 7        ; 50           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; FLASH_BYTE_N                        ; AB11  ; 7        ; 64           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; FLASH_WP_N                          ; Y6    ; 6        ; 78           ; 10           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; LCD_E_from_the_lcd_display          ; A10   ; 4        ; 50           ; 52           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; LCD_RS_from_the_lcd_display         ; H11   ; 4        ; 54           ; 52           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; LCD_RW_from_the_lcd_display         ; C11   ; 4        ; 50           ; 52           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; be_n_to_the_ext_ram[0]              ; K20   ; 2        ; 0            ; 38           ; 1           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; be_n_to_the_ext_ram[1]              ; K19   ; 2        ; 0            ; 38           ; 2           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; be_n_to_the_ext_ram[2]              ; K22   ; 2        ; 0            ; 39           ; 1           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; be_n_to_the_ext_ram[3]              ; K21   ; 2        ; 0            ; 39           ; 2           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; byteenablen_to_the_lan91c111[0]     ; AD8   ; 7        ; 56           ; 0            ; 2           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; byteenablen_to_the_lan91c111[1]     ; AF9   ; 7        ; 55           ; 0            ; 3           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; byteenablen_to_the_lan91c111[2]     ; Y11   ; 7        ; 54           ; 0            ; 1           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; byteenablen_to_the_lan91c111[3]     ; W12   ; 7        ; 54           ; 0            ; 2           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[0]              ; T2    ; 6        ; 78           ; 22           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[10]             ; AA1   ; 6        ; 78           ; 17           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[11]             ; AA2   ; 6        ; 78           ; 17           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[12]             ; AB1   ; 6        ; 78           ; 16           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[13]             ; AB2   ; 6        ; 78           ; 16           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[14]             ; W3    ; 6        ; 78           ; 15           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[15]             ; W4    ; 6        ; 78           ; 15           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[16]             ; Y3    ; 6        ; 78           ; 14           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[17]             ; Y4    ; 6        ; 78           ; 14           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[18]             ; AA3   ; 6        ; 78           ; 13           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[19]             ; AA4   ; 6        ; 78           ; 13           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[1]              ; T3    ; 6        ; 78           ; 22           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[20]             ; AB3   ; 6        ; 78           ; 12           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[21]             ; AB4   ; 6        ; 78           ; 12           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[22]             ; AC2   ; 6        ; 78           ; 11           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[23]             ; AC3   ; 6        ; 78           ; 11           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[2]              ; U1    ; 6        ; 78           ; 21           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[3]              ; U2    ; 6        ; 78           ; 21           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[4]              ; V1    ; 6        ; 78           ; 20           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[5]              ; V2    ; 6        ; 78           ; 20           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[6]              ; W1    ; 6        ; 78           ; 19           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[7]              ; W2    ; 6        ; 78           ; 19           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[8]              ; Y1    ; 6        ; 78           ; 18           ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_address[9]              ; Y2    ; 6        ; 78           ; 18           ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ior_n_to_the_lan91c111              ; AC10  ; 7        ; 50           ; 0            ; 2           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; iow_n_to_the_lan91c111              ; AE11  ; 7        ; 49           ; 0            ; 3           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_led_pio[0]        ; AD26  ; 1        ; 0            ; 10           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_led_pio[1]        ; AD25  ; 1        ; 0            ; 10           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_led_pio[2]        ; AC25  ; 1        ; 0            ; 11           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_led_pio[3]        ; AC24  ; 1        ; 0            ; 11           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_led_pio[4]        ; AB24  ; 1        ; 0            ; 12           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_led_pio[5]        ; AB23  ; 1        ; 0            ; 12           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_led_pio[6]        ; AB26  ; 1        ; 0            ; 13           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_led_pio[7]        ; AB25  ; 1        ; 0            ; 13           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[0]  ; L23   ; 2        ; 0            ; 37           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[10] ; N22   ; 2        ; 0            ; 32           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[11] ; N19   ; 2        ; 0            ; 31           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[12] ; N20   ; 2        ; 0            ; 31           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[13] ; M19   ; 2        ; 0            ; 30           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[14] ; M20   ; 2        ; 0            ; 30           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[15] ; M21   ; 2        ; 0            ; 33           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[1]  ; L20   ; 2        ; 0            ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[2]  ; L21   ; 2        ; 0            ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[3]  ; L18   ; 2        ; 0            ; 35           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[4]  ; L19   ; 2        ; 0            ; 35           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[5]  ; M23   ; 2        ; 0            ; 34           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[6]  ; M24   ; 2        ; 0            ; 34           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[7]  ; L22   ; 2        ; 0            ; 37           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[8]  ; M22   ; 2        ; 0            ; 33           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; out_port_from_the_seven_seg_pio[9]  ; N21   ; 2        ; 0            ; 32           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; pll_c0_out                          ; AC15  ; 12       ; 30           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; pll_c1_out                          ; AF12  ; 10       ; 45           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; read_n_to_the_ext_flash             ; AB9   ; 7        ; 76           ; 0            ; 2           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; read_n_to_the_ext_ram               ; J22   ; 2        ; 0            ; 41           ; 1           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; select_n_to_the_ext_flash           ; AE4   ; 7        ; 72           ; 0            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; select_n_to_the_ext_ram             ; J19   ; 2        ; 0            ; 40           ; 2           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; txd_from_the_uart1                  ; J5    ; 5        ; 78           ; 43           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; write_n_to_the_ext_flash            ; AD6   ; 7        ; 68           ; 0            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; write_n_to_the_ext_ram              ; J21   ; 2        ; 0            ; 41           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; zs_addr_from_the_sdram[0]           ; AD4   ; 7        ; 73           ; 0            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_addr_from_the_sdram[10]          ; AA10  ; 7        ; 65           ; 0            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_addr_from_the_sdram[11]          ; Y9    ; 7        ; 65           ; 0            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_addr_from_the_sdram[1]           ; AD3   ; 7        ; 73           ; 0            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_addr_from_the_sdram[2]           ; AD5   ; 7        ; 72           ; 0            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_addr_from_the_sdram[3]           ; W9    ; 7        ; 71           ; 0            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_addr_from_the_sdram[4]           ; W10   ; 7        ; 71           ; 0            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_addr_from_the_sdram[5]           ; AB10  ; 7        ; 76           ; 0            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_addr_from_the_sdram[6]           ; AF5   ; 7        ; 68           ; 0            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_addr_from_the_sdram[7]           ; AE5   ; 7        ; 68           ; 0            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_addr_from_the_sdram[8]           ; AC6   ; 7        ; 68           ; 0            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_addr_from_the_sdram[9]           ; AF6   ; 7        ; 67           ; 0            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_ba_from_the_sdram[0]             ; AE23  ; 8        ; 5            ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_ba_from_the_sdram[1]             ; AD23  ; 8        ; 3            ; 0            ; 0           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_cas_n_from_the_sdram             ; AE16  ; 8        ; 23           ; 0            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_cke_from_the_sdram               ; AE20  ; 8        ; 11           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_cs_n_from_the_sdram              ; AE19  ; 8        ; 15           ; 0            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dqm_from_the_sdram[0]            ; AF7   ; 7        ; 63           ; 0            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dqm_from_the_sdram[1]            ; AD7   ; 7        ; 63           ; 0            ; 1           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dqm_from_the_sdram[2]            ; AC7   ; 7        ; 63           ; 0            ; 2           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dqm_from_the_sdram[3]            ; AF8   ; 7        ; 62           ; 0            ; 3           ; yes             ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_ras_n_from_the_sdram             ; AE17  ; 8        ; 21           ; 0            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_we_n_from_the_sdram              ; AE18  ; 8        ; 16           ; 0            ; 0           ; yes             ; no                     ; yes           ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
+-------------------------------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name                                            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+-------------------------------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; LCD_data_to_and_from_the_lcd_display[0]         ; E7    ; 4        ; 76           ; 52           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; LCD_data_to_and_from_the_lcd_display[1]         ; B3    ; 4        ; 73           ; 52           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; LCD_data_to_and_from_the_lcd_display[2]         ; B4    ; 4        ; 72           ; 52           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; LCD_data_to_and_from_the_lcd_display[3]         ; E9    ; 4        ; 71           ; 52           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; LCD_data_to_and_from_the_lcd_display[4]         ; C6    ; 4        ; 68           ; 52           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; LCD_data_to_and_from_the_lcd_display[5]         ; B6    ; 4        ; 67           ; 52           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; LCD_data_to_and_from_the_lcd_display[6]         ; E10   ; 4        ; 64           ; 52           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; LCD_data_to_and_from_the_lcd_display[7]         ; B7    ; 4        ; 63           ; 52           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; bidir_port_to_and_from_the_reconfig_request_pio ; J20   ; 2        ; 0            ; 40           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[0]                             ; E16   ; 3        ; 26           ; 52           ; 1           ; 0                     ; 11                 ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[10]                            ; U3    ; 6        ; 78           ; 21           ; 1           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[11]                            ; U4    ; 6        ; 78           ; 21           ; 2           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[12]                            ; T8    ; 6        ; 78           ; 20           ; 1           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[13]                            ; T9    ; 6        ; 78           ; 20           ; 2           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[14]                            ; V3    ; 6        ; 78           ; 19           ; 1           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[15]                            ; V4    ; 6        ; 78           ; 19           ; 2           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[16]                            ; U5    ; 6        ; 78           ; 18           ; 1           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[17]                            ; U6    ; 6        ; 78           ; 18           ; 2           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[18]                            ; T6    ; 6        ; 78           ; 17           ; 1           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[19]                            ; T7    ; 6        ; 78           ; 17           ; 2           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[1]                             ; G15   ; 3        ; 26           ; 52           ; 2           ; 0                     ; 11                 ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[20]                            ; U7    ; 6        ; 78           ; 16           ; 1           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[21]                            ; U8    ; 6        ; 78           ; 16           ; 2           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[22]                            ; V5    ; 6        ; 78           ; 15           ; 1           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[23]                            ; V6    ; 6        ; 78           ; 15           ; 2           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[24]                            ; V7    ; 6        ; 78           ; 14           ; 1           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[25]                            ; V8    ; 6        ; 78           ; 14           ; 2           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[26]                            ; W5    ; 6        ; 78           ; 13           ; 1           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[27]                            ; W6    ; 6        ; 78           ; 13           ; 2           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[28]                            ; W7    ; 6        ; 78           ; 12           ; 1           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[29]                            ; W8    ; 6        ; 78           ; 12           ; 2           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[2]                             ; E19   ; 3        ; 2            ; 52           ; 0           ; 0                     ; 10                 ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[30]                            ; AA5   ; 6        ; 78           ; 11           ; 1           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[31]                            ; AA6   ; 6        ; 78           ; 11           ; 2           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[3]                             ; D20   ; 3        ; 2            ; 52           ; 3           ; 0                     ; 10                 ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[4]                             ; G19   ; 3        ; 2            ; 52           ; 1           ; 0                     ; 11                 ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[5]                             ; D19   ; 3        ; 2            ; 52           ; 2           ; 0                     ; 11                 ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[6]                             ; E20   ; 3        ; 1            ; 52           ; 0           ; 0                     ; 11                 ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[7]                             ; F20   ; 3        ; 1            ; 52           ; 3           ; 0                     ; 11                 ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[8]                             ; T4    ; 6        ; 78           ; 22           ; 1           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; ext_ram_bus_data[9]                             ; T5    ; 6        ; 78           ; 22           ; 2           ; 0                     ; 3                  ; no     ; yes            ; yes             ; yes                    ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[0]                  ; W15   ; 8        ; 25           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[10]                 ; AF19  ; 8        ; 16           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[11]                 ; AD18  ; 8        ; 16           ; 0            ; 1           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[12]                 ; AD19  ; 8        ; 16           ; 0            ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[13]                 ; AF20  ; 8        ; 15           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[14]                 ; AC17  ; 8        ; 14           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[15]                 ; V17   ; 8        ; 14           ; 0            ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[16]                 ; AB18  ; 8        ; 13           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[17]                 ; AF21  ; 8        ; 11           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[18]                 ; AD20  ; 8        ; 11           ; 0            ; 1           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[19]                 ; AD21  ; 8        ; 11           ; 0            ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[1]                  ; V14   ; 8        ; 25           ; 0            ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[20]                 ; AF22  ; 8        ; 9            ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[21]                 ; AC18  ; 8        ; 7            ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[22]                 ; W18   ; 8        ; 7            ; 0            ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[23]                 ; AB19  ; 8        ; 6            ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[24]                 ; AD22  ; 8        ; 5            ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[25]                 ; AE22  ; 8        ; 5            ; 0            ; 1           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[26]                 ; AF24  ; 8        ; 5            ; 0            ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[27]                 ; AE24  ; 8        ; 3            ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[28]                 ; AB7   ; 7        ; 77           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[29]                 ; V10   ; 7        ; 77           ; 0            ; 1           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[2]                  ; AA16  ; 8        ; 24           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[30]                 ; AA8   ; 7        ; 76           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[31]                 ; AF3   ; 7        ; 73           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[3]                  ; AD16  ; 8        ; 23           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[4]                  ; AF17  ; 8        ; 23           ; 0            ; 1           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[5]                  ; AD17  ; 8        ; 23           ; 0            ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[6]                  ; AF18  ; 8        ; 21           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[7]                  ; AA17  ; 8        ; 19           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[8]                  ; V16   ; 8        ; 19           ; 0            ; 2           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
; zs_dq_to_and_from_the_sdram[9]                  ; AB17  ; 8        ; 17           ; 0            ; 3           ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ;
+-------------------------------------------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 12 / 56 ( 21 % ) ; 3.3V          ; --           ;
; 2        ; 24 / 68 ( 35 % ) ; 3.3V          ; --           ;
; 3        ; 8 / 63 ( 13 % )  ; 3.3V          ; --           ;
; 4        ; 11 / 56 ( 20 % ) ; 3.3V          ; --           ;
; 5        ; 2 / 68 ( 3 % )   ; 3.3V          ; --           ;
; 6        ; 50 / 56 ( 89 % ) ; 3.3V          ; --           ;
; 7        ; 32 / 54 ( 59 % ) ; 3.3V          ; --           ;
; 8        ; 37 / 56 ( 66 % ) ; 3.3V          ; --           ;
; 9        ; 0 / 6 ( 0 % )    ; 3.3V          ; --           ;
; 10       ; 1 / 6 ( 17 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                              ;
+----------+------------+----------+-------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ; 559        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ;            ; 4        ; VCCIO4                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A5       ; 575        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 579        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 591        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 595        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 611        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 622        ; 4        ; LCD_E_from_the_lcd_display                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ;            ; 4        ; VCCIO4                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ; 635        ; 9        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A13      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A14      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A15      ; 641        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ;            ; 3        ; VCCIO3                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 670        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 675        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 687        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 691        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ; 703        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A22      ; 707        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A23      ;            ; 3        ; VCCIO3                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A24      ; 720        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A25      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 431        ; 6        ; ext_ram_bus_address[10]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA2      ; 429        ; 6        ; ext_ram_bus_address[11]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA3      ; 415        ; 6        ; ext_ram_bus_address[18]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA4      ; 413        ; 6        ; ext_ram_bus_address[19]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA5      ; 406        ; 6        ; ext_ram_bus_data[30]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA6      ; 404        ; 6        ; ext_ram_bus_data[31]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA7      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA8      ; 357        ; 7        ; zs_dq_to_and_from_the_sdram[30]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA9      ;            ; 7        ; VREFB7                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AA10     ; 329        ; 7        ; zs_addr_from_the_sdram[10]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ; 311        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 299        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA14     ; 258        ; 8        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 257        ; 8        ; reset_n                                         ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 245        ; 8        ; zs_dq_to_and_from_the_sdram[2]                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ; 233        ; 8        ; zs_dq_to_and_from_the_sdram[7]                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ;            ; 8        ; VREFB8                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AA19     ; 186        ; 8        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA20     ; 180        ; 8        ; ^nCONFIG                                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ; 135        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA22     ; 133        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA23     ; 118        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA24     ; 116        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA25     ; 114        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA26     ; 112        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB1      ; 427        ; 6        ; ext_ram_bus_address[12]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB2      ; 425        ; 6        ; ext_ram_bus_address[13]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB3      ; 411        ; 6        ; ext_ram_bus_address[20]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB4      ; 409        ; 6        ; ext_ram_bus_address[21]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB5      ; 367        ; 7        ; ^nCEO                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB6      ; 365        ; 7        ; PLL_ENA                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB7      ; 361        ; 7        ; zs_dq_to_and_from_the_sdram[28]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB8      ; 359        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ; 356        ; 7        ; read_n_to_the_ext_flash                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB10     ; 358        ; 7        ; zs_addr_from_the_sdram[5]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB11     ; 327        ; 7        ; FLASH_BYTE_N                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB12     ; 315        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ; 274        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB14     ; 268        ; 8        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB15     ; 259        ; 8        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 263        ; 8        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 229        ; 8        ; zs_dq_to_and_from_the_sdram[9]                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB18     ; 213        ; 8        ; zs_dq_to_and_from_the_sdram[16]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ; 197        ; 8        ; zs_dq_to_and_from_the_sdram[23]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB20     ; 185        ; 8        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ; 179        ; 8        ; altera_reserved_ntrst                           ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; AB22     ; 177        ; 8        ; altera_reserved_tck                             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; AB23     ; 134        ; 1        ; out_port_from_the_led_pio[5]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB24     ; 132        ; 1        ; out_port_from_the_led_pio[4]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB25     ; 130        ; 1        ; out_port_from_the_led_pio[7]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB26     ; 128        ; 1        ; out_port_from_the_led_pio[6]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ;            ; 6        ; VCCIO6                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AC2      ; 407        ; 6        ; ext_ram_bus_address[22]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC3      ; 405        ; 6        ; ext_ram_bus_address[23]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC4      ;            ; 6        ; VREFB6                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AC5      ;            ; 7        ; VREFB7                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AC6      ; 336        ; 7        ; zs_addr_from_the_sdram[8]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC7      ; 320        ; 7        ; zs_dqm_from_the_sdram[2]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC8      ; 306        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC9      ; 305        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC10     ; 288        ; 7        ; ior_n_to_the_lan91c111                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC11     ;            ; 7        ; VREFB7                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AC12     ; 281        ; 10       ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC13     ; 272        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC14     ; 270        ; 8        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC15     ; 260        ; 12       ; pll_c0_out                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC16     ;            ; 8        ; VREFB8                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AC17     ; 217        ; 8        ; zs_dq_to_and_from_the_sdram[14]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC18     ; 201        ; 8        ; zs_dq_to_and_from_the_sdram[21]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC19     ; 181        ; 8        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC20     ; 187        ; 8        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC21     ; 184        ; 8        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC22     ;            ; 8        ; VREFB8                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AC23     ;            ; 1        ; VREFB1                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AC24     ; 138        ; 1        ; out_port_from_the_led_pio[3]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC25     ; 136        ; 1        ; out_port_from_the_led_pio[2]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC26     ;            ; 1        ; VCCIO1                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD1      ; 403        ; 6        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD2      ; 401        ; 6        ; ENET_ADS_N                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD3      ; 352        ; 7        ; zs_addr_from_the_sdram[1]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD4      ; 354        ; 7        ; zs_addr_from_the_sdram[0]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD5      ; 349        ; 7        ; zs_addr_from_the_sdram[2]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD6      ; 339        ; 7        ; write_n_to_the_ext_flash                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD7      ; 322        ; 7        ; zs_dqm_from_the_sdram[1]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD8      ; 304        ; 7        ; byteenablen_to_the_lan91c111[0]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD9      ; 307        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD10     ; 291        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD11     ; 289        ; 7        ; irq_from_the_lan91c111                          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD12     ; 280        ; 10       ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD13     ; 278        ; 10       ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD14     ; 275        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD15     ; 267        ; 12       ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD16     ; 241        ; 8        ; zs_dq_to_and_from_the_sdram[3]                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD17     ; 240        ; 8        ; zs_dq_to_and_from_the_sdram[5]                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD18     ; 226        ; 8        ; zs_dq_to_and_from_the_sdram[11]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD19     ; 224        ; 8        ; zs_dq_to_and_from_the_sdram[12]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD20     ; 210        ; 8        ; zs_dq_to_and_from_the_sdram[18]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD21     ; 208        ; 8        ; zs_dq_to_and_from_the_sdram[19]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD22     ; 193        ; 8        ; zs_dq_to_and_from_the_sdram[24]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD23     ; 191        ; 8        ; zs_ba_from_the_sdram[1]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD24     ; 178        ; 8        ; altera_reserved_tms                             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; AD25     ; 142        ; 1        ; out_port_from_the_led_pio[1]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD26     ; 140        ; 1        ; out_port_from_the_led_pio[0]                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE1      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE2      ; 366        ; 7        ; ^nIO_PULLUP                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AE3      ; 355        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE4      ; 351        ; 7        ; select_n_to_the_ext_flash                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE5      ; 338        ; 7        ; zs_addr_from_the_sdram[7]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE6      ; 335        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE7      ; 323        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE8      ; 319        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE9      ; 303        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE10     ; 287        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE11     ; 285        ; 7        ; iow_n_to_the_lan91c111                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE12     ; 279        ; 10       ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE13     ; 276        ; 10       ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE14     ; 273        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE15     ; 269        ; 8        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE16     ; 243        ; 8        ; zs_cas_n_from_the_sdram                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE17     ; 239        ; 8        ; zs_ras_n_from_the_sdram                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE18     ; 227        ; 8        ; zs_we_n_from_the_sdram                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE19     ; 223        ; 8        ; zs_cs_n_from_the_sdram                          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE20     ; 211        ; 8        ; zs_cke_from_the_sdram                           ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE21     ; 207        ; 8        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE22     ; 194        ; 8        ; zs_dq_to_and_from_the_sdram[25]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE23     ; 195        ; 8        ; zs_ba_from_the_sdram[0]                         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE24     ; 189        ; 8        ; zs_dq_to_and_from_the_sdram[27]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE25     ; 176        ; 8        ; altera_reserved_tdi                             ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; AE26     ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF3      ; 353        ; 7        ; zs_dq_to_and_from_the_sdram[31]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF4      ;            ; 7        ; VCCIO7                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF5      ; 337        ; 7        ; zs_addr_from_the_sdram[6]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF6      ; 333        ; 7        ; zs_addr_from_the_sdram[9]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF7      ; 321        ; 7        ; zs_dqm_from_the_sdram[0]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF8      ; 317        ; 7        ; zs_dqm_from_the_sdram[3]                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF9      ; 301        ; 7        ; byteenablen_to_the_lan91c111[1]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF10     ; 290        ; 7        ; ENET_AEN                                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF11     ;            ; 7        ; VCCIO7                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF12     ; 277        ; 10       ; pll_c1_out                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF13     ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF14     ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF15     ; 271        ; 8        ; clk                                             ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF16     ;            ; 8        ; VCCIO8                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ; 242        ; 8        ; zs_dq_to_and_from_the_sdram[4]                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF18     ; 237        ; 8        ; zs_dq_to_and_from_the_sdram[6]                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF19     ; 225        ; 8        ; zs_dq_to_and_from_the_sdram[10]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF20     ; 221        ; 8        ; zs_dq_to_and_from_the_sdram[13]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF21     ; 209        ; 8        ; zs_dq_to_and_from_the_sdram[17]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF22     ; 205        ; 8        ; zs_dq_to_and_from_the_sdram[20]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF23     ;            ; 8        ; VCCIO8                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF24     ; 192        ; 8        ; zs_dq_to_and_from_the_sdram[26]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF25     ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 546        ; 4        ; ^MSEL1                                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 557        ; 4        ; LCD_data_to_and_from_the_lcd_display[1]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 561        ; 4        ; LCD_data_to_and_from_the_lcd_display[2]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 574        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 577        ; 4        ; LCD_data_to_and_from_the_lcd_display[5]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 589        ; 4        ; LCD_data_to_and_from_the_lcd_display[7]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 593        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 609        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 625        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 627        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 633        ; 9        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 639        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 640        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 643        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 669        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 673        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 685        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 689        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 701        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ; 705        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B22      ; 718        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B23      ; 717        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ; 723        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B25      ; 736        ; 3        ; ^CONF_DONE                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B26      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ; 523        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 521        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 560        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ; 558        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 563        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 573        ; 4        ; LCD_data_to_and_from_the_lcd_display[4]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ; 590        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ; 608        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 605        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 621        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C11      ; 623        ; 4        ; LCD_RW_from_the_lcd_display                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 632        ; 9        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C13      ; 637        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C14      ; 638        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ; 642        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C16      ; 671        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 672        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ; 686        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C19      ; 688        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ; 702        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C21      ; 704        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 719        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ; 721        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 734        ; 3        ; ^DCLK                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C25      ; 22         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C26      ; 20         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ;            ; 5        ; VCCIO5                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D2       ; 519        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 517        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D4       ;            ; 5        ; VREFB5                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ;            ; 4        ; VREFB4                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ; 576        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ; 592        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 606        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 607        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ; 624        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D11      ;            ; 4        ; VREFB4                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D12      ; 631        ; 9        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ; 636        ; 9        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D14      ; 647        ; 11       ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 644        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ;            ; 3        ; VREFB3                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D17      ; 661        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 715        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 728        ; 3        ; ext_ram_bus_data[5]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D20      ; 727        ; 3        ; ext_ram_bus_data[3]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D21      ; 732        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D22      ;            ; 3        ; VREFB3                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D23      ;            ; 2        ; VREFB2                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D24      ; 26         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D25      ; 24         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D26      ;            ; 2        ; VCCIO2                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E1       ; 515        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 513        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 511        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 509        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ;            ;          ; TEMPDIODEp                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 547        ; 4        ; ^MSEL2                                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E7       ; 554        ; 4        ; LCD_data_to_and_from_the_lcd_display[0]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 556        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 565        ; 4        ; LCD_data_to_and_from_the_lcd_display[3]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E10      ; 585        ; 4        ; LCD_data_to_and_from_the_lcd_display[6]         ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 601        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ; 613        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E13      ; 634        ; 9        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E14      ; 657        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E15      ; 653        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ; 658        ; 3        ; ext_ram_bus_data[0]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E17      ; 693        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E18      ; 711        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ; 725        ; 3        ; ext_ram_bus_data[2]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E20      ; 729        ; 3        ; ext_ram_bus_data[6]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E21      ; 733        ; 3        ; ^nSTATUS                                        ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E22      ; 735        ; 3        ; ^nCE                                            ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E23      ; 30         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E24      ; 28         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E25      ; 34         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E26      ; 32         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 507        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 505        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 503        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 501        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ;          ; TEMPDIODEn                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ; 544        ; 4        ; altera_reserved_tdo                             ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; F7       ; 545        ; 4        ; ^MSEL3                                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F8       ; 555        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ;            ; 4        ; VREFB4                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; F10      ; 587        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 603        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 617        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 630        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 654        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 655        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ; 659        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 679        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ;            ; 3        ; VREFB3                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; F19      ; 730        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F20      ; 731        ; 3        ; ext_ram_bus_data[7]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F21      ; 31         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 29         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F23      ; 38         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F24      ; 36         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F25      ; 42         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F26      ; 40         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 487        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 485        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 499        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 497        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ;            ; 5        ; VREFB5                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ; 522        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ; 520        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G8       ; 548        ; 4        ; ^MSEL0                                          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G9       ; 571        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G10      ; 599        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G11      ; 615        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ;            ;          ; VCCA_PLL5                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ; 656        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G15      ; 660        ; 3        ; ext_ram_bus_data[1]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G16      ; 665        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 683        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G18      ; 697        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G19      ; 726        ; 3        ; ext_ram_bus_data[4]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G20      ; 27         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G21      ; 25         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ;            ; 2        ; VREFB2                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; G23      ; 46         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G24      ; 44         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G25      ; 62         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G26      ; 60         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 483        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 481        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 495        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 493        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ; 518        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H6       ; 516        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ; 510        ; 5        ; rxd_to_the_uart1                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H8       ; 508        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H9       ; 568        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H10      ; 583        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 616        ; 4        ; LCD_RS_from_the_lcd_display                     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H12      ;            ; 9        ; VCC_PLL5_OUT                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; GNDA_PLL5                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; VCCD_PLL5                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H15      ; 662        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 676        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H17      ; 684        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H18      ; 708        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H19      ; 23         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ; 21         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H21      ; 35         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ; 33         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H23      ; 50         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H24      ; 48         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H25      ; 66         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H26      ; 64         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 475        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 473        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 491        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ; 489        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ; 514        ; 5        ; txd_from_the_uart1                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J6       ; 512        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 506        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 504        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ; 552        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J10      ; 578        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J11      ; 598        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J12      ;            ; 4        ; VCCPD4                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; GNDA_PLL5                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J14      ; 650        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ; 667        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J16      ;            ; 3        ; VCCPD3                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J17      ; 694        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J18      ; 712        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J19      ; 43         ; 2        ; select_n_to_the_ext_ram                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J20      ; 41         ; 2        ; bidir_port_to_and_from_the_reconfig_request_pio ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J21      ; 39         ; 2        ; write_n_to_the_ext_ram                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 37         ; 2        ; read_n_to_the_ext_ram                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J23      ; 54         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J24      ; 52         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J25      ; 70         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J26      ; 68         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 471        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 469        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 479        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 477        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ;            ; 5        ; VREFB5                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 502        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 500        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 498        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ; 496        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K10      ; 566        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K11      ; 582        ; 4        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K12      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ; 4        ; VCCIO4                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K15      ;            ; 3        ; VCCIO3                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K16      ; 680        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K17      ; 700        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K18      ; 724        ; 3        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K19      ; 51         ; 2        ; be_n_to_the_ext_ram[1]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K20      ; 49         ; 2        ; be_n_to_the_ext_ram[0]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K21      ; 47         ; 2        ; be_n_to_the_ext_ram[3]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K22      ; 45         ; 2        ; be_n_to_the_ext_ram[2]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K23      ; 58         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K24      ; 56         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K25      ; 78         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K26      ; 76         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ;            ; 5        ; VCCIO5                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 467        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 465        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ; 494        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ; 492        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L6       ; 486        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 484        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 482        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L9       ; 480        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L10      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 63         ; 2        ; out_port_from_the_seven_seg_pio[3]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L19      ; 61         ; 2        ; out_port_from_the_seven_seg_pio[4]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L20      ; 59         ; 2        ; out_port_from_the_seven_seg_pio[1]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L21      ; 57         ; 2        ; out_port_from_the_seven_seg_pio[2]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L22      ; 55         ; 2        ; out_port_from_the_seven_seg_pio[7]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L23      ; 53         ; 2        ; out_port_from_the_seven_seg_pio[0]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L24      ; 74         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L25      ; 72         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ;            ; 2        ; VCCIO2                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ; 463        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M2       ; 461        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 490        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 488        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ; 474        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 472        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M7       ; 478        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M8       ; 476        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M9       ;            ; 5        ; VCCPD5                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ;            ; 2        ; VCCIO2                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 2        ; VCCPD2                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ; 83         ; 2        ; out_port_from_the_seven_seg_pio[13]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M20      ; 81         ; 2        ; out_port_from_the_seven_seg_pio[14]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M21      ; 71         ; 2        ; out_port_from_the_seven_seg_pio[15]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 69         ; 2        ; out_port_from_the_seven_seg_pio[8]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M23      ; 67         ; 2        ; out_port_from_the_seven_seg_pio[5]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 65         ; 2        ; out_port_from_the_seven_seg_pio[6]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M25      ; 82         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M26      ; 80         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N1       ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N2       ; 456        ; 5        ; GND+                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N3       ; 458        ; 5        ; GND+                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N4       ; 470        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N5       ; 468        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N6       ; 462        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N7       ; 460        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N8       ;            ;          ; GNDA_PLL4                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; GNDA_PLL4                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N10      ;            ; 5        ; VCCIO5                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; GNDA_PLL1                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ; 79         ; 2        ; out_port_from_the_seven_seg_pio[11]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N20      ; 77         ; 2        ; out_port_from_the_seven_seg_pio[12]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N21      ; 75         ; 2        ; out_port_from_the_seven_seg_pio[9]              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N22      ; 73         ; 2        ; out_port_from_the_seven_seg_pio[10]             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N23      ;            ; 2        ; VREFB2                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; N24      ; 85         ; 2        ; GND+                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N25      ; 87         ; 2        ; GND+                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N26      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P1       ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ; 457        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 459        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ; 466        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P5       ; 464        ; 5        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P6       ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P7       ;            ;          ; VCCD_PLL3                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; VCCA_PLL4                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; VCCD_PLL4                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ;            ; 1        ; VCCIO1                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P18      ;            ;          ; GNDA_PLL1                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P19      ;            ;          ; VCCD_PLL1                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; VCCD_PLL2                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P21      ;            ;          ; VCCA_PLL1                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P22      ; 91         ; 1        ; GND+                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P23      ; 89         ; 1        ; GND+                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P24      ; 84         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P25      ; 86         ; 2        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P26      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R1       ; 455        ; 6        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 453        ; 6        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ; 454        ; 6        ; GND+                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R4       ; 452        ; 6        ; GND+                                            ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R5       ;            ; 6        ; VREFB6                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; R6       ;            ;          ; VCCA_PLL3                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R7       ;            ;          ; GNDA_PLL3                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R8       ;            ;          ; GNDA_PLL3                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R9       ;            ; 6        ; VCCPD6                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R10      ;            ; 6        ; VCCIO6                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R18      ;            ; 1        ; VCCPD1                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R19      ;            ;          ; GNDA_PLL2                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R20      ;            ;          ; GNDA_PLL2                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R21      ;            ;          ; VCCA_PLL2                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R22      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R23      ; 95         ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R24      ; 93         ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R25      ; 90         ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R26      ; 88         ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ;            ; 6        ; VCCIO6                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 451        ; 6        ; ext_ram_bus_address[0]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 449        ; 6        ; ext_ram_bus_address[1]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T4       ; 450        ; 6        ; ext_ram_bus_data[8]                             ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T5       ; 448        ; 6        ; ext_ram_bus_data[9]                             ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T6       ; 430        ; 6        ; ext_ram_bus_data[18]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T7       ; 428        ; 6        ; ext_ram_bus_data[19]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T8       ; 442        ; 6        ; ext_ram_bus_data[12]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T9       ; 440        ; 6        ; ext_ram_bus_data[13]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T10      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T17      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T19      ; 119        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T20      ; 117        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 123        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T22      ; 121        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T23      ;            ; 1        ; VREFB1                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; T24      ; 94         ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T25      ; 92         ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T26      ;            ; 1        ; VCCIO1                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 447        ; 6        ; ext_ram_bus_address[2]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 445        ; 6        ; ext_ram_bus_address[3]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ; 446        ; 6        ; ext_ram_bus_data[10]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U4       ; 444        ; 6        ; ext_ram_bus_data[11]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U5       ; 434        ; 6        ; ext_ram_bus_data[16]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U6       ; 432        ; 6        ; ext_ram_bus_data[17]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U7       ; 426        ; 6        ; ext_ram_bus_data[20]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U8       ; 424        ; 6        ; ext_ram_bus_data[21]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U9       ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U10      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ;            ; 7        ; VCCIO7                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U14      ;            ; 8        ; VCCIO8                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                                             ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U19      ; 127        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U20      ; 125        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 115        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 113        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U23      ; 99         ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U24      ; 97         ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U25      ; 98         ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U26      ; 96         ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 443        ; 6        ; ext_ram_bus_address[4]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ; 441        ; 6        ; ext_ram_bus_address[5]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V3       ; 438        ; 6        ; ext_ram_bus_data[14]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V4       ; 436        ; 6        ; ext_ram_bus_data[15]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V5       ; 422        ; 6        ; ext_ram_bus_data[22]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V6       ; 420        ; 6        ; ext_ram_bus_data[23]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V7       ; 418        ; 6        ; ext_ram_bus_data[24]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V8       ; 416        ; 6        ; ext_ram_bus_data[25]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V9       ;            ;          ; VCCINT                                          ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V10      ; 362        ; 7        ; zs_dq_to_and_from_the_sdram[29]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V11      ;            ; 7        ; VCCPD7                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V12      ; 309        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V13      ;            ; 10       ; VCC_PLL6_OUT                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V14      ; 248        ; 8        ; zs_dq_to_and_from_the_sdram[1]                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V15      ;            ; 8        ; VCCPD8                                          ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V16      ; 232        ; 8        ; zs_dq_to_and_from_the_sdram[8]                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V17      ; 216        ; 8        ; zs_dq_to_and_from_the_sdram[15]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V18      ; 196        ; 8        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V19      ; 131        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V20      ; 129        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 111        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 109        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V23      ; 103        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V24      ; 101        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V25      ; 102        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V26      ; 100        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 439        ; 6        ; ext_ram_bus_address[6]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 437        ; 6        ; ext_ram_bus_address[7]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W3       ; 423        ; 6        ; ext_ram_bus_address[14]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W4       ; 421        ; 6        ; ext_ram_bus_address[15]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W5       ; 414        ; 6        ; ext_ram_bus_data[26]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W6       ; 412        ; 6        ; ext_ram_bus_data[27]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W7       ; 410        ; 6        ; ext_ram_bus_data[28]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W8       ; 408        ; 6        ; ext_ram_bus_data[29]                            ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W9       ; 346        ; 7        ; zs_addr_from_the_sdram[3]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W10      ; 344        ; 7        ; zs_addr_from_the_sdram[4]                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W11      ; 314        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 296        ; 7        ; byteenablen_to_the_lan91c111[3]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W13      ;            ;          ; GNDA_PLL6                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GNDA_PLL6                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W15      ; 249        ; 8        ; zs_dq_to_and_from_the_sdram[0]                  ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W16      ; 238        ; 8        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 220        ; 8        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ; 200        ; 8        ; zs_dq_to_and_from_the_sdram[22]                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W19      ; 143        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W20      ; 141        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W21      ; 107        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 105        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W23      ; 126        ; 1        ; in_port_to_the_button_pio[1]                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W24      ; 124        ; 1        ; in_port_to_the_button_pio[0]                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W25      ; 106        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 104        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 435        ; 6        ; ext_ram_bus_address[8]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y2       ; 433        ; 6        ; ext_ram_bus_address[9]                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y3       ; 419        ; 6        ; ext_ram_bus_address[16]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y4       ; 417        ; 6        ; ext_ram_bus_address[17]                         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y5       ;            ; 6        ; VREFB6                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; Y6       ; 402        ; 6        ; FLASH_WP_N                                      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y7       ; 400        ; 6        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y8       ; 364        ; 7        ; ^PORSEL                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ; 330        ; 7        ; zs_addr_from_the_sdram[11]                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y10      ; 326        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ; 298        ; 7        ; byteenablen_to_the_lan91c111[2]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y12      ; 293        ; 7        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y13      ;            ;          ; VCCA_PLL6                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y14      ;            ;          ; VCCD_PLL6                                       ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y15      ; 256        ; 8        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 254        ; 8        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ; 230        ; 8        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 206        ; 8        ; RESERVED_INPUT                                  ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y19      ; 182        ; 8        ; ^VCCSEL                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ; 139        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y21      ; 137        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ;            ; 1        ; VREFB1                                          ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; Y23      ; 122        ; 1        ; in_port_to_the_button_pio[3]                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y24      ; 120        ; 1        ; in_port_to_the_button_pio[2]                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y25      ; 110        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y26      ; 108        ; 1        ; RESERVED_INPUT                                  ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+-------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------+
; PLL Summary                                                                                  ;
+----------------------------------+-----------------------------------------------------------+
; Name                             ; pll:the_pll|altpllpll:the_pll|altpll:altpll_component|pll ;
+----------------------------------+-----------------------------------------------------------+
; SDC pin name                     ; the_pll|the_pll|altpll_component|pll                      ;
; PLL type                         ; Enhanced                                                  ;
; PLL mode                         ; Normal                                                    ;
; Feedback source                  ; --                                                        ;
; Compensate clock                 ; clock0                                                    ;
; Compensated input/output pins    ; --                                                        ;
; Switchover type                  ; --                                                        ;
; Switchover on loss of clock      ; --                                                        ;
; Switchover counter               ; --                                                        ;
; Self reset on gated loss of lock ; Off                                                       ;
; Gate lock counter                ; --                                                        ;
; Input frequency 0                ; 50.0 MHz                                                  ;
; Input frequency 1                ; --                                                        ;
; Nominal PFD frequency            ; 50.0 MHz                                                  ;
; Nominal VCO frequency            ; 500.0 MHz                                                 ;
; VCO post scale                   ; --                                                        ;
; VCO multiply                     ; --                                                        ;
; VCO divide                       ; --                                                        ;
; Freq min lock                    ; 47.52 MHz                                                 ;
; Freq max lock                    ; 84.03 MHz                                                 ;
; M VCO Tap                        ; 6                                                         ;
; M Initial                        ; 2                                                         ;
; M value                          ; 10                                                        ;
; N value                          ; 1                                                         ;
; M2 value                         ; --                                                        ;
; N2 value                         ; --                                                        ;
; SS counter                       ; --                                                        ;
; Downspread                       ; --                                                        ;
; Spread frequency                 ; --                                                        ;
; Charge pump current              ; 92 uA                                                     ;
; Loop filter resistance           ; 1.000000 KOhm                                             ;
; Loop filter capacitance          ; 5 pF                                                      ;
; Bandwidth                        ; 3.36 MHz (2.69 MHz to 5.94 MHz)                           ;
; Real time reconfigurable         ; Off                                                       ;
; Scan chain MIF file              ; --                                                        ;
; Preserve PLL counter order       ; Off                                                       ;
; PLL location                     ; PLL_6                                                     ;
; Inclk0 signal                    ; clk                                                       ;
; Inclk1 signal                    ; --                                                        ;
; Inclk0 signal type               ; Dedicated Pin                                             ;
; Inclk1 signal type               ; --                                                        ;
+----------------------------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------+
; Name                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                ;
+-------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------+
; pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 ; clock0       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)       ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 2       ; 6       ; the_pll|the_pll|altpll_component|pll|clk[0] ;
; pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 ; clock1       ; 1    ; 1   ; 50.0 MHz         ; -63 (-3500 ps) ; 50/50      ; C1      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; the_pll|the_pll|altpll_component|pll|clk[1] ;
+-------------------------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; HyperTransport                   ; 0 pF  ; 100 Ohm (Differential)             ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.2-V HSTL                       ; 0 pF  ; Not Available                      ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; Differential 1.2-V HSTL          ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                            ; Combinational ALUTs ; ALMs      ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M512s ; M4Ks ; M-RAMs ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Combinational with no register ; Register-Only      ; Combinational with a register ; Full Hierarchy Name                                                                                                                                                                                                                                            ; Library Name ;
;                                                                                                                                       ;                     ;           ;                           ;               ;                   ;       ;      ;        ;              ;         ;           ;           ;      ;              ; ALUT/register pair             ; ALUT/register pair ; ALUT/register pair            ;                                                                                                                                                                                                                                                                ;              ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |NiosII_stratixII_2s60_standard                                                                                                       ; 4163 (2)            ; 2772 (2)  ; 2588 (0)                  ; 221 (221)     ; 571136            ; 2     ; 141  ; 0      ; 8            ; 0       ; 0         ; 1         ; 178  ; 1            ; 2191 (2)                       ; 616 (0)            ; 1972 (0)                      ; |NiosII_stratixII_2s60_standard                                                                                                                                                                                                                                ; work         ;
;    |NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|                                                ; 19 (1)              ; 75 (55)   ; 92 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (1)                          ; 50 (39)            ; 43 (31)                       ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0                                                                                                                                              ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                  ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                 ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                               ; 0 (0)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                              ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse:write_done_edge_to_pulse|                                                 ; 1 (1)               ; 2 (2)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse:write_done_edge_to_pulse                                                                ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                              ; 0 (0)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                             ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_0_master_FSM:master_FSM|                                                                  ; 8 (8)               ; 6 (6)     ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 6 (6)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_master_FSM:master_FSM                                                                                 ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_0_slave_FSM:slave_FSM|                                                                    ; 8 (8)               ; 7 (7)     ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 5 (5)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|NiosII_stratixII_2s60_standard_clock_0_slave_FSM:slave_FSM                                                                                   ; work         ;
;       |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                          ; 0 (0)               ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                         ; work         ;
;       |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                          ; 0 (0)               ; 1 (1)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                         ; work         ;
;       |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                          ; 0 (0)               ; 1 (1)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                         ; work         ;
;       |altera_std_synchronizer:the_altera_std_synchronizer|                                                                           ; 0 (0)               ; 1 (1)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                          ; work         ;
;    |NiosII_stratixII_2s60_standard_clock_0_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_0_in|                               ; 9 (9)               ; 7 (7)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_0_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_0_in                                                                                                                             ; work         ;
;    |NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|                                                ; 19 (1)              ; 89 (71)   ; 96 (74)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (1)                          ; 74 (64)            ; 22 (10)                       ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1                                                                                                                                              ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                  ; 1 (1)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                 ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                               ; 0 (0)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                              ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse:write_done_edge_to_pulse|                                                 ; 1 (1)               ; 2 (2)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                              ; 0 (0)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                             ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_1_master_FSM:master_FSM|                                                                  ; 7 (7)               ; 6 (6)     ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 5 (5)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_master_FSM:master_FSM                                                                                 ; work         ;
;       |NiosII_stratixII_2s60_standard_clock_1_slave_FSM:slave_FSM|                                                                    ; 9 (9)               ; 8 (8)     ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 5 (5)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|NiosII_stratixII_2s60_standard_clock_1_slave_FSM:slave_FSM                                                                                   ; work         ;
;       |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                          ; 0 (0)               ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                         ; work         ;
;       |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                          ; 0 (0)               ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                         ; work         ;
;       |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                          ; 0 (0)               ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                         ; work         ;
;       |altera_std_synchronizer:the_altera_std_synchronizer|                                                                           ; 0 (0)               ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|altera_std_synchronizer:the_altera_std_synchronizer                                                                                          ; work         ;
;    |NiosII_stratixII_2s60_standard_clock_1_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_1_in|                               ; 3 (3)               ; 3 (3)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_1_in                                                                                                                             ; work         ;
;    |NiosII_stratixII_2s60_standard_clock_1_out_arbitrator:the_NiosII_stratixII_2s60_standard_clock_1_out|                             ; 1 (1)               ; 1 (1)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_clock_1_out_arbitrator:the_NiosII_stratixII_2s60_standard_clock_1_out                                                                                                                           ; work         ;
;    |NiosII_stratixII_2s60_standard_reset_clk_domain_synch_module:NiosII_stratixII_2s60_standard_reset_clk_domain_synch|               ; 1 (1)               ; 1 (1)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_reset_clk_domain_synch_module:NiosII_stratixII_2s60_standard_reset_clk_domain_synch                                                                                                             ; work         ;
;    |NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch| ; 1 (1)               ; 1 (1)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch                                                                                               ; work         ;
;    |button_pio:the_button_pio|                                                                                                        ; 14 (14)             ; 14 (14)   ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 6 (6)              ; 14 (14)                       ; |NiosII_stratixII_2s60_standard|button_pio:the_button_pio                                                                                                                                                                                                      ; work         ;
;    |button_pio_s1_arbitrator:the_button_pio_s1|                                                                                       ; 3 (3)               ; 3 (3)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|button_pio_s1_arbitrator:the_button_pio_s1                                                                                                                                                                                     ; work         ;
;    |cpu:the_cpu|                                                                                                                      ; 1239 (1004)         ; 878 (710) ; 892 (707)                 ; 0 (0)         ; 45824             ; 0     ; 13   ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 627 (525)                      ; 209 (157)          ; 684 (551)                     ; |NiosII_stratixII_2s60_standard|cpu:the_cpu                                                                                                                                                                                                                    ; work         ;
;       |cpu_ic_data_module:cpu_ic_data|                                                                                                ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 32768             ; 0     ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                     ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                  ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 32768             ; 0     ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                           ; work         ;
;             |altsyncram_b6e1:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 32768             ; 0     ; 8    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_b6e1:auto_generated                                                                                                                            ; work         ;
;       |cpu_ic_tag_module:cpu_ic_tag|                                                                                                  ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 2816              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                       ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                  ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 2816              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                             ; work         ;
;             |altsyncram_v8i1:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 2816              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_v8i1:auto_generated                                                                                                                              ; work         ;
;       |cpu_mult_cell:the_cpu_mult_cell|                                                                                               ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                                    ; work         ;
;          |altmult_add:the_altmult_add|                                                                                                ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add                                                                                                                                                        ; work         ;
;             |mult_add_om72:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 8            ; 0       ; 0         ; 1         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated                                                                                                                           ; work         ;
;       |cpu_nios2_oci:the_cpu_nios2_oci|                                                                                               ; 199 (9)             ; 152 (7)   ; 185 (0)                   ; 0 (0)         ; 8192              ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 66 (9)                         ; 52 (0)             ; 133 (0)                       ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                    ; work         ;
;          |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                                            ; 88 (0)              ; 95 (0)    ; 95 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 43 (0)                         ; 50 (0)             ; 45 (0)                        ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                    ; work         ;
;             |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                                           ; 5 (5)               ; 44 (41)   ; 49 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 44 (41)            ; 5 (4)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                      ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                 ; 0 (0)               ; 1 (1)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 1 (1)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                 ; 0 (0)               ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;             |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                                                 ; 79 (79)             ; 77 (74)   ; 46 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 39 (39)                        ; 6 (2)              ; 40 (40)                       ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                            ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                 ; 0 (0)               ; 1 (1)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                  ; 0 (0)               ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ; work         ;
;             |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                                        ; 4 (4)               ; 3 (3)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                   ; work         ;
;          |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                                              ; 11 (11)             ; 10 (10)   ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 7 (7)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                      ; work         ;
;          |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                                                ; 32 (32)             ; 32 (32)   ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 32 (32)                       ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                        ; work         ;
;          |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                                                ; 7 (7)               ; 7 (7)     ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 1 (1)              ; 6 (6)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                        ; work         ;
;          |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                                                      ; 52 (52)             ; 38 (38)   ; 44 (44)                   ; 0 (0)         ; 8192              ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)                          ; 1 (1)              ; 43 (43)                       ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                              ; work         ;
;             |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                                              ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 8192              ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                   ; work         ;
;                |altsyncram:the_altsyncram|                                                                                            ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 8192              ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ; work         ;
;                   |altsyncram_s892:auto_generated|                                                                                    ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 8192              ; 0     ; 2    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_s892:auto_generated          ; work         ;
;       |cpu_register_bank_a_module:cpu_register_bank_a|                                                                                ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                     ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                  ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                           ; work         ;
;             |altsyncram_2vh1:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_2vh1:auto_generated                                                                                                            ; work         ;
;       |cpu_register_bank_b_module:cpu_register_bank_b|                                                                                ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                     ; work         ;
;          |altsyncram:the_altsyncram|                                                                                                  ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                           ; work         ;
;             |altsyncram_3vh1:auto_generated|                                                                                          ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 1024              ; 0     ; 1    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_3vh1:auto_generated                                                                                                            ; work         ;
;       |cpu_test_bench:the_cpu_test_bench|                                                                                             ; 36 (36)             ; 20 (20)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 36 (36)                        ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                  ; work         ;
;    |cpu_data_master_arbitrator:the_cpu_data_master|                                                                                   ; 316 (316)           ; 252 (252) ; 62 (62)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 195 (195)                      ; 0 (0)              ; 122 (122)                     ; |NiosII_stratixII_2s60_standard|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                 ; work         ;
;    |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                                                     ; 132 (132)           ; 109 (109) ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 66 (66)                        ; 0 (0)              ; 66 (66)                       ; |NiosII_stratixII_2s60_standard|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                   ; work         ;
;    |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                                       ; 44 (44)             ; 35 (35)   ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 35 (35)                        ; 3 (3)              ; 9 (9)                         ; |NiosII_stratixII_2s60_standard|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                     ; work         ;
;    |ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|                                                                 ; 210 (210)           ; 167 (167) ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 167 (167)                      ; 11 (11)            ; 43 (43)                       ; |NiosII_stratixII_2s60_standard|ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave                                                                                                                                                               ; work         ;
;    |high_res_timer:the_high_res_timer|                                                                                                ; 120 (120)           ; 90 (90)   ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (46)                        ; 46 (46)            ; 74 (74)                       ; |NiosII_stratixII_2s60_standard|high_res_timer:the_high_res_timer                                                                                                                                                                                              ; work         ;
;    |high_res_timer_s1_arbitrator:the_high_res_timer_s1|                                                                               ; 2 (2)               ; 2 (2)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|high_res_timer_s1_arbitrator:the_high_res_timer_s1                                                                                                                                                                             ; work         ;
;    |jtag_uart:the_jtag_uart|                                                                                                          ; 121 (33)            ; 81 (25)   ; 107 (13)                  ; 0 (0)         ; 1024              ; 2     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 41 (25)                        ; 27 (5)             ; 80 (8)                        ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart                                                                                                                                                                                                        ; work         ;
;       |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                                                 ; 42 (42)             ; 37 (37)   ; 54 (54)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)                        ; 22 (22)            ; 32 (32)                       ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                          ; work         ;
;       |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                                                     ; 23 (0)              ; 13 (0)    ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 20 (0)                        ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                              ; work         ;
;          |scfifo:rfifo|                                                                                                               ; 23 (0)              ; 13 (0)    ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 20 (0)                        ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                 ; work         ;
;             |scfifo_7o21:auto_generated|                                                                                              ; 23 (0)              ; 13 (0)    ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 20 (0)                        ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated                                                                                                                      ; work         ;
;                |a_dpfifo_au21:dpfifo|                                                                                                 ; 23 (0)              ; 13 (0)    ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 20 (0)                        ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo                                                                                                 ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                           ; 11 (5)              ; 7 (4)     ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 8 (2)                         ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state                                                                         ; work         ;
;                      |cntr_tk7:count_usedw|                                                                                           ; 6 (6)               ; 3 (3)     ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw                                                    ; work         ;
;                   |cntr_hkb:rd_ptr_count|                                                                                             ; 6 (6)               ; 3 (3)     ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|cntr_hkb:rd_ptr_count                                                                           ; work         ;
;                   |cntr_hkb:wr_ptr|                                                                                                   ; 6 (6)               ; 3 (3)     ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|cntr_hkb:wr_ptr                                                                                 ; work         ;
;                   |dpram_7i21:FIFOram|                                                                                                ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram                                                                              ; work         ;
;                      |altsyncram_bul1:altsyncram2|                                                                                    ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2                                                  ; work         ;
;       |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                                                     ; 23 (0)              ; 13 (0)    ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 20 (0)                        ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                              ; work         ;
;          |scfifo:wfifo|                                                                                                               ; 23 (0)              ; 13 (0)    ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 20 (0)                        ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                 ; work         ;
;             |scfifo_7o21:auto_generated|                                                                                              ; 23 (0)              ; 13 (0)    ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 20 (0)                        ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated                                                                                                                      ; work         ;
;                |a_dpfifo_au21:dpfifo|                                                                                                 ; 23 (0)              ; 13 (0)    ; 20 (0)                    ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (0)                          ; 0 (0)              ; 20 (0)                        ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo                                                                                                 ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                           ; 11 (5)              ; 7 (4)     ; 8 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 8 (2)                         ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state                                                                         ; work         ;
;                      |cntr_tk7:count_usedw|                                                                                           ; 6 (6)               ; 3 (3)     ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state|cntr_tk7:count_usedw                                                    ; work         ;
;                   |cntr_hkb:rd_ptr_count|                                                                                             ; 6 (6)               ; 3 (3)     ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|cntr_hkb:rd_ptr_count                                                                           ; work         ;
;                   |cntr_hkb:wr_ptr|                                                                                                   ; 6 (6)               ; 3 (3)     ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 6 (6)                         ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|cntr_hkb:wr_ptr                                                                                 ; work         ;
;                   |dpram_7i21:FIFOram|                                                                                                ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram                                                                              ; work         ;
;                      |altsyncram_bul1:altsyncram2|                                                                                    ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 512               ; 1     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2                                                  ; work         ;
;    |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                                           ; 2 (2)               ; 2 (2)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                         ; work         ;
;    |lcd_display:the_lcd_display|                                                                                                      ; 2 (2)               ; 2 (2)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|lcd_display:the_lcd_display                                                                                                                                                                                                    ; work         ;
;    |lcd_display_control_slave_arbitrator:the_lcd_display_control_slave|                                                               ; 20 (20)             ; 13 (13)   ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 13 (13)                        ; 0 (0)              ; 7 (7)                         ; |NiosII_stratixII_2s60_standard|lcd_display_control_slave_arbitrator:the_lcd_display_control_slave                                                                                                                                                             ; work         ;
;    |led_pio:the_led_pio|                                                                                                              ; 2 (2)               ; 10 (10)   ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 8 (8)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|led_pio:the_led_pio                                                                                                                                                                                                            ; work         ;
;    |led_pio_s1_arbitrator:the_led_pio_s1|                                                                                             ; 1 (1)               ; 1 (1)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|led_pio_s1_arbitrator:the_led_pio_s1                                                                                                                                                                                           ; work         ;
;    |onchip_ram:the_onchip_ram|                                                                                                        ; 40 (0)              ; 40 (0)    ; 2 (0)                     ; 0 (0)         ; 524288            ; 0     ; 128  ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 40 (0)                         ; 0 (0)              ; 2 (0)                         ; |NiosII_stratixII_2s60_standard|onchip_ram:the_onchip_ram                                                                                                                                                                                                      ; work         ;
;       |altsyncram:the_altsyncram|                                                                                                     ; 40 (0)              ; 40 (0)    ; 2 (0)                     ; 0 (0)         ; 524288            ; 0     ; 128  ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 40 (0)                         ; 0 (0)              ; 2 (0)                         ; |NiosII_stratixII_2s60_standard|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                            ; work         ;
;          |altsyncram_mud1:auto_generated|                                                                                             ; 40 (0)              ; 40 (2)    ; 2 (2)                     ; 0 (0)         ; 524288            ; 0     ; 128  ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 40 (0)                         ; 0 (0)              ; 2 (2)                         ; |NiosII_stratixII_2s60_standard|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated                                                                                                                                             ; work         ;
;             |decode_6pa:decode3|                                                                                                      ; 5 (5)               ; 3 (3)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated|decode_6pa:decode3                                                                                                                          ; work         ;
;             |decode_6pa:deep_decode|                                                                                                  ; 3 (3)               ; 3 (3)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated|decode_6pa:deep_decode                                                                                                                      ; work         ;
;             |mux_3lb:mux2|                                                                                                            ; 32 (32)             ; 32 (32)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 32 (32)                        ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated|mux_3lb:mux2                                                                                                                                ; work         ;
;    |onchip_ram_s1_arbitrator:the_onchip_ram_s1|                                                                                       ; 46 (46)             ; 36 (36)   ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 35 (35)                        ; 3 (3)              ; 11 (11)                       ; |NiosII_stratixII_2s60_standard|onchip_ram_s1_arbitrator:the_onchip_ram_s1                                                                                                                                                                                     ; work         ;
;    |performance_counter:the_performance_counter|                                                                                      ; 629 (629)           ; 352 (352) ; 420 (420)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 209 (209)                      ; 0 (0)              ; 420 (420)                     ; |NiosII_stratixII_2s60_standard|performance_counter:the_performance_counter                                                                                                                                                                                    ; work         ;
;    |performance_counter_control_slave_arbitrator:the_performance_counter_control_slave|                                               ; 0 (0)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_standard|performance_counter_control_slave_arbitrator:the_performance_counter_control_slave                                                                                                                                             ; work         ;
;    |pll:the_pll|                                                                                                                      ; 27 (27)             ; 27 (27)   ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 15 (15)            ; 26 (26)                       ; |NiosII_stratixII_2s60_standard|pll:the_pll                                                                                                                                                                                                                    ; work         ;
;       |altpllpll:the_pll|                                                                                                             ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|pll:the_pll|altpllpll:the_pll                                                                                                                                                                                                  ; work         ;
;          |altpll:altpll_component|                                                                                                    ; 0 (0)               ; 0 (0)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|pll:the_pll|altpllpll:the_pll|altpll:altpll_component                                                                                                                                                                          ; work         ;
;    |pll_s1_arbitrator:the_pll_s1|                                                                                                     ; 0 (0)               ; 1 (1)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_standard|pll_s1_arbitrator:the_pll_s1                                                                                                                                                                                                   ; work         ;
;    |reconfig_request_pio:the_reconfig_request_pio|                                                                                    ; 4 (4)               ; 4 (4)     ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 3 (3)                         ; |NiosII_stratixII_2s60_standard|reconfig_request_pio:the_reconfig_request_pio                                                                                                                                                                                  ; work         ;
;    |reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1|                                                                   ; 2 (2)               ; 2 (2)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|reconfig_request_pio_s1_arbitrator:the_reconfig_request_pio_s1                                                                                                                                                                 ; work         ;
;    |sdram:the_sdram|                                                                                                                  ; 691 (623)           ; 458 (378) ; 290 (168)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 482 (472)                      ; 78 (23)            ; 212 (151)                     ; |NiosII_stratixII_2s60_standard|sdram:the_sdram                                                                                                                                                                                                                ; work         ;
;       |sdram_input_efifo_module:the_sdram_input_efifo_module|                                                                         ; 68 (68)             ; 104 (104) ; 122 (122)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)                        ; 55 (55)            ; 67 (67)                       ; |NiosII_stratixII_2s60_standard|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module                                                                                                                                                          ; work         ;
;    |sdram_s1_arbitrator:the_sdram_s1|                                                                                                 ; 106 (64)            ; 78 (48)   ; 46 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 63 (49)                        ; 5 (3)              ; 44 (15)                       ; |NiosII_stratixII_2s60_standard|sdram_s1_arbitrator:the_sdram_s1                                                                                                                                                                                               ; work         ;
;       |rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|                                      ; 28 (28)             ; 20 (20)   ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)                        ; 1 (1)              ; 18 (18)                       ; |NiosII_stratixII_2s60_standard|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1                                                                                                      ; work         ;
;       |rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|                        ; 14 (14)             ; 17 (17)   ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 1 (1)              ; 18 (18)                       ; |NiosII_stratixII_2s60_standard|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1                                                                                        ; work         ;
;    |seven_seg_pio:the_seven_seg_pio|                                                                                                  ; 1 (1)               ; 15 (15)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 12 (12)            ; 4 (4)                         ; |NiosII_stratixII_2s60_standard|seven_seg_pio:the_seven_seg_pio                                                                                                                                                                                                ; work         ;
;    |seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1|                                                                                 ; 1 (1)               ; 1 (1)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|seven_seg_pio_s1_arbitrator:the_seven_seg_pio_s1                                                                                                                                                                               ; work         ;
;    |sld_hub:sld_hub_inst|                                                                                                             ; 78 (40)             ; 61 (37)   ; 62 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 28 (15)                        ; 12 (10)            ; 50 (25)                       ; |NiosII_stratixII_2s60_standard|sld_hub:sld_hub_inst                                                                                                                                                                                                           ; work         ;
;       |sld_rom_sr:hub_info_reg|                                                                                                       ; 21 (21)             ; 13 (13)   ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 12 (12)                        ; 0 (0)              ; 9 (9)                         ; |NiosII_stratixII_2s60_standard|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                   ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                     ; 17 (17)             ; 14 (14)   ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 2 (2)              ; 17 (17)                       ; |NiosII_stratixII_2s60_standard|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                 ; work         ;
;    |sys_clk_timer:the_sys_clk_timer|                                                                                                  ; 137 (137)           ; 91 (91)   ; 120 (120)                 ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 50 (50)                        ; 33 (33)            ; 87 (87)                       ; |NiosII_stratixII_2s60_standard|sys_clk_timer:the_sys_clk_timer                                                                                                                                                                                                ; work         ;
;    |sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|                                                                                 ; 4 (4)               ; 3 (3)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1                                                                                                                                                                               ; work         ;
;    |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                           ; 3 (3)               ; 3 (3)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                         ; work         ;
;    |uart1:the_uart1|                                                                                                                  ; 105 (0)             ; 73 (0)    ; 92 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 35 (0)                         ; 22 (0)             ; 70 (0)                        ; |NiosII_stratixII_2s60_standard|uart1:the_uart1                                                                                                                                                                                                                ; work         ;
;       |uart1_regs:the_uart1_regs|                                                                                                     ; 30 (30)             ; 35 (35)   ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)                        ; 16 (16)            ; 20 (20)                       ; |NiosII_stratixII_2s60_standard|uart1:the_uart1|uart1_regs:the_uart1_regs                                                                                                                                                                                      ; work         ;
;       |uart1_rx:the_uart1_rx|                                                                                                         ; 43 (43)             ; 36 (35)   ; 37 (35)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 18 (18)                        ; 5 (3)              ; 32 (32)                       ; |NiosII_stratixII_2s60_standard|uart1:the_uart1|uart1_rx:the_uart1_rx                                                                                                                                                                                          ; work         ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                        ; 0 (0)               ; 2 (2)     ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 0 (0)                         ; |NiosII_stratixII_2s60_standard|uart1:the_uart1|uart1_rx:the_uart1_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                      ; work         ;
;       |uart1_tx:the_uart1_tx|                                                                                                         ; 32 (32)             ; 23 (23)   ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)                          ; 1 (1)              ; 25 (25)                       ; |NiosII_stratixII_2s60_standard|uart1:the_uart1|uart1_tx:the_uart1_tx                                                                                                                                                                                          ; work         ;
;    |uart1_s1_arbitrator:the_uart1_s1|                                                                                                 ; 6 (6)               ; 5 (5)     ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)                          ; 0 (0)              ; 1 (1)                         ; |NiosII_stratixII_2s60_standard|uart1_s1_arbitrator:the_uart1_s1                                                                                                                                                                                               ; work         ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                                               ;
+-------------------------------------------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+
; Name                                            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ; DQS bus ; NDQS bus ; DQS output ;
+-------------------------------------------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+
; clk                                             ; Input    ; --            ; --            ; --                    ; --  ; --   ; --      ; --       ; --         ;
; reset_n                                         ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; in_port_to_the_button_pio[0]                    ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; in_port_to_the_button_pio[1]                    ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; in_port_to_the_button_pio[3]                    ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; in_port_to_the_button_pio[2]                    ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; irq_from_the_lan91c111                          ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; rxd_to_the_uart1                                ; Input    ; 7             ; 7             ; --                    ; --  ; --   ; --      ; --       ; --         ;
; pll_c0_out                                      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; pll_c1_out                                      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; be_n_to_the_ext_ram[0]                          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; be_n_to_the_ext_ram[1]                          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; be_n_to_the_ext_ram[2]                          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; be_n_to_the_ext_ram[3]                          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; byteenablen_to_the_lan91c111[0]                 ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; byteenablen_to_the_lan91c111[1]                 ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; byteenablen_to_the_lan91c111[2]                 ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; byteenablen_to_the_lan91c111[3]                 ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[0]                          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[1]                          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[2]                          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[3]                          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[4]                          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[5]                          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[6]                          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[7]                          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[8]                          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[9]                          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[10]                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[11]                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[12]                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[13]                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[14]                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[15]                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[16]                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[17]                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[18]                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[19]                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[20]                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[21]                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[22]                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_address[23]                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; ior_n_to_the_lan91c111                          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; iow_n_to_the_lan91c111                          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; read_n_to_the_ext_flash                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; read_n_to_the_ext_ram                           ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; select_n_to_the_ext_flash                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; select_n_to_the_ext_ram                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; write_n_to_the_ext_flash                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; write_n_to_the_ext_ram                          ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; LCD_E_from_the_lcd_display                      ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; LCD_RS_from_the_lcd_display                     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; LCD_RW_from_the_lcd_display                     ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_led_pio[0]                    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_led_pio[1]                    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_led_pio[2]                    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_led_pio[3]                    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_led_pio[4]                    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_led_pio[5]                    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_led_pio[6]                    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_led_pio[7]                    ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; zs_addr_from_the_sdram[0]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_addr_from_the_sdram[1]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_addr_from_the_sdram[2]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_addr_from_the_sdram[3]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_addr_from_the_sdram[4]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_addr_from_the_sdram[5]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_addr_from_the_sdram[6]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_addr_from_the_sdram[7]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_addr_from_the_sdram[8]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_addr_from_the_sdram[9]                       ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_addr_from_the_sdram[10]                      ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_addr_from_the_sdram[11]                      ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_ba_from_the_sdram[0]                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_ba_from_the_sdram[1]                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_cas_n_from_the_sdram                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_cke_from_the_sdram                           ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; zs_cs_n_from_the_sdram                          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dqm_from_the_sdram[0]                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dqm_from_the_sdram[1]                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dqm_from_the_sdram[2]                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dqm_from_the_sdram[3]                        ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_ras_n_from_the_sdram                         ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; zs_we_n_from_the_sdram                          ; Output   ; --            ; --            ; --                    ; 0   ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[0]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[1]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[2]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[3]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[4]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[5]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[6]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[7]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[8]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[9]              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[10]             ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[11]             ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[12]             ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[13]             ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[14]             ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; out_port_from_the_seven_seg_pio[15]             ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; txd_from_the_uart1                              ; Output   ; --            ; --            ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[0]                             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[1]                             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[2]                             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[3]                             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[4]                             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[5]                             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[6]                             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[7]                             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[8]                             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[9]                             ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[10]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[11]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[12]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[13]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[14]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[15]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[16]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[17]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[18]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[19]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[20]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[21]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[22]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[23]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[24]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[25]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[26]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[27]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[28]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[29]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[30]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; ext_ram_bus_data[31]                            ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; LCD_data_to_and_from_the_lcd_display[0]         ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; LCD_data_to_and_from_the_lcd_display[1]         ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; LCD_data_to_and_from_the_lcd_display[2]         ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; LCD_data_to_and_from_the_lcd_display[3]         ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; LCD_data_to_and_from_the_lcd_display[4]         ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; LCD_data_to_and_from_the_lcd_display[5]         ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; LCD_data_to_and_from_the_lcd_display[6]         ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; LCD_data_to_and_from_the_lcd_display[7]         ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; bidir_port_to_and_from_the_reconfig_request_pio ; Bidir    ; 7             ; 7             ; --                    ; --  ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[0]                  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[1]                  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[2]                  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[3]                  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[4]                  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[5]                  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[6]                  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[7]                  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[8]                  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[9]                  ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[10]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[11]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[12]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[13]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[14]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[15]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[16]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[17]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[18]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[19]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[20]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[21]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[22]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[23]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[24]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[25]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[26]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[27]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[28]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[29]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[30]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
; zs_dq_to_and_from_the_sdram[31]                 ; Bidir    ; --            ; 0             ; 0                     ; 0   ; 0    ; --      ; --       ; --         ;
+-------------------------------------------------+----------+---------------+---------------+-----------------------+-----+------+---------+----------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                        ;
+---------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                     ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------+-------------------+---------+
; clk                                                                                                     ;                   ;         ;
; reset_n                                                                                                 ;                   ;         ;
;      - reset_n_sources~3                                                                                ; 0                 ; 7       ;
; in_port_to_the_button_pio[0]                                                                            ;                   ;         ;
;      - button_pio:the_button_pio|read_mux_out[0]~16                                                     ; 0                 ; 7       ;
;      - button_pio:the_button_pio|d1_data_in[0]                                                          ; 0                 ; 7       ;
; in_port_to_the_button_pio[1]                                                                            ;                   ;         ;
;      - button_pio:the_button_pio|read_mux_out[1]~17                                                     ; 1                 ; 7       ;
;      - button_pio:the_button_pio|d1_data_in[1]                                                          ; 1                 ; 7       ;
; in_port_to_the_button_pio[3]                                                                            ;                   ;         ;
;      - button_pio:the_button_pio|read_mux_out[3]~18                                                     ; 1                 ; 7       ;
;      - button_pio:the_button_pio|d1_data_in[3]                                                          ; 1                 ; 7       ;
; in_port_to_the_button_pio[2]                                                                            ;                   ;         ;
;      - button_pio:the_button_pio|read_mux_out[2]~19                                                     ; 0                 ; 7       ;
;      - button_pio:the_button_pio|d1_data_in[2]                                                          ; 0                 ; 7       ;
; irq_from_the_lan91c111                                                                                  ;                   ;         ;
;      - ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_irq_from_the_lan91c111       ; 0                 ; 7       ;
; rxd_to_the_uart1                                                                                        ;                   ;         ;
;      - uart1:the_uart1|uart1_rx:the_uart1_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ; 0                 ; 7       ;
; ext_ram_bus_data[0]                                                                                     ;                   ;         ;
; ext_ram_bus_data[1]                                                                                     ;                   ;         ;
; ext_ram_bus_data[2]                                                                                     ;                   ;         ;
; ext_ram_bus_data[3]                                                                                     ;                   ;         ;
; ext_ram_bus_data[4]                                                                                     ;                   ;         ;
; ext_ram_bus_data[5]                                                                                     ;                   ;         ;
; ext_ram_bus_data[6]                                                                                     ;                   ;         ;
; ext_ram_bus_data[7]                                                                                     ;                   ;         ;
; ext_ram_bus_data[8]                                                                                     ;                   ;         ;
; ext_ram_bus_data[9]                                                                                     ;                   ;         ;
; ext_ram_bus_data[10]                                                                                    ;                   ;         ;
; ext_ram_bus_data[11]                                                                                    ;                   ;         ;
; ext_ram_bus_data[12]                                                                                    ;                   ;         ;
; ext_ram_bus_data[13]                                                                                    ;                   ;         ;
; ext_ram_bus_data[14]                                                                                    ;                   ;         ;
; ext_ram_bus_data[15]                                                                                    ;                   ;         ;
; ext_ram_bus_data[16]                                                                                    ;                   ;         ;
; ext_ram_bus_data[17]                                                                                    ;                   ;         ;
; ext_ram_bus_data[18]                                                                                    ;                   ;         ;
; ext_ram_bus_data[19]                                                                                    ;                   ;         ;
; ext_ram_bus_data[20]                                                                                    ;                   ;         ;
; ext_ram_bus_data[21]                                                                                    ;                   ;         ;
; ext_ram_bus_data[22]                                                                                    ;                   ;         ;
; ext_ram_bus_data[23]                                                                                    ;                   ;         ;
; ext_ram_bus_data[24]                                                                                    ;                   ;         ;
; ext_ram_bus_data[25]                                                                                    ;                   ;         ;
; ext_ram_bus_data[26]                                                                                    ;                   ;         ;
; ext_ram_bus_data[27]                                                                                    ;                   ;         ;
; ext_ram_bus_data[28]                                                                                    ;                   ;         ;
; ext_ram_bus_data[29]                                                                                    ;                   ;         ;
; ext_ram_bus_data[30]                                                                                    ;                   ;         ;
; ext_ram_bus_data[31]                                                                                    ;                   ;         ;
; LCD_data_to_and_from_the_lcd_display[0]                                                                 ;                   ;         ;
;      - cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[0]~960                   ; 0                 ; 7       ;
; LCD_data_to_and_from_the_lcd_display[1]                                                                 ;                   ;         ;
;      - cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[1]~984                   ; 1                 ; 7       ;
; LCD_data_to_and_from_the_lcd_display[2]                                                                 ;                   ;         ;
;      - cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[2]~1052                  ; 0                 ; 7       ;
; LCD_data_to_and_from_the_lcd_display[3]                                                                 ;                   ;         ;
;      - cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[3]~1030                  ; 1                 ; 7       ;
; LCD_data_to_and_from_the_lcd_display[4]                                                                 ;                   ;         ;
;      - cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[4]~1007                  ; 0                 ; 7       ;
; LCD_data_to_and_from_the_lcd_display[5]                                                                 ;                   ;         ;
;      - cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[5]~1070                  ; 1                 ; 7       ;
; LCD_data_to_and_from_the_lcd_display[6]                                                                 ;                   ;         ;
;      - cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[6]~1118                  ; 0                 ; 7       ;
; LCD_data_to_and_from_the_lcd_display[7]                                                                 ;                   ;         ;
;      - cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[7]~1106                  ; 1                 ; 7       ;
; bidir_port_to_and_from_the_reconfig_request_pio                                                         ;                   ;         ;
;      - reconfig_request_pio:the_reconfig_request_pio|read_mux_out                                       ; 0                 ; 7       ;
; zs_dq_to_and_from_the_sdram[0]                                                                          ;                   ;         ;
; zs_dq_to_and_from_the_sdram[1]                                                                          ;                   ;         ;
; zs_dq_to_and_from_the_sdram[2]                                                                          ;                   ;         ;
; zs_dq_to_and_from_the_sdram[3]                                                                          ;                   ;         ;
; zs_dq_to_and_from_the_sdram[4]                                                                          ;                   ;         ;
; zs_dq_to_and_from_the_sdram[5]                                                                          ;                   ;         ;
; zs_dq_to_and_from_the_sdram[6]                                                                          ;                   ;         ;
; zs_dq_to_and_from_the_sdram[7]                                                                          ;                   ;         ;
; zs_dq_to_and_from_the_sdram[8]                                                                          ;                   ;         ;
; zs_dq_to_and_from_the_sdram[9]                                                                          ;                   ;         ;
; zs_dq_to_and_from_the_sdram[10]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[11]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[12]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[13]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[14]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[15]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[16]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[17]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[18]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[19]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[20]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[21]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[22]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[23]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[24]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[25]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[26]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[27]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[28]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[29]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[30]                                                                         ;                   ;         ;
; zs_dq_to_and_from_the_sdram[31]                                                                         ;                   ;         ;
+---------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                             ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; NiosII_stratixII_2s60_standard_clock_0:the_NiosII_stratixII_2s60_standard_clock_0|process_0~1                                                                                                    ; LCCOMB_X44_Y26_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|process_0~1                                                                                                    ; LCCOMB_X40_Y22_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; NiosII_stratixII_2s60_standard_reset_clk_domain_synch_module:NiosII_stratixII_2s60_standard_reset_clk_domain_synch|data_out                                                                      ; LCFF_X1_Y28_N11    ; 532     ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch|data_out                                                        ; LCFF_X46_Y7_N19    ; 1715    ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; button_pio:the_button_pio|process_1~2                                                                                                                                                            ; LCCOMB_X34_Y19_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                              ; PIN_AF15           ; 542     ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; clk                                                                                                                                                                                              ; PIN_AF15           ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|D_br_pred_not_taken                                                                                                                                                                  ; LCCOMB_X45_Y9_N12  ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|D_ic_fill_starting                                                                                                                                                                   ; LCCOMB_X49_Y12_N10 ; 49      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|E_ctrl_break                                                                                                                                                                         ; LCFF_X40_Y9_N27    ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|E_ctrl_cmp                                                                                                                                                                           ; LCFF_X46_Y13_N1    ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|E_ctrl_crst                                                                                                                                                                          ; LCFF_X40_Y9_N3     ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|E_ctrl_exception                                                                                                                                                                     ; LCFF_X40_Y9_N5     ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|E_ctrl_rdctl_inst                                                                                                                                                                    ; LCFF_X37_Y12_N5    ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|M_alu_result[2]                                                                                                                                                                      ; LCFF_X36_Y15_N11   ; 127     ; Output enable              ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|M_ienable_reg_irq6~0                                                                                                                                                                 ; LCCOMB_X40_Y11_N28 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|M_pipe_flush                                                                                                                                                                         ; LCFF_X45_Y12_N15   ; 31      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|M_status_reg_pie~0                                                                                                                                                                   ; LCCOMB_X37_Y11_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|M_wr_dst_reg                                                                                                                                                                         ; LCFF_X37_Y10_N23   ; 5       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|W_stall                                                                                                                                                                              ; LCCOMB_X45_Y13_N14 ; 511     ; Clock enable, Read enable  ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|jxuir                  ; LCFF_X33_Y19_N25   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_break_a~0  ; LCCOMB_X34_Y18_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_a   ; LCCOMB_X33_Y18_N24 ; 16      ; Clock enable, Sync. load   ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|take_action_ocimem_a~0 ; LCCOMB_X33_Y18_N26 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|update_jdo_strobe      ; LCFF_X32_Y19_N9    ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|internal_sr~95               ; LCCOMB_X32_Y19_N20 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|tck                                 ; JTAG_X0_Y26_N1     ; 144     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|tms                                 ; JTAG_X0_Y26_N1     ; 26      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|virtual_state_uir                   ; LCCOMB_X32_Y19_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                        ; LCCOMB_X36_Y18_N6  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                          ; LCFF_X33_Y17_N27   ; 3       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|internal_MonDReg[31]~98                                                                                        ; LCCOMB_X34_Y18_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|module_input6                                                                                                  ; LCCOMB_X36_Y18_N24 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|i_readdatavalid_d1                                                                                                                                                                   ; LCFF_X36_Y17_N9    ; 11      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|ic_fill_ap_cnt_nxt[3]~1                                                                                                                                                              ; LCCOMB_X49_Y13_N0  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|ic_fill_dp_offset_en~0                                                                                                                                                               ; LCCOMB_X50_Y12_N24 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|ic_fill_valid_bits_en                                                                                                                                                                ; LCCOMB_X51_Y12_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu:the_cpu|ic_tag_wren                                                                                                                                                                          ; LCCOMB_X50_Y12_N28 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; cpu_data_master_arbitrator:the_cpu_data_master|process_3~0                                                                                                                                       ; LCCOMB_X45_Y18_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_data_master_arbitrator:the_cpu_data_master|process_4~0                                                                                                                                       ; LCCOMB_X45_Y18_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_data_master_arbitrator:the_cpu_data_master|process_5~0                                                                                                                                       ; LCCOMB_X45_Y18_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_instruction_master_arbitrator:the_cpu_instruction_master|process_2~0                                                                                                                         ; LCCOMB_X37_Y19_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_instruction_master_arbitrator:the_cpu_instruction_master|process_3~0                                                                                                                         ; LCCOMB_X36_Y19_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_instruction_master_arbitrator:the_cpu_instruction_master|process_4~0                                                                                                                         ; LCCOMB_X37_Y19_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_counter_enable~2                                                                                            ; LCCOMB_X34_Y17_N8  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_winner~3                                                                                                    ; LCCOMB_X34_Y17_N12 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|WideOr1                                                                                                                         ; LCCOMB_X51_Y16_N24 ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_instruction_master_read_data_valid_ext_flash_s1_shift_register[1]                                                           ; LCFF_X45_Y17_N7    ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_counter_enable~2                                                                                   ; LCCOMB_X49_Y17_N12 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|ext_ram_bus_avalon_slave_arb_winner~2                                                                                           ; LCCOMB_X51_Y16_N14 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|time_to_write~1                                                                                                                 ; LCCOMB_X46_Y17_N20 ; 32      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; high_res_timer:the_high_res_timer|control_wr_strobe                                                                                                                                              ; LCCOMB_X45_Y21_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; high_res_timer:the_high_res_timer|period_h_wr_strobe                                                                                                                                             ; LCCOMB_X32_Y24_N22 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; high_res_timer:the_high_res_timer|period_l_wr_strobe                                                                                                                                             ; LCCOMB_X34_Y21_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; high_res_timer:the_high_res_timer|process_0~0                                                                                                                                                    ; LCCOMB_X34_Y21_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; high_res_timer:the_high_res_timer|snap_strobe~0                                                                                                                                                  ; LCCOMB_X34_Y24_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                    ; LCCOMB_X42_Y24_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]~68                                                                                                            ; LCCOMB_X36_Y24_N28 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]~33                                                                                                                ; LCCOMB_X36_Y24_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled~7                                                                                                            ; LCCOMB_X36_Y24_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart:the_jtag_uart|fifo_wr                                                                                                                                                                  ; LCFF_X42_Y23_N27   ; 15      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; jtag_uart:the_jtag_uart|ien_AE~1                                                                                                                                                                 ; LCCOMB_X44_Y20_N10 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state|_~28                                      ; LCCOMB_X44_Y22_N28 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|a_fefifo_7cf:fifo_state|_~28                                      ; LCCOMB_X42_Y24_N26 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart:the_jtag_uart|rd_wfifo                                                                                                                                                                 ; LCCOMB_X42_Y24_N20 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart:the_jtag_uart|rvalid~1                                                                                                                                                                 ; LCCOMB_X44_Y20_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; jtag_uart:the_jtag_uart|wr_rfifo                                                                                                                                                                 ; LCCOMB_X44_Y20_N28 ; 13      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; led_pio:the_led_pio|process_0~3                                                                                                                                                                  ; LCCOMB_X41_Y22_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated|decode_6pa:decode3|w_anode1081w[2]~2                                                                          ; LCCOMB_X48_Y14_N28 ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated|decode_6pa:decode3|w_anode1081w[2]~3                                                                          ; LCCOMB_X48_Y14_N20 ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated|decode_6pa:decode3|w_anode1094w[2]~1                                                                          ; LCCOMB_X48_Y14_N22 ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated|decode_6pa:decode3|w_anode1102w[2]~1                                                                          ; LCCOMB_X48_Y14_N16 ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated|decode_6pa:decode3|w_anode1110w[2]~0                                                                          ; LCCOMB_X48_Y14_N18 ; 32      ; Write enable               ; no     ; --                   ; --               ; --                        ;
; onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated|decode_6pa:deep_decode|w_anode1094w[2]~1                                                                      ; LCCOMB_X48_Y14_N10 ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated|decode_6pa:deep_decode|w_anode1094w[2]~2                                                                      ; LCCOMB_X48_Y14_N14 ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated|decode_6pa:deep_decode|w_anode1094w[2]~3                                                                      ; LCCOMB_X48_Y14_N4  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_counter_enable                                                                                                                      ; LCCOMB_X49_Y18_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_arb_winner~2                                                                                                                            ; LCCOMB_X49_Y18_N4  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; performance_counter:the_performance_counter|global_reset~0                                                                                                                                       ; LCCOMB_X41_Y26_N28 ; 384     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; performance_counter:the_performance_counter|process_0~2                                                                                                                                          ; LCCOMB_X41_Y26_N24 ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; performance_counter:the_performance_counter|process_10~3                                                                                                                                         ; LCCOMB_X41_Y26_N10 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; performance_counter:the_performance_counter|process_1~2                                                                                                                                          ; LCCOMB_X41_Y26_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; performance_counter:the_performance_counter|process_3~2                                                                                                                                          ; LCCOMB_X41_Y26_N6  ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; performance_counter:the_performance_counter|process_4~2                                                                                                                                          ; LCCOMB_X41_Y26_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; performance_counter:the_performance_counter|process_6~2                                                                                                                                          ; LCCOMB_X41_Y26_N2  ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; performance_counter:the_performance_counter|process_7~3                                                                                                                                          ; LCCOMB_X41_Y26_N8  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; performance_counter:the_performance_counter|process_9~2                                                                                                                                          ; LCCOMB_X41_Y26_N0  ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0                                                                                                                                      ; PLL_6              ; 2176    ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; pll:the_pll|control_reg_en                                                                                                                                                                       ; LCCOMB_X44_Y25_N8  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pll:the_pll|count_done                                                                                                                                                                           ; LCFF_X48_Y18_N21   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pll:the_pll|not_areset                                                                                                                                                                           ; LCFF_X77_Y24_N1    ; 7       ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; reconfig_request_pio:the_reconfig_request_pio|data_dir                                                                                                                                           ; LCFF_X44_Y21_N5    ; 3       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; reset_n_sources~3                                                                                                                                                                                ; LCCOMB_X37_Y4_N24  ; 4       ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; sdram:the_sdram|Mux0~0                                                                                                                                                                           ; LCCOMB_X50_Y6_N28  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram:the_sdram|Mux10~1                                                                                                                                                                          ; LCCOMB_X51_Y6_N20  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram:the_sdram|Mux13~1                                                                                                                                                                          ; LCCOMB_X50_Y6_N18  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram:the_sdram|Mux31~0                                                                                                                                                                          ; LCCOMB_X46_Y3_N30  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram:the_sdram|m_state[6]                                                                                                                                                                       ; LCFF_X48_Y3_N27    ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram:the_sdram|oe                                                                                                                                                                               ; LCFF_X45_Y6_N9     ; 32      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]~59                                                                                                             ; LCCOMB_X50_Y11_N2  ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]~59                                                                                                             ; LCCOMB_X50_Y11_N0  ; 59      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|process_0~1                                                            ; LCCOMB_X46_Y15_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|process_10~1                                                           ; LCCOMB_X50_Y13_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|process_12~3                                                           ; LCCOMB_X50_Y13_N6  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|process_1~3                                                            ; LCCOMB_X51_Y13_N2  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|process_2~1                                                            ; LCCOMB_X46_Y15_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|process_4~1                                                            ; LCCOMB_X50_Y15_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|process_6~1                                                            ; LCCOMB_X51_Y13_N16 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|process_8~1                                                            ; LCCOMB_X51_Y13_N24 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|process_15~0                                             ; LCCOMB_X52_Y15_N28 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_counter_enable~2                                                                                                                                   ; LCCOMB_X50_Y11_N6  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_winner~3                                                                                                                                           ; LCCOMB_X49_Y12_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; seven_seg_pio:the_seven_seg_pio|process_0~1                                                                                                                                                      ; LCCOMB_X38_Y22_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|clr_reg                                                                                                                                                                     ; LCFF_X27_Y24_N19   ; 53      ; Async. clear               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; sld_hub:sld_hub_inst|irf_reg[1][1]~76                                                                                                                                                            ; LCCOMB_X28_Y21_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|irsr_reg[4]~30                                                                                                                                                              ; LCCOMB_X29_Y21_N12 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|node_ena~14                                                                                                                                                                 ; LCCOMB_X29_Y22_N12 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]~65                                                                                                                                                     ; LCCOMB_X28_Y21_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~13                                                                                                                                          ; LCCOMB_X29_Y22_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter~21                                                                                                                                     ; LCCOMB_X29_Y22_N2  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; LCFF_X28_Y22_N31   ; 12      ; Async. clear               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; LCFF_X28_Y22_N11   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                          ; LCFF_X29_Y22_N27   ; 27      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; LCFF_X28_Y22_N3    ; 43      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                          ; LCFF_X28_Y21_N17   ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|virtual_ir_dr_scan_proc~2                                                                                                                                                   ; LCCOMB_X28_Y22_N20 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                         ; LCFF_X27_Y22_N11   ; 37      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sys_clk_timer:the_sys_clk_timer|control_wr_strobe                                                                                                                                                ; LCCOMB_X45_Y21_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_clk_timer:the_sys_clk_timer|period_h_wr_strobe                                                                                                                                               ; LCCOMB_X48_Y24_N12 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_clk_timer:the_sys_clk_timer|period_l_wr_strobe                                                                                                                                               ; LCCOMB_X48_Y24_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_clk_timer:the_sys_clk_timer|process_0~0                                                                                                                                                      ; LCCOMB_X46_Y24_N28 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sys_clk_timer:the_sys_clk_timer|snap_strobe~0                                                                                                                                                    ; LCCOMB_X45_Y21_N2  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart1:the_uart1|uart1_regs:the_uart1_regs|control_wr_strobe~1                                                                                                                                    ; LCCOMB_X48_Y20_N8  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart1:the_uart1|uart1_regs:the_uart1_regs|tx_wr_strobe~0                                                                                                                                         ; LCCOMB_X46_Y21_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart1:the_uart1|uart1_rx:the_uart1_rx|got_new_char                                                                                                                                               ; LCCOMB_X49_Y24_N20 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart1:the_uart1|uart1_rx:the_uart1_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1                                                                                                    ; LCCOMB_X48_Y21_N28 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; uart1:the_uart1|uart1_tx:the_uart1_tx|process_4~0                                                                                                                                                ; LCCOMB_X50_Y22_N28 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; uart1:the_uart1|uart1_tx:the_uart1_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1                                                                                            ; LCCOMB_X50_Y21_N22 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                             ; Location          ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+
; NiosII_stratixII_2s60_standard_reset_clk_domain_synch_module:NiosII_stratixII_2s60_standard_reset_clk_domain_synch|data_out                                      ; LCFF_X1_Y28_N11   ; 532     ; Global Clock         ; GCLK1            ; --                        ;
; NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch|data_out                        ; LCFF_X46_Y7_N19   ; 1715    ; Global Clock         ; GCLK6            ; --                        ;
; clk                                                                                                                                                              ; PIN_AF15          ; 542     ; Global Clock         ; GCLK4            ; --                        ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|tck ; JTAG_X0_Y26_N1    ; 144     ; Global Clock         ; GCLK0            ; --                        ;
; pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0                                                                                                      ; PLL_6             ; 2176    ; Global Clock         ; GCLK5            ; --                        ;
; pll:the_pll|not_areset                                                                                                                                           ; LCFF_X77_Y24_N1   ; 7       ; Global Clock         ; GCLK8            ; --                        ;
; reset_n_sources~3                                                                                                                                                ; LCCOMB_X37_Y4_N24 ; 4       ; Global Clock         ; GCLK7            ; --                        ;
; sld_hub:sld_hub_inst|clr_reg                                                                                                                                     ; LCFF_X27_Y24_N19  ; 53      ; Global Clock         ; GCLK2            ; --                        ;
; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                          ; LCFF_X28_Y22_N31  ; 12      ; Global Clock         ; GCLK3            ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                  ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cpu:the_cpu|W_stall                                                                                                                                                   ; 511     ;
; performance_counter:the_performance_counter|global_reset~0                                                                                                            ; 384     ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|master_nativeaddress[0]                                                             ; 200     ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|master_nativeaddress[2]                                                             ; 200     ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|master_nativeaddress[1]                                                             ; 199     ;
; NiosII_stratixII_2s60_standard_clock_1:the_NiosII_stratixII_2s60_standard_clock_1|master_nativeaddress[3]                                                             ; 199     ;
; onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_address[11]~11                                                                                               ; 128     ;
; onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_address[10]~10                                                                                               ; 128     ;
; onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_address[9]~9                                                                                                 ; 128     ;
; onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_address[8]~8                                                                                                 ; 128     ;
; onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_address[7]~7                                                                                                 ; 128     ;
; onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_address[6]~6                                                                                                 ; 128     ;
; onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_address[5]~5                                                                                                 ; 128     ;
; onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_address[4]~4                                                                                                 ; 128     ;
; onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_address[3]~3                                                                                                 ; 128     ;
; onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_address[2]~2                                                                                                 ; 128     ;
; onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_address[1]~1                                                                                                 ; 128     ;
; onchip_ram_s1_arbitrator:the_onchip_ram_s1|onchip_ram_s1_address[0]~0                                                                                                 ; 128     ;
; cpu:the_cpu|M_alu_result[2]                                                                                                                                           ; 127     ;
; sdram:the_sdram|Mux58~1                                                                                                                                               ; 119     ;
; sdram:the_sdram|m_state[0]                                                                                                                                            ; 107     ;
; cpu:the_cpu|M_alu_result[4]                                                                                                                                           ; 107     ;
; sdram:the_sdram|pending~6                                                                                                                                             ; 98      ;
; sdram:the_sdram|pending~5                                                                                                                                             ; 98      ;
; sdram:the_sdram|pending~4                                                                                                                                             ; 98      ;
; cpu:the_cpu|E_ctrl_src2_choose_imm                                                                                                                                    ; 95      ;
; sdram:the_sdram|refresh_request                                                                                                                                       ; 89      ;
; sdram:the_sdram|m_state[8]                                                                                                                                            ; 89      ;
; sdram:the_sdram|init_done                                                                                                                                             ; 88      ;
; cpu:the_cpu|internal_d_write                                                                                                                                          ; 77      ;
; cpu:the_cpu|M_alu_result[3]                                                                                                                                           ; 73      ;
; sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address                                                                                      ; 72      ;
; sdram:the_sdram|m_state[3]                                                                                                                                            ; 72      ;
; sdram:the_sdram|m_state[4]                                                                                                                                            ; 72      ;
; NiosII_stratixII_2s60_standard_clock_1_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_1_in|cpu_data_master_requests_NiosII_stratixII_2s60_standard_clock_1_in ; 70      ;
; cpu:the_cpu|D_iw[2]                                                                                                                                                   ; 68      ;
; cpu:the_cpu|av_ld_or_div_done                                                                                                                                         ; 66      ;
; NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch|data_out                             ; 65      ;
; performance_counter:the_performance_counter|process_6~2                                                                                                               ; 64      ;
; performance_counter:the_performance_counter|process_9~2                                                                                                               ; 64      ;
; performance_counter:the_performance_counter|process_0~2                                                                                                               ; 64      ;
; performance_counter:the_performance_counter|process_3~2                                                                                                               ; 64      ;
; cpu:the_cpu|D_iw[5]                                                                                                                                                   ; 64      ;
; cpu:the_cpu|M_ctrl_mul_shift_rot                                                                                                                                      ; 64      ;
; sdram:the_sdram|Mux67~0                                                                                                                                               ; 61      ;
; sdram:the_sdram|Mux44~0                                                                                                                                               ; 61      ;
; cpu:the_cpu|internal_d_read                                                                                                                                           ; 61      ;
; sdram_s1_arbitrator:the_sdram_s1|cpu_data_master_requests_sdram_s1                                                                                                    ; 60      ;
; cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_address[8]~0                                                                         ; 59      ;
; sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]~59                                                                                  ; 59      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M512s ; M4Ks ; M-RAMs ; MIF                             ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_b6e1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 0     ; 8    ; 0      ; None                            ; M4K_X39_Y10, M4K_X47_Y9, M4K_X47_Y10, M4K_X39_Y11, M4K_X39_Y12, M4K_X39_Y9, M4K_X47_Y11, M4K_X47_Y13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
; cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_v8i1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 22           ; 128          ; 22           ; yes                    ; no                      ; yes                    ; no                      ; 2816   ; 128                         ; 22                          ; 128                         ; 22                          ; 2816                ; 0     ; 1    ; 0      ; cpu_ic_tag_ram.mif              ; M4K_X47_Y12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_s892:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 0     ; 2    ; 0      ; cpu_ociram_default_contents.mif ; M4K_X31_Y17, M4K_X31_Y18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
; cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_2vh1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0     ; 1    ; 0      ; cpu_rf_ram_a.mif                ; M4K_X39_Y13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_3vh1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 0     ; 1    ; 0      ; cpu_rf_ram_b.mif                ; M4K_X39_Y14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
; jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                            ; M512_X43_Y22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_7o21:auto_generated|a_dpfifo_au21:dpfifo|dpram_7i21:FIFOram|altsyncram_bul1:altsyncram2|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1     ; 0    ; 0      ; None                            ; M512_X43_Y24                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
; onchip_ram:the_onchip_ram|altsyncram:the_altsyncram|altsyncram_mud1:auto_generated|ALTSYNCRAM                                                                                                                                    ; AUTO ; Single Port      ; Single Clock ; 16384        ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 524288 ; 16384                       ; 32                          ; --                          ; --                          ; 524288              ; 0     ; 128  ; 0      ; onchip_ram.hex                  ; M4K_X47_Y18, M4K_X47_Y16, M4K_X39_Y18, M4K_X47_Y14, M4K_X47_Y20, M4K_X70_Y20, M4K_X47_Y21, M4K_X70_Y18, M4K_X8_Y14, M4K_X31_Y10, M4K_X8_Y13, M4K_X31_Y7, M4K_X39_Y19, M4K_X31_Y19, M4K_X31_Y23, M4K_X39_Y21, M4K_X70_Y16, M4K_X47_Y7, M4K_X70_Y11, M4K_X47_Y6, M4K_X31_Y26, M4K_X31_Y32, M4K_X31_Y21, M4K_X31_Y15, M4K_X8_Y18, M4K_X31_Y8, M4K_X8_Y11, M4K_X8_Y9, M4K_X8_Y21, M4K_X31_Y24, M4K_X8_Y19, M4K_X8_Y22, M4K_X31_Y14, M4K_X31_Y9, M4K_X31_Y5, M4K_X31_Y6, M4K_X47_Y34, M4K_X31_Y31, M4K_X31_Y33, M4K_X31_Y35, M4K_X31_Y20, M4K_X39_Y20, M4K_X39_Y5, M4K_X31_Y13, M4K_X8_Y23, M4K_X39_Y25, M4K_X39_Y24, M4K_X39_Y23, M4K_X70_Y17, M4K_X70_Y8, M4K_X70_Y15, M4K_X70_Y7, M4K_X39_Y29, M4K_X39_Y27, M4K_X39_Y26, M4K_X39_Y32, M4K_X70_Y23, M4K_X70_Y21, M4K_X47_Y23, M4K_X70_Y22, M4K_X47_Y27, M4K_X47_Y29, M4K_X47_Y30, M4K_X47_Y31, M4K_X70_Y29, M4K_X70_Y30, M4K_X47_Y28, M4K_X70_Y28, M4K_X39_Y34, M4K_X39_Y31, M4K_X39_Y35, M4K_X31_Y34, M4K_X47_Y19, M4K_X47_Y8, M4K_X47_Y5, M4K_X47_Y17, M4K_X8_Y26, M4K_X39_Y22, M4K_X31_Y22, M4K_X8_Y24, M4K_X70_Y14, M4K_X39_Y7, M4K_X70_Y10, M4K_X39_Y6, M4K_X31_Y16, M4K_X39_Y16, M4K_X39_Y17, M4K_X39_Y33, M4K_X39_Y15, M4K_X70_Y13, M4K_X70_Y6, M4K_X70_Y9, M4K_X8_Y25, M4K_X31_Y25, M4K_X31_Y28, M4K_X39_Y28, M4K_X8_Y16, M4K_X31_Y12, M4K_X8_Y17, M4K_X8_Y20, M4K_X47_Y22, M4K_X47_Y26, M4K_X47_Y24, M4K_X47_Y25, M4K_X8_Y15, M4K_X31_Y11, M4K_X8_Y10, M4K_X8_Y12, M4K_X47_Y33, M4K_X70_Y31, M4K_X39_Y36, M4K_X47_Y32, M4K_X70_Y24, M4K_X70_Y26, M4K_X70_Y25, M4K_X70_Y27, M4K_X70_Y33, M4K_X70_Y32, M4K_X47_Y36, M4K_X47_Y35, M4K_X70_Y19, M4K_X39_Y8, M4K_X70_Y12, M4K_X47_Y15, M4K_X31_Y30, M4K_X31_Y27, M4K_X39_Y30, M4K_X31_Y29 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------+------+--------+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                           ;
+----------------------------------+-------------+---------------------+-------------------+
; Statistic                        ; Number Used ; Available per Block ; Maximum Available ;
+----------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)       ; 0           ; 8                   ; 288               ;
; Simple Multipliers (18-bit)      ; 0           ; 4                   ; 144               ;
; Simple Multipliers (36-bit)      ; 1           ; 1                   ; 36                ;
; Multiply Accumulators (18-bit)   ; 0           ; 2                   ; 72                ;
; Two-Multipliers Adders (9-bit)   ; 0           ; 4                   ; 144               ;
; Two-Multipliers Adders (18-bit)  ; 0           ; 2                   ; 72                ;
; Four-Multipliers Adders (9-bit)  ; 0           ; 2                   ; 72                ;
; Four-Multipliers Adders (18-bit) ; 0           ; 1                   ; 36                ;
; Dynamic DSP Blocks               ; 0           ; 1                   ; 36                ;
; DSP Blocks                       ; 1           ; --                  ; 36                ;
; DSP Block 9-bit Elements         ; 8           ; 8                   ; 288               ;
; Signed Multipliers               ; 0           ; --                  ; --                ;
; Unsigned Multipliers             ; 0           ; --                  ; --                ;
; Mixed Sign Multipliers           ; 0           ; --                  ; --                ;
; Variable Sign Multipliers        ; 1           ; --                  ; --                ;
; Dedicated Shift Register Chains  ; 0           ; --                  ; --                ;
+----------------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                              ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_out5     ; Simple Multiplier (36-bit) ; DSPOUT_X35_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult1 ;                            ; DSPMULT_X35_Y13_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
;    cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult2 ;                            ; DSPMULT_X35_Y12_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
;    cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult3 ;                            ; DSPMULT_X35_Y11_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
;    cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add|mult_add_om72:auto_generated|mac_mult4 ;                            ; DSPMULT_X35_Y10_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
+-------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+----------------------------------------------------------------------+
; Interconnect Usage Summary                                           ;
+-------------------------------------------+--------------------------+
; Interconnect Resource Type                ; Usage                    ;
+-------------------------------------------+--------------------------+
; Block interconnects                       ; 10,919 / 185,060 ( 6 % ) ;
; C16 interconnects                         ; 206 / 5,226 ( 4 % )      ;
; C4 interconnects                          ; 5,741 / 135,872 ( 4 % )  ;
; DPA clocks                                ; 0 / 2 ( 0 % )            ;
; DQS bus muxes                             ; 0 / 36 ( 0 % )           ;
; DQS-18 I/O buses                          ; 0 / 8 ( 0 % )            ;
; DQS-36 I/O buses                          ; 0 / 4 ( 0 % )            ;
; DQS-4 I/O buses                           ; 0 / 36 ( 0 % )           ;
; DQS-9 I/O buses                           ; 0 / 18 ( 0 % )           ;
; Differential I/O clocks                   ; 0 / 32 ( 0 % )           ;
; Direct links                              ; 869 / 185,060 ( < 1 % )  ;
; Global clocks                             ; 9 / 16 ( 56 % )          ;
; Local interconnects                       ; 2,238 / 48,352 ( 5 % )   ;
; NDQS bus muxes                            ; 0 / 36 ( 0 % )           ;
; NDQS-18 I/O buses                         ; 0 / 8 ( 0 % )            ;
; NDQS-36 I/O buses                         ; 0 / 4 ( 0 % )            ;
; NDQS-4 I/O buses                          ; 0 / 36 ( 0 % )           ;
; NDQS-9 I/O buses                          ; 0 / 18 ( 0 % )           ;
; PLL transmitter or receiver load enables  ; 0 / 16 ( 0 % )           ;
; PLL transmitter or receiver synch. clocks ; 0 / 16 ( 0 % )           ;
; R24 interconnects                         ; 373 / 5,202 ( 7 % )      ;
; R24/C16 interconnect drivers              ; 444 / 15,912 ( 3 % )     ;
; R4 interconnects                          ; 9,263 / 212,368 ( 4 % )  ;
; Regional clocks                           ; 0 / 32 ( 0 % )           ;
+-------------------------------------------+--------------------------+


+------------------------------------------------------------------+
; LAB Logic Elements                                               ;
+----------------------------------+-------------------------------+
; Number of ALMs  (Average = 7.24) ; Number of LABs  (Total = 383) ;
+----------------------------------+-------------------------------+
; 1                                ; 19                            ;
; 2                                ; 11                            ;
; 3                                ; 5                             ;
; 4                                ; 8                             ;
; 5                                ; 5                             ;
; 6                                ; 7                             ;
; 7                                ; 6                             ;
; 8                                ; 322                           ;
+----------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 2.36) ; Number of LABs  (Total = 383) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 288                           ;
; 1 Clock                            ; 310                           ;
; 1 Clock enable                     ; 138                           ;
; 1 Sync. clear                      ; 31                            ;
; 1 Sync. load                       ; 15                            ;
; 2 Async. clears                    ; 14                            ;
; 2 Clock enables                    ; 76                            ;
; 2 Clocks                           ; 22                            ;
; 3 Clock enables                    ; 11                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.18) ; Number of LABs  (Total = 383) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 6                             ;
; 1                                            ; 11                            ;
; 2                                            ; 13                            ;
; 3                                            ; 6                             ;
; 4                                            ; 9                             ;
; 5                                            ; 6                             ;
; 6                                            ; 3                             ;
; 7                                            ; 3                             ;
; 8                                            ; 4                             ;
; 9                                            ; 6                             ;
; 10                                           ; 4                             ;
; 11                                           ; 7                             ;
; 12                                           ; 13                            ;
; 13                                           ; 17                            ;
; 14                                           ; 18                            ;
; 15                                           ; 16                            ;
; 16                                           ; 55                            ;
; 17                                           ; 21                            ;
; 18                                           ; 24                            ;
; 19                                           ; 11                            ;
; 20                                           ; 14                            ;
; 21                                           ; 17                            ;
; 22                                           ; 29                            ;
; 23                                           ; 13                            ;
; 24                                           ; 9                             ;
; 25                                           ; 11                            ;
; 26                                           ; 16                            ;
; 27                                           ; 5                             ;
; 28                                           ; 4                             ;
; 29                                           ; 6                             ;
; 30                                           ; 3                             ;
; 31                                           ; 1                             ;
; 32                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.05) ; Number of LABs  (Total = 383) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 6                             ;
; 1                                               ; 22                            ;
; 2                                               ; 26                            ;
; 3                                               ; 19                            ;
; 4                                               ; 23                            ;
; 5                                               ; 31                            ;
; 6                                               ; 29                            ;
; 7                                               ; 31                            ;
; 8                                               ; 27                            ;
; 9                                               ; 24                            ;
; 10                                              ; 25                            ;
; 11                                              ; 30                            ;
; 12                                              ; 23                            ;
; 13                                              ; 12                            ;
; 14                                              ; 9                             ;
; 15                                              ; 7                             ;
; 16                                              ; 35                            ;
; 17                                              ; 0                             ;
; 18                                              ; 1                             ;
; 19                                              ; 2                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 20.73) ; Number of LABs  (Total = 383) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 2                             ;
; 2                                            ; 5                             ;
; 3                                            ; 4                             ;
; 4                                            ; 15                            ;
; 5                                            ; 27                            ;
; 6                                            ; 7                             ;
; 7                                            ; 0                             ;
; 8                                            ; 10                            ;
; 9                                            ; 3                             ;
; 10                                           ; 12                            ;
; 11                                           ; 7                             ;
; 12                                           ; 6                             ;
; 13                                           ; 8                             ;
; 14                                           ; 15                            ;
; 15                                           ; 7                             ;
; 16                                           ; 8                             ;
; 17                                           ; 11                            ;
; 18                                           ; 11                            ;
; 19                                           ; 14                            ;
; 20                                           ; 10                            ;
; 21                                           ; 11                            ;
; 22                                           ; 9                             ;
; 23                                           ; 9                             ;
; 24                                           ; 8                             ;
; 25                                           ; 10                            ;
; 26                                           ; 15                            ;
; 27                                           ; 12                            ;
; 28                                           ; 13                            ;
; 29                                           ; 9                             ;
; 30                                           ; 13                            ;
; 31                                           ; 15                            ;
; 32                                           ; 14                            ;
; 33                                           ; 10                            ;
; 34                                           ; 21                            ;
; 35                                           ; 15                            ;
; 36                                           ; 14                            ;
; 37                                           ; 2                             ;
; 38                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 31    ;
; Number of I/O Rules Passed       ; 8     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 23    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                          ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                                ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                         ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                         ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                         ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks            ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks            ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks            ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks                   ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks                   ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O       ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O       ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O       ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O       ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O       ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O       ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O       ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; No PCI I/O assignments found.                                            ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; No PCI I/O assignments found.                                            ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O       ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O       ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O       ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O       ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000032 ; I/O Properties Checks for Multiple I/Os ; I/O registers and SERDES should not be used at the same XY location.                                 ; Critical ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks                 ; Current density for consecutive I/Os should not exceed 250mA for row I/Os and 250mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks              ; Single-ended outputs should be 1 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000037 ; SI Related Distance Checks              ; Single-ended I/O and differential I/O should not coexist in a PLL output I/O bank.                   ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000038 ; SI Related SSO Limit Checks             ; Single-ended outputs and High-speed LVDS should not coexist in an I/O bank.                          ; High     ; No High-speed LVDS found.                                                ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks             ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Inapplicable ; IO_000040 ; SI Related SSO Limit Checks             ; The total drive strength of single ended outputs in a DPA bank should not exceed 120mA.              ; High     ; No DPA found.                                                            ; I/O  ;                   ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules                                       ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000032    ; IO_000033 ; IO_000034    ; IO_000037    ; IO_000038    ; IO_000042    ; IO_000040    ;
+-------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+
; Total Pass                                      ; 174          ; 126          ; 174          ; 0            ; 0            ; 183       ; 174          ; 0            ; 183       ; 183       ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 183       ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked                                 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable                              ; 9            ; 57           ; 9            ; 183          ; 183          ; 0         ; 9            ; 183          ; 0         ; 0         ; 183          ; 183          ; 183          ; 183          ; 183          ; 183          ; 183          ; 183          ; 183          ; 183          ; 183          ; 183          ; 183          ; 183          ; 183          ; 0         ; 183          ; 183          ; 183          ; 183          ; 183          ;
; Total Fail                                      ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ;
; pll_c0_out                                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; pll_c1_out                                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; be_n_to_the_ext_ram[0]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; be_n_to_the_ext_ram[1]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; be_n_to_the_ext_ram[2]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; be_n_to_the_ext_ram[3]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; byteenablen_to_the_lan91c111[0]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; byteenablen_to_the_lan91c111[1]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; byteenablen_to_the_lan91c111[2]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; byteenablen_to_the_lan91c111[3]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[0]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[1]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[2]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[3]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[4]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[5]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[6]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[7]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[8]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[9]                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[10]                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[11]                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[12]                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[13]                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[14]                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[15]                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[16]                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[17]                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[18]                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[19]                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[20]                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[21]                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[22]                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_address[23]                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ior_n_to_the_lan91c111                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; iow_n_to_the_lan91c111                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read_n_to_the_ext_flash                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; read_n_to_the_ext_ram                           ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; select_n_to_the_ext_flash                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; select_n_to_the_ext_ram                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; write_n_to_the_ext_flash                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; write_n_to_the_ext_ram                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LCD_E_from_the_lcd_display                      ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LCD_RS_from_the_lcd_display                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LCD_RW_from_the_lcd_display                     ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_led_pio[0]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_led_pio[1]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_led_pio[2]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_led_pio[3]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_led_pio[4]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_led_pio[5]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_led_pio[6]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_led_pio[7]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_addr_from_the_sdram[0]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_addr_from_the_sdram[1]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_addr_from_the_sdram[2]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_addr_from_the_sdram[3]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_addr_from_the_sdram[4]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_addr_from_the_sdram[5]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_addr_from_the_sdram[6]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_addr_from_the_sdram[7]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_addr_from_the_sdram[8]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_addr_from_the_sdram[9]                       ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_addr_from_the_sdram[10]                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_addr_from_the_sdram[11]                      ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_ba_from_the_sdram[0]                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_ba_from_the_sdram[1]                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_cas_n_from_the_sdram                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_cke_from_the_sdram                           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_cs_n_from_the_sdram                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dqm_from_the_sdram[0]                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dqm_from_the_sdram[1]                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dqm_from_the_sdram[2]                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dqm_from_the_sdram[3]                        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_ras_n_from_the_sdram                         ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_we_n_from_the_sdram                          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_seven_seg_pio[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_seven_seg_pio[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_seven_seg_pio[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_seven_seg_pio[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_seven_seg_pio[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_seven_seg_pio[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_seven_seg_pio[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_seven_seg_pio[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_seven_seg_pio[8]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_seven_seg_pio[9]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_seven_seg_pio[10]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_seven_seg_pio[11]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_seven_seg_pio[12]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_seven_seg_pio[13]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_seven_seg_pio[14]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; out_port_from_the_seven_seg_pio[15]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; txd_from_the_uart1                              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[0]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[1]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[2]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[3]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[4]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[5]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[6]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[7]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[8]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[9]                             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[10]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[11]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[12]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[13]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[14]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[15]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[16]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[17]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[18]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[19]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[20]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[21]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[22]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[23]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[24]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[25]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[26]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[27]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[28]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[29]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[30]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ext_ram_bus_data[31]                            ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LCD_data_to_and_from_the_lcd_display[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LCD_data_to_and_from_the_lcd_display[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LCD_data_to_and_from_the_lcd_display[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LCD_data_to_and_from_the_lcd_display[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LCD_data_to_and_from_the_lcd_display[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LCD_data_to_and_from_the_lcd_display[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LCD_data_to_and_from_the_lcd_display[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; LCD_data_to_and_from_the_lcd_display[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; bidir_port_to_and_from_the_reconfig_request_pio ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[0]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[1]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[2]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[3]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[4]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[5]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[6]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[7]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[8]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[9]                  ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[10]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[11]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[12]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[13]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[14]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[15]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[16]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[17]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[18]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[19]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[20]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[21]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[22]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[23]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[24]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[25]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[26]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[27]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[28]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[29]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[30]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; zs_dq_to_and_from_the_sdram[31]                 ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk                                             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi                             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_ntrst                           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset_n                                         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; in_port_to_the_button_pio[0]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; in_port_to_the_button_pio[1]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; in_port_to_the_button_pio[3]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; in_port_to_the_button_pio[2]                    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; irq_from_the_lan91c111                          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; rxd_to_the_uart1                                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ENET_ADS_N                                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; ENET_AEN                                        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_BYTE_N                                    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; FLASH_WP_N                                      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+-------------------------------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+


+--------------------------------------------------------------------+
; Fitter Device Options                                              ;
+----------------------------------------------+---------------------+
; Option                                       ; Setting             ;
+----------------------------------------------+---------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                 ;
; Enable device-wide reset (DEV_CLRn)          ; Off                 ;
; Enable device-wide output enable (DEV_OE)    ; Off                 ;
; Enable INIT_DONE output                      ; Off                 ;
; Configuration scheme                         ; Passive Serial      ;
; Error detection CRC                          ; Off                 ;
; Configuration Voltage Level                  ; Auto                ;
; Force Configuration Voltage Level            ; Off                 ;
; nWS, nRS, nCS, CS                            ; Unreserved          ;
; RDYnBUSY                                     ; Unreserved          ;
; Data[7..1]                                   ; Unreserved          ;
; Data[0]                                      ; Unreserved          ;
; ASDO,nCSO                                    ; Unreserved          ;
; Reserve all unused pins                      ; As input tri-stated ;
; Base pin-out file on sameframe device        ; Off                 ;
+----------------------------------------------+---------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Sep 30 17:52:29 2009
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off NiosII_stratixII_2s60_standard -c NiosII_stratixII_2s60_standard
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Selected device EP2S60F672C5 for design "NiosII_stratixII_2s60_standard"
Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device HC220F672M is compatible
    Info: Device EP2S15F672C5 is compatible
    Info: Device EP2S30F672C5 is compatible
    Info: Device EP2S60F672C5ES is compatible
Info: DATA[0] dual-purpose pin not reserved
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Implemented PLL "pll:the_pll|altpllpll:the_pll|altpll:altpll_component|pll" as Enhanced PLL type
    Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 port
    Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -63 degrees (-3500 ps) for pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 port
Info: Fitter is using the Classic Timing Analyzer
Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements
Info: Automatically promoted node clk (placed in PIN AF15 (CLK4p))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info: Automatically promoted node pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0 (placed in counter C0 of PLL_6)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5
Info: Automatically promoted node pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk1 (placed in counter C1 of PLL_6)
    Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X41_Y0_N7
Info: Automatically promoted node cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|tck 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|jtag_break~3
        Info: Destination node sdram:the_sdram|active_addr[9]~176
        Info: Destination node sdram:the_sdram|active_addr[18]~177
        Info: Destination node sdram:the_sdram|active_addr[8]~178
        Info: Destination node sdram:the_sdram|active_addr[21]~179
        Info: Destination node sdram:the_sdram|active_addr[12]~180
        Info: Destination node sdram:the_sdram|active_cs_n~9
        Info: Destination node sdram:the_sdram|active_addr[16]~181
        Info: Destination node sdram:the_sdram|active_addr[13]~182
        Info: Destination node sdram:the_sdram|active_addr[10]~183
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node NiosII_stratixII_2s60_standard_reset_clk_domain_synch_module:NiosII_stratixII_2s60_standard_reset_clk_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node sld_hub:sld_hub_inst|clr_reg 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30
        Info: Destination node sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~3
Info: Automatically promoted node pll:the_pll|not_areset 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node reset_n_sources~3 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Starting register packing
Info: Ignoring invalid fast I/O register assignments
Info: Finished register packing
    Extra Info: Packed 221 registers into blocks of type I/O
    Extra Info: Created 84 register duplicates
Warning: PLL "pll:the_pll|altpllpll:the_pll|altpll:altpll_component|pll" output port clk[0] feeds output pin "pll_c0_out" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining
Info: Automatic asynchronous signal pipelining - Evaluation Phase
    Info: Asynchronous signal |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch_module:NiosII_stratixII_2s60_standard_reset_pll_c0_out_domain_synch|data_out~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_standard|reset_n_sources~3clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_standard|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_standard|pll:the_pll|not_areset~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_standard|sld_hub:sld_hub_inst|clr_reg~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_standard|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_standard|NiosII_stratixII_2s60_standard_reset_clk_domain_synch_module:NiosII_stratixII_2s60_standard_reset_clk_domain_synch|data_out~clkctrl
        Info: Signal not critical. No action is required
    Info: Asynchronous signal |NiosII_stratixII_2s60_standard|sld_hub:sld_hub_inst|virtual_ir_scan_reg
        Info: Signal not critical. No action is required
    Info: Found 8 asynchronous signals of which 0 will be pipelined
Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info: Physical synthesis optimizations for speed complete: elapsed cpu time is 00:00:27
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "CTS[1]" is assigned to location or region, but does not exist in design
    Warning: Node "CTS[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DCD[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DCD[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DSR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DSR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DTR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DTR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_CYCLE_N" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_DATACS_N" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_LCLK" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_LDEV_N" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_RDYRTN_N" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_SRDY_N" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_VLBUS_N" is assigned to location or region, but does not exist in design
    Warning: Node "ENET_W_R_N" is assigned to location or region, but does not exist in design
    Warning: Node "FLASH_RY_BY_N" is assigned to location or region, but does not exist in design
    Warning: Node "PLD_CLKFB" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO1_CLKOUT" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO1_IO[16]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO1_IO[19]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO1_IO[22]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO1_IO[23]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO1_IO[28]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO1_IO[40]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_CARDSEL_N" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_CLKOUT" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[0]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[10]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[11]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[12]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[13]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[14]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[15]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[16]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[17]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[18]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[19]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[1]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[20]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[21]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[22]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[23]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[24]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[25]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[26]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[27]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[28]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[29]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[2]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[30]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[31]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[32]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[33]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[34]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[35]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[36]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[37]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[38]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[39]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[3]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[40]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[4]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[5]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[6]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[7]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[8]" is assigned to location or region, but does not exist in design
    Warning: Node "PROTO2_IO[9]" is assigned to location or region, but does not exist in design
    Warning: Node "RI[1]" is assigned to location or region, but does not exist in design
    Warning: Node "RI[2]" is assigned to location or region, but does not exist in design
    Warning: Node "RTS[1]" is assigned to location or region, but does not exist in design
    Warning: Node "RTS[2]" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DEBUGACK" is assigned to location or region, but does not exist in design
    Warning: Node "TR_DEBUGREQ" is assigned to location or region, but does not exist in design
    Warning: Node "ardy_from_the_lan91c111" is assigned to location or region, but does not exist in design
    Warning: Node "cf_addr[0]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_addr[10]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_addr[1]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_addr[2]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_addr[3]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_addr[4]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_addr[5]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_addr[6]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_addr[7]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_addr[8]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_addr[9]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_atasel" is assigned to location or region, but does not exist in design
    Warning: Node "cf_cs_n[0]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_cs_n[1]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_data[0]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_data[10]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_data[11]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_data[12]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_data[13]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_data[14]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_data[15]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_data[1]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_data[2]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_data[3]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_data[4]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_data[5]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_data[6]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_data[7]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_data[8]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_data[9]" is assigned to location or region, but does not exist in design
    Warning: Node "cf_detect" is assigned to location or region, but does not exist in design
    Warning: Node "cf_intrq" is assigned to location or region, but does not exist in design
    Warning: Node "cf_iord_n" is assigned to location or region, but does not exist in design
    Warning: Node "cf_iordy" is assigned to location or region, but does not exist in design
    Warning: Node "cf_iowr_n" is assigned to location or region, but does not exist in design
    Warning: Node "cf_power" is assigned to location or region, but does not exist in design
    Warning: Node "cf_rfu" is assigned to location or region, but does not exist in design
    Warning: Node "cf_we_n" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_offchip_trace_clk_from_the_cpu" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_offchip_trace_data_from_the_cpu[0]" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_offchip_trace_data_from_the_cpu[10]" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_offchip_trace_data_from_the_cpu[11]" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_offchip_trace_data_from_the_cpu[12]" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_offchip_trace_data_from_the_cpu[13]" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_offchip_trace_data_from_the_cpu[14]" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_offchip_trace_data_from_the_cpu[15]" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_offchip_trace_data_from_the_cpu[16]" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_offchip_trace_data_from_the_cpu[17]" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_offchip_trace_data_from_the_cpu[1]" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_offchip_trace_data_from_the_cpu[2]" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_offchip_trace_data_from_the_cpu[3]" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_offchip_trace_data_from_the_cpu[4]" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_offchip_trace_data_from_the_cpu[5]" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_offchip_trace_data_from_the_cpu[6]" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_offchip_trace_data_from_the_cpu[7]" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_offchip_trace_data_from_the_cpu[8]" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_offchip_trace_data_from_the_cpu[9]" is assigned to location or region, but does not exist in design
    Warning: Node "jtag_debug_trigout_from_the_cpu" is assigned to location or region, but does not exist in design
    Warning: Node "rxd_to_the_uart2" is assigned to location or region, but does not exist in design
    Warning: Node "txd_from_the_uart2" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:00:42
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:04
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:23
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm automatic asynchronous signal pipelining
Info: Automatic asynchronous signal pipelining - Execution Phase
Info: Physical synthesis algorithm automatic asynchronous signal pipelining complete
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm logic and register replication
Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm fanout splitting
Info: Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps
Info: Physical synthesis optimizations for speed complete: elapsed cpu time is 00:00:07
Info: Slack time is 7.887 ns between source register "cpu:the_cpu|M_alu_result[17]" and destination register "ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_29"
    Info: + Largest register to register requirement is 19.307 ns
    Info:   Shortest clock path from clock "pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0" to destination register is 3.824 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.863 ns) + CELL(0.000 ns) = 1.863 ns; Loc. = Unassigned; Fanout = 7373; COMB Node = 'pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.589 ns) + CELL(0.372 ns) = 3.824 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_29'
        Info: Total cell delay = 0.372 ns ( 9.73 % )
        Info: Total interconnect delay = 3.452 ns ( 90.27 % )
    Info:   Longest clock path from clock "pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0" to destination register is 3.824 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.863 ns) + CELL(0.000 ns) = 1.863 ns; Loc. = Unassigned; Fanout = 7373; COMB Node = 'pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.589 ns) + CELL(0.372 ns) = 3.824 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_29'
        Info: Total cell delay = 0.372 ns ( 9.73 % )
        Info: Total interconnect delay = 3.452 ns ( 90.27 % )
    Info:   Shortest clock path from clock "pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0" to source register is 4.227 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.863 ns) + CELL(0.000 ns) = 1.863 ns; Loc. = Unassigned; Fanout = 7373; COMB Node = 'pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.536 ns) + CELL(0.828 ns) = 4.227 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'cpu:the_cpu|M_alu_result[17]'
        Info: Total cell delay = 0.828 ns ( 19.59 % )
        Info: Total interconnect delay = 3.399 ns ( 80.41 % )
    Info:   Longest clock path from clock "pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0" to source register is 4.227 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 1; CLK Node = 'pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.863 ns) + CELL(0.000 ns) = 1.863 ns; Loc. = Unassigned; Fanout = 7373; COMB Node = 'pll:the_pll|altpllpll:the_pll|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.536 ns) + CELL(0.828 ns) = 4.227 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'cpu:the_cpu|M_alu_result[17]'
        Info: Total cell delay = 0.828 ns ( 19.59 % )
        Info: Total interconnect delay = 3.399 ns ( 80.41 % )
    Info:   Micro clock to output delay of source is 0.127 ns
    Info:   Micro setup delay of destination is 0.163 ns
    Info: - Longest register to register delay is 11.420 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 5; REG Node = 'cpu:the_cpu|M_alu_result[17]'
        Info: 2: + IC(0.310 ns) + CELL(0.364 ns) = 0.674 ns; Loc. = Unassigned; Fanout = 14; COMB Node = 'NiosII_stratixII_2s60_standard_clock_0_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_0_in|cpu_data_master_requests_NiosII_stratixII_2s60_standard_clock_0_in~2'
        Info: 3: + IC(0.340 ns) + CELL(0.206 ns) = 1.220 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_continuerequest~0'
        Info: 4: + IC(0.182 ns) + CELL(0.364 ns) = 1.766 ns; Loc. = Unassigned; Fanout = 12; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_arbiterlock'
        Info: 5: + IC(1.304 ns) + CELL(0.584 ns) = 3.654 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~2'
        Info: 6: + IC(0.000 ns) + CELL(0.047 ns) = 3.701 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~6'
        Info: 7: + IC(0.000 ns) + CELL(0.047 ns) = 3.748 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~10'
        Info: 8: + IC(0.000 ns) + CELL(0.047 ns) = 3.795 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~14'
        Info: 9: + IC(0.000 ns) + CELL(0.047 ns) = 3.842 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~18'
        Info: 10: + IC(0.000 ns) + CELL(0.047 ns) = 3.889 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~22'
        Info: 11: + IC(0.000 ns) + CELL(0.047 ns) = 3.936 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~26'
        Info: 12: + IC(0.000 ns) + CELL(0.047 ns) = 3.983 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~30'
        Info: 13: + IC(0.118 ns) + CELL(0.047 ns) = 4.148 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~34'
        Info: 14: + IC(0.000 ns) + CELL(0.168 ns) = 4.316 ns; Loc. = Unassigned; Fanout = 40; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~37'
        Info: 15: + IC(0.972 ns) + CELL(0.071 ns) = 5.359 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|WideOr1~0'
        Info: 16: + IC(0.182 ns) + CELL(0.364 ns) = 5.905 ns; Loc. = Unassigned; Fanout = 32; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|time_to_write~1'
        Info: 17: + IC(5.143 ns) + CELL(0.372 ns) = 11.420 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_29'
        Info: Total cell delay = 2.869 ns ( 25.12 % )
        Info: Total interconnect delay = 8.551 ns ( 74.88 % )
Info: Estimated most critical path is register to register delay of 11.420 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X44_Y16; Fanout = 5; REG Node = 'cpu:the_cpu|M_alu_result[17]'
    Info: 2: + IC(0.310 ns) + CELL(0.364 ns) = 0.674 ns; Loc. = LAB_X45_Y16; Fanout = 14; COMB Node = 'NiosII_stratixII_2s60_standard_clock_0_in_arbitrator:the_NiosII_stratixII_2s60_standard_clock_0_in|cpu_data_master_requests_NiosII_stratixII_2s60_standard_clock_0_in~2'
    Info: 3: + IC(0.340 ns) + CELL(0.206 ns) = 1.220 ns; Loc. = LAB_X45_Y16; Fanout = 9; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_continuerequest~0'
    Info: 4: + IC(0.182 ns) + CELL(0.364 ns) = 1.766 ns; Loc. = LAB_X45_Y16; Fanout = 12; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|cpu_data_master_arbiterlock'
    Info: 5: + IC(1.304 ns) + CELL(0.584 ns) = 3.654 ns; Loc. = LAB_X50_Y17; Fanout = 2; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~2'
    Info: 6: + IC(0.000 ns) + CELL(0.047 ns) = 3.701 ns; Loc. = LAB_X50_Y17; Fanout = 2; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~6'
    Info: 7: + IC(0.000 ns) + CELL(0.047 ns) = 3.748 ns; Loc. = LAB_X50_Y17; Fanout = 2; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~10'
    Info: 8: + IC(0.000 ns) + CELL(0.047 ns) = 3.795 ns; Loc. = LAB_X50_Y17; Fanout = 2; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~14'
    Info: 9: + IC(0.000 ns) + CELL(0.047 ns) = 3.842 ns; Loc. = LAB_X50_Y17; Fanout = 2; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~18'
    Info: 10: + IC(0.000 ns) + CELL(0.047 ns) = 3.889 ns; Loc. = LAB_X50_Y17; Fanout = 2; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~22'
    Info: 11: + IC(0.000 ns) + CELL(0.047 ns) = 3.936 ns; Loc. = LAB_X50_Y17; Fanout = 2; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~26'
    Info: 12: + IC(0.000 ns) + CELL(0.047 ns) = 3.983 ns; Loc. = LAB_X50_Y17; Fanout = 2; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~30'
    Info: 13: + IC(0.118 ns) + CELL(0.047 ns) = 4.148 ns; Loc. = LAB_X50_Y17; Fanout = 2; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~34'
    Info: 14: + IC(0.000 ns) + CELL(0.168 ns) = 4.316 ns; Loc. = LAB_X50_Y17; Fanout = 40; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|Add2~37'
    Info: 15: + IC(0.972 ns) + CELL(0.071 ns) = 5.359 ns; Loc. = LAB_X46_Y17; Fanout = 4; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|WideOr1~0'
    Info: 16: + IC(0.182 ns) + CELL(0.364 ns) = 5.905 ns; Loc. = LAB_X46_Y17; Fanout = 32; COMB Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|time_to_write~1'
    Info: 17: + IC(5.143 ns) + CELL(0.372 ns) = 11.420 ns; Loc. = IOC_X2_Y52_N0; Fanout = 1; REG Node = 'ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|d1_in_a_write_cycle~_Duplicate_29'
    Info: Total cell delay = 2.869 ns ( 25.12 % )
    Info: Total interconnect delay = 8.551 ns ( 74.88 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 4% of the available device resources
    Info: Peak interconnect usage is 30% of the available device resources in the region that extends from location X33_Y13 to location X44_Y25
Info: Fitter routing operations ending: elapsed time is 00:00:13
Info: Duplicated 10 combinational logic cells to improve design speed or routability
Info: Duplicated 5 registered logic cells to improve design speed or routability
Info: Started post-fitting delay annotation
Warning: Found 166 output pins without output pin load capacitance assignment
    Info: Pin "pll_c0_out" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "pll_c1_out" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "be_n_to_the_ext_ram[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "be_n_to_the_ext_ram[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "be_n_to_the_ext_ram[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "be_n_to_the_ext_ram[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "byteenablen_to_the_lan91c111[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "byteenablen_to_the_lan91c111[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "byteenablen_to_the_lan91c111[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "byteenablen_to_the_lan91c111[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_address[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ior_n_to_the_lan91c111" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "iow_n_to_the_lan91c111" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "read_n_to_the_ext_flash" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "read_n_to_the_ext_ram" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "select_n_to_the_ext_flash" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "select_n_to_the_ext_ram" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "write_n_to_the_ext_flash" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "write_n_to_the_ext_ram" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_E_from_the_lcd_display" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RS_from_the_lcd_display" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RW_from_the_lcd_display" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_led_pio[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_addr_from_the_sdram[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_ba_from_the_sdram[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_ba_from_the_sdram[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_cas_n_from_the_sdram" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_cke_from_the_sdram" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_cs_n_from_the_sdram" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dqm_from_the_sdram[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dqm_from_the_sdram[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dqm_from_the_sdram[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dqm_from_the_sdram[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_ras_n_from_the_sdram" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_we_n_from_the_sdram" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "out_port_from_the_seven_seg_pio[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "txd_from_the_uart1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ext_ram_bus_data[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_data_to_and_from_the_lcd_display[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "bidir_port_to_and_from_the_reconfig_request_pio" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "zs_dq_to_and_from_the_sdram[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Following 5 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info: Pin zs_cke_from_the_sdram has VCC driving its datain port
    Info: Pin ENET_ADS_N has GND driving its datain port
    Info: Pin ENET_AEN has GND driving its datain port
    Info: Pin FLASH_BYTE_N has GND driving its datain port
    Info: Pin FLASH_WP_N has VCC driving its datain port
Info: Following groups of pins have the same output enable
    Info: Following pins have the same output enable: ext_ram_bus_avalon_slave_arbitrator:the_ext_ram_bus_avalon_slave|time_to_write~1
        Info: Type bi-directional pin ext_ram_bus_data[1] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[24] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[15] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[6] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[22] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[13] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[29] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[4] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[20] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[11] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[27] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[2] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[18] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[9] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[25] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[0] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[16] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[7] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[23] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[14] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[30] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[5] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[21] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[12] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[28] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[3] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[19] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[10] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[26] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[17] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[8] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin ext_ram_bus_data[31] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: cpu:the_cpu|M_alu_result[2] (inverted)
        Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display[1] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display[6] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display[4] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display[2] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display[0] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display[7] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display[5] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin LCD_data_to_and_from_the_lcd_display[3] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: sdram:the_sdram|oe
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[24] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[15] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[6] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[13] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[29] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[4] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[20] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[11] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[27] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[2] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[18] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[9] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[25] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[0] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[16] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[7] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[23] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[14] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[30] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[5] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[21] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[12] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[28] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[3] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[19] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[10] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[26] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[1] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[17] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[8] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[31] uses the 3.3-V LVTTL I/O standard
        Info: Type bi-directional pin zs_dq_to_and_from_the_sdram[22] uses the 3.3-V LVTTL I/O standard
    Info: Following pins have the same output enable: reconfig_request_pio:the_reconfig_request_pio|data_dir
        Info: Type bi-directional pin bidir_port_to_and_from_the_reconfig_request_pio uses the 3.3-V LVTTL I/O standard
Info: Generated suppressed messages file /home/menotti/niosII_stratixII_2s60/standard/NiosII_stratixII_2s60_standard.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 140 warnings
    Info: Peak virtual memory: 438 megabytes
    Info: Processing ended: Wed Sep 30 17:55:07 2009
    Info: Elapsed time: 00:02:38
    Info: Total CPU time (on all processors): 00:02:25


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/menotti/niosII_stratixII_2s60/standard/NiosII_stratixII_2s60_standard.fit.smsg.


