Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jun 21 09:48:11 2021
| Host         : DESKTOP-J3N7B01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dac_toplevel_control_sets_placed.rpt
| Design       : dac_toplevel
| Device       : xc7z045
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   107 |
|    Minimum number of control sets                        |   107 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   582 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   107 |
| >= 0 to < 4        |    78 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    27 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            8664 |         2436 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              22 |            9 |
| Yes          | No                    | No                     |             854 |          459 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              45 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|        Clock Signal       |                                                              Enable Signal                                                              |                                              Set/Reset Signal                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem2/subsystem8/counter1/logical1_y_net_x6                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem4/subsystem4/counter1/logical1_y_net_x2                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  |                                                                                                                                         | builtin/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2                                 |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem4/subsystem3/counter1/logical1_y_net_x1                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem4/subsystem2/counter1/logical1_y_net_x0                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem4/subsystem/counter1/logical1_y_net                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem3/subsystem8/counter1/logical1_y_net_x6                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem3/subsystem7/counter1/logical1_y_net_x5                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem3/subsystem6/counter1/logical1_y_net_x4                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem3/subsystem5/counter1/logical1_y_net_x3                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem3/subsystem4/counter1/logical1_y_net_x2                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem3/subsystem2/counter1/logical1_y_net_x0                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem2/subsystem8/counter1/logical1_y_net_x6                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem3/subsystem/counter1/logical1_y_net                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem4/subsystem4/counter1/logical1_y_net_x2                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem4/subsystem5/counter1/logical1_y_net_x3                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem4/subsystem6/counter1/logical1_y_net_x4                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem4/subsystem7/counter1/logical1_y_net_x5                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem4/subsystem8/counter1/logical1_y_net_x6                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem2/subsystem/counter1/logical1_y_net                                     |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem2/subsystem2/counter1/logical1_y_net_x0                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem2/subsystem3/counter1/logical1_y_net_x1                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem2/subsystem4/counter1/logical1_y_net_x2                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem2/subsystem5/counter1/logical1_y_net_x3                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem2/subsystem6/counter1/logical1_y_net_x4                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem2/subsystem7/counter1/logical1_y_net_x5                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem2/subsystem7/counter1/logical1_y_net_x5                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem3/subsystem/counter1/logical1_y_net                                     |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem3/subsystem2/counter1/logical1_y_net_x0                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem3/subsystem3/counter1/logical1_y_net_x1                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem3/subsystem4/counter1/logical1_y_net_x2                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem3/subsystem5/counter1/logical1_y_net_x3                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem3/subsystem6/counter1/logical1_y_net_x4                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem3/subsystem7/counter1/logical1_y_net_x5                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem3/subsystem8/counter1/logical1_y_net_x6                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem4/subsystem/counter1/logical1_y_net                                     |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem4/subsystem2/counter1/logical1_y_net_x0                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem4/subsystem3/counter1/logical1_y_net_x1                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem9/subsystem/counter1/logical1_y_net                                     |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem9/subsystem2/counter1/logical1_y_net_x0                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem9/subsystem3/counter1/logical1_y_net_x1                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem9/subsystem4/counter1/logical1_y_net_x2                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem9/subsystem5/counter1/logical1_y_net_x3                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem9/subsystem6/counter1/logical1_y_net_x4                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem9/subsystem7/counter1/logical1_y_net_x5                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/subsystem9/subsystem8/counter1/logical1_y_net_x6                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem2/subsystem6/counter1/logical1_y_net_x4                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem2/subsystem5/counter1/logical1_y_net_x3                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem2/subsystem4/counter1/logical1_y_net_x2                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem2/subsystem3/counter1/logical1_y_net_x1                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem3/subsystem3/counter1/logical1_y_net_x1                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem2/subsystem2/counter1/logical1_y_net_x0                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem2/subsystem/counter1/logical1_y_net                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem4/subsystem5/counter1/logical1_y_net_x3                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem4/subsystem6/counter1/logical1_y_net_x4                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem9/subsystem/counter1/logical1_y_net                                 |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem9/subsystem2/counter1/logical1_y_net_x0                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem9/subsystem3/counter1/logical1_y_net_x1                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem9/subsystem4/counter1/logical1_y_net_x2                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem9/subsystem5/counter1/logical1_y_net_x3                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem9/subsystem6/counter1/logical1_y_net_x4                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem9/subsystem7/counter1/logical1_y_net_x5                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/subsystem9/subsystem8/counter1/logical1_y_net_x6                             |                                                                                                            |                1 |              1 |         1.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/state[0]               | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/subsystem1/counter1/SINIT           |                1 |              3 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/state[0]             | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/subsystem/counter1/SINIT  |                1 |              3 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/state[0]             | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/subsystem1/counter1/SINIT |                1 |              3 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/state[0]             | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/subsystem2/counter1/SINIT |                1 |              3 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/ibc_solver/dpunit_rec_ibc2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/state[0]             | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/subsystem3/counter1/SINIT |                1 |              3 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/state[0]               | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/subsystem/counter1/SINIT            |                1 |              3 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/state[0]               | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/subsystem2/counter1/SINIT           |                1 |              3 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/state[0]               | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/subsystem3/counter1/SINIT           |                1 |              3 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/state[0]               | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/subsystem4/counter1/SINIT           |                1 |              3 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/state[0]              | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/subsystem1/counter1/SINIT          |                1 |              3 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/state[0]              | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/subsystem2/counter1/SINIT          |                1 |              3 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/state[0]              | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/subsystem3/counter1/SINIT          |                1 |              3 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/state[0]              | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/subsystem4/counter1/SINIT          |                1 |              3 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/state[0]              | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/subsystem/counter1/SINIT           |                1 |              3 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/llc_solver/dpunit/dpunit1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/state[0]              | FPGA_DMM/U0/fpga_dmm_struct/select1/subsystem4/counter1/SINIT                                              |                1 |              3 |         3.00 |
|  single_clk_out_OBUF_BUFG |                                                                                                                                         |                                                                                                            |                2 |              5 |         2.50 |
|  CLOCK_GEN/inst/clk_out1  |                                                                                                                                         | FPGA_DMM/U0/fpga_dmm_struct/control1/counter/SINIT                                                         |                2 |              6 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/select1/subsystem4/counter1/ce                                                                              |                                                                                                            |               10 |             16 |         1.60 |
|  single_clk_out_OBUF_BUFG |                                                                                                                                         | DAC_INTERFACE/signal_3_enable                                                                              |                7 |             16 |         2.29 |
|  single_clk_out_OBUF_BUFG | dac_buffer_1_we                                                                                                                         |                                                                                                            |                6 |             16 |         2.67 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/pxz[0]   |                                                                                                            |                6 |             18 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/pxz[0]   |                                                                                                            |                8 |             24 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/pxz[0]   |                                                                                                            |                8 |             24 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc3/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/p[0] |                                                                                                            |                8 |             24 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc2/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/p[0] |                                                                                                            |                8 |             24 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc4/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/p[0] |                                                                                                            |                8 |             24 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/dmm_ibc/pxz/dpunit_rec_ibc1/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/p[0] |                                                                                                            |                8 |             24 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/dmm_llc/pxz_llc/dpunit/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/pxz[0]    |                                                                                                            |                8 |             24 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/subsystem1/counter1/ce                                          |                                                                                                            |               16 |             35 |         2.19 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/subsystem3/counter1/ce                                 |                                                                                                            |               19 |             35 |         1.84 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/subsystem/counter1/ce                                  |                                                                                                            |               23 |             35 |         1.52 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/subsystem3/counter1/ce                                           |                                                                                                            |               16 |             35 |         2.19 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/subsystem/counter1/ce                                            |                                                                                                            |               17 |             35 |         2.06 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/subsystem1/counter1/ce                                 |                                                                                                            |               23 |             36 |         1.57 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/subsystem1/counter1/ce                                           |                                                                                                            |               21 |             36 |         1.71 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/subsystem2/counter1/ce                                          |                                                                                                            |               19 |             37 |         1.95 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/subsystem3/counter1/ce                                          |                                                                                                            |               16 |             37 |         2.31 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/subsystem4/counter1/ce                                           |                                                                                                            |               21 |             37 |         1.76 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/subsystem4/counter1/ce                                          |                                                                                                            |               20 |             37 |         1.85 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/second5/subsystem/counter1/ce                                           |                                                                                                            |               26 |             38 |         1.46 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/control1/rom/xpm_memory_sprom_inst/xpm_memory_base_inst/douta[0]                                            |                                                                                                            |               13 |             39 |         3.00 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_llc/state_llc/subsystem1/first5/subsystem2/counter1/ce                                           |                                                                                                            |               34 |             47 |         1.38 |
|  CLOCK_GEN/inst/clk_out1  | FPGA_DMM/U0/fpga_dmm_struct/dmm_norton_ibc/z_generattion2/output/rectifier_diode/subsystem2/counter1/ce                                 |                                                                                                            |               35 |             55 |         1.57 |
|  CLOCK_GEN/inst/clk_out1  |                                                                                                                                         |                                                                                                            |             2434 |           8859 |         3.64 |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


