

================================================================
== Vitis HLS Report for 'ClefiaF1Xor'
================================================================
* Date:           Tue Dec  6 19:10:26 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rk_offset_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %rk_offset"   --->   Operation 10 'read' 'rk_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rk_offset_cast1 = zext i7 %rk_offset_read"   --->   Operation 11 'zext' 'rk_offset_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast1" [clefia.c:121]   --->   Operation 12 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%src_addr = getelementptr i8 %src, i64 0, i64 8" [clefia.c:121]   --->   Operation 13 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.32ns)   --->   "%src_load = load i4 %src_addr" [clefia.c:124]   --->   Operation 14 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 15 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 15 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%src_addr_22 = getelementptr i8 %src, i64 0, i64 9" [clefia.c:121]   --->   Operation 16 'getelementptr' 'src_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%src_load_22 = load i4 %src_addr_22" [clefia.c:124]   --->   Operation 17 'load' 'src_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%rk_offset_cast = zext i7 %rk_offset_read"   --->   Operation 18 'zext' 'rk_offset_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/2] (2.32ns)   --->   "%src_load = load i4 %src_addr" [clefia.c:124]   --->   Operation 19 'load' 'src_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 20 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124]   --->   Operation 20 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_2 : Operation 21 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %rk_load, i8 %src_load" [clefia.c:124]   --->   Operation 21 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.87ns)   --->   "%add_ln121 = add i8 %rk_offset_cast, i8 1" [clefia.c:121]   --->   Operation 22 'add' 'add_ln121' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i8 %add_ln121" [clefia.c:121]   --->   Operation 23 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%rk_addr_25 = getelementptr i8 %rk, i64 0, i64 %zext_ln121" [clefia.c:121]   --->   Operation 24 'getelementptr' 'rk_addr_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%src_load_22 = load i4 %src_addr_22" [clefia.c:124]   --->   Operation 25 'load' 'src_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%rk_load_10 = load i8 %rk_addr_25" [clefia.c:124]   --->   Operation 26 'load' 'rk_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%src_addr_23 = getelementptr i8 %src, i64 0, i64 10" [clefia.c:121]   --->   Operation 27 'getelementptr' 'src_addr_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%src_load_23 = load i4 %src_addr_23" [clefia.c:124]   --->   Operation 28 'load' 'src_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%src_addr_24 = getelementptr i8 %src, i64 0, i64 11" [clefia.c:121]   --->   Operation 29 'getelementptr' 'src_addr_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (2.32ns)   --->   "%src_load_24 = load i4 %src_addr_24" [clefia.c:124]   --->   Operation 30 'load' 'src_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 8" [clefia.c:114]   --->   Operation 31 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load, i4 %dst_addr" [clefia.c:117]   --->   Operation 32 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%dst_addr_22 = getelementptr i8 %dst, i64 0, i64 9" [clefia.c:114]   --->   Operation 33 'getelementptr' 'dst_addr_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_22, i4 %dst_addr_22" [clefia.c:117]   --->   Operation 34 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 5.12>
ST_3 : Operation 35 [1/2] (3.25ns)   --->   "%rk_load_10 = load i8 %rk_addr_25" [clefia.c:124]   --->   Operation 35 'load' 'rk_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_3 : Operation 36 [1/1] (0.99ns)   --->   "%xor_ln124_1 = xor i8 %rk_load_10, i8 %src_load_22" [clefia.c:124]   --->   Operation 36 'xor' 'xor_ln124_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.87ns)   --->   "%add_ln121_52 = add i8 %rk_offset_cast, i8 2" [clefia.c:121]   --->   Operation 37 'add' 'add_ln121_52' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln121_87 = zext i8 %add_ln121_52" [clefia.c:121]   --->   Operation 38 'zext' 'zext_ln121_87' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%rk_addr_26 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_87" [clefia.c:121]   --->   Operation 39 'getelementptr' 'rk_addr_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (2.32ns)   --->   "%src_load_23 = load i4 %src_addr_23" [clefia.c:124]   --->   Operation 40 'load' 'src_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 41 [2/2] (3.25ns)   --->   "%rk_load_11 = load i8 %rk_addr_26" [clefia.c:124]   --->   Operation 41 'load' 'rk_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_3 : Operation 42 [1/2] (2.32ns)   --->   "%src_load_24 = load i4 %src_addr_24" [clefia.c:124]   --->   Operation 42 'load' 'src_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i8 %xor_ln124" [clefia.c:173]   --->   Operation 43 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173" [clefia.c:173]   --->   Operation 44 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s1_addr" [clefia.c:173]   --->   Operation 45 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%dst_addr_23 = getelementptr i8 %dst, i64 0, i64 10" [clefia.c:114]   --->   Operation 46 'getelementptr' 'dst_addr_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_23, i4 %dst_addr_23" [clefia.c:117]   --->   Operation 47 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%dst_addr_24 = getelementptr i8 %dst, i64 0, i64 11" [clefia.c:114]   --->   Operation 48 'getelementptr' 'dst_addr_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %src_load_24, i4 %dst_addr_24" [clefia.c:117]   --->   Operation 49 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 6.99>
ST_4 : Operation 50 [1/2] (3.25ns)   --->   "%rk_load_11 = load i8 %rk_addr_26" [clefia.c:124]   --->   Operation 50 'load' 'rk_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_4 : Operation 51 [1/1] (0.99ns)   --->   "%xor_ln124_46 = xor i8 %rk_load_11, i8 %src_load_23" [clefia.c:124]   --->   Operation 51 'xor' 'xor_ln124_46' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.87ns)   --->   "%add_ln121_53 = add i8 %rk_offset_cast, i8 3" [clefia.c:121]   --->   Operation 52 'add' 'add_ln121_53' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln121_88 = zext i8 %add_ln121_53" [clefia.c:121]   --->   Operation 53 'zext' 'zext_ln121_88' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%rk_addr_27 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_88" [clefia.c:121]   --->   Operation 54 'getelementptr' 'rk_addr_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (3.25ns)   --->   "%rk_load_12 = load i8 %rk_addr_27" [clefia.c:124]   --->   Operation 55 'load' 'rk_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_4 : Operation 56 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s1_addr" [clefia.c:173]   --->   Operation 56 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i8 %xor_ln124_1" [clefia.c:174]   --->   Operation 57 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174" [clefia.c:174]   --->   Operation 58 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (3.25ns)   --->   "%z_10 = load i8 %clefia_s0_addr" [clefia.c:174]   --->   Operation 59 'load' 'z_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_40)   --->   "%tmp_90 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 60 'bitselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_40)   --->   "%xor_ln132_40 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 61 'xor' 'xor_ln132_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_40 = select i1 %tmp_90, i8 %xor_ln132_40, i8 %z" [clefia.c:131]   --->   Operation 62 'select' 'select_ln131_40' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln134_40 = trunc i8 %select_ln131_40" [clefia.c:134]   --->   Operation 63 'trunc' 'trunc_ln134_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_40, i32 7" [clefia.c:134]   --->   Operation 64 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%x_assign_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_40, i1 %tmp_91" [clefia.c:134]   --->   Operation 65 'bitconcatenate' 'x_assign_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_41)   --->   "%tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_40, i32 6" [clefia.c:131]   --->   Operation 66 'bitselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_41)   --->   "%xor_ln132_41 = xor i8 %x_assign_17, i8 14" [clefia.c:132]   --->   Operation 67 'xor' 'xor_ln132_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_41 = select i1 %tmp_92, i8 %xor_ln132_41, i8 %x_assign_17" [clefia.c:131]   --->   Operation 68 'select' 'select_ln131_41' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln134_41 = trunc i8 %select_ln131_41" [clefia.c:134]   --->   Operation 69 'trunc' 'trunc_ln134_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_41, i32 7" [clefia.c:134]   --->   Operation 70 'bitselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%x_assign_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_41, i1 %tmp_93" [clefia.c:134]   --->   Operation 71 'bitconcatenate' 'x_assign_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_42)   --->   "%tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_41, i32 6" [clefia.c:131]   --->   Operation 72 'bitselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_42)   --->   "%xor_ln132_42 = xor i8 %x_assign_18, i8 14" [clefia.c:132]   --->   Operation 73 'xor' 'xor_ln132_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_42 = select i1 %tmp_94, i8 %xor_ln132_42, i8 %x_assign_18" [clefia.c:131]   --->   Operation 74 'select' 'select_ln131_42' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln134_42 = trunc i8 %select_ln131_42" [clefia.c:134]   --->   Operation 75 'trunc' 'trunc_ln134_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_42, i32 7" [clefia.c:134]   --->   Operation 76 'bitselect' 'tmp_95' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.99>
ST_5 : Operation 77 [1/2] (3.25ns)   --->   "%rk_load_12 = load i8 %rk_addr_27" [clefia.c:124]   --->   Operation 77 'load' 'rk_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 240> <ROM>
ST_5 : Operation 78 [1/1] (0.99ns)   --->   "%xor_ln124_3 = xor i8 %rk_load_12, i8 %src_load_24" [clefia.c:124]   --->   Operation 78 'xor' 'xor_ln124_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/2] (3.25ns)   --->   "%z_10 = load i8 %clefia_s0_addr" [clefia.c:174]   --->   Operation 79 'load' 'z_10' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i8 %xor_ln124_46" [clefia.c:175]   --->   Operation 80 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%clefia_s1_addr_1 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175" [clefia.c:175]   --->   Operation 81 'getelementptr' 'clefia_s1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [2/2] (3.25ns)   --->   "%z_11 = load i8 %clefia_s1_addr_1" [clefia.c:175]   --->   Operation 82 'load' 'z_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_10, i32 7" [clefia.c:131]   --->   Operation 83 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_10, i8 14" [clefia.c:132]   --->   Operation 84 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_10" [clefia.c:131]   --->   Operation 85 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 86 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 87 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_77" [clefia.c:134]   --->   Operation 88 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_34)   --->   "%tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 89 'bitselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_34)   --->   "%xor_ln132_34 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 90 'xor' 'xor_ln132_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_34 = select i1 %tmp_78, i8 %xor_ln132_34, i8 %x_assign_s" [clefia.c:131]   --->   Operation 91 'select' 'select_ln131_34' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln134_34 = trunc i8 %select_ln131_34" [clefia.c:134]   --->   Operation 92 'trunc' 'trunc_ln134_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_34, i32 7" [clefia.c:134]   --->   Operation 93 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%x_assign_13 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_34, i1 %tmp_79" [clefia.c:134]   --->   Operation 94 'bitconcatenate' 'x_assign_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_35)   --->   "%tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_34, i32 6" [clefia.c:131]   --->   Operation 95 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_35)   --->   "%xor_ln132_35 = xor i8 %x_assign_13, i8 14" [clefia.c:132]   --->   Operation 96 'xor' 'xor_ln132_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_35 = select i1 %tmp_80, i8 %xor_ln132_35, i8 %x_assign_13" [clefia.c:131]   --->   Operation 97 'select' 'select_ln131_35' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln134_35 = trunc i8 %select_ln131_35" [clefia.c:134]   --->   Operation 98 'trunc' 'trunc_ln134_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_35, i32 7" [clefia.c:134]   --->   Operation 99 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.99ns)   --->   "%xor_ln180 = xor i8 %x_assign_s, i8 %x_assign_17" [clefia.c:180]   --->   Operation 100 'xor' 'xor_ln180' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.99>
ST_6 : Operation 101 [1/2] (3.25ns)   --->   "%z_11 = load i8 %clefia_s1_addr_1" [clefia.c:175]   --->   Operation 101 'load' 'z_11' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i8 %xor_ln124_3" [clefia.c:176]   --->   Operation 102 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%clefia_s0_addr_1 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176" [clefia.c:176]   --->   Operation 103 'getelementptr' 'clefia_s0_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [2/2] (3.25ns)   --->   "%z_12 = load i8 %clefia_s0_addr_1" [clefia.c:176]   --->   Operation 104 'load' 'z_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_36)   --->   "%tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_11, i32 7" [clefia.c:131]   --->   Operation 105 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_36)   --->   "%xor_ln132_36 = xor i8 %z_11, i8 14" [clefia.c:132]   --->   Operation 106 'xor' 'xor_ln132_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_36 = select i1 %tmp_82, i8 %xor_ln132_36, i8 %z_11" [clefia.c:131]   --->   Operation 107 'select' 'select_ln131_36' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln134_36 = trunc i8 %select_ln131_36" [clefia.c:134]   --->   Operation 108 'trunc' 'trunc_ln134_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_36, i32 7" [clefia.c:134]   --->   Operation 109 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%x_assign_14 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_36, i1 %tmp_83" [clefia.c:134]   --->   Operation 110 'bitconcatenate' 'x_assign_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_43)   --->   "%tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_36, i32 6" [clefia.c:131]   --->   Operation 111 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_43)   --->   "%xor_ln132_43 = xor i8 %x_assign_14, i8 14" [clefia.c:132]   --->   Operation 112 'xor' 'xor_ln132_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_43 = select i1 %tmp_96, i8 %xor_ln132_43, i8 %x_assign_14" [clefia.c:131]   --->   Operation 113 'select' 'select_ln131_43' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln134_43 = trunc i8 %select_ln131_43" [clefia.c:134]   --->   Operation 114 'trunc' 'trunc_ln134_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_43, i32 7" [clefia.c:134]   --->   Operation 115 'bitselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%x_assign_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_43, i1 %tmp_97" [clefia.c:134]   --->   Operation 116 'bitconcatenate' 'x_assign_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_44)   --->   "%tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_43, i32 6" [clefia.c:131]   --->   Operation 117 'bitselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_44)   --->   "%xor_ln132_44 = xor i8 %x_assign_19, i8 14" [clefia.c:132]   --->   Operation 118 'xor' 'xor_ln132_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_44 = select i1 %tmp_98, i8 %xor_ln132_44, i8 %x_assign_19" [clefia.c:131]   --->   Operation 119 'select' 'select_ln131_44' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln134_44 = trunc i8 %select_ln131_44" [clefia.c:134]   --->   Operation 120 'trunc' 'trunc_ln134_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_44, i32 7" [clefia.c:134]   --->   Operation 121 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.99>
ST_7 : Operation 122 [1/2] (3.25ns)   --->   "%z_12 = load i8 %clefia_s0_addr_1" [clefia.c:176]   --->   Operation 122 'load' 'z_12' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_37)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_12, i32 7" [clefia.c:131]   --->   Operation 123 'bitselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_37)   --->   "%xor_ln132_37 = xor i8 %z_12, i8 14" [clefia.c:132]   --->   Operation 124 'xor' 'xor_ln132_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_37 = select i1 %tmp_84, i8 %xor_ln132_37, i8 %z_12" [clefia.c:131]   --->   Operation 125 'select' 'select_ln131_37' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln134_37 = trunc i8 %select_ln131_37" [clefia.c:134]   --->   Operation 126 'trunc' 'trunc_ln134_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_37, i32 7" [clefia.c:134]   --->   Operation 127 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%x_assign_15 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_37, i1 %tmp_85" [clefia.c:134]   --->   Operation 128 'bitconcatenate' 'x_assign_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_38)   --->   "%tmp_86 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_37, i32 6" [clefia.c:131]   --->   Operation 129 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_38)   --->   "%xor_ln132_38 = xor i8 %x_assign_15, i8 14" [clefia.c:132]   --->   Operation 130 'xor' 'xor_ln132_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_38 = select i1 %tmp_86, i8 %xor_ln132_38, i8 %x_assign_15" [clefia.c:131]   --->   Operation 131 'select' 'select_ln131_38' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln134_38 = trunc i8 %select_ln131_38" [clefia.c:134]   --->   Operation 132 'trunc' 'trunc_ln134_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_87 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_38, i32 7" [clefia.c:134]   --->   Operation 133 'bitselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%x_assign_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_38, i1 %tmp_87" [clefia.c:134]   --->   Operation 134 'bitconcatenate' 'x_assign_16' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_39)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_38, i32 6" [clefia.c:131]   --->   Operation 135 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_39)   --->   "%xor_ln132_39 = xor i8 %x_assign_16, i8 14" [clefia.c:132]   --->   Operation 136 'xor' 'xor_ln132_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_39 = select i1 %tmp_88, i8 %xor_ln132_39, i8 %x_assign_16" [clefia.c:131]   --->   Operation 137 'select' 'select_ln131_39' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln134_39 = trunc i8 %select_ln131_39" [clefia.c:134]   --->   Operation 138 'trunc' 'trunc_ln134_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_89 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_39, i32 7" [clefia.c:134]   --->   Operation 139 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%src_addr_25 = getelementptr i8 %src, i64 0, i64 12" [clefia.c:121]   --->   Operation 140 'getelementptr' 'src_addr_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [2/2] (2.32ns)   --->   "%src_load_25 = load i4 %src_addr_25" [clefia.c:124]   --->   Operation 141 'load' 'src_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%src_addr_26 = getelementptr i8 %src, i64 0, i64 13" [clefia.c:121]   --->   Operation 142 'getelementptr' 'src_addr_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [2/2] (2.32ns)   --->   "%src_load_26 = load i4 %src_addr_26" [clefia.c:124]   --->   Operation 143 'load' 'src_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 5.63>
ST_8 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_35, i1 %tmp_81" [clefia.c:134]   --->   Operation 144 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_39, i1 %tmp_89" [clefia.c:134]   --->   Operation 145 'bitconcatenate' 'or_ln134_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_42, i1 %tmp_95" [clefia.c:134]   --->   Operation 146 'bitconcatenate' 'or_ln134_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%or_ln134_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_44, i1 %tmp_99" [clefia.c:134]   --->   Operation 147 'bitconcatenate' 'or_ln134_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%dst_addr_25 = getelementptr i8 %dst, i64 0, i64 12" [clefia.c:121]   --->   Operation 148 'getelementptr' 'dst_addr_25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/2] (2.32ns)   --->   "%src_load_25 = load i4 %src_addr_25" [clefia.c:124]   --->   Operation 149 'load' 'src_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_47)   --->   "%xor_ln124_78 = xor i8 %src_load_25, i8 %x_assign_14" [clefia.c:124]   --->   Operation 150 'xor' 'xor_ln124_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_47)   --->   "%xor_ln124_79 = xor i8 %xor_ln124_78, i8 %z" [clefia.c:124]   --->   Operation 151 'xor' 'xor_ln124_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_47)   --->   "%xor_ln124_80 = xor i8 %x_assign_15, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 152 'xor' 'xor_ln124_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_47)   --->   "%xor_ln124_81 = xor i8 %xor_ln124_80, i8 %or_ln" [clefia.c:124]   --->   Operation 153 'xor' 'xor_ln124_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_47 = xor i8 %xor_ln124_81, i8 %xor_ln124_79" [clefia.c:124]   --->   Operation 154 'xor' 'xor_ln124_47' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_47, i4 %dst_addr_25" [clefia.c:124]   --->   Operation 155 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%dst_addr_26 = getelementptr i8 %dst, i64 0, i64 13" [clefia.c:121]   --->   Operation 156 'getelementptr' 'dst_addr_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 157 [1/2] (2.32ns)   --->   "%src_load_26 = load i4 %src_addr_26" [clefia.c:124]   --->   Operation 157 'load' 'src_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_48)   --->   "%xor_ln124_82 = xor i8 %src_load_26, i8 %or_ln134_7" [clefia.c:124]   --->   Operation 158 'xor' 'xor_ln124_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_48)   --->   "%xor_ln124_83 = xor i8 %xor_ln124_82, i8 %z_10" [clefia.c:124]   --->   Operation 159 'xor' 'xor_ln124_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_48)   --->   "%xor_ln124_84 = xor i8 %x_assign_15, i8 %or_ln134_9" [clefia.c:124]   --->   Operation 160 'xor' 'xor_ln124_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_48)   --->   "%xor_ln124_85 = xor i8 %xor_ln124_84, i8 %x_assign_14" [clefia.c:124]   --->   Operation 161 'xor' 'xor_ln124_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_48 = xor i8 %xor_ln124_85, i8 %xor_ln124_83" [clefia.c:124]   --->   Operation 162 'xor' 'xor_ln124_48' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_48, i4 %dst_addr_26" [clefia.c:124]   --->   Operation 163 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%src_addr_27 = getelementptr i8 %src, i64 0, i64 14" [clefia.c:121]   --->   Operation 164 'getelementptr' 'src_addr_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [2/2] (2.32ns)   --->   "%src_load_27 = load i4 %src_addr_27" [clefia.c:124]   --->   Operation 165 'load' 'src_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%src_addr_28 = getelementptr i8 %src, i64 0, i64 15" [clefia.c:121]   --->   Operation 166 'getelementptr' 'src_addr_28' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [2/2] (2.32ns)   --->   "%src_load_28 = load i4 %src_addr_28" [clefia.c:124]   --->   Operation 167 'load' 'src_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 5.63>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%dst_addr_27 = getelementptr i8 %dst, i64 0, i64 14" [clefia.c:121]   --->   Operation 168 'getelementptr' 'dst_addr_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/2] (2.32ns)   --->   "%src_load_27 = load i4 %src_addr_27" [clefia.c:124]   --->   Operation 169 'load' 'src_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_49)   --->   "%xor_ln124_86 = xor i8 %z_11, i8 %src_load_27" [clefia.c:124]   --->   Operation 170 'xor' 'xor_ln124_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_49)   --->   "%xor_ln124_87 = xor i8 %or_ln, i8 %or_ln134_4" [clefia.c:124]   --->   Operation 171 'xor' 'xor_ln124_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_49)   --->   "%xor_ln124_88 = xor i8 %xor_ln124_87, i8 %xor_ln180" [clefia.c:124]   --->   Operation 172 'xor' 'xor_ln124_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_49 = xor i8 %xor_ln124_88, i8 %xor_ln124_86" [clefia.c:124]   --->   Operation 173 'xor' 'xor_ln124_49' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_49, i4 %dst_addr_27" [clefia.c:124]   --->   Operation 174 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "%dst_addr_28 = getelementptr i8 %dst, i64 0, i64 15" [clefia.c:121]   --->   Operation 175 'getelementptr' 'dst_addr_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 176 [1/2] (2.32ns)   --->   "%src_load_28 = load i4 %src_addr_28" [clefia.c:124]   --->   Operation 176 'load' 'src_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_50)   --->   "%xor_ln124_89 = xor i8 %z_12, i8 %src_load_28" [clefia.c:124]   --->   Operation 177 'xor' 'xor_ln124_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_50)   --->   "%xor_ln124_90 = xor i8 %or_ln134_7, i8 %or_ln134_9" [clefia.c:124]   --->   Operation 178 'xor' 'xor_ln124_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_50)   --->   "%xor_ln124_91 = xor i8 %xor_ln124_90, i8 %xor_ln180" [clefia.c:124]   --->   Operation 179 'xor' 'xor_ln124_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_50 = xor i8 %xor_ln124_91, i8 %xor_ln124_89" [clefia.c:124]   --->   Operation 180 'xor' 'xor_ln124_50' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (2.32ns)   --->   "%store_ln124 = store i8 %xor_ln124_50, i4 %dst_addr_28" [clefia.c:124]   --->   Operation 181 'store' 'store_ln124' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln186 = ret" [clefia.c:186]   --->   Operation 182 'ret' 'ret_ln186' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	wire read operation ('rk_offset_read') on port 'rk_offset' [7]  (0 ns)
	'getelementptr' operation ('rk_addr', clefia.c:121) [10]  (0 ns)
	'load' operation ('rk_load', clefia.c:124) on array 'rk' [13]  (3.25 ns)

 <State 2>: 5.12ns
The critical path consists of the following:
	'add' operation ('add_ln121', clefia.c:121) [15]  (1.87 ns)
	'getelementptr' operation ('rk_addr_25', clefia.c:121) [17]  (0 ns)
	'load' operation ('rk_load_10', clefia.c:124) on array 'rk' [20]  (3.25 ns)

 <State 3>: 5.12ns
The critical path consists of the following:
	'add' operation ('add_ln121_52', clefia.c:121) [22]  (1.87 ns)
	'getelementptr' operation ('rk_addr_26', clefia.c:121) [24]  (0 ns)
	'load' operation ('rk_load_11', clefia.c:124) on array 'rk' [27]  (3.25 ns)

 <State 4>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:173) on array 'clefia_s1' [38]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [92]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [98]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [104]  (1.25 ns)

 <State 5>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:174) on array 'clefia_s0' [41]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [50]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [56]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [62]  (1.25 ns)

 <State 6>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:175) on array 'clefia_s1' [44]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [68]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [110]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [116]  (1.25 ns)

 <State 7>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:176) on array 'clefia_s0' [47]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [74]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [80]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [86]  (1.25 ns)

 <State 8>: 5.63ns
The critical path consists of the following:
	'load' operation ('src_load_25', clefia.c:124) on array 'src' [131]  (2.32 ns)
	'xor' operation ('xor_ln124_78', clefia.c:124) [132]  (0 ns)
	'xor' operation ('xor_ln124_79', clefia.c:124) [133]  (0 ns)
	'xor' operation ('xor_ln124_47', clefia.c:124) [136]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_47', clefia.c:124 on array 'dst' [137]  (2.32 ns)

 <State 9>: 5.63ns
The critical path consists of the following:
	'load' operation ('src_load_27', clefia.c:124) on array 'src' [149]  (2.32 ns)
	'xor' operation ('xor_ln124_86', clefia.c:124) [150]  (0 ns)
	'xor' operation ('xor_ln124_49', clefia.c:124) [153]  (0.99 ns)
	'store' operation ('store_ln124', clefia.c:124) of variable 'xor_ln124_49', clefia.c:124 on array 'dst' [154]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
