
****** PlanAhead v14.6 (64-bit)
  **** Build 269223 by xbuild on Wed Jun  5 11:14:03 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -190 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Adam Vogel/Desktop/spi/SPIII/pa.fromHdl.tcl}
# create_project -name SPIII -dir "C:/Users/Adam Vogel/Desktop/spi/SPIII/planAhead_run_1" -part xc3s500efg320-4
create_project: Time (s): elapsed = 00:00:15 . Memory (MB): peak = 394.922 ; gain = 54.020
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "Spi.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Adam Vogel/Desktop/spi/SPIII/Spi.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {SPI.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top Spi $srcset
# add_files [list {Spi.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s500efg320-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.6/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/Adam Vogel/Desktop/spi/SPIII/SPI.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/ClockBuffers.xml
Loading package from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/Package.xml
Loading io standards from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s500e/fg320/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.6/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.6/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-4.lib.
Parsing UCF File [C:/Users/Adam Vogel/Desktop/spi/SPIII/Spi.ucf]
Finished Parsing UCF File [C:/Users/Adam Vogel/Desktop/spi/SPIII/Spi.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: e39d6a66
open_rtl_design: Time (s): elapsed = 00:00:52 . Memory (MB): peak = 539.520 ; gain = 136.695
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  Clock]]
set_property iostandard LVCMOS25 [get_ports [list Clock]]
set_property iostandard LVCMOS25 [get_ports [list cs]]
set_property package_pin "" [get_ports [list  Clock]]
startgroup
set_property package_pin B8 [get_ports Clock]
endgroup
set_property is_loc_fixed false [get_ports [list  Clock]]
set_property package_pin "" [get_ports [list  cs]]
startgroup
set_property package_pin L13 [get_ports Clock]
endgroup
startgroup
set_property package_pin L14 [get_ports cs]
endgroup
set_property package_pin "" [get_ports [list  dataout]]
startgroup
set_property package_pin H18 [get_ports sdata]
endgroup
startgroup
set_property package_pin F12 [get_ports dataout]
endgroup
startgroup
set_property package_pin H18 [get_ports sdata]
endgroup
save_constraints
