
Disco.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a5dc  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000021c  0800a69c  0800a69c  0001a69c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a8b8  0800a8b8  00020180  2**0
                  CONTENTS
  4 .ARM          00000000  0800a8b8  0800a8b8  00020180  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a8b8  0800a8b8  00020180  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a8b8  0800a8b8  0001a8b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a8bc  0800a8bc  0001a8bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000180  20000000  0800a8c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013cc  20000180  0800aa40  00020180  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000154c  0800aa40  0002154c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020180  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a4dd  00000000  00000000  000201a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003d82  00000000  00000000  0003a685  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001468  00000000  00000000  0003e408  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000012a8  00000000  00000000  0003f870  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001aa90  00000000  00000000  00040b18  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013f0b  00000000  00000000  0005b5a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00085c5f  00000000  00000000  0006f4b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f5112  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047e8  00000000  00000000  000f5190  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000180 	.word	0x20000180
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800a684 	.word	0x0800a684

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000184 	.word	0x20000184
 8000104:	0800a684 	.word	0x0800a684

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <getAnalogRead>:
uint32_t adc_dma_arr[3];

TIM_HandleTypeDef *pwm_timer;


uint16_t getAnalogRead(uint8_t in){
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b082      	sub	sp, #8
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	0002      	movs	r2, r0
 80003fc:	1dfb      	adds	r3, r7, #7
 80003fe:	701a      	strb	r2, [r3, #0]
	return adc_dma_arr[in];
 8000400:	1dfb      	adds	r3, r7, #7
 8000402:	781a      	ldrb	r2, [r3, #0]
 8000404:	4b03      	ldr	r3, [pc, #12]	; (8000414 <getAnalogRead+0x20>)
 8000406:	0092      	lsls	r2, r2, #2
 8000408:	58d3      	ldr	r3, [r2, r3]
 800040a:	b29b      	uxth	r3, r3
}
 800040c:	0018      	movs	r0, r3
 800040e:	46bd      	mov	sp, r7
 8000410:	b002      	add	sp, #8
 8000412:	bd80      	pop	{r7, pc}
 8000414:	20000408 	.word	0x20000408

08000418 <setEncoderCount>:

void setEncoderCount(uint32_t ncount){
 8000418:	b590      	push	{r4, r7, lr}
 800041a:	b083      	sub	sp, #12
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]
	enc_pin_state = 2 * HAL_GPIO_ReadPin(ENC_A_GPIO_Port, ENC_A_Pin) + HAL_GPIO_ReadPin(ENC_B_GPIO_Port, ENC_B_Pin);
 8000420:	2380      	movs	r3, #128	; 0x80
 8000422:	009a      	lsls	r2, r3, #2
 8000424:	2390      	movs	r3, #144	; 0x90
 8000426:	05db      	lsls	r3, r3, #23
 8000428:	0011      	movs	r1, r2
 800042a:	0018      	movs	r0, r3
 800042c:	f002 fbb8 	bl	8002ba0 <HAL_GPIO_ReadPin>
 8000430:	0003      	movs	r3, r0
 8000432:	18db      	adds	r3, r3, r3
 8000434:	b2dc      	uxtb	r4, r3
 8000436:	2380      	movs	r3, #128	; 0x80
 8000438:	00da      	lsls	r2, r3, #3
 800043a:	2390      	movs	r3, #144	; 0x90
 800043c:	05db      	lsls	r3, r3, #23
 800043e:	0011      	movs	r1, r2
 8000440:	0018      	movs	r0, r3
 8000442:	f002 fbad 	bl	8002ba0 <HAL_GPIO_ReadPin>
 8000446:	0003      	movs	r3, r0
 8000448:	18e3      	adds	r3, r4, r3
 800044a:	b2da      	uxtb	r2, r3
 800044c:	4b04      	ldr	r3, [pc, #16]	; (8000460 <setEncoderCount+0x48>)
 800044e:	701a      	strb	r2, [r3, #0]
	encoder_count = ncount;
 8000450:	4b04      	ldr	r3, [pc, #16]	; (8000464 <setEncoderCount+0x4c>)
 8000452:	687a      	ldr	r2, [r7, #4]
 8000454:	601a      	str	r2, [r3, #0]
}
 8000456:	46c0      	nop			; (mov r8, r8)
 8000458:	46bd      	mov	sp, r7
 800045a:	b003      	add	sp, #12
 800045c:	bd90      	pop	{r4, r7, pc}
 800045e:	46c0      	nop			; (mov r8, r8)
 8000460:	2000019c 	.word	0x2000019c
 8000464:	200001a0 	.word	0x200001a0

08000468 <setEncoderMode>:

void setEncoderMode(uint8_t mode){
 8000468:	b580      	push	{r7, lr}
 800046a:	b082      	sub	sp, #8
 800046c:	af00      	add	r7, sp, #0
 800046e:	0002      	movs	r2, r0
 8000470:	1dfb      	adds	r3, r7, #7
 8000472:	701a      	strb	r2, [r3, #0]
	encoder_mode = mode;
 8000474:	4b03      	ldr	r3, [pc, #12]	; (8000484 <setEncoderMode+0x1c>)
 8000476:	1dfa      	adds	r2, r7, #7
 8000478:	7812      	ldrb	r2, [r2, #0]
 800047a:	701a      	strb	r2, [r3, #0]
}
 800047c:	46c0      	nop			; (mov r8, r8)
 800047e:	46bd      	mov	sp, r7
 8000480:	b002      	add	sp, #8
 8000482:	bd80      	pop	{r7, pc}
 8000484:	200001a4 	.word	0x200001a4

08000488 <getEncoderMode>:
uint8_t getEncoderMode(){
 8000488:	b580      	push	{r7, lr}
 800048a:	af00      	add	r7, sp, #0
	return encoder_mode;
 800048c:	4b02      	ldr	r3, [pc, #8]	; (8000498 <getEncoderMode+0x10>)
 800048e:	781b      	ldrb	r3, [r3, #0]
}
 8000490:	0018      	movs	r0, r3
 8000492:	46bd      	mov	sp, r7
 8000494:	bd80      	pop	{r7, pc}
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	200001a4 	.word	0x200001a4

0800049c <getEncoderCount>:

uint32_t getEncoderCount(){
 800049c:	b580      	push	{r7, lr}
 800049e:	af00      	add	r7, sp, #0
	return encoder_count;
 80004a0:	4b02      	ldr	r3, [pc, #8]	; (80004ac <getEncoderCount+0x10>)
 80004a2:	681b      	ldr	r3, [r3, #0]
}
 80004a4:	0018      	movs	r0, r3
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	46c0      	nop			; (mov r8, r8)
 80004ac:	200001a0 	.word	0x200001a0

080004b0 <encoderController>:

void encoderController(){
 80004b0:	b590      	push	{r4, r7, lr}
 80004b2:	b083      	sub	sp, #12
 80004b4:	af00      	add	r7, sp, #0
	static uint32_t pwm_rising_edge = 0;
	static uint32_t pwm_duty_period = 0;
	static uint32_t pwm_period = 0;

	if(encoder_mode == ENCODER_QUADRATURE_MODE){
 80004b6:	4b5d      	ldr	r3, [pc, #372]	; (800062c <encoderController+0x17c>)
 80004b8:	781b      	ldrb	r3, [r3, #0]
 80004ba:	2b00      	cmp	r3, #0
 80004bc:	d000      	beq.n	80004c0 <encoderController+0x10>
 80004be:	e080      	b.n	80005c2 <encoderController+0x112>
		uint8_t enc_pins_reading = 2 * HAL_GPIO_ReadPin(ENC_A_GPIO_Port, ENC_A_Pin) + HAL_GPIO_ReadPin(ENC_B_GPIO_Port, ENC_B_Pin);
 80004c0:	2380      	movs	r3, #128	; 0x80
 80004c2:	009a      	lsls	r2, r3, #2
 80004c4:	2390      	movs	r3, #144	; 0x90
 80004c6:	05db      	lsls	r3, r3, #23
 80004c8:	0011      	movs	r1, r2
 80004ca:	0018      	movs	r0, r3
 80004cc:	f002 fb68 	bl	8002ba0 <HAL_GPIO_ReadPin>
 80004d0:	0003      	movs	r3, r0
 80004d2:	18db      	adds	r3, r3, r3
 80004d4:	b2dc      	uxtb	r4, r3
 80004d6:	2380      	movs	r3, #128	; 0x80
 80004d8:	00da      	lsls	r2, r3, #3
 80004da:	2390      	movs	r3, #144	; 0x90
 80004dc:	05db      	lsls	r3, r3, #23
 80004de:	0011      	movs	r1, r2
 80004e0:	0018      	movs	r0, r3
 80004e2:	f002 fb5d 	bl	8002ba0 <HAL_GPIO_ReadPin>
 80004e6:	0003      	movs	r3, r0
 80004e8:	001a      	movs	r2, r3
 80004ea:	1cfb      	adds	r3, r7, #3
 80004ec:	18a2      	adds	r2, r4, r2
 80004ee:	701a      	strb	r2, [r3, #0]
		switch(enc_pin_state){
 80004f0:	4b4f      	ldr	r3, [pc, #316]	; (8000630 <encoderController+0x180>)
 80004f2:	781b      	ldrb	r3, [r3, #0]
 80004f4:	2b01      	cmp	r3, #1
 80004f6:	d044      	beq.n	8000582 <encoderController+0xd2>
 80004f8:	dc02      	bgt.n	8000500 <encoderController+0x50>
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d005      	beq.n	800050a <encoderController+0x5a>
 80004fe:	e05b      	b.n	80005b8 <encoderController+0x108>
 8000500:	2b02      	cmp	r3, #2
 8000502:	d016      	beq.n	8000532 <encoderController+0x82>
 8000504:	2b03      	cmp	r3, #3
 8000506:	d028      	beq.n	800055a <encoderController+0xaa>
 8000508:	e056      	b.n	80005b8 <encoderController+0x108>
		case 0:
			if(enc_pins_reading == 2){
 800050a:	1cfb      	adds	r3, r7, #3
 800050c:	781b      	ldrb	r3, [r3, #0]
 800050e:	2b02      	cmp	r3, #2
 8000510:	d105      	bne.n	800051e <encoderController+0x6e>
				encoder_count++;
 8000512:	4b48      	ldr	r3, [pc, #288]	; (8000634 <encoderController+0x184>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	1c5a      	adds	r2, r3, #1
 8000518:	4b46      	ldr	r3, [pc, #280]	; (8000634 <encoderController+0x184>)
 800051a:	601a      	str	r2, [r3, #0]
			}else if(enc_pins_reading == 1){
				encoder_count--;
			}
			break;
 800051c:	e045      	b.n	80005aa <encoderController+0xfa>
			}else if(enc_pins_reading == 1){
 800051e:	1cfb      	adds	r3, r7, #3
 8000520:	781b      	ldrb	r3, [r3, #0]
 8000522:	2b01      	cmp	r3, #1
 8000524:	d141      	bne.n	80005aa <encoderController+0xfa>
				encoder_count--;
 8000526:	4b43      	ldr	r3, [pc, #268]	; (8000634 <encoderController+0x184>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	1e5a      	subs	r2, r3, #1
 800052c:	4b41      	ldr	r3, [pc, #260]	; (8000634 <encoderController+0x184>)
 800052e:	601a      	str	r2, [r3, #0]
			break;
 8000530:	e03b      	b.n	80005aa <encoderController+0xfa>
		case 2:
			if(enc_pins_reading == 3){
 8000532:	1cfb      	adds	r3, r7, #3
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	2b03      	cmp	r3, #3
 8000538:	d105      	bne.n	8000546 <encoderController+0x96>
				encoder_count++;
 800053a:	4b3e      	ldr	r3, [pc, #248]	; (8000634 <encoderController+0x184>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	1c5a      	adds	r2, r3, #1
 8000540:	4b3c      	ldr	r3, [pc, #240]	; (8000634 <encoderController+0x184>)
 8000542:	601a      	str	r2, [r3, #0]
			}else if(enc_pins_reading == 0){
				encoder_count--;
			}
			break;
 8000544:	e033      	b.n	80005ae <encoderController+0xfe>
			}else if(enc_pins_reading == 0){
 8000546:	1cfb      	adds	r3, r7, #3
 8000548:	781b      	ldrb	r3, [r3, #0]
 800054a:	2b00      	cmp	r3, #0
 800054c:	d12f      	bne.n	80005ae <encoderController+0xfe>
				encoder_count--;
 800054e:	4b39      	ldr	r3, [pc, #228]	; (8000634 <encoderController+0x184>)
 8000550:	681b      	ldr	r3, [r3, #0]
 8000552:	1e5a      	subs	r2, r3, #1
 8000554:	4b37      	ldr	r3, [pc, #220]	; (8000634 <encoderController+0x184>)
 8000556:	601a      	str	r2, [r3, #0]
			break;
 8000558:	e029      	b.n	80005ae <encoderController+0xfe>
		case 3:
			if(enc_pins_reading == 1){
 800055a:	1cfb      	adds	r3, r7, #3
 800055c:	781b      	ldrb	r3, [r3, #0]
 800055e:	2b01      	cmp	r3, #1
 8000560:	d105      	bne.n	800056e <encoderController+0xbe>
					encoder_count++;
 8000562:	4b34      	ldr	r3, [pc, #208]	; (8000634 <encoderController+0x184>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	1c5a      	adds	r2, r3, #1
 8000568:	4b32      	ldr	r3, [pc, #200]	; (8000634 <encoderController+0x184>)
 800056a:	601a      	str	r2, [r3, #0]
				}else if(enc_pins_reading == 2){
					encoder_count--;
				}
			break;
 800056c:	e021      	b.n	80005b2 <encoderController+0x102>
				}else if(enc_pins_reading == 2){
 800056e:	1cfb      	adds	r3, r7, #3
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	2b02      	cmp	r3, #2
 8000574:	d11d      	bne.n	80005b2 <encoderController+0x102>
					encoder_count--;
 8000576:	4b2f      	ldr	r3, [pc, #188]	; (8000634 <encoderController+0x184>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	1e5a      	subs	r2, r3, #1
 800057c:	4b2d      	ldr	r3, [pc, #180]	; (8000634 <encoderController+0x184>)
 800057e:	601a      	str	r2, [r3, #0]
			break;
 8000580:	e017      	b.n	80005b2 <encoderController+0x102>
		case 1:
			if(enc_pins_reading == 0){
 8000582:	1cfb      	adds	r3, r7, #3
 8000584:	781b      	ldrb	r3, [r3, #0]
 8000586:	2b00      	cmp	r3, #0
 8000588:	d105      	bne.n	8000596 <encoderController+0xe6>
					encoder_count++;
 800058a:	4b2a      	ldr	r3, [pc, #168]	; (8000634 <encoderController+0x184>)
 800058c:	681b      	ldr	r3, [r3, #0]
 800058e:	1c5a      	adds	r2, r3, #1
 8000590:	4b28      	ldr	r3, [pc, #160]	; (8000634 <encoderController+0x184>)
 8000592:	601a      	str	r2, [r3, #0]
				}else if(enc_pins_reading == 3){
					encoder_count--;
				}
			break;
 8000594:	e00f      	b.n	80005b6 <encoderController+0x106>
				}else if(enc_pins_reading == 3){
 8000596:	1cfb      	adds	r3, r7, #3
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	2b03      	cmp	r3, #3
 800059c:	d10b      	bne.n	80005b6 <encoderController+0x106>
					encoder_count--;
 800059e:	4b25      	ldr	r3, [pc, #148]	; (8000634 <encoderController+0x184>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	1e5a      	subs	r2, r3, #1
 80005a4:	4b23      	ldr	r3, [pc, #140]	; (8000634 <encoderController+0x184>)
 80005a6:	601a      	str	r2, [r3, #0]
			break;
 80005a8:	e005      	b.n	80005b6 <encoderController+0x106>
			break;
 80005aa:	46c0      	nop			; (mov r8, r8)
 80005ac:	e004      	b.n	80005b8 <encoderController+0x108>
			break;
 80005ae:	46c0      	nop			; (mov r8, r8)
 80005b0:	e002      	b.n	80005b8 <encoderController+0x108>
			break;
 80005b2:	46c0      	nop			; (mov r8, r8)
 80005b4:	e000      	b.n	80005b8 <encoderController+0x108>
			break;
 80005b6:	46c0      	nop			; (mov r8, r8)
		}
		enc_pin_state = enc_pins_reading;
 80005b8:	4b1d      	ldr	r3, [pc, #116]	; (8000630 <encoderController+0x180>)
 80005ba:	1cfa      	adds	r2, r7, #3
 80005bc:	7812      	ldrb	r2, [r2, #0]
 80005be:	701a      	strb	r2, [r3, #0]
		}else{
			pwm_duty_period = acc_tick - pwm_rising_edge;
			encoder_pwm_duty = 4096 * pwm_duty_period / pwm_period;
		}
	}
}
 80005c0:	e030      	b.n	8000624 <encoderController+0x174>
	}else if (encoder_mode == ENCODER_PWM_MODE){
 80005c2:	4b1a      	ldr	r3, [pc, #104]	; (800062c <encoderController+0x17c>)
 80005c4:	781b      	ldrb	r3, [r3, #0]
 80005c6:	2b01      	cmp	r3, #1
 80005c8:	d12c      	bne.n	8000624 <encoderController+0x174>
		uint32_t acc_tick = pwm_timer->Instance->CNT;
 80005ca:	4b1b      	ldr	r3, [pc, #108]	; (8000638 <encoderController+0x188>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80005d2:	607b      	str	r3, [r7, #4]
		if (HAL_GPIO_ReadPin(ENC_A_GPIO_Port, ENC_A_Pin) == 1){
 80005d4:	2380      	movs	r3, #128	; 0x80
 80005d6:	009a      	lsls	r2, r3, #2
 80005d8:	2390      	movs	r3, #144	; 0x90
 80005da:	05db      	lsls	r3, r3, #23
 80005dc:	0011      	movs	r1, r2
 80005de:	0018      	movs	r0, r3
 80005e0:	f002 fade 	bl	8002ba0 <HAL_GPIO_ReadPin>
 80005e4:	0003      	movs	r3, r0
 80005e6:	2b01      	cmp	r3, #1
 80005e8:	d109      	bne.n	80005fe <encoderController+0x14e>
			pwm_period = acc_tick - pwm_rising_edge;
 80005ea:	4b14      	ldr	r3, [pc, #80]	; (800063c <encoderController+0x18c>)
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	687a      	ldr	r2, [r7, #4]
 80005f0:	1ad2      	subs	r2, r2, r3
 80005f2:	4b13      	ldr	r3, [pc, #76]	; (8000640 <encoderController+0x190>)
 80005f4:	601a      	str	r2, [r3, #0]
			pwm_rising_edge = acc_tick;
 80005f6:	4b11      	ldr	r3, [pc, #68]	; (800063c <encoderController+0x18c>)
 80005f8:	687a      	ldr	r2, [r7, #4]
 80005fa:	601a      	str	r2, [r3, #0]
}
 80005fc:	e012      	b.n	8000624 <encoderController+0x174>
			pwm_duty_period = acc_tick - pwm_rising_edge;
 80005fe:	4b0f      	ldr	r3, [pc, #60]	; (800063c <encoderController+0x18c>)
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	687a      	ldr	r2, [r7, #4]
 8000604:	1ad2      	subs	r2, r2, r3
 8000606:	4b0f      	ldr	r3, [pc, #60]	; (8000644 <encoderController+0x194>)
 8000608:	601a      	str	r2, [r3, #0]
			encoder_pwm_duty = 4096 * pwm_duty_period / pwm_period;
 800060a:	4b0e      	ldr	r3, [pc, #56]	; (8000644 <encoderController+0x194>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	031a      	lsls	r2, r3, #12
 8000610:	4b0b      	ldr	r3, [pc, #44]	; (8000640 <encoderController+0x190>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	0019      	movs	r1, r3
 8000616:	0010      	movs	r0, r2
 8000618:	f7ff fd76 	bl	8000108 <__udivsi3>
 800061c:	0003      	movs	r3, r0
 800061e:	001a      	movs	r2, r3
 8000620:	4b09      	ldr	r3, [pc, #36]	; (8000648 <encoderController+0x198>)
 8000622:	601a      	str	r2, [r3, #0]
}
 8000624:	46c0      	nop			; (mov r8, r8)
 8000626:	46bd      	mov	sp, r7
 8000628:	b003      	add	sp, #12
 800062a:	bd90      	pop	{r4, r7, pc}
 800062c:	200001a4 	.word	0x200001a4
 8000630:	2000019c 	.word	0x2000019c
 8000634:	200001a0 	.word	0x200001a0
 8000638:	20000404 	.word	0x20000404
 800063c:	200001ac 	.word	0x200001ac
 8000640:	200001b0 	.word	0x200001b0
 8000644:	200001b4 	.word	0x200001b4
 8000648:	200001a8 	.word	0x200001a8

0800064c <getEncoderDuty>:

uint32_t getEncoderDuty(){
 800064c:	b580      	push	{r7, lr}
 800064e:	af00      	add	r7, sp, #0
	return encoder_pwm_duty;
 8000650:	4b02      	ldr	r3, [pc, #8]	; (800065c <getEncoderDuty+0x10>)
 8000652:	681b      	ldr	r3, [r3, #0]
}
 8000654:	0018      	movs	r0, r3
 8000656:	46bd      	mov	sp, r7
 8000658:	bd80      	pop	{r7, pc}
 800065a:	46c0      	nop			; (mov r8, r8)
 800065c:	200001a8 	.word	0x200001a8

08000660 <getUserIn>:

uint8_t getUserIn(uint8_t in){
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
 8000666:	0002      	movs	r2, r0
 8000668:	1dfb      	adds	r3, r7, #7
 800066a:	701a      	strb	r2, [r3, #0]
	switch(in){
 800066c:	1dfb      	adds	r3, r7, #7
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	2b01      	cmp	r3, #1
 8000672:	d002      	beq.n	800067a <getUserIn+0x1a>
 8000674:	2b02      	cmp	r3, #2
 8000676:	d002      	beq.n	800067e <getUserIn+0x1e>
 8000678:	e003      	b.n	8000682 <getUserIn+0x22>
	case 1:
		return 0;//HAL_GPIO_ReadPin(USER_IN1_GPIO_Port, USER_IN1_Pin);
 800067a:	2300      	movs	r3, #0
 800067c:	e002      	b.n	8000684 <getUserIn+0x24>
		break;
	case 2:
		return 0;//HAL_GPIO_ReadPin(USER_IN2_GPIO_Port, USER_IN2_Pin);
 800067e:	2300      	movs	r3, #0
 8000680:	e000      	b.n	8000684 <getUserIn+0x24>
		break;
	}
	return 0;
 8000682:	2300      	movs	r3, #0
}
 8000684:	0018      	movs	r0, r3
 8000686:	46bd      	mov	sp, r7
 8000688:	b002      	add	sp, #8
 800068a:	bd80      	pop	{r7, pc}

0800068c <acquisitionInit>:



void acquisitionInit(ADC_HandleTypeDef* hadc, TIM_HandleTypeDef *htimx){
 800068c:	b580      	push	{r7, lr}
 800068e:	b082      	sub	sp, #8
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
 8000694:	6039      	str	r1, [r7, #0]
	HAL_ADC_Start_DMA(hadc, adc_dma_arr, 3);
 8000696:	490a      	ldr	r1, [pc, #40]	; (80006c0 <acquisitionInit+0x34>)
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	2203      	movs	r2, #3
 800069c:	0018      	movs	r0, r3
 800069e:	f001 fbe9 	bl	8001e74 <HAL_ADC_Start_DMA>
	pwm_timer = htimx;
 80006a2:	4b08      	ldr	r3, [pc, #32]	; (80006c4 <acquisitionInit+0x38>)
 80006a4:	683a      	ldr	r2, [r7, #0]
 80006a6:	601a      	str	r2, [r3, #0]
	HAL_TIM_Base_Start_IT(pwm_timer);
 80006a8:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <acquisitionInit+0x38>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	0018      	movs	r0, r3
 80006ae:	f005 f8db 	bl	8005868 <HAL_TIM_Base_Start_IT>
	setEncoderCount(0);
 80006b2:	2000      	movs	r0, #0
 80006b4:	f7ff feb0 	bl	8000418 <setEncoderCount>
}
 80006b8:	46c0      	nop			; (mov r8, r8)
 80006ba:	46bd      	mov	sp, r7
 80006bc:	b002      	add	sp, #8
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	20000408 	.word	0x20000408
 80006c4:	20000404 	.word	0x20000404

080006c8 <spiTransmit>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void spiTransmit(){
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b082      	sub	sp, #8
 80006cc:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI1_SS1_GPIO_Port, SPI1_SS1_Pin, 0);
 80006ce:	4b0f      	ldr	r3, [pc, #60]	; (800070c <spiTransmit+0x44>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	2110      	movs	r1, #16
 80006d4:	0018      	movs	r0, r3
 80006d6:	f002 fa80 	bl	8002bda <HAL_GPIO_WritePin>
	HAL_Delay(5);
 80006da:	2005      	movs	r0, #5
 80006dc:	f001 fa68 	bl	8001bb0 <HAL_Delay>
	uint8_t pData[5];
	pData[0] = 55;
 80006e0:	003b      	movs	r3, r7
 80006e2:	2237      	movs	r2, #55	; 0x37
 80006e4:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&hspi1,pData, 1, 50);
 80006e6:	0039      	movs	r1, r7
 80006e8:	4809      	ldr	r0, [pc, #36]	; (8000710 <spiTransmit+0x48>)
 80006ea:	2332      	movs	r3, #50	; 0x32
 80006ec:	2201      	movs	r2, #1
 80006ee:	f004 fde3 	bl	80052b8 <HAL_SPI_Transmit>
	HAL_Delay(5);
 80006f2:	2005      	movs	r0, #5
 80006f4:	f001 fa5c 	bl	8001bb0 <HAL_Delay>
	HAL_GPIO_WritePin(SPI1_SS1_GPIO_Port, SPI1_SS1_Pin, 1);
 80006f8:	4b04      	ldr	r3, [pc, #16]	; (800070c <spiTransmit+0x44>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	2110      	movs	r1, #16
 80006fe:	0018      	movs	r0, r3
 8000700:	f002 fa6b 	bl	8002bda <HAL_GPIO_WritePin>
}
 8000704:	46c0      	nop			; (mov r8, r8)
 8000706:	46bd      	mov	sp, r7
 8000708:	b002      	add	sp, #8
 800070a:	bd80      	pop	{r7, pc}
 800070c:	48000800 	.word	0x48000800
 8000710:	20000458 	.word	0x20000458

08000714 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000718:	f001 f9e6 	bl	8001ae8 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800071c:	f000 f83e 	bl	800079c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000720:	f000 f9ee 	bl	8000b00 <MX_GPIO_Init>
  MX_DMA_Init();
 8000724:	f000 f9ce 	bl	8000ac4 <MX_DMA_Init>
  MX_TIM14_Init();
 8000728:	f000 f9a6 	bl	8000a78 <MX_TIM14_Init>
  MX_USB_DEVICE_Init();
 800072c:	f009 fa30 	bl	8009b90 <MX_USB_DEVICE_Init>
  MX_ADC_Init();
 8000730:	f000 f89a 	bl	8000868 <MX_ADC_Init>
  MX_TIM2_Init();
 8000734:	f000 f94c 	bl	80009d0 <MX_TIM2_Init>
  MX_SPI1_Init();
 8000738:	f000 f90c 	bl	8000954 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */



  usb_init();
 800073c:	f000 fc12 	bl	8000f64 <usb_init>
  outputsInit(&htim14);
 8000740:	4b12      	ldr	r3, [pc, #72]	; (800078c <main+0x78>)
 8000742:	0018      	movs	r0, r3
 8000744:	f000 fbce 	bl	8000ee4 <outputsInit>
  acquisitionInit(&hadc, &htim2);
 8000748:	4a11      	ldr	r2, [pc, #68]	; (8000790 <main+0x7c>)
 800074a:	4b12      	ldr	r3, [pc, #72]	; (8000794 <main+0x80>)
 800074c:	0011      	movs	r1, r2
 800074e:	0018      	movs	r0, r3
 8000750:	f7ff ff9c 	bl	800068c <acquisitionInit>
  statusLedBlink();
 8000754:	f000 face 	bl	8000cf4 <statusLedBlink>
  HAL_GPIO_WritePin(SPI1_SS1_GPIO_Port, SPI1_SS1_Pin, 1);
 8000758:	4b0f      	ldr	r3, [pc, #60]	; (8000798 <main+0x84>)
 800075a:	2201      	movs	r2, #1
 800075c:	2110      	movs	r1, #16
 800075e:	0018      	movs	r0, r3
 8000760:	f002 fa3b 	bl	8002bda <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  usbController();
 8000764:	f000 ff84 	bl	8001670 <usbController>
	  userLedController();
 8000768:	f000 fb34 	bl	8000dd4 <userLedController>
	  if(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin)){
 800076c:	2390      	movs	r3, #144	; 0x90
 800076e:	05db      	lsls	r3, r3, #23
 8000770:	2101      	movs	r1, #1
 8000772:	0018      	movs	r0, r3
 8000774:	f002 fa14 	bl	8002ba0 <HAL_GPIO_ReadPin>
 8000778:	1e03      	subs	r3, r0, #0
 800077a:	d0f3      	beq.n	8000764 <main+0x50>
		  spiTransmit();
 800077c:	f7ff ffa4 	bl	80006c8 <spiTransmit>
		  HAL_Delay(500);
 8000780:	23fa      	movs	r3, #250	; 0xfa
 8000782:	005b      	lsls	r3, r3, #1
 8000784:	0018      	movs	r0, r3
 8000786:	f001 fa13 	bl	8001bb0 <HAL_Delay>
	  usbController();
 800078a:	e7eb      	b.n	8000764 <main+0x50>
 800078c:	200004fc 	.word	0x200004fc
 8000790:	200004bc 	.word	0x200004bc
 8000794:	20000580 	.word	0x20000580
 8000798:	48000800 	.word	0x48000800

0800079c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800079c:	b590      	push	{r4, r7, lr}
 800079e:	b099      	sub	sp, #100	; 0x64
 80007a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007a2:	242c      	movs	r4, #44	; 0x2c
 80007a4:	193b      	adds	r3, r7, r4
 80007a6:	0018      	movs	r0, r3
 80007a8:	2334      	movs	r3, #52	; 0x34
 80007aa:	001a      	movs	r2, r3
 80007ac:	2100      	movs	r1, #0
 80007ae:	f009 ff61 	bl	800a674 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007b2:	231c      	movs	r3, #28
 80007b4:	18fb      	adds	r3, r7, r3
 80007b6:	0018      	movs	r0, r3
 80007b8:	2310      	movs	r3, #16
 80007ba:	001a      	movs	r2, r3
 80007bc:	2100      	movs	r1, #0
 80007be:	f009 ff59 	bl	800a674 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007c2:	003b      	movs	r3, r7
 80007c4:	0018      	movs	r0, r3
 80007c6:	231c      	movs	r3, #28
 80007c8:	001a      	movs	r2, r3
 80007ca:	2100      	movs	r1, #0
 80007cc:	f009 ff52 	bl	800a674 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80007d0:	0021      	movs	r1, r4
 80007d2:	187b      	adds	r3, r7, r1
 80007d4:	2222      	movs	r2, #34	; 0x22
 80007d6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007d8:	187b      	adds	r3, r7, r1
 80007da:	2201      	movs	r2, #1
 80007dc:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80007de:	187b      	adds	r3, r7, r1
 80007e0:	2201      	movs	r2, #1
 80007e2:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007e4:	187b      	adds	r3, r7, r1
 80007e6:	2210      	movs	r2, #16
 80007e8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ea:	187b      	adds	r3, r7, r1
 80007ec:	2202      	movs	r2, #2
 80007ee:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007f0:	187b      	adds	r3, r7, r1
 80007f2:	2280      	movs	r2, #128	; 0x80
 80007f4:	0212      	lsls	r2, r2, #8
 80007f6:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80007f8:	187b      	adds	r3, r7, r1
 80007fa:	2280      	movs	r2, #128	; 0x80
 80007fc:	0352      	lsls	r2, r2, #13
 80007fe:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000800:	187b      	adds	r3, r7, r1
 8000802:	2200      	movs	r2, #0
 8000804:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000806:	187b      	adds	r3, r7, r1
 8000808:	0018      	movs	r0, r3
 800080a:	f003 fedd 	bl	80045c8 <HAL_RCC_OscConfig>
 800080e:	1e03      	subs	r3, r0, #0
 8000810:	d001      	beq.n	8000816 <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000812:	f000 fa25 	bl	8000c60 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000816:	211c      	movs	r1, #28
 8000818:	187b      	adds	r3, r7, r1
 800081a:	2207      	movs	r2, #7
 800081c:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800081e:	187b      	adds	r3, r7, r1
 8000820:	2202      	movs	r2, #2
 8000822:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000824:	187b      	adds	r3, r7, r1
 8000826:	2200      	movs	r2, #0
 8000828:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800082a:	187b      	adds	r3, r7, r1
 800082c:	2200      	movs	r2, #0
 800082e:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000830:	187b      	adds	r3, r7, r1
 8000832:	2101      	movs	r1, #1
 8000834:	0018      	movs	r0, r3
 8000836:	f004 fa4d 	bl	8004cd4 <HAL_RCC_ClockConfig>
 800083a:	1e03      	subs	r3, r0, #0
 800083c:	d001      	beq.n	8000842 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800083e:	f000 fa0f 	bl	8000c60 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000842:	003b      	movs	r3, r7
 8000844:	2280      	movs	r2, #128	; 0x80
 8000846:	0292      	lsls	r2, r2, #10
 8000848:	601a      	str	r2, [r3, #0]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800084a:	003b      	movs	r3, r7
 800084c:	2200      	movs	r2, #0
 800084e:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000850:	003b      	movs	r3, r7
 8000852:	0018      	movs	r0, r3
 8000854:	f004 fb96 	bl	8004f84 <HAL_RCCEx_PeriphCLKConfig>
 8000858:	1e03      	subs	r3, r0, #0
 800085a:	d001      	beq.n	8000860 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 800085c:	f000 fa00 	bl	8000c60 <Error_Handler>
  }
}
 8000860:	46c0      	nop			; (mov r8, r8)
 8000862:	46bd      	mov	sp, r7
 8000864:	b019      	add	sp, #100	; 0x64
 8000866:	bd90      	pop	{r4, r7, pc}

08000868 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b084      	sub	sp, #16
 800086c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800086e:	1d3b      	adds	r3, r7, #4
 8000870:	0018      	movs	r0, r3
 8000872:	230c      	movs	r3, #12
 8000874:	001a      	movs	r2, r3
 8000876:	2100      	movs	r1, #0
 8000878:	f009 fefc 	bl	800a674 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 800087c:	4b33      	ldr	r3, [pc, #204]	; (800094c <MX_ADC_Init+0xe4>)
 800087e:	4a34      	ldr	r2, [pc, #208]	; (8000950 <MX_ADC_Init+0xe8>)
 8000880:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000882:	4b32      	ldr	r3, [pc, #200]	; (800094c <MX_ADC_Init+0xe4>)
 8000884:	2280      	movs	r2, #128	; 0x80
 8000886:	0612      	lsls	r2, r2, #24
 8000888:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800088a:	4b30      	ldr	r3, [pc, #192]	; (800094c <MX_ADC_Init+0xe4>)
 800088c:	2200      	movs	r2, #0
 800088e:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000890:	4b2e      	ldr	r3, [pc, #184]	; (800094c <MX_ADC_Init+0xe4>)
 8000892:	2200      	movs	r2, #0
 8000894:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000896:	4b2d      	ldr	r3, [pc, #180]	; (800094c <MX_ADC_Init+0xe4>)
 8000898:	2201      	movs	r2, #1
 800089a:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800089c:	4b2b      	ldr	r3, [pc, #172]	; (800094c <MX_ADC_Init+0xe4>)
 800089e:	2204      	movs	r2, #4
 80008a0:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80008a2:	4b2a      	ldr	r3, [pc, #168]	; (800094c <MX_ADC_Init+0xe4>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80008a8:	4b28      	ldr	r3, [pc, #160]	; (800094c <MX_ADC_Init+0xe4>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = ENABLE;
 80008ae:	4b27      	ldr	r3, [pc, #156]	; (800094c <MX_ADC_Init+0xe4>)
 80008b0:	2201      	movs	r2, #1
 80008b2:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80008b4:	4b25      	ldr	r3, [pc, #148]	; (800094c <MX_ADC_Init+0xe4>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008ba:	4b24      	ldr	r3, [pc, #144]	; (800094c <MX_ADC_Init+0xe4>)
 80008bc:	22c2      	movs	r2, #194	; 0xc2
 80008be:	32ff      	adds	r2, #255	; 0xff
 80008c0:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008c2:	4b22      	ldr	r3, [pc, #136]	; (800094c <MX_ADC_Init+0xe4>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = ENABLE;
 80008c8:	4b20      	ldr	r3, [pc, #128]	; (800094c <MX_ADC_Init+0xe4>)
 80008ca:	2224      	movs	r2, #36	; 0x24
 80008cc:	2101      	movs	r1, #1
 80008ce:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80008d0:	4b1e      	ldr	r3, [pc, #120]	; (800094c <MX_ADC_Init+0xe4>)
 80008d2:	2201      	movs	r2, #1
 80008d4:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80008d6:	4b1d      	ldr	r3, [pc, #116]	; (800094c <MX_ADC_Init+0xe4>)
 80008d8:	0018      	movs	r0, r3
 80008da:	f001 f98b 	bl	8001bf4 <HAL_ADC_Init>
 80008de:	1e03      	subs	r3, r0, #0
 80008e0:	d001      	beq.n	80008e6 <MX_ADC_Init+0x7e>
  {
    Error_Handler();
 80008e2:	f000 f9bd 	bl	8000c60 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80008e6:	1d3b      	adds	r3, r7, #4
 80008e8:	2201      	movs	r2, #1
 80008ea:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80008ec:	1d3b      	adds	r3, r7, #4
 80008ee:	2280      	movs	r2, #128	; 0x80
 80008f0:	0152      	lsls	r2, r2, #5
 80008f2:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 80008f4:	1d3b      	adds	r3, r7, #4
 80008f6:	2203      	movs	r2, #3
 80008f8:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80008fa:	1d3a      	adds	r2, r7, #4
 80008fc:	4b13      	ldr	r3, [pc, #76]	; (800094c <MX_ADC_Init+0xe4>)
 80008fe:	0011      	movs	r1, r2
 8000900:	0018      	movs	r0, r3
 8000902:	f001 fb51 	bl	8001fa8 <HAL_ADC_ConfigChannel>
 8000906:	1e03      	subs	r3, r0, #0
 8000908:	d001      	beq.n	800090e <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 800090a:	f000 f9a9 	bl	8000c60 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800090e:	1d3b      	adds	r3, r7, #4
 8000910:	2204      	movs	r2, #4
 8000912:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000914:	1d3a      	adds	r2, r7, #4
 8000916:	4b0d      	ldr	r3, [pc, #52]	; (800094c <MX_ADC_Init+0xe4>)
 8000918:	0011      	movs	r1, r2
 800091a:	0018      	movs	r0, r3
 800091c:	f001 fb44 	bl	8001fa8 <HAL_ADC_ConfigChannel>
 8000920:	1e03      	subs	r3, r0, #0
 8000922:	d001      	beq.n	8000928 <MX_ADC_Init+0xc0>
  {
    Error_Handler();
 8000924:	f000 f99c 	bl	8000c60 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000928:	1d3b      	adds	r3, r7, #4
 800092a:	2205      	movs	r2, #5
 800092c:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800092e:	1d3a      	adds	r2, r7, #4
 8000930:	4b06      	ldr	r3, [pc, #24]	; (800094c <MX_ADC_Init+0xe4>)
 8000932:	0011      	movs	r1, r2
 8000934:	0018      	movs	r0, r3
 8000936:	f001 fb37 	bl	8001fa8 <HAL_ADC_ConfigChannel>
 800093a:	1e03      	subs	r3, r0, #0
 800093c:	d001      	beq.n	8000942 <MX_ADC_Init+0xda>
  {
    Error_Handler();
 800093e:	f000 f98f 	bl	8000c60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000942:	46c0      	nop			; (mov r8, r8)
 8000944:	46bd      	mov	sp, r7
 8000946:	b004      	add	sp, #16
 8000948:	bd80      	pop	{r7, pc}
 800094a:	46c0      	nop			; (mov r8, r8)
 800094c:	20000580 	.word	0x20000580
 8000950:	40012400 	.word	0x40012400

08000954 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000958:	4b1b      	ldr	r3, [pc, #108]	; (80009c8 <MX_SPI1_Init+0x74>)
 800095a:	4a1c      	ldr	r2, [pc, #112]	; (80009cc <MX_SPI1_Init+0x78>)
 800095c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800095e:	4b1a      	ldr	r3, [pc, #104]	; (80009c8 <MX_SPI1_Init+0x74>)
 8000960:	2282      	movs	r2, #130	; 0x82
 8000962:	0052      	lsls	r2, r2, #1
 8000964:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000966:	4b18      	ldr	r3, [pc, #96]	; (80009c8 <MX_SPI1_Init+0x74>)
 8000968:	2200      	movs	r2, #0
 800096a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800096c:	4b16      	ldr	r3, [pc, #88]	; (80009c8 <MX_SPI1_Init+0x74>)
 800096e:	22e0      	movs	r2, #224	; 0xe0
 8000970:	00d2      	lsls	r2, r2, #3
 8000972:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000974:	4b14      	ldr	r3, [pc, #80]	; (80009c8 <MX_SPI1_Init+0x74>)
 8000976:	2200      	movs	r2, #0
 8000978:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800097a:	4b13      	ldr	r3, [pc, #76]	; (80009c8 <MX_SPI1_Init+0x74>)
 800097c:	2200      	movs	r2, #0
 800097e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000980:	4b11      	ldr	r3, [pc, #68]	; (80009c8 <MX_SPI1_Init+0x74>)
 8000982:	2280      	movs	r2, #128	; 0x80
 8000984:	0092      	lsls	r2, r2, #2
 8000986:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000988:	4b0f      	ldr	r3, [pc, #60]	; (80009c8 <MX_SPI1_Init+0x74>)
 800098a:	2230      	movs	r2, #48	; 0x30
 800098c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800098e:	4b0e      	ldr	r3, [pc, #56]	; (80009c8 <MX_SPI1_Init+0x74>)
 8000990:	2200      	movs	r2, #0
 8000992:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000994:	4b0c      	ldr	r3, [pc, #48]	; (80009c8 <MX_SPI1_Init+0x74>)
 8000996:	2200      	movs	r2, #0
 8000998:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800099a:	4b0b      	ldr	r3, [pc, #44]	; (80009c8 <MX_SPI1_Init+0x74>)
 800099c:	2200      	movs	r2, #0
 800099e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80009a0:	4b09      	ldr	r3, [pc, #36]	; (80009c8 <MX_SPI1_Init+0x74>)
 80009a2:	2207      	movs	r2, #7
 80009a4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009a6:	4b08      	ldr	r3, [pc, #32]	; (80009c8 <MX_SPI1_Init+0x74>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009ac:	4b06      	ldr	r3, [pc, #24]	; (80009c8 <MX_SPI1_Init+0x74>)
 80009ae:	2208      	movs	r2, #8
 80009b0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009b2:	4b05      	ldr	r3, [pc, #20]	; (80009c8 <MX_SPI1_Init+0x74>)
 80009b4:	0018      	movs	r0, r3
 80009b6:	f004 fbe5 	bl	8005184 <HAL_SPI_Init>
 80009ba:	1e03      	subs	r3, r0, #0
 80009bc:	d001      	beq.n	80009c2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80009be:	f000 f94f 	bl	8000c60 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80009c2:	46c0      	nop			; (mov r8, r8)
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	20000458 	.word	0x20000458
 80009cc:	40013000 	.word	0x40013000

080009d0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b086      	sub	sp, #24
 80009d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009d6:	2308      	movs	r3, #8
 80009d8:	18fb      	adds	r3, r7, r3
 80009da:	0018      	movs	r0, r3
 80009dc:	2310      	movs	r3, #16
 80009de:	001a      	movs	r2, r3
 80009e0:	2100      	movs	r1, #0
 80009e2:	f009 fe47 	bl	800a674 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009e6:	003b      	movs	r3, r7
 80009e8:	0018      	movs	r0, r3
 80009ea:	2308      	movs	r3, #8
 80009ec:	001a      	movs	r2, r3
 80009ee:	2100      	movs	r1, #0
 80009f0:	f009 fe40 	bl	800a674 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80009f4:	4b1f      	ldr	r3, [pc, #124]	; (8000a74 <MX_TIM2_Init+0xa4>)
 80009f6:	2280      	movs	r2, #128	; 0x80
 80009f8:	05d2      	lsls	r2, r2, #23
 80009fa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 48;
 80009fc:	4b1d      	ldr	r3, [pc, #116]	; (8000a74 <MX_TIM2_Init+0xa4>)
 80009fe:	2230      	movs	r2, #48	; 0x30
 8000a00:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a02:	4b1c      	ldr	r3, [pc, #112]	; (8000a74 <MX_TIM2_Init+0xa4>)
 8000a04:	2200      	movs	r2, #0
 8000a06:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000a08:	4b1a      	ldr	r3, [pc, #104]	; (8000a74 <MX_TIM2_Init+0xa4>)
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	4252      	negs	r2, r2
 8000a0e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a10:	4b18      	ldr	r3, [pc, #96]	; (8000a74 <MX_TIM2_Init+0xa4>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a16:	4b17      	ldr	r3, [pc, #92]	; (8000a74 <MX_TIM2_Init+0xa4>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a1c:	4b15      	ldr	r3, [pc, #84]	; (8000a74 <MX_TIM2_Init+0xa4>)
 8000a1e:	0018      	movs	r0, r3
 8000a20:	f004 fef6 	bl	8005810 <HAL_TIM_Base_Init>
 8000a24:	1e03      	subs	r3, r0, #0
 8000a26:	d001      	beq.n	8000a2c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8000a28:	f000 f91a 	bl	8000c60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a2c:	2108      	movs	r1, #8
 8000a2e:	187b      	adds	r3, r7, r1
 8000a30:	2280      	movs	r2, #128	; 0x80
 8000a32:	0152      	lsls	r2, r2, #5
 8000a34:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a36:	187a      	adds	r2, r7, r1
 8000a38:	4b0e      	ldr	r3, [pc, #56]	; (8000a74 <MX_TIM2_Init+0xa4>)
 8000a3a:	0011      	movs	r1, r2
 8000a3c:	0018      	movs	r0, r3
 8000a3e:	f005 f84b 	bl	8005ad8 <HAL_TIM_ConfigClockSource>
 8000a42:	1e03      	subs	r3, r0, #0
 8000a44:	d001      	beq.n	8000a4a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8000a46:	f000 f90b 	bl	8000c60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a4a:	003b      	movs	r3, r7
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a50:	003b      	movs	r3, r7
 8000a52:	2200      	movs	r2, #0
 8000a54:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a56:	003a      	movs	r2, r7
 8000a58:	4b06      	ldr	r3, [pc, #24]	; (8000a74 <MX_TIM2_Init+0xa4>)
 8000a5a:	0011      	movs	r1, r2
 8000a5c:	0018      	movs	r0, r3
 8000a5e:	f005 fa3b 	bl	8005ed8 <HAL_TIMEx_MasterConfigSynchronization>
 8000a62:	1e03      	subs	r3, r0, #0
 8000a64:	d001      	beq.n	8000a6a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000a66:	f000 f8fb 	bl	8000c60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a6a:	46c0      	nop			; (mov r8, r8)
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	b006      	add	sp, #24
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	46c0      	nop			; (mov r8, r8)
 8000a74:	200004bc 	.word	0x200004bc

08000a78 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000a7c:	4b0e      	ldr	r3, [pc, #56]	; (8000ab8 <MX_TIM14_Init+0x40>)
 8000a7e:	4a0f      	ldr	r2, [pc, #60]	; (8000abc <MX_TIM14_Init+0x44>)
 8000a80:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 74;
 8000a82:	4b0d      	ldr	r3, [pc, #52]	; (8000ab8 <MX_TIM14_Init+0x40>)
 8000a84:	224a      	movs	r2, #74	; 0x4a
 8000a86:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a88:	4b0b      	ldr	r3, [pc, #44]	; (8000ab8 <MX_TIM14_Init+0x40>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 64865;
 8000a8e:	4b0a      	ldr	r3, [pc, #40]	; (8000ab8 <MX_TIM14_Init+0x40>)
 8000a90:	4a0b      	ldr	r2, [pc, #44]	; (8000ac0 <MX_TIM14_Init+0x48>)
 8000a92:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a94:	4b08      	ldr	r3, [pc, #32]	; (8000ab8 <MX_TIM14_Init+0x40>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a9a:	4b07      	ldr	r3, [pc, #28]	; (8000ab8 <MX_TIM14_Init+0x40>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000aa0:	4b05      	ldr	r3, [pc, #20]	; (8000ab8 <MX_TIM14_Init+0x40>)
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	f004 feb4 	bl	8005810 <HAL_TIM_Base_Init>
 8000aa8:	1e03      	subs	r3, r0, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_TIM14_Init+0x38>
  {
    Error_Handler();
 8000aac:	f000 f8d8 	bl	8000c60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000ab0:	46c0      	nop			; (mov r8, r8)
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	46c0      	nop			; (mov r8, r8)
 8000ab8:	200004fc 	.word	0x200004fc
 8000abc:	40002000 	.word	0x40002000
 8000ac0:	0000fd61 	.word	0x0000fd61

08000ac4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000aca:	4b0c      	ldr	r3, [pc, #48]	; (8000afc <MX_DMA_Init+0x38>)
 8000acc:	695a      	ldr	r2, [r3, #20]
 8000ace:	4b0b      	ldr	r3, [pc, #44]	; (8000afc <MX_DMA_Init+0x38>)
 8000ad0:	2101      	movs	r1, #1
 8000ad2:	430a      	orrs	r2, r1
 8000ad4:	615a      	str	r2, [r3, #20]
 8000ad6:	4b09      	ldr	r3, [pc, #36]	; (8000afc <MX_DMA_Init+0x38>)
 8000ad8:	695b      	ldr	r3, [r3, #20]
 8000ada:	2201      	movs	r2, #1
 8000adc:	4013      	ands	r3, r2
 8000ade:	607b      	str	r3, [r7, #4]
 8000ae0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	2009      	movs	r0, #9
 8000ae8:	f001 fd18 	bl	800251c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000aec:	2009      	movs	r0, #9
 8000aee:	f001 fd2a 	bl	8002546 <HAL_NVIC_EnableIRQ>

}
 8000af2:	46c0      	nop			; (mov r8, r8)
 8000af4:	46bd      	mov	sp, r7
 8000af6:	b002      	add	sp, #8
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	46c0      	nop			; (mov r8, r8)
 8000afc:	40021000 	.word	0x40021000

08000b00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b00:	b590      	push	{r4, r7, lr}
 8000b02:	b089      	sub	sp, #36	; 0x24
 8000b04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b06:	240c      	movs	r4, #12
 8000b08:	193b      	adds	r3, r7, r4
 8000b0a:	0018      	movs	r0, r3
 8000b0c:	2314      	movs	r3, #20
 8000b0e:	001a      	movs	r2, r3
 8000b10:	2100      	movs	r1, #0
 8000b12:	f009 fdaf 	bl	800a674 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b16:	4b43      	ldr	r3, [pc, #268]	; (8000c24 <MX_GPIO_Init+0x124>)
 8000b18:	695a      	ldr	r2, [r3, #20]
 8000b1a:	4b42      	ldr	r3, [pc, #264]	; (8000c24 <MX_GPIO_Init+0x124>)
 8000b1c:	2180      	movs	r1, #128	; 0x80
 8000b1e:	0309      	lsls	r1, r1, #12
 8000b20:	430a      	orrs	r2, r1
 8000b22:	615a      	str	r2, [r3, #20]
 8000b24:	4b3f      	ldr	r3, [pc, #252]	; (8000c24 <MX_GPIO_Init+0x124>)
 8000b26:	695a      	ldr	r2, [r3, #20]
 8000b28:	2380      	movs	r3, #128	; 0x80
 8000b2a:	031b      	lsls	r3, r3, #12
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	60bb      	str	r3, [r7, #8]
 8000b30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b32:	4b3c      	ldr	r3, [pc, #240]	; (8000c24 <MX_GPIO_Init+0x124>)
 8000b34:	695a      	ldr	r2, [r3, #20]
 8000b36:	4b3b      	ldr	r3, [pc, #236]	; (8000c24 <MX_GPIO_Init+0x124>)
 8000b38:	2180      	movs	r1, #128	; 0x80
 8000b3a:	0289      	lsls	r1, r1, #10
 8000b3c:	430a      	orrs	r2, r1
 8000b3e:	615a      	str	r2, [r3, #20]
 8000b40:	4b38      	ldr	r3, [pc, #224]	; (8000c24 <MX_GPIO_Init+0x124>)
 8000b42:	695a      	ldr	r2, [r3, #20]
 8000b44:	2380      	movs	r3, #128	; 0x80
 8000b46:	029b      	lsls	r3, r3, #10
 8000b48:	4013      	ands	r3, r2
 8000b4a:	607b      	str	r3, [r7, #4]
 8000b4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b4e:	4b35      	ldr	r3, [pc, #212]	; (8000c24 <MX_GPIO_Init+0x124>)
 8000b50:	695a      	ldr	r2, [r3, #20]
 8000b52:	4b34      	ldr	r3, [pc, #208]	; (8000c24 <MX_GPIO_Init+0x124>)
 8000b54:	2180      	movs	r1, #128	; 0x80
 8000b56:	02c9      	lsls	r1, r1, #11
 8000b58:	430a      	orrs	r2, r1
 8000b5a:	615a      	str	r2, [r3, #20]
 8000b5c:	4b31      	ldr	r3, [pc, #196]	; (8000c24 <MX_GPIO_Init+0x124>)
 8000b5e:	695a      	ldr	r2, [r3, #20]
 8000b60:	2380      	movs	r3, #128	; 0x80
 8000b62:	02db      	lsls	r3, r3, #11
 8000b64:	4013      	ands	r3, r2
 8000b66:	603b      	str	r3, [r7, #0]
 8000b68:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SPI1_SS1_Pin|LD3_Pin|LD6_Pin|LD4_Pin
 8000b6a:	23f4      	movs	r3, #244	; 0xf4
 8000b6c:	009b      	lsls	r3, r3, #2
 8000b6e:	482e      	ldr	r0, [pc, #184]	; (8000c28 <MX_GPIO_Init+0x128>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	0019      	movs	r1, r3
 8000b74:	f002 f831 	bl	8002bda <HAL_GPIO_WritePin>
                          |LD5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : CONFIG_BIT0_Pin CONFIG_BIT1_Pin CONFIG_BIT2_Pin CONFIG_BIT3_Pin */
  GPIO_InitStruct.Pin = CONFIG_BIT0_Pin|CONFIG_BIT1_Pin|CONFIG_BIT2_Pin|CONFIG_BIT3_Pin;
 8000b78:	0021      	movs	r1, r4
 8000b7a:	187b      	adds	r3, r7, r1
 8000b7c:	220f      	movs	r2, #15
 8000b7e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b80:	187b      	adds	r3, r7, r1
 8000b82:	2200      	movs	r2, #0
 8000b84:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b86:	187b      	adds	r3, r7, r1
 8000b88:	2200      	movs	r2, #0
 8000b8a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b8c:	000c      	movs	r4, r1
 8000b8e:	187b      	adds	r3, r7, r1
 8000b90:	4a25      	ldr	r2, [pc, #148]	; (8000c28 <MX_GPIO_Init+0x128>)
 8000b92:	0019      	movs	r1, r3
 8000b94:	0010      	movs	r0, r2
 8000b96:	f001 fe8b 	bl	80028b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b9a:	0021      	movs	r1, r4
 8000b9c:	187b      	adds	r3, r7, r1
 8000b9e:	2201      	movs	r2, #1
 8000ba0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ba2:	187b      	adds	r3, r7, r1
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba8:	187b      	adds	r3, r7, r1
 8000baa:	2200      	movs	r2, #0
 8000bac:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000bae:	000c      	movs	r4, r1
 8000bb0:	187a      	adds	r2, r7, r1
 8000bb2:	2390      	movs	r3, #144	; 0x90
 8000bb4:	05db      	lsls	r3, r3, #23
 8000bb6:	0011      	movs	r1, r2
 8000bb8:	0018      	movs	r0, r3
 8000bba:	f001 fe79 	bl	80028b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SS1_Pin LD3_Pin LD6_Pin LD4_Pin
                           LD5_Pin */
  GPIO_InitStruct.Pin = SPI1_SS1_Pin|LD3_Pin|LD6_Pin|LD4_Pin
 8000bbe:	0021      	movs	r1, r4
 8000bc0:	187b      	adds	r3, r7, r1
 8000bc2:	22f4      	movs	r2, #244	; 0xf4
 8000bc4:	0092      	lsls	r2, r2, #2
 8000bc6:	601a      	str	r2, [r3, #0]
                          |LD5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc8:	187b      	adds	r3, r7, r1
 8000bca:	2201      	movs	r2, #1
 8000bcc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bce:	187b      	adds	r3, r7, r1
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd4:	187b      	adds	r3, r7, r1
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bda:	000c      	movs	r4, r1
 8000bdc:	187b      	adds	r3, r7, r1
 8000bde:	4a12      	ldr	r2, [pc, #72]	; (8000c28 <MX_GPIO_Init+0x128>)
 8000be0:	0019      	movs	r1, r3
 8000be2:	0010      	movs	r0, r2
 8000be4:	f001 fe64 	bl	80028b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC_A_Pin ENC_B_Pin */
  GPIO_InitStruct.Pin = ENC_A_Pin|ENC_B_Pin;
 8000be8:	0021      	movs	r1, r4
 8000bea:	187b      	adds	r3, r7, r1
 8000bec:	22c0      	movs	r2, #192	; 0xc0
 8000bee:	00d2      	lsls	r2, r2, #3
 8000bf0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000bf2:	187b      	adds	r3, r7, r1
 8000bf4:	4a0d      	ldr	r2, [pc, #52]	; (8000c2c <MX_GPIO_Init+0x12c>)
 8000bf6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bf8:	187b      	adds	r3, r7, r1
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bfe:	187a      	adds	r2, r7, r1
 8000c00:	2390      	movs	r3, #144	; 0x90
 8000c02:	05db      	lsls	r3, r3, #23
 8000c04:	0011      	movs	r1, r2
 8000c06:	0018      	movs	r0, r3
 8000c08:	f001 fe52 	bl	80028b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	2100      	movs	r1, #0
 8000c10:	2007      	movs	r0, #7
 8000c12:	f001 fc83 	bl	800251c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000c16:	2007      	movs	r0, #7
 8000c18:	f001 fc95 	bl	8002546 <HAL_NVIC_EnableIRQ>

}
 8000c1c:	46c0      	nop			; (mov r8, r8)
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	b009      	add	sp, #36	; 0x24
 8000c22:	bd90      	pop	{r4, r7, pc}
 8000c24:	40021000 	.word	0x40021000
 8000c28:	48000800 	.word	0x48000800
 8000c2c:	10310000 	.word	0x10310000

08000c30 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	0002      	movs	r2, r0
 8000c38:	1dbb      	adds	r3, r7, #6
 8000c3a:	801a      	strh	r2, [r3, #0]
  if(GPIO_Pin == ENC_A_Pin || GPIO_Pin == ENC_B_Pin){
 8000c3c:	1dbb      	adds	r3, r7, #6
 8000c3e:	881a      	ldrh	r2, [r3, #0]
 8000c40:	2380      	movs	r3, #128	; 0x80
 8000c42:	009b      	lsls	r3, r3, #2
 8000c44:	429a      	cmp	r2, r3
 8000c46:	d005      	beq.n	8000c54 <HAL_GPIO_EXTI_Callback+0x24>
 8000c48:	1dbb      	adds	r3, r7, #6
 8000c4a:	881a      	ldrh	r2, [r3, #0]
 8000c4c:	2380      	movs	r3, #128	; 0x80
 8000c4e:	00db      	lsls	r3, r3, #3
 8000c50:	429a      	cmp	r2, r3
 8000c52:	d101      	bne.n	8000c58 <HAL_GPIO_EXTI_Callback+0x28>
	  encoderController();
 8000c54:	f7ff fc2c 	bl	80004b0 <encoderController>
  }




}
 8000c58:	46c0      	nop			; (mov r8, r8)
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	b002      	add	sp, #8
 8000c5e:	bd80      	pop	{r7, pc}

08000c60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000c64:	46c0      	nop			; (mov r8, r8)
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
	...

08000c6c <statusLedController>:

/*
 * statusLedController()
 * Called by the timer interruption to blink the status led
 */
void statusLedController(){
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
	if (status_led == LED_BLINKING){
 8000c70:	4b06      	ldr	r3, [pc, #24]	; (8000c8c <statusLedController+0x20>)
 8000c72:	781b      	ldrb	r3, [r3, #0]
 8000c74:	2b02      	cmp	r3, #2
 8000c76:	d106      	bne.n	8000c86 <statusLedController+0x1a>
		HAL_GPIO_TogglePin(STATUS_LED_PORT, STATUS_LED_PIN);
 8000c78:	2380      	movs	r3, #128	; 0x80
 8000c7a:	009b      	lsls	r3, r3, #2
 8000c7c:	4a04      	ldr	r2, [pc, #16]	; (8000c90 <statusLedController+0x24>)
 8000c7e:	0019      	movs	r1, r3
 8000c80:	0010      	movs	r0, r2
 8000c82:	f001 ffc7 	bl	8002c14 <HAL_GPIO_TogglePin>
		}
}
 8000c86:	46c0      	nop			; (mov r8, r8)
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	200001b8 	.word	0x200001b8
 8000c90:	48000800 	.word	0x48000800

08000c94 <statusLedMode>:

/*
 * statusLedMode(mode)
 * Changes status led mode between off, on ou blinking
 */
void statusLedMode(uint8_t mode){
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b082      	sub	sp, #8
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	0002      	movs	r2, r0
 8000c9c:	1dfb      	adds	r3, r7, #7
 8000c9e:	701a      	strb	r2, [r3, #0]
		if ( mode != status_led){
 8000ca0:	4b12      	ldr	r3, [pc, #72]	; (8000cec <statusLedMode+0x58>)
 8000ca2:	781b      	ldrb	r3, [r3, #0]
 8000ca4:	1dfa      	adds	r2, r7, #7
 8000ca6:	7812      	ldrb	r2, [r2, #0]
 8000ca8:	429a      	cmp	r2, r3
 8000caa:	d01a      	beq.n	8000ce2 <statusLedMode+0x4e>
			switch(mode){
 8000cac:	1dfb      	adds	r3, r7, #7
 8000cae:	781b      	ldrb	r3, [r3, #0]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d002      	beq.n	8000cba <statusLedMode+0x26>
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d008      	beq.n	8000cca <statusLedMode+0x36>
 8000cb8:	e00f      	b.n	8000cda <statusLedMode+0x46>
			case LED_OFF:
				HAL_GPIO_WritePin(STATUS_LED_PORT, STATUS_LED_PIN, 0);
 8000cba:	2380      	movs	r3, #128	; 0x80
 8000cbc:	009b      	lsls	r3, r3, #2
 8000cbe:	480c      	ldr	r0, [pc, #48]	; (8000cf0 <statusLedMode+0x5c>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	0019      	movs	r1, r3
 8000cc4:	f001 ff89 	bl	8002bda <HAL_GPIO_WritePin>
				break;
 8000cc8:	e007      	b.n	8000cda <statusLedMode+0x46>
			case LED_ON:
				HAL_GPIO_WritePin(STATUS_LED_PORT, STATUS_LED_PIN, 1);
 8000cca:	2380      	movs	r3, #128	; 0x80
 8000ccc:	009b      	lsls	r3, r3, #2
 8000cce:	4808      	ldr	r0, [pc, #32]	; (8000cf0 <statusLedMode+0x5c>)
 8000cd0:	2201      	movs	r2, #1
 8000cd2:	0019      	movs	r1, r3
 8000cd4:	f001 ff81 	bl	8002bda <HAL_GPIO_WritePin>
				break;
 8000cd8:	46c0      	nop			; (mov r8, r8)
			}
			status_led = mode;
 8000cda:	4b04      	ldr	r3, [pc, #16]	; (8000cec <statusLedMode+0x58>)
 8000cdc:	1dfa      	adds	r2, r7, #7
 8000cde:	7812      	ldrb	r2, [r2, #0]
 8000ce0:	701a      	strb	r2, [r3, #0]
		}
}
 8000ce2:	46c0      	nop			; (mov r8, r8)
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	b002      	add	sp, #8
 8000ce8:	bd80      	pop	{r7, pc}
 8000cea:	46c0      	nop			; (mov r8, r8)
 8000cec:	200001b8 	.word	0x200001b8
 8000cf0:	48000800 	.word	0x48000800

08000cf4 <statusLedBlink>:
	statusLedMode(LED_ON);
}
void statusLedOff(){
	statusLedMode(LED_OFF);
}
void statusLedBlink(){
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
	statusLedMode(LED_BLINKING);
 8000cf8:	2002      	movs	r0, #2
 8000cfa:	f7ff ffcb 	bl	8000c94 <statusLedMode>
}
 8000cfe:	46c0      	nop			; (mov r8, r8)
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd80      	pop	{r7, pc}

08000d04 <userLedMode>:

/*
 * userLedMode(mode)
 * Changes user led mode between off, on or blinking
 */
void userLedMode(uint8_t mode){
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b082      	sub	sp, #8
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	0002      	movs	r2, r0
 8000d0c:	1dfb      	adds	r3, r7, #7
 8000d0e:	701a      	strb	r2, [r3, #0]
	user_led = mode;
 8000d10:	4b14      	ldr	r3, [pc, #80]	; (8000d64 <userLedMode+0x60>)
 8000d12:	1dfa      	adds	r2, r7, #7
 8000d14:	7812      	ldrb	r2, [r2, #0]
 8000d16:	701a      	strb	r2, [r3, #0]
	static uint8_t last_mode = 9;
	if (user_led != last_mode){
 8000d18:	4b12      	ldr	r3, [pc, #72]	; (8000d64 <userLedMode+0x60>)
 8000d1a:	781a      	ldrb	r2, [r3, #0]
 8000d1c:	4b12      	ldr	r3, [pc, #72]	; (8000d68 <userLedMode+0x64>)
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	429a      	cmp	r2, r3
 8000d22:	d01b      	beq.n	8000d5c <userLedMode+0x58>
		switch(user_led){
 8000d24:	4b0f      	ldr	r3, [pc, #60]	; (8000d64 <userLedMode+0x60>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d00a      	beq.n	8000d42 <userLedMode+0x3e>
 8000d2c:	2b02      	cmp	r3, #2
 8000d2e:	d00f      	beq.n	8000d50 <userLedMode+0x4c>
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d10f      	bne.n	8000d54 <userLedMode+0x50>
		case LED_OFF:
			HAL_GPIO_WritePin(USER_LED_PORT, USER_LED_PIN, 0);
 8000d34:	4b0d      	ldr	r3, [pc, #52]	; (8000d6c <userLedMode+0x68>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	2180      	movs	r1, #128	; 0x80
 8000d3a:	0018      	movs	r0, r3
 8000d3c:	f001 ff4d 	bl	8002bda <HAL_GPIO_WritePin>
			break;
 8000d40:	e008      	b.n	8000d54 <userLedMode+0x50>
		case LED_ON:
			HAL_GPIO_WritePin(USER_LED_PORT, USER_LED_PIN, 1);
 8000d42:	4b0a      	ldr	r3, [pc, #40]	; (8000d6c <userLedMode+0x68>)
 8000d44:	2201      	movs	r2, #1
 8000d46:	2180      	movs	r1, #128	; 0x80
 8000d48:	0018      	movs	r0, r3
 8000d4a:	f001 ff46 	bl	8002bda <HAL_GPIO_WritePin>
			break;
 8000d4e:	e001      	b.n	8000d54 <userLedMode+0x50>
		case LED_BLINKING:
			userLedController();
 8000d50:	f000 f840 	bl	8000dd4 <userLedController>
		}
		last_mode = user_led;
 8000d54:	4b03      	ldr	r3, [pc, #12]	; (8000d64 <userLedMode+0x60>)
 8000d56:	781a      	ldrb	r2, [r3, #0]
 8000d58:	4b03      	ldr	r3, [pc, #12]	; (8000d68 <userLedMode+0x64>)
 8000d5a:	701a      	strb	r2, [r3, #0]
	}
}
 8000d5c:	46c0      	nop			; (mov r8, r8)
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	b002      	add	sp, #8
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	200001b9 	.word	0x200001b9
 8000d68:	20000002 	.word	0x20000002
 8000d6c:	48000800 	.word	0x48000800

08000d70 <getUserLedMode>:

/*
 * getUserLedMode()
 * returns user led current mode
 */
uint8_t getUserLedMode(){
 8000d70:	b580      	push	{r7, lr}
 8000d72:	af00      	add	r7, sp, #0
	return user_led;
 8000d74:	4b02      	ldr	r3, [pc, #8]	; (8000d80 <getUserLedMode+0x10>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
}
 8000d78:	0018      	movs	r0, r3
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
 8000d7e:	46c0      	nop			; (mov r8, r8)
 8000d80:	200001b9 	.word	0x200001b9

08000d84 <userLedFreq>:

/*
 * userLedFreq(frequency)
 * Changes user led mode 2 blinking frequency
 */
void userLedFreq(uint8_t freq){
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	0002      	movs	r2, r0
 8000d8c:	1dfb      	adds	r3, r7, #7
 8000d8e:	701a      	strb	r2, [r3, #0]
	user_led_period = 1000/freq;
 8000d90:	1dfb      	adds	r3, r7, #7
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	0019      	movs	r1, r3
 8000d96:	23fa      	movs	r3, #250	; 0xfa
 8000d98:	0098      	lsls	r0, r3, #2
 8000d9a:	f7ff fa3f 	bl	800021c <__divsi3>
 8000d9e:	0003      	movs	r3, r0
 8000da0:	b29a      	uxth	r2, r3
 8000da2:	4b03      	ldr	r3, [pc, #12]	; (8000db0 <userLedFreq+0x2c>)
 8000da4:	801a      	strh	r2, [r3, #0]
}
 8000da6:	46c0      	nop			; (mov r8, r8)
 8000da8:	46bd      	mov	sp, r7
 8000daa:	b002      	add	sp, #8
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	46c0      	nop			; (mov r8, r8)
 8000db0:	20000000 	.word	0x20000000

08000db4 <getUserLedFreq>:

/*
 * getUserLedFreq()
 * returns user led current blinking frequency
 */
uint8_t getUserLedFreq(){
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
	return 1000/user_led_period;
 8000db8:	4b05      	ldr	r3, [pc, #20]	; (8000dd0 <getUserLedFreq+0x1c>)
 8000dba:	881b      	ldrh	r3, [r3, #0]
 8000dbc:	0019      	movs	r1, r3
 8000dbe:	23fa      	movs	r3, #250	; 0xfa
 8000dc0:	0098      	lsls	r0, r3, #2
 8000dc2:	f7ff fa2b 	bl	800021c <__divsi3>
 8000dc6:	0003      	movs	r3, r0
 8000dc8:	b2db      	uxtb	r3, r3
}
 8000dca:	0018      	movs	r0, r3
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	bd80      	pop	{r7, pc}
 8000dd0:	20000000 	.word	0x20000000

08000dd4 <userLedController>:

/*
 * userLedController()
 * toggles the user led when on mode 2
 */
void userLedController(){
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
	static uint32_t last_toogle_time = 0;
	if (user_led == LED_BLINKING){
 8000dda:	4b0e      	ldr	r3, [pc, #56]	; (8000e14 <userLedController+0x40>)
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	2b02      	cmp	r3, #2
 8000de0:	d114      	bne.n	8000e0c <userLedController+0x38>
		uint32_t time = HAL_GetTick();
 8000de2:	f000 fedb 	bl	8001b9c <HAL_GetTick>
 8000de6:	0003      	movs	r3, r0
 8000de8:	607b      	str	r3, [r7, #4]
		if ( time > last_toogle_time + user_led_period){
 8000dea:	4b0b      	ldr	r3, [pc, #44]	; (8000e18 <userLedController+0x44>)
 8000dec:	881b      	ldrh	r3, [r3, #0]
 8000dee:	001a      	movs	r2, r3
 8000df0:	4b0a      	ldr	r3, [pc, #40]	; (8000e1c <userLedController+0x48>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	18d3      	adds	r3, r2, r3
 8000df6:	687a      	ldr	r2, [r7, #4]
 8000df8:	429a      	cmp	r2, r3
 8000dfa:	d907      	bls.n	8000e0c <userLedController+0x38>
			HAL_GPIO_TogglePin(USER_LED_PORT, USER_LED_PIN);
 8000dfc:	4b08      	ldr	r3, [pc, #32]	; (8000e20 <userLedController+0x4c>)
 8000dfe:	2180      	movs	r1, #128	; 0x80
 8000e00:	0018      	movs	r0, r3
 8000e02:	f001 ff07 	bl	8002c14 <HAL_GPIO_TogglePin>
			last_toogle_time = time;
 8000e06:	4b05      	ldr	r3, [pc, #20]	; (8000e1c <userLedController+0x48>)
 8000e08:	687a      	ldr	r2, [r7, #4]
 8000e0a:	601a      	str	r2, [r3, #0]
		}
	}
}
 8000e0c:	46c0      	nop			; (mov r8, r8)
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	b002      	add	sp, #8
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	200001b9 	.word	0x200001b9
 8000e18:	20000000 	.word	0x20000000
 8000e1c:	200001bc 	.word	0x200001bc
 8000e20:	48000800 	.word	0x48000800

08000e24 <setUserOut>:

/*
 * userOutWrite(output selection, duty cycle)
 * sets the duty cycle for a user output pin
 */
void setUserOut(uint8_t out, uint8_t state){
 8000e24:	b580      	push	{r7, lr}
 8000e26:	b082      	sub	sp, #8
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	0002      	movs	r2, r0
 8000e2c:	1dfb      	adds	r3, r7, #7
 8000e2e:	701a      	strb	r2, [r3, #0]
 8000e30:	1dbb      	adds	r3, r7, #6
 8000e32:	1c0a      	adds	r2, r1, #0
 8000e34:	701a      	strb	r2, [r3, #0]
	if (state != 0 && state != 1){
 8000e36:	1dbb      	adds	r3, r7, #6
 8000e38:	781b      	ldrb	r3, [r3, #0]
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d003      	beq.n	8000e46 <setUserOut+0x22>
 8000e3e:	1dbb      	adds	r3, r7, #6
 8000e40:	781b      	ldrb	r3, [r3, #0]
 8000e42:	2b01      	cmp	r3, #1
 8000e44:	d120      	bne.n	8000e88 <setUserOut+0x64>
		return;
	}
	switch(out){
 8000e46:	1dfb      	adds	r3, r7, #7
 8000e48:	781b      	ldrb	r3, [r3, #0]
 8000e4a:	2b01      	cmp	r3, #1
 8000e4c:	d002      	beq.n	8000e54 <setUserOut+0x30>
 8000e4e:	2b02      	cmp	r3, #2
 8000e50:	d00d      	beq.n	8000e6e <setUserOut+0x4a>
 8000e52:	e01a      	b.n	8000e8a <setUserOut+0x66>
	case 1:
		userOut1 = state;
 8000e54:	4b0e      	ldr	r3, [pc, #56]	; (8000e90 <setUserOut+0x6c>)
 8000e56:	1dba      	adds	r2, r7, #6
 8000e58:	7812      	ldrb	r2, [r2, #0]
 8000e5a:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(USER_OUT1_GPIO_Port, USER_OUT1_Pin, userOut1);
 8000e5c:	4b0c      	ldr	r3, [pc, #48]	; (8000e90 <setUserOut+0x6c>)
 8000e5e:	781a      	ldrb	r2, [r3, #0]
 8000e60:	2380      	movs	r3, #128	; 0x80
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	480b      	ldr	r0, [pc, #44]	; (8000e94 <setUserOut+0x70>)
 8000e66:	0019      	movs	r1, r3
 8000e68:	f001 feb7 	bl	8002bda <HAL_GPIO_WritePin>
		break;
 8000e6c:	e00d      	b.n	8000e8a <setUserOut+0x66>

	case 2:
		userOut2 = state;
 8000e6e:	4b0a      	ldr	r3, [pc, #40]	; (8000e98 <setUserOut+0x74>)
 8000e70:	1dba      	adds	r2, r7, #6
 8000e72:	7812      	ldrb	r2, [r2, #0]
 8000e74:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(USER_OUT2_GPIO_Port, USER_OUT2_Pin, userOut2);
 8000e76:	4b08      	ldr	r3, [pc, #32]	; (8000e98 <setUserOut+0x74>)
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	4806      	ldr	r0, [pc, #24]	; (8000e94 <setUserOut+0x70>)
 8000e7c:	001a      	movs	r2, r3
 8000e7e:	2140      	movs	r1, #64	; 0x40
 8000e80:	f001 feab 	bl	8002bda <HAL_GPIO_WritePin>
		break;
 8000e84:	46c0      	nop			; (mov r8, r8)
 8000e86:	e000      	b.n	8000e8a <setUserOut+0x66>
		return;
 8000e88:	46c0      	nop			; (mov r8, r8)
	}
}
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	b002      	add	sp, #8
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	200001ba 	.word	0x200001ba
 8000e94:	48000800 	.word	0x48000800
 8000e98:	200001bb 	.word	0x200001bb

08000e9c <getUserOut>:

/*
 * getUserOut(output)
 * Return the current output value
 */
uint8_t getUserOut(uint8_t out){
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	0002      	movs	r2, r0
 8000ea4:	1dfb      	adds	r3, r7, #7
 8000ea6:	701a      	strb	r2, [r3, #0]
	uint8_t state;
	switch(out){
 8000ea8:	1dfb      	adds	r3, r7, #7
 8000eaa:	781b      	ldrb	r3, [r3, #0]
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d002      	beq.n	8000eb6 <getUserOut+0x1a>
 8000eb0:	2b02      	cmp	r3, #2
 8000eb2:	d006      	beq.n	8000ec2 <getUserOut+0x26>
 8000eb4:	e00b      	b.n	8000ece <getUserOut+0x32>
	case 1:
		state = userOut1;
 8000eb6:	230f      	movs	r3, #15
 8000eb8:	18fb      	adds	r3, r7, r3
 8000eba:	4a08      	ldr	r2, [pc, #32]	; (8000edc <getUserOut+0x40>)
 8000ebc:	7812      	ldrb	r2, [r2, #0]
 8000ebe:	701a      	strb	r2, [r3, #0]
		break;
 8000ec0:	e005      	b.n	8000ece <getUserOut+0x32>

	case 2:
		state = userOut2;
 8000ec2:	230f      	movs	r3, #15
 8000ec4:	18fb      	adds	r3, r7, r3
 8000ec6:	4a06      	ldr	r2, [pc, #24]	; (8000ee0 <getUserOut+0x44>)
 8000ec8:	7812      	ldrb	r2, [r2, #0]
 8000eca:	701a      	strb	r2, [r3, #0]
		break;
 8000ecc:	46c0      	nop			; (mov r8, r8)
	}
	return state;
 8000ece:	230f      	movs	r3, #15
 8000ed0:	18fb      	adds	r3, r7, r3
 8000ed2:	781b      	ldrb	r3, [r3, #0]
}
 8000ed4:	0018      	movs	r0, r3
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	b004      	add	sp, #16
 8000eda:	bd80      	pop	{r7, pc}
 8000edc:	200001ba 	.word	0x200001ba
 8000ee0:	200001bb 	.word	0x200001bb

08000ee4 <outputsInit>:

/*
 * outputsInit()
 * initializer for the outputs
 */
void outputsInit(TIM_HandleTypeDef *htimx){
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Start_IT(htimx);
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	0018      	movs	r0, r3
 8000ef0:	f004 fcba 	bl	8005868 <HAL_TIM_Base_Start_IT>
	statusLedMode(0);
 8000ef4:	2000      	movs	r0, #0
 8000ef6:	f7ff fecd 	bl	8000c94 <statusLedMode>
	userLedMode(0);
 8000efa:	2000      	movs	r0, #0
 8000efc:	f7ff ff02 	bl	8000d04 <userLedMode>
	setUserOut(1, 0);
 8000f00:	2100      	movs	r1, #0
 8000f02:	2001      	movs	r0, #1
 8000f04:	f7ff ff8e 	bl	8000e24 <setUserOut>
	setUserOut(2, 0);
 8000f08:	2100      	movs	r1, #0
 8000f0a:	2002      	movs	r0, #2
 8000f0c:	f7ff ff8a 	bl	8000e24 <setUserOut>

}
 8000f10:	46c0      	nop			; (mov r8, r8)
 8000f12:	46bd      	mov	sp, r7
 8000f14:	b002      	add	sp, #8
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <usb_queueInit>:
#include "usbd_cdc_if.h"
#include "utils.h"
#include "acquisition.h"


void usb_queueInit(usbQueue *q){
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
	for(uint8_t i = 0; i < USB_QUEUE_SIZE+1; i++){
 8000f20:	230f      	movs	r3, #15
 8000f22:	18fb      	adds	r3, r7, r3
 8000f24:	2200      	movs	r2, #0
 8000f26:	701a      	strb	r2, [r3, #0]
 8000f28:	e00a      	b.n	8000f40 <usb_queueInit+0x28>
		q->queue[i] = 0;
 8000f2a:	200f      	movs	r0, #15
 8000f2c:	183b      	adds	r3, r7, r0
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	687a      	ldr	r2, [r7, #4]
 8000f32:	2100      	movs	r1, #0
 8000f34:	54d1      	strb	r1, [r2, r3]
	for(uint8_t i = 0; i < USB_QUEUE_SIZE+1; i++){
 8000f36:	183b      	adds	r3, r7, r0
 8000f38:	781a      	ldrb	r2, [r3, #0]
 8000f3a:	183b      	adds	r3, r7, r0
 8000f3c:	3201      	adds	r2, #1
 8000f3e:	701a      	strb	r2, [r3, #0]
 8000f40:	230f      	movs	r3, #15
 8000f42:	18fb      	adds	r3, r7, r3
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	2b40      	cmp	r3, #64	; 0x40
 8000f48:	d9ef      	bls.n	8000f2a <usb_queueInit+0x12>
	}
	q->r_index = 0;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	2241      	movs	r2, #65	; 0x41
 8000f4e:	2100      	movs	r1, #0
 8000f50:	5499      	strb	r1, [r3, r2]
	q->w_index = 0;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2242      	movs	r2, #66	; 0x42
 8000f56:	2100      	movs	r1, #0
 8000f58:	5499      	strb	r1, [r3, r2]
}
 8000f5a:	46c0      	nop			; (mov r8, r8)
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	b004      	add	sp, #16
 8000f60:	bd80      	pop	{r7, pc}
	...

08000f64 <usb_init>:

void usb_init(){
 8000f64:	b580      	push	{r7, lr}
 8000f66:	af00      	add	r7, sp, #0
	usb_queueInit(&usb_Q);
 8000f68:	4b04      	ldr	r3, [pc, #16]	; (8000f7c <usb_init+0x18>)
 8000f6a:	0018      	movs	r0, r3
 8000f6c:	f7ff ffd4 	bl	8000f18 <usb_queueInit>
	statusLedBlink();
 8000f70:	f7ff fec0 	bl	8000cf4 <statusLedBlink>
}
 8000f74:	46c0      	nop			; (mov r8, r8)
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	46c0      	nop			; (mov r8, r8)
 8000f7c:	20000414 	.word	0x20000414

08000f80 <usb_addToQueue>:
/*
 * usb_addToQueue(pointer to queue, pointer to message, length of message)
 * if there is room in the queue, adds  the message to it
 * else, discards message
 */
void usb_addToQueue(usbQueue *q, uint8_t *msg, uint8_t len){
 8000f80:	b590      	push	{r4, r7, lr}
 8000f82:	b087      	sub	sp, #28
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	60b9      	str	r1, [r7, #8]
 8000f8a:	1dfb      	adds	r3, r7, #7
 8000f8c:	701a      	strb	r2, [r3, #0]
	//checks if there is room for len number in the queue
	uint8_t available_size = q->r_index + USB_QUEUE_SIZE - q->w_index;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	2241      	movs	r2, #65	; 0x41
 8000f92:	5c9a      	ldrb	r2, [r3, r2]
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	2142      	movs	r1, #66	; 0x42
 8000f98:	5c5b      	ldrb	r3, [r3, r1]
 8000f9a:	1ad3      	subs	r3, r2, r3
 8000f9c:	b2da      	uxtb	r2, r3
 8000f9e:	2117      	movs	r1, #23
 8000fa0:	187b      	adds	r3, r7, r1
 8000fa2:	3240      	adds	r2, #64	; 0x40
 8000fa4:	701a      	strb	r2, [r3, #0]
	if(available_size > USB_QUEUE_SIZE){
 8000fa6:	187b      	adds	r3, r7, r1
 8000fa8:	781b      	ldrb	r3, [r3, #0]
 8000faa:	2b40      	cmp	r3, #64	; 0x40
 8000fac:	d905      	bls.n	8000fba <usb_addToQueue+0x3a>
		available_size = available_size - (USB_QUEUE_SIZE+1); //happens when read is "ahead" of Write
 8000fae:	2217      	movs	r2, #23
 8000fb0:	18bb      	adds	r3, r7, r2
 8000fb2:	18ba      	adds	r2, r7, r2
 8000fb4:	7812      	ldrb	r2, [r2, #0]
 8000fb6:	3a41      	subs	r2, #65	; 0x41
 8000fb8:	701a      	strb	r2, [r3, #0]
	}
	if (len <= available_size){                            //There is space
 8000fba:	1dfa      	adds	r2, r7, #7
 8000fbc:	2317      	movs	r3, #23
 8000fbe:	18fb      	adds	r3, r7, r3
 8000fc0:	7812      	ldrb	r2, [r2, #0]
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d82b      	bhi.n	8001020 <usb_addToQueue+0xa0>
		for(uint8_t i = 0; i< len; i++){
 8000fc8:	2316      	movs	r3, #22
 8000fca:	18fb      	adds	r3, r7, r3
 8000fcc:	2200      	movs	r2, #0
 8000fce:	701a      	strb	r2, [r3, #0]
 8000fd0:	e01f      	b.n	8001012 <usb_addToQueue+0x92>
			q->queue[q->w_index++] = msg[i];
 8000fd2:	2316      	movs	r3, #22
 8000fd4:	18fb      	adds	r3, r7, r3
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	68ba      	ldr	r2, [r7, #8]
 8000fda:	18d2      	adds	r2, r2, r3
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	2142      	movs	r1, #66	; 0x42
 8000fe0:	5c5b      	ldrb	r3, [r3, r1]
 8000fe2:	1c59      	adds	r1, r3, #1
 8000fe4:	b2cc      	uxtb	r4, r1
 8000fe6:	68f9      	ldr	r1, [r7, #12]
 8000fe8:	2042      	movs	r0, #66	; 0x42
 8000fea:	540c      	strb	r4, [r1, r0]
 8000fec:	0019      	movs	r1, r3
 8000fee:	7812      	ldrb	r2, [r2, #0]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	545a      	strb	r2, [r3, r1]
			if (q->w_index == USB_QUEUE_SIZE+1){
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	2242      	movs	r2, #66	; 0x42
 8000ff8:	5c9b      	ldrb	r3, [r3, r2]
 8000ffa:	2b41      	cmp	r3, #65	; 0x41
 8000ffc:	d103      	bne.n	8001006 <usb_addToQueue+0x86>
				q->w_index = 0;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	2242      	movs	r2, #66	; 0x42
 8001002:	2100      	movs	r1, #0
 8001004:	5499      	strb	r1, [r3, r2]
		for(uint8_t i = 0; i< len; i++){
 8001006:	2116      	movs	r1, #22
 8001008:	187b      	adds	r3, r7, r1
 800100a:	781a      	ldrb	r2, [r3, #0]
 800100c:	187b      	adds	r3, r7, r1
 800100e:	3201      	adds	r2, #1
 8001010:	701a      	strb	r2, [r3, #0]
 8001012:	2316      	movs	r3, #22
 8001014:	18fa      	adds	r2, r7, r3
 8001016:	1dfb      	adds	r3, r7, #7
 8001018:	7812      	ldrb	r2, [r2, #0]
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	429a      	cmp	r2, r3
 800101e:	d3d8      	bcc.n	8000fd2 <usb_addToQueue+0x52>
			}
		}
	}
}
 8001020:	46c0      	nop			; (mov r8, r8)
 8001022:	46bd      	mov	sp, r7
 8001024:	b007      	add	sp, #28
 8001026:	bd90      	pop	{r4, r7, pc}

08001028 <usb_queuedData>:

/*
 * usb_queuedData(pointer to queue)
 * returns True if there is data  to be read in the queue
 */
uint8_t usb_queuedData(usbQueue *q){
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
	return (q->w_index != q->r_index);
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2242      	movs	r2, #66	; 0x42
 8001034:	5c9a      	ldrb	r2, [r3, r2]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2141      	movs	r1, #65	; 0x41
 800103a:	5c5b      	ldrb	r3, [r3, r1]
 800103c:	1ad3      	subs	r3, r2, r3
 800103e:	1e5a      	subs	r2, r3, #1
 8001040:	4193      	sbcs	r3, r2
 8001042:	b2db      	uxtb	r3, r3
}
 8001044:	0018      	movs	r0, r3
 8001046:	46bd      	mov	sp, r7
 8001048:	b002      	add	sp, #8
 800104a:	bd80      	pop	{r7, pc}

0800104c <usb_peekQueue>:

/*
 * usb_peekQueue(pointer to queue, relative position)
 * returns a queue element at a relative position from the read index. Does not change the index itself
 */
uint8_t usb_peekQueue(usbQueue *q, uint8_t pos){
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	000a      	movs	r2, r1
 8001056:	1cfb      	adds	r3, r7, #3
 8001058:	701a      	strb	r2, [r3, #0]
	uint8_t ind = q->r_index + pos;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2241      	movs	r2, #65	; 0x41
 800105e:	5c99      	ldrb	r1, [r3, r2]
 8001060:	200f      	movs	r0, #15
 8001062:	183b      	adds	r3, r7, r0
 8001064:	1cfa      	adds	r2, r7, #3
 8001066:	7812      	ldrb	r2, [r2, #0]
 8001068:	188a      	adds	r2, r1, r2
 800106a:	701a      	strb	r2, [r3, #0]
	if (ind > (USB_QUEUE_SIZE)){
 800106c:	183b      	adds	r3, r7, r0
 800106e:	781b      	ldrb	r3, [r3, #0]
 8001070:	2b40      	cmp	r3, #64	; 0x40
 8001072:	d905      	bls.n	8001080 <usb_peekQueue+0x34>
		ind = ind - (USB_QUEUE_SIZE+1);
 8001074:	220f      	movs	r2, #15
 8001076:	18bb      	adds	r3, r7, r2
 8001078:	18ba      	adds	r2, r7, r2
 800107a:	7812      	ldrb	r2, [r2, #0]
 800107c:	3a41      	subs	r2, #65	; 0x41
 800107e:	701a      	strb	r2, [r3, #0]
	}
	return q->queue[ind];
 8001080:	230f      	movs	r3, #15
 8001082:	18fb      	adds	r3, r7, r3
 8001084:	781b      	ldrb	r3, [r3, #0]
 8001086:	687a      	ldr	r2, [r7, #4]
 8001088:	5cd3      	ldrb	r3, [r2, r3]
}
 800108a:	0018      	movs	r0, r3
 800108c:	46bd      	mov	sp, r7
 800108e:	b004      	add	sp, #16
 8001090:	bd80      	pop	{r7, pc}

08001092 <usb_GetByteFromQueue>:

/*
 * usb_GetByteFromQueue(pointer to queue)
 * returns a single byte from the queue
 */
uint8_t usb_GetByteFromQueue(usbQueue *q){
 8001092:	b580      	push	{r7, lr}
 8001094:	b084      	sub	sp, #16
 8001096:	af00      	add	r7, sp, #0
 8001098:	6078      	str	r0, [r7, #4]
	uint8_t return_byte = q->queue[q->r_index];
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	2241      	movs	r2, #65	; 0x41
 800109e:	5c9b      	ldrb	r3, [r3, r2]
 80010a0:	0019      	movs	r1, r3
 80010a2:	230f      	movs	r3, #15
 80010a4:	18fb      	adds	r3, r7, r3
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	5c52      	ldrb	r2, [r2, r1]
 80010aa:	701a      	strb	r2, [r3, #0]
	if (q->r_index == USB_QUEUE_SIZE){
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2241      	movs	r2, #65	; 0x41
 80010b0:	5c9b      	ldrb	r3, [r3, r2]
 80010b2:	2b40      	cmp	r3, #64	; 0x40
 80010b4:	d104      	bne.n	80010c0 <usb_GetByteFromQueue+0x2e>
		q->r_index = 0;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	2241      	movs	r2, #65	; 0x41
 80010ba:	2100      	movs	r1, #0
 80010bc:	5499      	strb	r1, [r3, r2]
 80010be:	e007      	b.n	80010d0 <usb_GetByteFromQueue+0x3e>
	}else{
		q->r_index++;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2241      	movs	r2, #65	; 0x41
 80010c4:	5c9b      	ldrb	r3, [r3, r2]
 80010c6:	3301      	adds	r3, #1
 80010c8:	b2d9      	uxtb	r1, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2241      	movs	r2, #65	; 0x41
 80010ce:	5499      	strb	r1, [r3, r2]
	}
	return return_byte;
 80010d0:	230f      	movs	r3, #15
 80010d2:	18fb      	adds	r3, r7, r3
 80010d4:	781b      	ldrb	r3, [r3, #0]
}
 80010d6:	0018      	movs	r0, r3
 80010d8:	46bd      	mov	sp, r7
 80010da:	b004      	add	sp, #16
 80010dc:	bd80      	pop	{r7, pc}

080010de <usb_queueDiscard>:
 * usb_queueDiscard(pointer to queue)
 * discards data until (including) next frame ending
 * return the amount of discarded numbers
 * if no frame ending is found, clears the entire queue
 */
uint8_t usb_queueDiscard(usbQueue *q){;
 80010de:	b580      	push	{r7, lr}
 80010e0:	b084      	sub	sp, #16
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	6078      	str	r0, [r7, #4]
	for (uint8_t i =2; i< USB_QUEUE_SIZE; i++){
 80010e6:	230f      	movs	r3, #15
 80010e8:	18fb      	adds	r3, r7, r3
 80010ea:	2202      	movs	r2, #2
 80010ec:	701a      	strb	r2, [r3, #0]
 80010ee:	e035      	b.n	800115c <usb_queueDiscard+0x7e>
		if (usb_peekQueue(q, i-2) == '\r' && usb_peekQueue(q, i-1) == '\n' && usb_peekQueue(q, i) == '#'){
 80010f0:	230f      	movs	r3, #15
 80010f2:	18fb      	adds	r3, r7, r3
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	3b02      	subs	r3, #2
 80010f8:	b2da      	uxtb	r2, r3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	0011      	movs	r1, r2
 80010fe:	0018      	movs	r0, r3
 8001100:	f7ff ffa4 	bl	800104c <usb_peekQueue>
 8001104:	0003      	movs	r3, r0
 8001106:	2b0d      	cmp	r3, #13
 8001108:	d122      	bne.n	8001150 <usb_queueDiscard+0x72>
 800110a:	230f      	movs	r3, #15
 800110c:	18fb      	adds	r3, r7, r3
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	3b01      	subs	r3, #1
 8001112:	b2da      	uxtb	r2, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	0011      	movs	r1, r2
 8001118:	0018      	movs	r0, r3
 800111a:	f7ff ff97 	bl	800104c <usb_peekQueue>
 800111e:	0003      	movs	r3, r0
 8001120:	2b0a      	cmp	r3, #10
 8001122:	d115      	bne.n	8001150 <usb_queueDiscard+0x72>
 8001124:	230f      	movs	r3, #15
 8001126:	18fb      	adds	r3, r7, r3
 8001128:	781a      	ldrb	r2, [r3, #0]
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	0011      	movs	r1, r2
 800112e:	0018      	movs	r0, r3
 8001130:	f7ff ff8c 	bl	800104c <usb_peekQueue>
 8001134:	0003      	movs	r3, r0
 8001136:	2b23      	cmp	r3, #35	; 0x23
 8001138:	d10a      	bne.n	8001150 <usb_queueDiscard+0x72>
			q->r_index = i;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	200f      	movs	r0, #15
 800113e:	183a      	adds	r2, r7, r0
 8001140:	2141      	movs	r1, #65	; 0x41
 8001142:	7812      	ldrb	r2, [r2, #0]
 8001144:	545a      	strb	r2, [r3, r1]
			return (i+2);
 8001146:	183b      	adds	r3, r7, r0
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	3302      	adds	r3, #2
 800114c:	b2db      	uxtb	r3, r3
 800114e:	e013      	b.n	8001178 <usb_queueDiscard+0x9a>
	for (uint8_t i =2; i< USB_QUEUE_SIZE; i++){
 8001150:	210f      	movs	r1, #15
 8001152:	187b      	adds	r3, r7, r1
 8001154:	781a      	ldrb	r2, [r3, #0]
 8001156:	187b      	adds	r3, r7, r1
 8001158:	3201      	adds	r2, #1
 800115a:	701a      	strb	r2, [r3, #0]
 800115c:	230f      	movs	r3, #15
 800115e:	18fb      	adds	r3, r7, r3
 8001160:	781b      	ldrb	r3, [r3, #0]
 8001162:	2b3f      	cmp	r3, #63	; 0x3f
 8001164:	d9c4      	bls.n	80010f0 <usb_queueDiscard+0x12>
		}
	}
	q->r_index = 0;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	2241      	movs	r2, #65	; 0x41
 800116a:	2100      	movs	r1, #0
 800116c:	5499      	strb	r1, [r3, r2]
	q->w_index = 0;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2242      	movs	r2, #66	; 0x42
 8001172:	2100      	movs	r1, #0
 8001174:	5499      	strb	r1, [r3, r2]
	return (USB_QUEUE_SIZE);
 8001176:	2340      	movs	r3, #64	; 0x40
}
 8001178:	0018      	movs	r0, r3
 800117a:	46bd      	mov	sp, r7
 800117c:	b004      	add	sp, #16
 800117e:	bd80      	pop	{r7, pc}

08001180 <usb_processFrame>:


/*
 * Decodes a valid usb frame into device functions
 */
uint8_t usb_processFrame(uint8_t *frame){
 8001180:	b5b0      	push	{r4, r5, r7, lr}
 8001182:	b086      	sub	sp, #24
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
	static uint8_t response[USB_FRAME_SIZE];
	response[0] = '#';
 8001188:	4be0      	ldr	r3, [pc, #896]	; (800150c <usb_processFrame+0x38c>)
 800118a:	2223      	movs	r2, #35	; 0x23
 800118c:	701a      	strb	r2, [r3, #0]
	uint8_t n = frame[1];
 800118e:	2316      	movs	r3, #22
 8001190:	18fb      	adds	r3, r7, r3
 8001192:	687a      	ldr	r2, [r7, #4]
 8001194:	7852      	ldrb	r2, [r2, #1]
 8001196:	701a      	strb	r2, [r3, #0]
	UNUSED(n);
	uint8_t func = frame[2];
 8001198:	2115      	movs	r1, #21
 800119a:	187b      	adds	r3, r7, r1
 800119c:	687a      	ldr	r2, [r7, #4]
 800119e:	7892      	ldrb	r2, [r2, #2]
 80011a0:	701a      	strb	r2, [r3, #0]
	uint16_t value = 0;
 80011a2:	2312      	movs	r3, #18
 80011a4:	18fb      	adds	r3, r7, r3
 80011a6:	2200      	movs	r2, #0
 80011a8:	801a      	strh	r2, [r3, #0]
	uint8_t res_n = 0;
 80011aa:	2317      	movs	r3, #23
 80011ac:	18fb      	adds	r3, r7, r3
 80011ae:	2200      	movs	r2, #0
 80011b0:	701a      	strb	r2, [r3, #0]
	uint16_t res_val = 0;
 80011b2:	2310      	movs	r3, #16
 80011b4:	18fb      	adds	r3, r7, r3
 80011b6:	2200      	movs	r2, #0
 80011b8:	801a      	strh	r2, [r3, #0]
	uint32_t res_val32 = 0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	60fb      	str	r3, [r7, #12]
	uint32_t value32 = 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	60bb      	str	r3, [r7, #8]
	switch (func){
 80011c2:	187b      	adds	r3, r7, r1
 80011c4:	781b      	ldrb	r3, [r3, #0]
 80011c6:	2b2c      	cmp	r3, #44	; 0x2c
 80011c8:	d900      	bls.n	80011cc <usb_processFrame+0x4c>
 80011ca:	e1c3      	b.n	8001554 <usb_processFrame+0x3d4>
 80011cc:	009a      	lsls	r2, r3, #2
 80011ce:	4bd0      	ldr	r3, [pc, #832]	; (8001510 <usb_processFrame+0x390>)
 80011d0:	18d3      	adds	r3, r2, r3
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	469f      	mov	pc, r3
	case 1://Hello
		res_n = 12;
 80011d6:	2317      	movs	r3, #23
 80011d8:	18fb      	adds	r3, r7, r3
 80011da:	220c      	movs	r2, #12
 80011dc:	701a      	strb	r2, [r3, #0]
		response[2] = 129;
 80011de:	4bcb      	ldr	r3, [pc, #812]	; (800150c <usb_processFrame+0x38c>)
 80011e0:	2281      	movs	r2, #129	; 0x81
 80011e2:	709a      	strb	r2, [r3, #2]
		response[3] = 'I';response[4] = ' ';response[5] = 'a';response[6] = 'm';response[7] = ' ';response[8] = 'a';
 80011e4:	4bc9      	ldr	r3, [pc, #804]	; (800150c <usb_processFrame+0x38c>)
 80011e6:	2249      	movs	r2, #73	; 0x49
 80011e8:	70da      	strb	r2, [r3, #3]
 80011ea:	4bc8      	ldr	r3, [pc, #800]	; (800150c <usb_processFrame+0x38c>)
 80011ec:	2220      	movs	r2, #32
 80011ee:	711a      	strb	r2, [r3, #4]
 80011f0:	4bc6      	ldr	r3, [pc, #792]	; (800150c <usb_processFrame+0x38c>)
 80011f2:	2261      	movs	r2, #97	; 0x61
 80011f4:	715a      	strb	r2, [r3, #5]
 80011f6:	4bc5      	ldr	r3, [pc, #788]	; (800150c <usb_processFrame+0x38c>)
 80011f8:	226d      	movs	r2, #109	; 0x6d
 80011fa:	719a      	strb	r2, [r3, #6]
 80011fc:	4bc3      	ldr	r3, [pc, #780]	; (800150c <usb_processFrame+0x38c>)
 80011fe:	2220      	movs	r2, #32
 8001200:	71da      	strb	r2, [r3, #7]
 8001202:	4bc2      	ldr	r3, [pc, #776]	; (800150c <usb_processFrame+0x38c>)
 8001204:	2261      	movs	r2, #97	; 0x61
 8001206:	721a      	strb	r2, [r3, #8]
		response[9] = ' ';response[10] = 'P';response[11] = 'a';response[12] = 'n';response[13] = 'd';response[14] = 'a';
 8001208:	4bc0      	ldr	r3, [pc, #768]	; (800150c <usb_processFrame+0x38c>)
 800120a:	2220      	movs	r2, #32
 800120c:	725a      	strb	r2, [r3, #9]
 800120e:	4bbf      	ldr	r3, [pc, #764]	; (800150c <usb_processFrame+0x38c>)
 8001210:	2250      	movs	r2, #80	; 0x50
 8001212:	729a      	strb	r2, [r3, #10]
 8001214:	4bbd      	ldr	r3, [pc, #756]	; (800150c <usb_processFrame+0x38c>)
 8001216:	2261      	movs	r2, #97	; 0x61
 8001218:	72da      	strb	r2, [r3, #11]
 800121a:	4bbc      	ldr	r3, [pc, #752]	; (800150c <usb_processFrame+0x38c>)
 800121c:	226e      	movs	r2, #110	; 0x6e
 800121e:	731a      	strb	r2, [r3, #12]
 8001220:	4bba      	ldr	r3, [pc, #744]	; (800150c <usb_processFrame+0x38c>)
 8001222:	2264      	movs	r2, #100	; 0x64
 8001224:	735a      	strb	r2, [r3, #13]
 8001226:	4bb9      	ldr	r3, [pc, #740]	; (800150c <usb_processFrame+0x38c>)
 8001228:	2261      	movs	r2, #97	; 0x61
 800122a:	739a      	strb	r2, [r3, #14]
		break;
 800122c:	e19d      	b.n	800156a <usb_processFrame+0x3ea>
	case 2://Get config bits
		res_n = 2;
 800122e:	2317      	movs	r3, #23
 8001230:	18fb      	adds	r3, r7, r3
 8001232:	2202      	movs	r2, #2
 8001234:	701a      	strb	r2, [r3, #0]
		response[2] = 130;
 8001236:	4bb5      	ldr	r3, [pc, #724]	; (800150c <usb_processFrame+0x38c>)
 8001238:	2282      	movs	r2, #130	; 0x82
 800123a:	709a      	strb	r2, [r3, #2]
		response[3] = getConfigBits();
 800123c:	f000 fbf0 	bl	8001a20 <getConfigBits>
 8001240:	0003      	movs	r3, r0
 8001242:	001a      	movs	r2, r3
 8001244:	4bb1      	ldr	r3, [pc, #708]	; (800150c <usb_processFrame+0x38c>)
 8001246:	70da      	strb	r2, [r3, #3]
		break;
 8001248:	e18f      	b.n	800156a <usb_processFrame+0x3ea>

	case 10://Set user led mode
		value = frame[3];
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	3303      	adds	r3, #3
 800124e:	781a      	ldrb	r2, [r3, #0]
 8001250:	2112      	movs	r1, #18
 8001252:	187b      	adds	r3, r7, r1
 8001254:	801a      	strh	r2, [r3, #0]
		userLedMode(value);
 8001256:	187b      	adds	r3, r7, r1
 8001258:	881b      	ldrh	r3, [r3, #0]
 800125a:	b2db      	uxtb	r3, r3
 800125c:	0018      	movs	r0, r3
 800125e:	f7ff fd51 	bl	8000d04 <userLedMode>
	case 11://Get user led mode
		res_n = 2;
 8001262:	2317      	movs	r3, #23
 8001264:	18fb      	adds	r3, r7, r3
 8001266:	2202      	movs	r2, #2
 8001268:	701a      	strb	r2, [r3, #0]
		response[2] = 139;
 800126a:	4ba8      	ldr	r3, [pc, #672]	; (800150c <usb_processFrame+0x38c>)
 800126c:	228b      	movs	r2, #139	; 0x8b
 800126e:	709a      	strb	r2, [r3, #2]
		response[3] = getUserLedMode();
 8001270:	f7ff fd7e 	bl	8000d70 <getUserLedMode>
 8001274:	0003      	movs	r3, r0
 8001276:	001a      	movs	r2, r3
 8001278:	4ba4      	ldr	r3, [pc, #656]	; (800150c <usb_processFrame+0x38c>)
 800127a:	70da      	strb	r2, [r3, #3]
		break;
 800127c:	e175      	b.n	800156a <usb_processFrame+0x3ea>

	case 12://Set user Led mode 2 Freq
		value = frame[3];
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	3303      	adds	r3, #3
 8001282:	781a      	ldrb	r2, [r3, #0]
 8001284:	2112      	movs	r1, #18
 8001286:	187b      	adds	r3, r7, r1
 8001288:	801a      	strh	r2, [r3, #0]
		userLedFreq(value);
 800128a:	187b      	adds	r3, r7, r1
 800128c:	881b      	ldrh	r3, [r3, #0]
 800128e:	b2db      	uxtb	r3, r3
 8001290:	0018      	movs	r0, r3
 8001292:	f7ff fd77 	bl	8000d84 <userLedFreq>
	case 13://Get user led mode 2 Freq
		res_n = 2;
 8001296:	2317      	movs	r3, #23
 8001298:	18fb      	adds	r3, r7, r3
 800129a:	2202      	movs	r2, #2
 800129c:	701a      	strb	r2, [r3, #0]
		response[2] = 141;
 800129e:	4b9b      	ldr	r3, [pc, #620]	; (800150c <usb_processFrame+0x38c>)
 80012a0:	228d      	movs	r2, #141	; 0x8d
 80012a2:	709a      	strb	r2, [r3, #2]
		response[3] = getUserLedFreq();
 80012a4:	f7ff fd86 	bl	8000db4 <getUserLedFreq>
 80012a8:	0003      	movs	r3, r0
 80012aa:	001a      	movs	r2, r3
 80012ac:	4b97      	ldr	r3, [pc, #604]	; (800150c <usb_processFrame+0x38c>)
 80012ae:	70da      	strb	r2, [r3, #3]
		break;
 80012b0:	e15b      	b.n	800156a <usb_processFrame+0x3ea>

	case 14://Set user IO Out 1
		value = frame[3];
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	3303      	adds	r3, #3
 80012b6:	781a      	ldrb	r2, [r3, #0]
 80012b8:	2112      	movs	r1, #18
 80012ba:	187b      	adds	r3, r7, r1
 80012bc:	801a      	strh	r2, [r3, #0]
		setUserOut(1, value);
 80012be:	187b      	adds	r3, r7, r1
 80012c0:	881b      	ldrh	r3, [r3, #0]
 80012c2:	b2db      	uxtb	r3, r3
 80012c4:	0019      	movs	r1, r3
 80012c6:	2001      	movs	r0, #1
 80012c8:	f7ff fdac 	bl	8000e24 <setUserOut>
	case 15://Get user out 1
		res_n = 2;
 80012cc:	2317      	movs	r3, #23
 80012ce:	18fb      	adds	r3, r7, r3
 80012d0:	2202      	movs	r2, #2
 80012d2:	701a      	strb	r2, [r3, #0]
		response[2] = 143;
 80012d4:	4b8d      	ldr	r3, [pc, #564]	; (800150c <usb_processFrame+0x38c>)
 80012d6:	228f      	movs	r2, #143	; 0x8f
 80012d8:	709a      	strb	r2, [r3, #2]
		response[3] = getUserOut(1);
 80012da:	2001      	movs	r0, #1
 80012dc:	f7ff fdde 	bl	8000e9c <getUserOut>
 80012e0:	0003      	movs	r3, r0
 80012e2:	001a      	movs	r2, r3
 80012e4:	4b89      	ldr	r3, [pc, #548]	; (800150c <usb_processFrame+0x38c>)
 80012e6:	70da      	strb	r2, [r3, #3]
		break;
 80012e8:	e13f      	b.n	800156a <usb_processFrame+0x3ea>

	case 16://Set user IO Out 2
		value = frame[3];
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	3303      	adds	r3, #3
 80012ee:	781a      	ldrb	r2, [r3, #0]
 80012f0:	2112      	movs	r1, #18
 80012f2:	187b      	adds	r3, r7, r1
 80012f4:	801a      	strh	r2, [r3, #0]
		setUserOut(2, value);
 80012f6:	187b      	adds	r3, r7, r1
 80012f8:	881b      	ldrh	r3, [r3, #0]
 80012fa:	b2db      	uxtb	r3, r3
 80012fc:	0019      	movs	r1, r3
 80012fe:	2002      	movs	r0, #2
 8001300:	f7ff fd90 	bl	8000e24 <setUserOut>
	case 17://Get user out 2
		res_n = 2;
 8001304:	2317      	movs	r3, #23
 8001306:	18fb      	adds	r3, r7, r3
 8001308:	2202      	movs	r2, #2
 800130a:	701a      	strb	r2, [r3, #0]
		response[2] = 145;
 800130c:	4b7f      	ldr	r3, [pc, #508]	; (800150c <usb_processFrame+0x38c>)
 800130e:	2291      	movs	r2, #145	; 0x91
 8001310:	709a      	strb	r2, [r3, #2]
		response[3] = getUserOut(2);
 8001312:	2002      	movs	r0, #2
 8001314:	f7ff fdc2 	bl	8000e9c <getUserOut>
 8001318:	0003      	movs	r3, r0
 800131a:	001a      	movs	r2, r3
 800131c:	4b7b      	ldr	r3, [pc, #492]	; (800150c <usb_processFrame+0x38c>)
 800131e:	70da      	strb	r2, [r3, #3]
		break;
 8001320:	e123      	b.n	800156a <usb_processFrame+0x3ea>

	case 20://Read analog in 0 (amp)
		res_n = 3;
 8001322:	2317      	movs	r3, #23
 8001324:	18fb      	adds	r3, r7, r3
 8001326:	2203      	movs	r2, #3
 8001328:	701a      	strb	r2, [r3, #0]
		response[2] = 148;
 800132a:	4b78      	ldr	r3, [pc, #480]	; (800150c <usb_processFrame+0x38c>)
 800132c:	2294      	movs	r2, #148	; 0x94
 800132e:	709a      	strb	r2, [r3, #2]
		res_val = getAnalogRead(0);
 8001330:	2410      	movs	r4, #16
 8001332:	0025      	movs	r5, r4
 8001334:	193c      	adds	r4, r7, r4
 8001336:	2000      	movs	r0, #0
 8001338:	f7ff f85c 	bl	80003f4 <getAnalogRead>
 800133c:	0003      	movs	r3, r0
 800133e:	8023      	strh	r3, [r4, #0]
		response[3] = get8MSB(res_val);
 8001340:	002c      	movs	r4, r5
 8001342:	193b      	adds	r3, r7, r4
 8001344:	881b      	ldrh	r3, [r3, #0]
 8001346:	0018      	movs	r0, r3
 8001348:	f000 fb39 	bl	80019be <get8MSB>
 800134c:	0003      	movs	r3, r0
 800134e:	001a      	movs	r2, r3
 8001350:	4b6e      	ldr	r3, [pc, #440]	; (800150c <usb_processFrame+0x38c>)
 8001352:	70da      	strb	r2, [r3, #3]
		response[4] = get8LSB(res_val);
 8001354:	193b      	adds	r3, r7, r4
 8001356:	881b      	ldrh	r3, [r3, #0]
 8001358:	0018      	movs	r0, r3
 800135a:	f000 fb3f 	bl	80019dc <get8LSB>
 800135e:	0003      	movs	r3, r0
 8001360:	001a      	movs	r2, r3
 8001362:	4b6a      	ldr	r3, [pc, #424]	; (800150c <usb_processFrame+0x38c>)
 8001364:	711a      	strb	r2, [r3, #4]
		break;
 8001366:	e100      	b.n	800156a <usb_processFrame+0x3ea>

	case 21://Read user analog in 1
		res_n = 3;
 8001368:	2317      	movs	r3, #23
 800136a:	18fb      	adds	r3, r7, r3
 800136c:	2203      	movs	r2, #3
 800136e:	701a      	strb	r2, [r3, #0]
		response[2] = 149;
 8001370:	4b66      	ldr	r3, [pc, #408]	; (800150c <usb_processFrame+0x38c>)
 8001372:	2295      	movs	r2, #149	; 0x95
 8001374:	709a      	strb	r2, [r3, #2]
		res_val = getAnalogRead(1);
 8001376:	2410      	movs	r4, #16
 8001378:	0025      	movs	r5, r4
 800137a:	193c      	adds	r4, r7, r4
 800137c:	2001      	movs	r0, #1
 800137e:	f7ff f839 	bl	80003f4 <getAnalogRead>
 8001382:	0003      	movs	r3, r0
 8001384:	8023      	strh	r3, [r4, #0]
		response[3] = get8MSB(res_val);
 8001386:	002c      	movs	r4, r5
 8001388:	193b      	adds	r3, r7, r4
 800138a:	881b      	ldrh	r3, [r3, #0]
 800138c:	0018      	movs	r0, r3
 800138e:	f000 fb16 	bl	80019be <get8MSB>
 8001392:	0003      	movs	r3, r0
 8001394:	001a      	movs	r2, r3
 8001396:	4b5d      	ldr	r3, [pc, #372]	; (800150c <usb_processFrame+0x38c>)
 8001398:	70da      	strb	r2, [r3, #3]
		response[4] = get8LSB(res_val);
 800139a:	193b      	adds	r3, r7, r4
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	0018      	movs	r0, r3
 80013a0:	f000 fb1c 	bl	80019dc <get8LSB>
 80013a4:	0003      	movs	r3, r0
 80013a6:	001a      	movs	r2, r3
 80013a8:	4b58      	ldr	r3, [pc, #352]	; (800150c <usb_processFrame+0x38c>)
 80013aa:	711a      	strb	r2, [r3, #4]
		break;
 80013ac:	e0dd      	b.n	800156a <usb_processFrame+0x3ea>

	case 22://Read user analog in 2
		res_n = 3;
 80013ae:	2317      	movs	r3, #23
 80013b0:	18fb      	adds	r3, r7, r3
 80013b2:	2203      	movs	r2, #3
 80013b4:	701a      	strb	r2, [r3, #0]
		response[2] = 150;
 80013b6:	4b55      	ldr	r3, [pc, #340]	; (800150c <usb_processFrame+0x38c>)
 80013b8:	2296      	movs	r2, #150	; 0x96
 80013ba:	709a      	strb	r2, [r3, #2]
		res_val = getAnalogRead(2);
 80013bc:	2410      	movs	r4, #16
 80013be:	0025      	movs	r5, r4
 80013c0:	193c      	adds	r4, r7, r4
 80013c2:	2002      	movs	r0, #2
 80013c4:	f7ff f816 	bl	80003f4 <getAnalogRead>
 80013c8:	0003      	movs	r3, r0
 80013ca:	8023      	strh	r3, [r4, #0]
		response[3] = get8MSB(res_val);
 80013cc:	002c      	movs	r4, r5
 80013ce:	193b      	adds	r3, r7, r4
 80013d0:	881b      	ldrh	r3, [r3, #0]
 80013d2:	0018      	movs	r0, r3
 80013d4:	f000 faf3 	bl	80019be <get8MSB>
 80013d8:	0003      	movs	r3, r0
 80013da:	001a      	movs	r2, r3
 80013dc:	4b4b      	ldr	r3, [pc, #300]	; (800150c <usb_processFrame+0x38c>)
 80013de:	70da      	strb	r2, [r3, #3]
		response[4] = get8LSB(res_val);
 80013e0:	193b      	adds	r3, r7, r4
 80013e2:	881b      	ldrh	r3, [r3, #0]
 80013e4:	0018      	movs	r0, r3
 80013e6:	f000 faf9 	bl	80019dc <get8LSB>
 80013ea:	0003      	movs	r3, r0
 80013ec:	001a      	movs	r2, r3
 80013ee:	4b47      	ldr	r3, [pc, #284]	; (800150c <usb_processFrame+0x38c>)
 80013f0:	711a      	strb	r2, [r3, #4]
		break;
 80013f2:	e0ba      	b.n	800156a <usb_processFrame+0x3ea>

	case 30://read user input 1
		res_n = 2;
 80013f4:	2317      	movs	r3, #23
 80013f6:	18fb      	adds	r3, r7, r3
 80013f8:	2202      	movs	r2, #2
 80013fa:	701a      	strb	r2, [r3, #0]
		response[2] = 158;
 80013fc:	4b43      	ldr	r3, [pc, #268]	; (800150c <usb_processFrame+0x38c>)
 80013fe:	229e      	movs	r2, #158	; 0x9e
 8001400:	709a      	strb	r2, [r3, #2]
		response[3] = getUserIn(1);
 8001402:	2001      	movs	r0, #1
 8001404:	f7ff f92c 	bl	8000660 <getUserIn>
 8001408:	0003      	movs	r3, r0
 800140a:	001a      	movs	r2, r3
 800140c:	4b3f      	ldr	r3, [pc, #252]	; (800150c <usb_processFrame+0x38c>)
 800140e:	70da      	strb	r2, [r3, #3]
		break;
 8001410:	e0ab      	b.n	800156a <usb_processFrame+0x3ea>

	case 31://read user input 2
		res_n = 2;
 8001412:	2317      	movs	r3, #23
 8001414:	18fb      	adds	r3, r7, r3
 8001416:	2202      	movs	r2, #2
 8001418:	701a      	strb	r2, [r3, #0]
		response[2] = 159;
 800141a:	4b3c      	ldr	r3, [pc, #240]	; (800150c <usb_processFrame+0x38c>)
 800141c:	229f      	movs	r2, #159	; 0x9f
 800141e:	709a      	strb	r2, [r3, #2]
		response[3] = getUserIn(2);
 8001420:	2002      	movs	r0, #2
 8001422:	f7ff f91d 	bl	8000660 <getUserIn>
 8001426:	0003      	movs	r3, r0
 8001428:	001a      	movs	r2, r3
 800142a:	4b38      	ldr	r3, [pc, #224]	; (800150c <usb_processFrame+0x38c>)
 800142c:	70da      	strb	r2, [r3, #3]
		break;
 800142e:	e09c      	b.n	800156a <usb_processFrame+0x3ea>

	case 40://Set encoder mode
		value = frame[3];
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	3303      	adds	r3, #3
 8001434:	781a      	ldrb	r2, [r3, #0]
 8001436:	2112      	movs	r1, #18
 8001438:	187b      	adds	r3, r7, r1
 800143a:	801a      	strh	r2, [r3, #0]
		setEncoderMode(value);
 800143c:	187b      	adds	r3, r7, r1
 800143e:	881b      	ldrh	r3, [r3, #0]
 8001440:	b2db      	uxtb	r3, r3
 8001442:	0018      	movs	r0, r3
 8001444:	f7ff f810 	bl	8000468 <setEncoderMode>
	case 41://Get encoder mode
		res_n = 2;
 8001448:	2317      	movs	r3, #23
 800144a:	18fb      	adds	r3, r7, r3
 800144c:	2202      	movs	r2, #2
 800144e:	701a      	strb	r2, [r3, #0]
		response[2] = 169;
 8001450:	4b2e      	ldr	r3, [pc, #184]	; (800150c <usb_processFrame+0x38c>)
 8001452:	22a9      	movs	r2, #169	; 0xa9
 8001454:	709a      	strb	r2, [r3, #2]
		response[3] = getEncoderMode();
 8001456:	f7ff f817 	bl	8000488 <getEncoderMode>
 800145a:	0003      	movs	r3, r0
 800145c:	001a      	movs	r2, r3
 800145e:	4b2b      	ldr	r3, [pc, #172]	; (800150c <usb_processFrame+0x38c>)
 8001460:	70da      	strb	r2, [r3, #3]
		break;
 8001462:	e082      	b.n	800156a <usb_processFrame+0x3ea>

	case 42://set encoder count
		value32 = (frame[3]<<24) + (frame[4]<<16) + (frame[5]<<8) + frame[6];
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	3303      	adds	r3, #3
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	061a      	lsls	r2, r3, #24
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	3304      	adds	r3, #4
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	041b      	lsls	r3, r3, #16
 8001474:	18d2      	adds	r2, r2, r3
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	3305      	adds	r3, #5
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	021b      	lsls	r3, r3, #8
 800147e:	18d3      	adds	r3, r2, r3
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	3206      	adds	r2, #6
 8001484:	7812      	ldrb	r2, [r2, #0]
 8001486:	189b      	adds	r3, r3, r2
 8001488:	60bb      	str	r3, [r7, #8]
		setEncoderCount(value32);
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	0018      	movs	r0, r3
 800148e:	f7fe ffc3 	bl	8000418 <setEncoderCount>
	case 43://get encoder
		res_n = 5;
 8001492:	2317      	movs	r3, #23
 8001494:	18fb      	adds	r3, r7, r3
 8001496:	2205      	movs	r2, #5
 8001498:	701a      	strb	r2, [r3, #0]
		response[2] = 171;
 800149a:	4b1c      	ldr	r3, [pc, #112]	; (800150c <usb_processFrame+0x38c>)
 800149c:	22ab      	movs	r2, #171	; 0xab
 800149e:	709a      	strb	r2, [r3, #2]
		res_val32 = getEncoderCount();
 80014a0:	f7fe fffc 	bl	800049c <getEncoderCount>
 80014a4:	0003      	movs	r3, r0
 80014a6:	60fb      	str	r3, [r7, #12]
		response[3] = get8MSB(get16MSB(res_val32));
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	0018      	movs	r0, r3
 80014ac:	f000 faa3 	bl	80019f6 <get16MSB>
 80014b0:	0003      	movs	r3, r0
 80014b2:	0018      	movs	r0, r3
 80014b4:	f000 fa83 	bl	80019be <get8MSB>
 80014b8:	0003      	movs	r3, r0
 80014ba:	001a      	movs	r2, r3
 80014bc:	4b13      	ldr	r3, [pc, #76]	; (800150c <usb_processFrame+0x38c>)
 80014be:	70da      	strb	r2, [r3, #3]
		response[4] = get8LSB(get16MSB(res_val32));
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	0018      	movs	r0, r3
 80014c4:	f000 fa97 	bl	80019f6 <get16MSB>
 80014c8:	0003      	movs	r3, r0
 80014ca:	0018      	movs	r0, r3
 80014cc:	f000 fa86 	bl	80019dc <get8LSB>
 80014d0:	0003      	movs	r3, r0
 80014d2:	001a      	movs	r2, r3
 80014d4:	4b0d      	ldr	r3, [pc, #52]	; (800150c <usb_processFrame+0x38c>)
 80014d6:	711a      	strb	r2, [r3, #4]
		response[5] = get8MSB(get16LSB(res_val32));
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	0018      	movs	r0, r3
 80014dc:	f000 fa96 	bl	8001a0c <get16LSB>
 80014e0:	0003      	movs	r3, r0
 80014e2:	0018      	movs	r0, r3
 80014e4:	f000 fa6b 	bl	80019be <get8MSB>
 80014e8:	0003      	movs	r3, r0
 80014ea:	001a      	movs	r2, r3
 80014ec:	4b07      	ldr	r3, [pc, #28]	; (800150c <usb_processFrame+0x38c>)
 80014ee:	715a      	strb	r2, [r3, #5]
		response[6] = get8LSB(get16LSB(res_val32));
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	0018      	movs	r0, r3
 80014f4:	f000 fa8a 	bl	8001a0c <get16LSB>
 80014f8:	0003      	movs	r3, r0
 80014fa:	0018      	movs	r0, r3
 80014fc:	f000 fa6e 	bl	80019dc <get8LSB>
 8001500:	0003      	movs	r3, r0
 8001502:	001a      	movs	r2, r3
 8001504:	4b01      	ldr	r3, [pc, #4]	; (800150c <usb_processFrame+0x38c>)
 8001506:	719a      	strb	r2, [r3, #6]
		break;
 8001508:	e02f      	b.n	800156a <usb_processFrame+0x3ea>
 800150a:	46c0      	nop			; (mov r8, r8)
 800150c:	200001c0 	.word	0x200001c0
 8001510:	0800a704 	.word	0x0800a704

	case 44:// get pwm duty cycle
		res_n = 3;
 8001514:	2317      	movs	r3, #23
 8001516:	18fb      	adds	r3, r7, r3
 8001518:	2203      	movs	r2, #3
 800151a:	701a      	strb	r2, [r3, #0]
		response[2] = 172;
 800151c:	4b23      	ldr	r3, [pc, #140]	; (80015ac <usb_processFrame+0x42c>)
 800151e:	22ac      	movs	r2, #172	; 0xac
 8001520:	709a      	strb	r2, [r3, #2]
		res_val = getEncoderDuty();
 8001522:	f7ff f893 	bl	800064c <getEncoderDuty>
 8001526:	0002      	movs	r2, r0
 8001528:	2410      	movs	r4, #16
 800152a:	193b      	adds	r3, r7, r4
 800152c:	801a      	strh	r2, [r3, #0]
		response[3] = get8MSB(res_val);
 800152e:	193b      	adds	r3, r7, r4
 8001530:	881b      	ldrh	r3, [r3, #0]
 8001532:	0018      	movs	r0, r3
 8001534:	f000 fa43 	bl	80019be <get8MSB>
 8001538:	0003      	movs	r3, r0
 800153a:	001a      	movs	r2, r3
 800153c:	4b1b      	ldr	r3, [pc, #108]	; (80015ac <usb_processFrame+0x42c>)
 800153e:	70da      	strb	r2, [r3, #3]
		response[4] = get8LSB(res_val);
 8001540:	193b      	adds	r3, r7, r4
 8001542:	881b      	ldrh	r3, [r3, #0]
 8001544:	0018      	movs	r0, r3
 8001546:	f000 fa49 	bl	80019dc <get8LSB>
 800154a:	0003      	movs	r3, r0
 800154c:	001a      	movs	r2, r3
 800154e:	4b17      	ldr	r3, [pc, #92]	; (80015ac <usb_processFrame+0x42c>)
 8001550:	711a      	strb	r2, [r3, #4]
		break;
 8001552:	e00a      	b.n	800156a <usb_processFrame+0x3ea>

	default://returns a error
		res_n = 2;
 8001554:	2317      	movs	r3, #23
 8001556:	18fb      	adds	r3, r7, r3
 8001558:	2202      	movs	r2, #2
 800155a:	701a      	strb	r2, [r3, #0]
		response[2] = 0;
 800155c:	4b13      	ldr	r3, [pc, #76]	; (80015ac <usb_processFrame+0x42c>)
 800155e:	2200      	movs	r2, #0
 8001560:	709a      	strb	r2, [r3, #2]
		response[3] = 1;
 8001562:	4b12      	ldr	r3, [pc, #72]	; (80015ac <usb_processFrame+0x42c>)
 8001564:	2201      	movs	r2, #1
 8001566:	70da      	strb	r2, [r3, #3]
		break;
 8001568:	46c0      	nop			; (mov r8, r8)

	}


	response[2 + res_n] = '\r';
 800156a:	2017      	movs	r0, #23
 800156c:	183b      	adds	r3, r7, r0
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	3302      	adds	r3, #2
 8001572:	4a0e      	ldr	r2, [pc, #56]	; (80015ac <usb_processFrame+0x42c>)
 8001574:	210d      	movs	r1, #13
 8001576:	54d1      	strb	r1, [r2, r3]
	response[2 + res_n + 1] = '\n';
 8001578:	183b      	adds	r3, r7, r0
 800157a:	781b      	ldrb	r3, [r3, #0]
 800157c:	3303      	adds	r3, #3
 800157e:	4a0b      	ldr	r2, [pc, #44]	; (80015ac <usb_processFrame+0x42c>)
 8001580:	210a      	movs	r1, #10
 8001582:	54d1      	strb	r1, [r2, r3]
	response[1] = res_n;
 8001584:	4b09      	ldr	r3, [pc, #36]	; (80015ac <usb_processFrame+0x42c>)
 8001586:	183a      	adds	r2, r7, r0
 8001588:	7812      	ldrb	r2, [r2, #0]
 800158a:	705a      	strb	r2, [r3, #1]
	CDC_Transmit_FS(response, res_n + 4);
 800158c:	183b      	adds	r3, r7, r0
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	b29b      	uxth	r3, r3
 8001592:	3304      	adds	r3, #4
 8001594:	b29a      	uxth	r2, r3
 8001596:	4b05      	ldr	r3, [pc, #20]	; (80015ac <usb_processFrame+0x42c>)
 8001598:	0011      	movs	r1, r2
 800159a:	0018      	movs	r0, r3
 800159c:	f008 fb86 	bl	8009cac <CDC_Transmit_FS>
	return 0;
 80015a0:	2300      	movs	r3, #0
}
 80015a2:	0018      	movs	r0, r3
 80015a4:	46bd      	mov	sp, r7
 80015a6:	b006      	add	sp, #24
 80015a8:	bdb0      	pop	{r4, r5, r7, pc}
 80015aa:	46c0      	nop			; (mov r8, r8)
 80015ac:	200001c0 	.word	0x200001c0

080015b0 <usb_getQueuedCommand>:
/*
 * usb_getQueuedCommand(pointer to queue)
 * Get a entire frame from the queue and verify its format,
 * If valid, it gets processed and returns 1. otherwise, returns 0 *
 */
uint8_t usb_getQueuedCommand(usbQueue *q){
 80015b0:	b5b0      	push	{r4, r5, r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
	static uint8_t rx_frame[USB_FRAME_SIZE];
	if (q->queue[q->r_index] != '#'){
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2241      	movs	r2, #65	; 0x41
 80015bc:	5c9b      	ldrb	r3, [r3, r2]
 80015be:	001a      	movs	r2, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	5c9b      	ldrb	r3, [r3, r2]
 80015c4:	2b23      	cmp	r3, #35	; 0x23
 80015c6:	d003      	beq.n	80015d0 <usb_getQueuedCommand+0x20>
		usb_queueDiscard(q);
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	0018      	movs	r0, r3
 80015cc:	f7ff fd87 	bl	80010de <usb_queueDiscard>
	}
	if (usb_queuedData(q)){
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	0018      	movs	r0, r3
 80015d4:	f7ff fd28 	bl	8001028 <usb_queuedData>
 80015d8:	1e03      	subs	r3, r0, #0
 80015da:	d041      	beq.n	8001660 <usb_getQueuedCommand+0xb0>
		uint8_t n = usb_peekQueue(q, 1);
 80015dc:	250e      	movs	r5, #14
 80015de:	197c      	adds	r4, r7, r5
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2101      	movs	r1, #1
 80015e4:	0018      	movs	r0, r3
 80015e6:	f7ff fd31 	bl	800104c <usb_peekQueue>
 80015ea:	0003      	movs	r3, r0
 80015ec:	7023      	strb	r3, [r4, #0]
		uint8_t frame_len = 2 + n + 2;
 80015ee:	230d      	movs	r3, #13
 80015f0:	18fb      	adds	r3, r7, r3
 80015f2:	197a      	adds	r2, r7, r5
 80015f4:	7812      	ldrb	r2, [r2, #0]
 80015f6:	3204      	adds	r2, #4
 80015f8:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i< frame_len; i++){
 80015fa:	230f      	movs	r3, #15
 80015fc:	18fb      	adds	r3, r7, r3
 80015fe:	2200      	movs	r2, #0
 8001600:	701a      	strb	r2, [r3, #0]
 8001602:	e00f      	b.n	8001624 <usb_getQueuedCommand+0x74>
			rx_frame[i] = usb_GetByteFromQueue(q);
 8001604:	250f      	movs	r5, #15
 8001606:	197b      	adds	r3, r7, r5
 8001608:	781c      	ldrb	r4, [r3, #0]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	0018      	movs	r0, r3
 800160e:	f7ff fd40 	bl	8001092 <usb_GetByteFromQueue>
 8001612:	0003      	movs	r3, r0
 8001614:	001a      	movs	r2, r3
 8001616:	4b15      	ldr	r3, [pc, #84]	; (800166c <usb_getQueuedCommand+0xbc>)
 8001618:	551a      	strb	r2, [r3, r4]
		for (uint8_t i = 0; i< frame_len; i++){
 800161a:	197b      	adds	r3, r7, r5
 800161c:	781a      	ldrb	r2, [r3, #0]
 800161e:	197b      	adds	r3, r7, r5
 8001620:	3201      	adds	r2, #1
 8001622:	701a      	strb	r2, [r3, #0]
 8001624:	230f      	movs	r3, #15
 8001626:	18fa      	adds	r2, r7, r3
 8001628:	230d      	movs	r3, #13
 800162a:	18fb      	adds	r3, r7, r3
 800162c:	7812      	ldrb	r2, [r2, #0]
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	429a      	cmp	r2, r3
 8001632:	d3e7      	bcc.n	8001604 <usb_getQueuedCommand+0x54>
		}
		if (rx_frame[frame_len-2] == '\r' && rx_frame[frame_len-1] == '\n'){
 8001634:	230d      	movs	r3, #13
 8001636:	18fb      	adds	r3, r7, r3
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	3b02      	subs	r3, #2
 800163c:	4a0b      	ldr	r2, [pc, #44]	; (800166c <usb_getQueuedCommand+0xbc>)
 800163e:	5cd3      	ldrb	r3, [r2, r3]
 8001640:	2b0d      	cmp	r3, #13
 8001642:	d10d      	bne.n	8001660 <usb_getQueuedCommand+0xb0>
 8001644:	230d      	movs	r3, #13
 8001646:	18fb      	adds	r3, r7, r3
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	3b01      	subs	r3, #1
 800164c:	4a07      	ldr	r2, [pc, #28]	; (800166c <usb_getQueuedCommand+0xbc>)
 800164e:	5cd3      	ldrb	r3, [r2, r3]
 8001650:	2b0a      	cmp	r3, #10
 8001652:	d105      	bne.n	8001660 <usb_getQueuedCommand+0xb0>
			usb_processFrame(rx_frame);
 8001654:	4b05      	ldr	r3, [pc, #20]	; (800166c <usb_getQueuedCommand+0xbc>)
 8001656:	0018      	movs	r0, r3
 8001658:	f7ff fd92 	bl	8001180 <usb_processFrame>
			return 1;
 800165c:	2301      	movs	r3, #1
 800165e:	e000      	b.n	8001662 <usb_getQueuedCommand+0xb2>
		}
	}
	return 0;
 8001660:	2300      	movs	r3, #0
}
 8001662:	0018      	movs	r0, r3
 8001664:	46bd      	mov	sp, r7
 8001666:	b004      	add	sp, #16
 8001668:	bdb0      	pop	{r4, r5, r7, pc}
 800166a:	46c0      	nop			; (mov r8, r8)
 800166c:	200001d0 	.word	0x200001d0

08001670 <usbController>:

void usbController(){
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
	if (usb_queuedData(&usb_Q)){
 8001674:	4b06      	ldr	r3, [pc, #24]	; (8001690 <usbController+0x20>)
 8001676:	0018      	movs	r0, r3
 8001678:	f7ff fcd6 	bl	8001028 <usb_queuedData>
 800167c:	1e03      	subs	r3, r0, #0
 800167e:	d003      	beq.n	8001688 <usbController+0x18>
		usb_getQueuedCommand(&usb_Q);
 8001680:	4b03      	ldr	r3, [pc, #12]	; (8001690 <usbController+0x20>)
 8001682:	0018      	movs	r0, r3
 8001684:	f7ff ff94 	bl	80015b0 <usb_getQueuedCommand>
	}
}
 8001688:	46c0      	nop			; (mov r8, r8)
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	46c0      	nop			; (mov r8, r8)
 8001690:	20000414 	.word	0x20000414

08001694 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800169a:	4b0f      	ldr	r3, [pc, #60]	; (80016d8 <HAL_MspInit+0x44>)
 800169c:	699a      	ldr	r2, [r3, #24]
 800169e:	4b0e      	ldr	r3, [pc, #56]	; (80016d8 <HAL_MspInit+0x44>)
 80016a0:	2101      	movs	r1, #1
 80016a2:	430a      	orrs	r2, r1
 80016a4:	619a      	str	r2, [r3, #24]
 80016a6:	4b0c      	ldr	r3, [pc, #48]	; (80016d8 <HAL_MspInit+0x44>)
 80016a8:	699b      	ldr	r3, [r3, #24]
 80016aa:	2201      	movs	r2, #1
 80016ac:	4013      	ands	r3, r2
 80016ae:	607b      	str	r3, [r7, #4]
 80016b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016b2:	4b09      	ldr	r3, [pc, #36]	; (80016d8 <HAL_MspInit+0x44>)
 80016b4:	69da      	ldr	r2, [r3, #28]
 80016b6:	4b08      	ldr	r3, [pc, #32]	; (80016d8 <HAL_MspInit+0x44>)
 80016b8:	2180      	movs	r1, #128	; 0x80
 80016ba:	0549      	lsls	r1, r1, #21
 80016bc:	430a      	orrs	r2, r1
 80016be:	61da      	str	r2, [r3, #28]
 80016c0:	4b05      	ldr	r3, [pc, #20]	; (80016d8 <HAL_MspInit+0x44>)
 80016c2:	69da      	ldr	r2, [r3, #28]
 80016c4:	2380      	movs	r3, #128	; 0x80
 80016c6:	055b      	lsls	r3, r3, #21
 80016c8:	4013      	ands	r3, r2
 80016ca:	603b      	str	r3, [r7, #0]
 80016cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ce:	46c0      	nop			; (mov r8, r8)
 80016d0:	46bd      	mov	sp, r7
 80016d2:	b002      	add	sp, #8
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	46c0      	nop			; (mov r8, r8)
 80016d8:	40021000 	.word	0x40021000

080016dc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b08a      	sub	sp, #40	; 0x28
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e4:	2314      	movs	r3, #20
 80016e6:	18fb      	adds	r3, r7, r3
 80016e8:	0018      	movs	r0, r3
 80016ea:	2314      	movs	r3, #20
 80016ec:	001a      	movs	r2, r3
 80016ee:	2100      	movs	r1, #0
 80016f0:	f008 ffc0 	bl	800a674 <memset>
  if(hadc->Instance==ADC1)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a2d      	ldr	r2, [pc, #180]	; (80017b0 <HAL_ADC_MspInit+0xd4>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d154      	bne.n	80017a8 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80016fe:	4b2d      	ldr	r3, [pc, #180]	; (80017b4 <HAL_ADC_MspInit+0xd8>)
 8001700:	699a      	ldr	r2, [r3, #24]
 8001702:	4b2c      	ldr	r3, [pc, #176]	; (80017b4 <HAL_ADC_MspInit+0xd8>)
 8001704:	2180      	movs	r1, #128	; 0x80
 8001706:	0089      	lsls	r1, r1, #2
 8001708:	430a      	orrs	r2, r1
 800170a:	619a      	str	r2, [r3, #24]
 800170c:	4b29      	ldr	r3, [pc, #164]	; (80017b4 <HAL_ADC_MspInit+0xd8>)
 800170e:	699a      	ldr	r2, [r3, #24]
 8001710:	2380      	movs	r3, #128	; 0x80
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4013      	ands	r3, r2
 8001716:	613b      	str	r3, [r7, #16]
 8001718:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800171a:	4b26      	ldr	r3, [pc, #152]	; (80017b4 <HAL_ADC_MspInit+0xd8>)
 800171c:	695a      	ldr	r2, [r3, #20]
 800171e:	4b25      	ldr	r3, [pc, #148]	; (80017b4 <HAL_ADC_MspInit+0xd8>)
 8001720:	2180      	movs	r1, #128	; 0x80
 8001722:	0289      	lsls	r1, r1, #10
 8001724:	430a      	orrs	r2, r1
 8001726:	615a      	str	r2, [r3, #20]
 8001728:	4b22      	ldr	r3, [pc, #136]	; (80017b4 <HAL_ADC_MspInit+0xd8>)
 800172a:	695a      	ldr	r2, [r3, #20]
 800172c:	2380      	movs	r3, #128	; 0x80
 800172e:	029b      	lsls	r3, r3, #10
 8001730:	4013      	ands	r3, r2
 8001732:	60fb      	str	r3, [r7, #12]
 8001734:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA1     ------> ADC_IN1
    PA4     ------> ADC_IN4
    PA5     ------> ADC_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001736:	2114      	movs	r1, #20
 8001738:	187b      	adds	r3, r7, r1
 800173a:	2232      	movs	r2, #50	; 0x32
 800173c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800173e:	187b      	adds	r3, r7, r1
 8001740:	2203      	movs	r2, #3
 8001742:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001744:	187b      	adds	r3, r7, r1
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174a:	187a      	adds	r2, r7, r1
 800174c:	2390      	movs	r3, #144	; 0x90
 800174e:	05db      	lsls	r3, r3, #23
 8001750:	0011      	movs	r1, r2
 8001752:	0018      	movs	r0, r3
 8001754:	f001 f8ac 	bl	80028b0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8001758:	4b17      	ldr	r3, [pc, #92]	; (80017b8 <HAL_ADC_MspInit+0xdc>)
 800175a:	4a18      	ldr	r2, [pc, #96]	; (80017bc <HAL_ADC_MspInit+0xe0>)
 800175c:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800175e:	4b16      	ldr	r3, [pc, #88]	; (80017b8 <HAL_ADC_MspInit+0xdc>)
 8001760:	2200      	movs	r2, #0
 8001762:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8001764:	4b14      	ldr	r3, [pc, #80]	; (80017b8 <HAL_ADC_MspInit+0xdc>)
 8001766:	2200      	movs	r2, #0
 8001768:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 800176a:	4b13      	ldr	r3, [pc, #76]	; (80017b8 <HAL_ADC_MspInit+0xdc>)
 800176c:	2280      	movs	r2, #128	; 0x80
 800176e:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001770:	4b11      	ldr	r3, [pc, #68]	; (80017b8 <HAL_ADC_MspInit+0xdc>)
 8001772:	2280      	movs	r2, #128	; 0x80
 8001774:	0092      	lsls	r2, r2, #2
 8001776:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001778:	4b0f      	ldr	r3, [pc, #60]	; (80017b8 <HAL_ADC_MspInit+0xdc>)
 800177a:	2280      	movs	r2, #128	; 0x80
 800177c:	0112      	lsls	r2, r2, #4
 800177e:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8001780:	4b0d      	ldr	r3, [pc, #52]	; (80017b8 <HAL_ADC_MspInit+0xdc>)
 8001782:	2220      	movs	r2, #32
 8001784:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8001786:	4b0c      	ldr	r3, [pc, #48]	; (80017b8 <HAL_ADC_MspInit+0xdc>)
 8001788:	2200      	movs	r2, #0
 800178a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 800178c:	4b0a      	ldr	r3, [pc, #40]	; (80017b8 <HAL_ADC_MspInit+0xdc>)
 800178e:	0018      	movs	r0, r3
 8001790:	f000 fef6 	bl	8002580 <HAL_DMA_Init>
 8001794:	1e03      	subs	r3, r0, #0
 8001796:	d001      	beq.n	800179c <HAL_ADC_MspInit+0xc0>
    {
      Error_Handler();
 8001798:	f7ff fa62 	bl	8000c60 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	4a06      	ldr	r2, [pc, #24]	; (80017b8 <HAL_ADC_MspInit+0xdc>)
 80017a0:	631a      	str	r2, [r3, #48]	; 0x30
 80017a2:	4b05      	ldr	r3, [pc, #20]	; (80017b8 <HAL_ADC_MspInit+0xdc>)
 80017a4:	687a      	ldr	r2, [r7, #4]
 80017a6:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80017a8:	46c0      	nop			; (mov r8, r8)
 80017aa:	46bd      	mov	sp, r7
 80017ac:	b00a      	add	sp, #40	; 0x28
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	40012400 	.word	0x40012400
 80017b4:	40021000 	.word	0x40021000
 80017b8:	2000053c 	.word	0x2000053c
 80017bc:	40020008 	.word	0x40020008

080017c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80017c0:	b590      	push	{r4, r7, lr}
 80017c2:	b08b      	sub	sp, #44	; 0x2c
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c8:	2314      	movs	r3, #20
 80017ca:	18fb      	adds	r3, r7, r3
 80017cc:	0018      	movs	r0, r3
 80017ce:	2314      	movs	r3, #20
 80017d0:	001a      	movs	r2, r3
 80017d2:	2100      	movs	r1, #0
 80017d4:	f008 ff4e 	bl	800a674 <memset>
  if(hspi->Instance==SPI1)
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4a2e      	ldr	r2, [pc, #184]	; (8001898 <HAL_SPI_MspInit+0xd8>)
 80017de:	4293      	cmp	r3, r2
 80017e0:	d156      	bne.n	8001890 <HAL_SPI_MspInit+0xd0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80017e2:	4b2e      	ldr	r3, [pc, #184]	; (800189c <HAL_SPI_MspInit+0xdc>)
 80017e4:	699a      	ldr	r2, [r3, #24]
 80017e6:	4b2d      	ldr	r3, [pc, #180]	; (800189c <HAL_SPI_MspInit+0xdc>)
 80017e8:	2180      	movs	r1, #128	; 0x80
 80017ea:	0149      	lsls	r1, r1, #5
 80017ec:	430a      	orrs	r2, r1
 80017ee:	619a      	str	r2, [r3, #24]
 80017f0:	4b2a      	ldr	r3, [pc, #168]	; (800189c <HAL_SPI_MspInit+0xdc>)
 80017f2:	699a      	ldr	r2, [r3, #24]
 80017f4:	2380      	movs	r3, #128	; 0x80
 80017f6:	015b      	lsls	r3, r3, #5
 80017f8:	4013      	ands	r3, r2
 80017fa:	613b      	str	r3, [r7, #16]
 80017fc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017fe:	4b27      	ldr	r3, [pc, #156]	; (800189c <HAL_SPI_MspInit+0xdc>)
 8001800:	695a      	ldr	r2, [r3, #20]
 8001802:	4b26      	ldr	r3, [pc, #152]	; (800189c <HAL_SPI_MspInit+0xdc>)
 8001804:	2180      	movs	r1, #128	; 0x80
 8001806:	0289      	lsls	r1, r1, #10
 8001808:	430a      	orrs	r2, r1
 800180a:	615a      	str	r2, [r3, #20]
 800180c:	4b23      	ldr	r3, [pc, #140]	; (800189c <HAL_SPI_MspInit+0xdc>)
 800180e:	695a      	ldr	r2, [r3, #20]
 8001810:	2380      	movs	r3, #128	; 0x80
 8001812:	029b      	lsls	r3, r3, #10
 8001814:	4013      	ands	r3, r2
 8001816:	60fb      	str	r3, [r7, #12]
 8001818:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800181a:	4b20      	ldr	r3, [pc, #128]	; (800189c <HAL_SPI_MspInit+0xdc>)
 800181c:	695a      	ldr	r2, [r3, #20]
 800181e:	4b1f      	ldr	r3, [pc, #124]	; (800189c <HAL_SPI_MspInit+0xdc>)
 8001820:	2180      	movs	r1, #128	; 0x80
 8001822:	02c9      	lsls	r1, r1, #11
 8001824:	430a      	orrs	r2, r1
 8001826:	615a      	str	r2, [r3, #20]
 8001828:	4b1c      	ldr	r3, [pc, #112]	; (800189c <HAL_SPI_MspInit+0xdc>)
 800182a:	695a      	ldr	r2, [r3, #20]
 800182c:	2380      	movs	r3, #128	; 0x80
 800182e:	02db      	lsls	r3, r3, #11
 8001830:	4013      	ands	r3, r2
 8001832:	60bb      	str	r3, [r7, #8]
 8001834:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001836:	2414      	movs	r4, #20
 8001838:	193b      	adds	r3, r7, r4
 800183a:	22c0      	movs	r2, #192	; 0xc0
 800183c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800183e:	193b      	adds	r3, r7, r4
 8001840:	2202      	movs	r2, #2
 8001842:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001844:	193b      	adds	r3, r7, r4
 8001846:	2200      	movs	r2, #0
 8001848:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800184a:	193b      	adds	r3, r7, r4
 800184c:	2203      	movs	r2, #3
 800184e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001850:	193b      	adds	r3, r7, r4
 8001852:	2200      	movs	r2, #0
 8001854:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001856:	193a      	adds	r2, r7, r4
 8001858:	2390      	movs	r3, #144	; 0x90
 800185a:	05db      	lsls	r3, r3, #23
 800185c:	0011      	movs	r1, r2
 800185e:	0018      	movs	r0, r3
 8001860:	f001 f826 	bl	80028b0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001864:	0021      	movs	r1, r4
 8001866:	187b      	adds	r3, r7, r1
 8001868:	2208      	movs	r2, #8
 800186a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186c:	187b      	adds	r3, r7, r1
 800186e:	2202      	movs	r2, #2
 8001870:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001872:	187b      	adds	r3, r7, r1
 8001874:	2200      	movs	r2, #0
 8001876:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001878:	187b      	adds	r3, r7, r1
 800187a:	2203      	movs	r2, #3
 800187c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800187e:	187b      	adds	r3, r7, r1
 8001880:	2200      	movs	r2, #0
 8001882:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001884:	187b      	adds	r3, r7, r1
 8001886:	4a06      	ldr	r2, [pc, #24]	; (80018a0 <HAL_SPI_MspInit+0xe0>)
 8001888:	0019      	movs	r1, r3
 800188a:	0010      	movs	r0, r2
 800188c:	f001 f810 	bl	80028b0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001890:	46c0      	nop			; (mov r8, r8)
 8001892:	46bd      	mov	sp, r7
 8001894:	b00b      	add	sp, #44	; 0x2c
 8001896:	bd90      	pop	{r4, r7, pc}
 8001898:	40013000 	.word	0x40013000
 800189c:	40021000 	.word	0x40021000
 80018a0:	48000400 	.word	0x48000400

080018a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b084      	sub	sp, #16
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	2380      	movs	r3, #128	; 0x80
 80018b2:	05db      	lsls	r3, r3, #23
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d10c      	bne.n	80018d2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80018b8:	4b15      	ldr	r3, [pc, #84]	; (8001910 <HAL_TIM_Base_MspInit+0x6c>)
 80018ba:	69da      	ldr	r2, [r3, #28]
 80018bc:	4b14      	ldr	r3, [pc, #80]	; (8001910 <HAL_TIM_Base_MspInit+0x6c>)
 80018be:	2101      	movs	r1, #1
 80018c0:	430a      	orrs	r2, r1
 80018c2:	61da      	str	r2, [r3, #28]
 80018c4:	4b12      	ldr	r3, [pc, #72]	; (8001910 <HAL_TIM_Base_MspInit+0x6c>)
 80018c6:	69db      	ldr	r3, [r3, #28]
 80018c8:	2201      	movs	r2, #1
 80018ca:	4013      	ands	r3, r2
 80018cc:	60fb      	str	r3, [r7, #12]
 80018ce:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 80018d0:	e01a      	b.n	8001908 <HAL_TIM_Base_MspInit+0x64>
  else if(htim_base->Instance==TIM14)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a0f      	ldr	r2, [pc, #60]	; (8001914 <HAL_TIM_Base_MspInit+0x70>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d115      	bne.n	8001908 <HAL_TIM_Base_MspInit+0x64>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80018dc:	4b0c      	ldr	r3, [pc, #48]	; (8001910 <HAL_TIM_Base_MspInit+0x6c>)
 80018de:	69da      	ldr	r2, [r3, #28]
 80018e0:	4b0b      	ldr	r3, [pc, #44]	; (8001910 <HAL_TIM_Base_MspInit+0x6c>)
 80018e2:	2180      	movs	r1, #128	; 0x80
 80018e4:	0049      	lsls	r1, r1, #1
 80018e6:	430a      	orrs	r2, r1
 80018e8:	61da      	str	r2, [r3, #28]
 80018ea:	4b09      	ldr	r3, [pc, #36]	; (8001910 <HAL_TIM_Base_MspInit+0x6c>)
 80018ec:	69da      	ldr	r2, [r3, #28]
 80018ee:	2380      	movs	r3, #128	; 0x80
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	4013      	ands	r3, r2
 80018f4:	60bb      	str	r3, [r7, #8]
 80018f6:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 80018f8:	2200      	movs	r2, #0
 80018fa:	2100      	movs	r1, #0
 80018fc:	2013      	movs	r0, #19
 80018fe:	f000 fe0d 	bl	800251c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8001902:	2013      	movs	r0, #19
 8001904:	f000 fe1f 	bl	8002546 <HAL_NVIC_EnableIRQ>
}
 8001908:	46c0      	nop			; (mov r8, r8)
 800190a:	46bd      	mov	sp, r7
 800190c:	b004      	add	sp, #16
 800190e:	bd80      	pop	{r7, pc}
 8001910:	40021000 	.word	0x40021000
 8001914:	40002000 	.word	0x40002000

08001918 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800191c:	46c0      	nop			; (mov r8, r8)
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}

08001922 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001922:	b580      	push	{r7, lr}
 8001924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001926:	e7fe      	b.n	8001926 <HardFault_Handler+0x4>

08001928 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800192c:	46c0      	nop			; (mov r8, r8)
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}

08001932 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001936:	46c0      	nop			; (mov r8, r8)
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}

0800193c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001940:	f000 f91a 	bl	8001b78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001944:	46c0      	nop			; (mov r8, r8)
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}

0800194a <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 800194e:	2380      	movs	r3, #128	; 0x80
 8001950:	009b      	lsls	r3, r3, #2
 8001952:	0018      	movs	r0, r3
 8001954:	f001 f97a 	bl	8002c4c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 8001958:	2380      	movs	r3, #128	; 0x80
 800195a:	00db      	lsls	r3, r3, #3
 800195c:	0018      	movs	r0, r3
 800195e:	f001 f975 	bl	8002c4c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8001962:	46c0      	nop			; (mov r8, r8)
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}

08001968 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 800196c:	4b03      	ldr	r3, [pc, #12]	; (800197c <DMA1_Channel1_IRQHandler+0x14>)
 800196e:	0018      	movs	r0, r3
 8001970:	f000 feb4 	bl	80026dc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001974:	46c0      	nop			; (mov r8, r8)
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	46c0      	nop			; (mov r8, r8)
 800197c:	2000053c 	.word	0x2000053c

08001980 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM14_IRQn 0 */
	statusLedController();
 8001984:	f7ff f972 	bl	8000c6c <statusLedController>

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001988:	4b03      	ldr	r3, [pc, #12]	; (8001998 <TIM14_IRQHandler+0x18>)
 800198a:	0018      	movs	r0, r3
 800198c:	f003 ff8e 	bl	80058ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8001990:	46c0      	nop			; (mov r8, r8)
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}
 8001996:	46c0      	nop			; (mov r8, r8)
 8001998:	200004fc 	.word	0x200004fc

0800199c <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80019a0:	4b03      	ldr	r3, [pc, #12]	; (80019b0 <USB_IRQHandler+0x14>)
 80019a2:	0018      	movs	r0, r3
 80019a4:	f001 faa4 	bl	8002ef0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 80019a8:	46c0      	nop			; (mov r8, r8)
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	46c0      	nop			; (mov r8, r8)
 80019b0:	20001258 	.word	0x20001258

080019b4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80019b8:	46c0      	nop			; (mov r8, r8)
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}

080019be <get8MSB>:
#include "main.h"
#include "utils.h"


//Utils functions
uint8_t get8MSB(uint16_t val){
 80019be:	b580      	push	{r7, lr}
 80019c0:	b082      	sub	sp, #8
 80019c2:	af00      	add	r7, sp, #0
 80019c4:	0002      	movs	r2, r0
 80019c6:	1dbb      	adds	r3, r7, #6
 80019c8:	801a      	strh	r2, [r3, #0]
	return val/256;
 80019ca:	1dbb      	adds	r3, r7, #6
 80019cc:	881b      	ldrh	r3, [r3, #0]
 80019ce:	0a1b      	lsrs	r3, r3, #8
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	b2db      	uxtb	r3, r3
}
 80019d4:	0018      	movs	r0, r3
 80019d6:	46bd      	mov	sp, r7
 80019d8:	b002      	add	sp, #8
 80019da:	bd80      	pop	{r7, pc}

080019dc <get8LSB>:
uint8_t get8LSB(uint16_t val){
 80019dc:	b580      	push	{r7, lr}
 80019de:	b082      	sub	sp, #8
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	0002      	movs	r2, r0
 80019e4:	1dbb      	adds	r3, r7, #6
 80019e6:	801a      	strh	r2, [r3, #0]
	return val%256;
 80019e8:	1dbb      	adds	r3, r7, #6
 80019ea:	881b      	ldrh	r3, [r3, #0]
 80019ec:	b2db      	uxtb	r3, r3
}
 80019ee:	0018      	movs	r0, r3
 80019f0:	46bd      	mov	sp, r7
 80019f2:	b002      	add	sp, #8
 80019f4:	bd80      	pop	{r7, pc}

080019f6 <get16MSB>:
uint16_t get16MSB(uint32_t val){
 80019f6:	b580      	push	{r7, lr}
 80019f8:	b082      	sub	sp, #8
 80019fa:	af00      	add	r7, sp, #0
 80019fc:	6078      	str	r0, [r7, #4]
	return val/65536;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	0c1b      	lsrs	r3, r3, #16
 8001a02:	b29b      	uxth	r3, r3
}
 8001a04:	0018      	movs	r0, r3
 8001a06:	46bd      	mov	sp, r7
 8001a08:	b002      	add	sp, #8
 8001a0a:	bd80      	pop	{r7, pc}

08001a0c <get16LSB>:
uint16_t get16LSB(uint32_t val){
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b082      	sub	sp, #8
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
	return val%65536;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	b29b      	uxth	r3, r3
}
 8001a18:	0018      	movs	r0, r3
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	b002      	add	sp, #8
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <getConfigBits>:



uint8_t getConfigBits(){
 8001a20:	b590      	push	{r4, r7, lr}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
	uint8_t config = HAL_GPIO_ReadPin(CONFIG_BIT0_GPIO_Port, CONFIG_BIT0_Pin);
 8001a26:	1dfc      	adds	r4, r7, #7
 8001a28:	4b19      	ldr	r3, [pc, #100]	; (8001a90 <getConfigBits+0x70>)
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	0018      	movs	r0, r3
 8001a2e:	f001 f8b7 	bl	8002ba0 <HAL_GPIO_ReadPin>
 8001a32:	0003      	movs	r3, r0
 8001a34:	7023      	strb	r3, [r4, #0]
	config += 2 * HAL_GPIO_ReadPin(CONFIG_BIT1_GPIO_Port, CONFIG_BIT1_Pin);
 8001a36:	4b16      	ldr	r3, [pc, #88]	; (8001a90 <getConfigBits+0x70>)
 8001a38:	2102      	movs	r1, #2
 8001a3a:	0018      	movs	r0, r3
 8001a3c:	f001 f8b0 	bl	8002ba0 <HAL_GPIO_ReadPin>
 8001a40:	0003      	movs	r3, r0
 8001a42:	005b      	lsls	r3, r3, #1
 8001a44:	b2d9      	uxtb	r1, r3
 8001a46:	1dfb      	adds	r3, r7, #7
 8001a48:	1dfa      	adds	r2, r7, #7
 8001a4a:	7812      	ldrb	r2, [r2, #0]
 8001a4c:	188a      	adds	r2, r1, r2
 8001a4e:	701a      	strb	r2, [r3, #0]
	config += 4 * HAL_GPIO_ReadPin(CONFIG_BIT2_GPIO_Port, CONFIG_BIT2_Pin);
 8001a50:	4b0f      	ldr	r3, [pc, #60]	; (8001a90 <getConfigBits+0x70>)
 8001a52:	2104      	movs	r1, #4
 8001a54:	0018      	movs	r0, r3
 8001a56:	f001 f8a3 	bl	8002ba0 <HAL_GPIO_ReadPin>
 8001a5a:	0003      	movs	r3, r0
 8001a5c:	009b      	lsls	r3, r3, #2
 8001a5e:	b2d9      	uxtb	r1, r3
 8001a60:	1dfb      	adds	r3, r7, #7
 8001a62:	1dfa      	adds	r2, r7, #7
 8001a64:	7812      	ldrb	r2, [r2, #0]
 8001a66:	188a      	adds	r2, r1, r2
 8001a68:	701a      	strb	r2, [r3, #0]
	config += 8 * HAL_GPIO_ReadPin(CONFIG_BIT3_GPIO_Port, CONFIG_BIT3_Pin);
 8001a6a:	4b09      	ldr	r3, [pc, #36]	; (8001a90 <getConfigBits+0x70>)
 8001a6c:	2108      	movs	r1, #8
 8001a6e:	0018      	movs	r0, r3
 8001a70:	f001 f896 	bl	8002ba0 <HAL_GPIO_ReadPin>
 8001a74:	0003      	movs	r3, r0
 8001a76:	00db      	lsls	r3, r3, #3
 8001a78:	b2d9      	uxtb	r1, r3
 8001a7a:	1dfb      	adds	r3, r7, #7
 8001a7c:	1dfa      	adds	r2, r7, #7
 8001a7e:	7812      	ldrb	r2, [r2, #0]
 8001a80:	188a      	adds	r2, r1, r2
 8001a82:	701a      	strb	r2, [r3, #0]
	return config;
 8001a84:	1dfb      	adds	r3, r7, #7
 8001a86:	781b      	ldrb	r3, [r3, #0]
}
 8001a88:	0018      	movs	r0, r3
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	b003      	add	sp, #12
 8001a8e:	bd90      	pop	{r4, r7, pc}
 8001a90:	48000800 	.word	0x48000800

08001a94 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a94:	480d      	ldr	r0, [pc, #52]	; (8001acc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a96:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a98:	480d      	ldr	r0, [pc, #52]	; (8001ad0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a9a:	490e      	ldr	r1, [pc, #56]	; (8001ad4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a9c:	4a0e      	ldr	r2, [pc, #56]	; (8001ad8 <LoopForever+0xe>)
  movs r3, #0
 8001a9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001aa0:	e002      	b.n	8001aa8 <LoopCopyDataInit>

08001aa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001aa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001aa6:	3304      	adds	r3, #4

08001aa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001aa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001aaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001aac:	d3f9      	bcc.n	8001aa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001aae:	4a0b      	ldr	r2, [pc, #44]	; (8001adc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001ab0:	4c0b      	ldr	r4, [pc, #44]	; (8001ae0 <LoopForever+0x16>)
  movs r3, #0
 8001ab2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ab4:	e001      	b.n	8001aba <LoopFillZerobss>

08001ab6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ab6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ab8:	3204      	adds	r2, #4

08001aba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001aba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001abc:	d3fb      	bcc.n	8001ab6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001abe:	f7ff ff79 	bl	80019b4 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8001ac2:	f008 fdb3 	bl	800a62c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ac6:	f7fe fe25 	bl	8000714 <main>

08001aca <LoopForever>:

LoopForever:
    b LoopForever
 8001aca:	e7fe      	b.n	8001aca <LoopForever>
  ldr   r0, =_estack
 8001acc:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8001ad0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ad4:	20000180 	.word	0x20000180
  ldr r2, =_sidata
 8001ad8:	0800a8c0 	.word	0x0800a8c0
  ldr r2, =_sbss
 8001adc:	20000180 	.word	0x20000180
  ldr r4, =_ebss
 8001ae0:	2000154c 	.word	0x2000154c

08001ae4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ae4:	e7fe      	b.n	8001ae4 <ADC1_COMP_IRQHandler>
	...

08001ae8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001aec:	4b07      	ldr	r3, [pc, #28]	; (8001b0c <HAL_Init+0x24>)
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	4b06      	ldr	r3, [pc, #24]	; (8001b0c <HAL_Init+0x24>)
 8001af2:	2110      	movs	r1, #16
 8001af4:	430a      	orrs	r2, r1
 8001af6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001af8:	2000      	movs	r0, #0
 8001afa:	f000 f809 	bl	8001b10 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001afe:	f7ff fdc9 	bl	8001694 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b02:	2300      	movs	r3, #0
}
 8001b04:	0018      	movs	r0, r3
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	46c0      	nop			; (mov r8, r8)
 8001b0c:	40022000 	.word	0x40022000

08001b10 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b10:	b590      	push	{r4, r7, lr}
 8001b12:	b083      	sub	sp, #12
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b18:	4b14      	ldr	r3, [pc, #80]	; (8001b6c <HAL_InitTick+0x5c>)
 8001b1a:	681c      	ldr	r4, [r3, #0]
 8001b1c:	4b14      	ldr	r3, [pc, #80]	; (8001b70 <HAL_InitTick+0x60>)
 8001b1e:	781b      	ldrb	r3, [r3, #0]
 8001b20:	0019      	movs	r1, r3
 8001b22:	23fa      	movs	r3, #250	; 0xfa
 8001b24:	0098      	lsls	r0, r3, #2
 8001b26:	f7fe faef 	bl	8000108 <__udivsi3>
 8001b2a:	0003      	movs	r3, r0
 8001b2c:	0019      	movs	r1, r3
 8001b2e:	0020      	movs	r0, r4
 8001b30:	f7fe faea 	bl	8000108 <__udivsi3>
 8001b34:	0003      	movs	r3, r0
 8001b36:	0018      	movs	r0, r3
 8001b38:	f000 fd15 	bl	8002566 <HAL_SYSTICK_Config>
 8001b3c:	1e03      	subs	r3, r0, #0
 8001b3e:	d001      	beq.n	8001b44 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e00f      	b.n	8001b64 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2b03      	cmp	r3, #3
 8001b48:	d80b      	bhi.n	8001b62 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b4a:	6879      	ldr	r1, [r7, #4]
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	425b      	negs	r3, r3
 8001b50:	2200      	movs	r2, #0
 8001b52:	0018      	movs	r0, r3
 8001b54:	f000 fce2 	bl	800251c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b58:	4b06      	ldr	r3, [pc, #24]	; (8001b74 <HAL_InitTick+0x64>)
 8001b5a:	687a      	ldr	r2, [r7, #4]
 8001b5c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	e000      	b.n	8001b64 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
}
 8001b64:	0018      	movs	r0, r3
 8001b66:	46bd      	mov	sp, r7
 8001b68:	b003      	add	sp, #12
 8001b6a:	bd90      	pop	{r4, r7, pc}
 8001b6c:	20000004 	.word	0x20000004
 8001b70:	2000000c 	.word	0x2000000c
 8001b74:	20000008 	.word	0x20000008

08001b78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b7c:	4b05      	ldr	r3, [pc, #20]	; (8001b94 <HAL_IncTick+0x1c>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	001a      	movs	r2, r3
 8001b82:	4b05      	ldr	r3, [pc, #20]	; (8001b98 <HAL_IncTick+0x20>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	18d2      	adds	r2, r2, r3
 8001b88:	4b03      	ldr	r3, [pc, #12]	; (8001b98 <HAL_IncTick+0x20>)
 8001b8a:	601a      	str	r2, [r3, #0]
}
 8001b8c:	46c0      	nop			; (mov r8, r8)
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	46c0      	nop			; (mov r8, r8)
 8001b94:	2000000c 	.word	0x2000000c
 8001b98:	200005c0 	.word	0x200005c0

08001b9c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001ba0:	4b02      	ldr	r3, [pc, #8]	; (8001bac <HAL_GetTick+0x10>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
}
 8001ba4:	0018      	movs	r0, r3
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	46c0      	nop			; (mov r8, r8)
 8001bac:	200005c0 	.word	0x200005c0

08001bb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b084      	sub	sp, #16
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001bb8:	f7ff fff0 	bl	8001b9c <HAL_GetTick>
 8001bbc:	0003      	movs	r3, r0
 8001bbe:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	d005      	beq.n	8001bd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001bca:	4b09      	ldr	r3, [pc, #36]	; (8001bf0 <HAL_Delay+0x40>)
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	001a      	movs	r2, r3
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	189b      	adds	r3, r3, r2
 8001bd4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001bd6:	46c0      	nop			; (mov r8, r8)
 8001bd8:	f7ff ffe0 	bl	8001b9c <HAL_GetTick>
 8001bdc:	0002      	movs	r2, r0
 8001bde:	68bb      	ldr	r3, [r7, #8]
 8001be0:	1ad3      	subs	r3, r2, r3
 8001be2:	68fa      	ldr	r2, [r7, #12]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d8f7      	bhi.n	8001bd8 <HAL_Delay+0x28>
  {
  }
}
 8001be8:	46c0      	nop			; (mov r8, r8)
 8001bea:	46bd      	mov	sp, r7
 8001bec:	b004      	add	sp, #16
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	2000000c 	.word	0x2000000c

08001bf4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bfc:	230f      	movs	r3, #15
 8001bfe:	18fb      	adds	r3, r7, r3
 8001c00:	2200      	movs	r2, #0
 8001c02:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8001c04:	2300      	movs	r3, #0
 8001c06:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d101      	bne.n	8001c12 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e125      	b.n	8001e5e <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d10a      	bne.n	8001c30 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2234      	movs	r2, #52	; 0x34
 8001c24:	2100      	movs	r1, #0
 8001c26:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	0018      	movs	r0, r3
 8001c2c:	f7ff fd56 	bl	80016dc <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c34:	2210      	movs	r2, #16
 8001c36:	4013      	ands	r3, r2
 8001c38:	d000      	beq.n	8001c3c <HAL_ADC_Init+0x48>
 8001c3a:	e103      	b.n	8001e44 <HAL_ADC_Init+0x250>
 8001c3c:	230f      	movs	r3, #15
 8001c3e:	18fb      	adds	r3, r7, r3
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d000      	beq.n	8001c48 <HAL_ADC_Init+0x54>
 8001c46:	e0fd      	b.n	8001e44 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	689b      	ldr	r3, [r3, #8]
 8001c4e:	2204      	movs	r2, #4
 8001c50:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8001c52:	d000      	beq.n	8001c56 <HAL_ADC_Init+0x62>
 8001c54:	e0f6      	b.n	8001e44 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c5a:	4a83      	ldr	r2, [pc, #524]	; (8001e68 <HAL_ADC_Init+0x274>)
 8001c5c:	4013      	ands	r3, r2
 8001c5e:	2202      	movs	r2, #2
 8001c60:	431a      	orrs	r2, r3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	2203      	movs	r2, #3
 8001c6e:	4013      	ands	r3, r2
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d112      	bne.n	8001c9a <HAL_ADC_Init+0xa6>
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	2201      	movs	r2, #1
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d009      	beq.n	8001c96 <HAL_ADC_Init+0xa2>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	68da      	ldr	r2, [r3, #12]
 8001c88:	2380      	movs	r3, #128	; 0x80
 8001c8a:	021b      	lsls	r3, r3, #8
 8001c8c:	401a      	ands	r2, r3
 8001c8e:	2380      	movs	r3, #128	; 0x80
 8001c90:	021b      	lsls	r3, r3, #8
 8001c92:	429a      	cmp	r2, r3
 8001c94:	d101      	bne.n	8001c9a <HAL_ADC_Init+0xa6>
 8001c96:	2301      	movs	r3, #1
 8001c98:	e000      	b.n	8001c9c <HAL_ADC_Init+0xa8>
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d116      	bne.n	8001cce <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	68db      	ldr	r3, [r3, #12]
 8001ca6:	2218      	movs	r2, #24
 8001ca8:	4393      	bics	r3, r2
 8001caa:	0019      	movs	r1, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	689a      	ldr	r2, [r3, #8]
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	430a      	orrs	r2, r1
 8001cb6:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	691b      	ldr	r3, [r3, #16]
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	0899      	lsrs	r1, r3, #2
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	685a      	ldr	r2, [r3, #4]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	430a      	orrs	r2, r1
 8001ccc:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	68da      	ldr	r2, [r3, #12]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4964      	ldr	r1, [pc, #400]	; (8001e6c <HAL_ADC_Init+0x278>)
 8001cda:	400a      	ands	r2, r1
 8001cdc:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	7e1b      	ldrb	r3, [r3, #24]
 8001ce2:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	7e5b      	ldrb	r3, [r3, #25]
 8001ce8:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001cea:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	7e9b      	ldrb	r3, [r3, #26]
 8001cf0:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001cf2:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d002      	beq.n	8001d02 <HAL_ADC_Init+0x10e>
 8001cfc:	2380      	movs	r3, #128	; 0x80
 8001cfe:	015b      	lsls	r3, r3, #5
 8001d00:	e000      	b.n	8001d04 <HAL_ADC_Init+0x110>
 8001d02:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001d04:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001d0a:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	691b      	ldr	r3, [r3, #16]
 8001d10:	2b02      	cmp	r3, #2
 8001d12:	d101      	bne.n	8001d18 <HAL_ADC_Init+0x124>
 8001d14:	2304      	movs	r3, #4
 8001d16:	e000      	b.n	8001d1a <HAL_ADC_Init+0x126>
 8001d18:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8001d1a:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2124      	movs	r1, #36	; 0x24
 8001d20:	5c5b      	ldrb	r3, [r3, r1]
 8001d22:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8001d24:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001d26:	68ba      	ldr	r2, [r7, #8]
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	7edb      	ldrb	r3, [r3, #27]
 8001d30:	2b01      	cmp	r3, #1
 8001d32:	d115      	bne.n	8001d60 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	7e9b      	ldrb	r3, [r3, #26]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d105      	bne.n	8001d48 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	2280      	movs	r2, #128	; 0x80
 8001d40:	0252      	lsls	r2, r2, #9
 8001d42:	4313      	orrs	r3, r2
 8001d44:	60bb      	str	r3, [r7, #8]
 8001d46:	e00b      	b.n	8001d60 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d4c:	2220      	movs	r2, #32
 8001d4e:	431a      	orrs	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d58:	2201      	movs	r2, #1
 8001d5a:	431a      	orrs	r2, r3
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	69da      	ldr	r2, [r3, #28]
 8001d64:	23c2      	movs	r3, #194	; 0xc2
 8001d66:	33ff      	adds	r3, #255	; 0xff
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d007      	beq.n	8001d7c <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001d74:	4313      	orrs	r3, r2
 8001d76:	68ba      	ldr	r2, [r7, #8]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	68d9      	ldr	r1, [r3, #12]
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	68ba      	ldr	r2, [r7, #8]
 8001d88:	430a      	orrs	r2, r1
 8001d8a:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d90:	2380      	movs	r3, #128	; 0x80
 8001d92:	055b      	lsls	r3, r3, #21
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d01b      	beq.n	8001dd0 <HAL_ADC_Init+0x1dc>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d9c:	2b01      	cmp	r3, #1
 8001d9e:	d017      	beq.n	8001dd0 <HAL_ADC_Init+0x1dc>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d013      	beq.n	8001dd0 <HAL_ADC_Init+0x1dc>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dac:	2b03      	cmp	r3, #3
 8001dae:	d00f      	beq.n	8001dd0 <HAL_ADC_Init+0x1dc>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001db4:	2b04      	cmp	r3, #4
 8001db6:	d00b      	beq.n	8001dd0 <HAL_ADC_Init+0x1dc>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dbc:	2b05      	cmp	r3, #5
 8001dbe:	d007      	beq.n	8001dd0 <HAL_ADC_Init+0x1dc>
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dc4:	2b06      	cmp	r3, #6
 8001dc6:	d003      	beq.n	8001dd0 <HAL_ADC_Init+0x1dc>
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dcc:	2b07      	cmp	r3, #7
 8001dce:	d112      	bne.n	8001df6 <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	695a      	ldr	r2, [r3, #20]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	2107      	movs	r1, #7
 8001ddc:	438a      	bics	r2, r1
 8001dde:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	6959      	ldr	r1, [r3, #20]
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dea:	2207      	movs	r2, #7
 8001dec:	401a      	ands	r2, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	430a      	orrs	r2, r1
 8001df4:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	4a1c      	ldr	r2, [pc, #112]	; (8001e70 <HAL_ADC_Init+0x27c>)
 8001dfe:	4013      	ands	r3, r2
 8001e00:	68ba      	ldr	r2, [r7, #8]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d10b      	bne.n	8001e1e <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e10:	2203      	movs	r2, #3
 8001e12:	4393      	bics	r3, r2
 8001e14:	2201      	movs	r2, #1
 8001e16:	431a      	orrs	r2, r3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001e1c:	e01c      	b.n	8001e58 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e22:	2212      	movs	r2, #18
 8001e24:	4393      	bics	r3, r2
 8001e26:	2210      	movs	r2, #16
 8001e28:	431a      	orrs	r2, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e32:	2201      	movs	r2, #1
 8001e34:	431a      	orrs	r2, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8001e3a:	230f      	movs	r3, #15
 8001e3c:	18fb      	adds	r3, r7, r3
 8001e3e:	2201      	movs	r2, #1
 8001e40:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8001e42:	e009      	b.n	8001e58 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e48:	2210      	movs	r2, #16
 8001e4a:	431a      	orrs	r2, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8001e50:	230f      	movs	r3, #15
 8001e52:	18fb      	adds	r3, r7, r3
 8001e54:	2201      	movs	r2, #1
 8001e56:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001e58:	230f      	movs	r3, #15
 8001e5a:	18fb      	adds	r3, r7, r3
 8001e5c:	781b      	ldrb	r3, [r3, #0]
}
 8001e5e:	0018      	movs	r0, r3
 8001e60:	46bd      	mov	sp, r7
 8001e62:	b004      	add	sp, #16
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	46c0      	nop			; (mov r8, r8)
 8001e68:	fffffefd 	.word	0xfffffefd
 8001e6c:	fffe0219 	.word	0xfffe0219
 8001e70:	833fffe7 	.word	0x833fffe7

08001e74 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001e74:	b590      	push	{r4, r7, lr}
 8001e76:	b087      	sub	sp, #28
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	60f8      	str	r0, [r7, #12]
 8001e7c:	60b9      	str	r1, [r7, #8]
 8001e7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e80:	2317      	movs	r3, #23
 8001e82:	18fb      	adds	r3, r7, r3
 8001e84:	2200      	movs	r2, #0
 8001e86:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	2204      	movs	r2, #4
 8001e90:	4013      	ands	r3, r2
 8001e92:	d15e      	bne.n	8001f52 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	2234      	movs	r2, #52	; 0x34
 8001e98:	5c9b      	ldrb	r3, [r3, r2]
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d101      	bne.n	8001ea2 <HAL_ADC_Start_DMA+0x2e>
 8001e9e:	2302      	movs	r3, #2
 8001ea0:	e05e      	b.n	8001f60 <HAL_ADC_Start_DMA+0xec>
 8001ea2:	68fb      	ldr	r3, [r7, #12]
 8001ea4:	2234      	movs	r2, #52	; 0x34
 8001ea6:	2101      	movs	r1, #1
 8001ea8:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	7e5b      	ldrb	r3, [r3, #25]
 8001eae:	2b01      	cmp	r3, #1
 8001eb0:	d007      	beq.n	8001ec2 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001eb2:	2317      	movs	r3, #23
 8001eb4:	18fc      	adds	r4, r7, r3
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	0018      	movs	r0, r3
 8001eba:	f000 f983 	bl	80021c4 <ADC_Enable>
 8001ebe:	0003      	movs	r3, r0
 8001ec0:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001ec2:	2317      	movs	r3, #23
 8001ec4:	18fb      	adds	r3, r7, r3
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d146      	bne.n	8001f5a <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ed0:	4a25      	ldr	r2, [pc, #148]	; (8001f68 <HAL_ADC_Start_DMA+0xf4>)
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	2280      	movs	r2, #128	; 0x80
 8001ed6:	0052      	lsls	r2, r2, #1
 8001ed8:	431a      	orrs	r2, r3
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	2234      	movs	r2, #52	; 0x34
 8001ee8:	2100      	movs	r1, #0
 8001eea:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef0:	4a1e      	ldr	r2, [pc, #120]	; (8001f6c <HAL_ADC_Start_DMA+0xf8>)
 8001ef2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef8:	4a1d      	ldr	r2, [pc, #116]	; (8001f70 <HAL_ADC_Start_DMA+0xfc>)
 8001efa:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f00:	4a1c      	ldr	r2, [pc, #112]	; (8001f74 <HAL_ADC_Start_DMA+0x100>)
 8001f02:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	221c      	movs	r2, #28
 8001f0a:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	685a      	ldr	r2, [r3, #4]
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	2110      	movs	r1, #16
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	68da      	ldr	r2, [r3, #12]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	2101      	movs	r1, #1
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	3340      	adds	r3, #64	; 0x40
 8001f36:	0019      	movs	r1, r3
 8001f38:	68ba      	ldr	r2, [r7, #8]
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	f000 fb68 	bl	8002610 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	689a      	ldr	r2, [r3, #8]
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	2104      	movs	r1, #4
 8001f4c:	430a      	orrs	r2, r1
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	e003      	b.n	8001f5a <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001f52:	2317      	movs	r3, #23
 8001f54:	18fb      	adds	r3, r7, r3
 8001f56:	2202      	movs	r2, #2
 8001f58:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 8001f5a:	2317      	movs	r3, #23
 8001f5c:	18fb      	adds	r3, r7, r3
 8001f5e:	781b      	ldrb	r3, [r3, #0]
}
 8001f60:	0018      	movs	r0, r3
 8001f62:	46bd      	mov	sp, r7
 8001f64:	b007      	add	sp, #28
 8001f66:	bd90      	pop	{r4, r7, pc}
 8001f68:	fffff0fe 	.word	0xfffff0fe
 8001f6c:	080022bd 	.word	0x080022bd
 8001f70:	08002371 	.word	0x08002371
 8001f74:	0800238f 	.word	0x0800238f

08001f78 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001f80:	46c0      	nop			; (mov r8, r8)
 8001f82:	46bd      	mov	sp, r7
 8001f84:	b002      	add	sp, #8
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001f90:	46c0      	nop			; (mov r8, r8)
 8001f92:	46bd      	mov	sp, r7
 8001f94:	b002      	add	sp, #8
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001fa0:	46c0      	nop			; (mov r8, r8)
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	b002      	add	sp, #8
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fb2:	230f      	movs	r3, #15
 8001fb4:	18fb      	adds	r3, r7, r3
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fc2:	2380      	movs	r3, #128	; 0x80
 8001fc4:	055b      	lsls	r3, r3, #21
 8001fc6:	429a      	cmp	r2, r3
 8001fc8:	d011      	beq.n	8001fee <HAL_ADC_ConfigChannel+0x46>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d00d      	beq.n	8001fee <HAL_ADC_ConfigChannel+0x46>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d009      	beq.n	8001fee <HAL_ADC_ConfigChannel+0x46>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fde:	2b03      	cmp	r3, #3
 8001fe0:	d005      	beq.n	8001fee <HAL_ADC_ConfigChannel+0x46>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fe6:	2b04      	cmp	r3, #4
 8001fe8:	d001      	beq.n	8001fee <HAL_ADC_ConfigChannel+0x46>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2234      	movs	r2, #52	; 0x34
 8001ff2:	5c9b      	ldrb	r3, [r3, r2]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d101      	bne.n	8001ffc <HAL_ADC_ConfigChannel+0x54>
 8001ff8:	2302      	movs	r3, #2
 8001ffa:	e0d0      	b.n	800219e <HAL_ADC_ConfigChannel+0x1f6>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2234      	movs	r2, #52	; 0x34
 8002000:	2101      	movs	r1, #1
 8002002:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	2204      	movs	r2, #4
 800200c:	4013      	ands	r3, r2
 800200e:	d000      	beq.n	8002012 <HAL_ADC_ConfigChannel+0x6a>
 8002010:	e0b4      	b.n	800217c <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	4a64      	ldr	r2, [pc, #400]	; (80021a8 <HAL_ADC_ConfigChannel+0x200>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d100      	bne.n	800201e <HAL_ADC_ConfigChannel+0x76>
 800201c:	e082      	b.n	8002124 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2201      	movs	r2, #1
 800202a:	409a      	lsls	r2, r3
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	430a      	orrs	r2, r1
 8002032:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002038:	2380      	movs	r3, #128	; 0x80
 800203a:	055b      	lsls	r3, r3, #21
 800203c:	429a      	cmp	r2, r3
 800203e:	d037      	beq.n	80020b0 <HAL_ADC_ConfigChannel+0x108>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002044:	2b01      	cmp	r3, #1
 8002046:	d033      	beq.n	80020b0 <HAL_ADC_ConfigChannel+0x108>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800204c:	2b02      	cmp	r3, #2
 800204e:	d02f      	beq.n	80020b0 <HAL_ADC_ConfigChannel+0x108>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002054:	2b03      	cmp	r3, #3
 8002056:	d02b      	beq.n	80020b0 <HAL_ADC_ConfigChannel+0x108>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800205c:	2b04      	cmp	r3, #4
 800205e:	d027      	beq.n	80020b0 <HAL_ADC_ConfigChannel+0x108>
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002064:	2b05      	cmp	r3, #5
 8002066:	d023      	beq.n	80020b0 <HAL_ADC_ConfigChannel+0x108>
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800206c:	2b06      	cmp	r3, #6
 800206e:	d01f      	beq.n	80020b0 <HAL_ADC_ConfigChannel+0x108>
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002074:	2b07      	cmp	r3, #7
 8002076:	d01b      	beq.n	80020b0 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8002078:	683b      	ldr	r3, [r7, #0]
 800207a:	689a      	ldr	r2, [r3, #8]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	695b      	ldr	r3, [r3, #20]
 8002082:	2107      	movs	r1, #7
 8002084:	400b      	ands	r3, r1
 8002086:	429a      	cmp	r2, r3
 8002088:	d012      	beq.n	80020b0 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	695a      	ldr	r2, [r3, #20]
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2107      	movs	r1, #7
 8002096:	438a      	bics	r2, r1
 8002098:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	6959      	ldr	r1, [r3, #20]
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	689b      	ldr	r3, [r3, #8]
 80020a4:	2207      	movs	r2, #7
 80020a6:	401a      	ands	r2, r3
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	430a      	orrs	r2, r1
 80020ae:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2b10      	cmp	r3, #16
 80020b6:	d007      	beq.n	80020c8 <HAL_ADC_ConfigChannel+0x120>
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	2b11      	cmp	r3, #17
 80020be:	d003      	beq.n	80020c8 <HAL_ADC_ConfigChannel+0x120>
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2b12      	cmp	r3, #18
 80020c6:	d163      	bne.n	8002190 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80020c8:	4b38      	ldr	r3, [pc, #224]	; (80021ac <HAL_ADC_ConfigChannel+0x204>)
 80020ca:	6819      	ldr	r1, [r3, #0]
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2b10      	cmp	r3, #16
 80020d2:	d009      	beq.n	80020e8 <HAL_ADC_ConfigChannel+0x140>
 80020d4:	683b      	ldr	r3, [r7, #0]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2b11      	cmp	r3, #17
 80020da:	d102      	bne.n	80020e2 <HAL_ADC_ConfigChannel+0x13a>
 80020dc:	2380      	movs	r3, #128	; 0x80
 80020de:	03db      	lsls	r3, r3, #15
 80020e0:	e004      	b.n	80020ec <HAL_ADC_ConfigChannel+0x144>
 80020e2:	2380      	movs	r3, #128	; 0x80
 80020e4:	045b      	lsls	r3, r3, #17
 80020e6:	e001      	b.n	80020ec <HAL_ADC_ConfigChannel+0x144>
 80020e8:	2380      	movs	r3, #128	; 0x80
 80020ea:	041b      	lsls	r3, r3, #16
 80020ec:	4a2f      	ldr	r2, [pc, #188]	; (80021ac <HAL_ADC_ConfigChannel+0x204>)
 80020ee:	430b      	orrs	r3, r1
 80020f0:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	2b10      	cmp	r3, #16
 80020f8:	d14a      	bne.n	8002190 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80020fa:	4b2d      	ldr	r3, [pc, #180]	; (80021b0 <HAL_ADC_ConfigChannel+0x208>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	492d      	ldr	r1, [pc, #180]	; (80021b4 <HAL_ADC_ConfigChannel+0x20c>)
 8002100:	0018      	movs	r0, r3
 8002102:	f7fe f801 	bl	8000108 <__udivsi3>
 8002106:	0003      	movs	r3, r0
 8002108:	001a      	movs	r2, r3
 800210a:	0013      	movs	r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	189b      	adds	r3, r3, r2
 8002110:	005b      	lsls	r3, r3, #1
 8002112:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002114:	e002      	b.n	800211c <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	3b01      	subs	r3, #1
 800211a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d1f9      	bne.n	8002116 <HAL_ADC_ConfigChannel+0x16e>
 8002122:	e035      	b.n	8002190 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2101      	movs	r1, #1
 8002130:	4099      	lsls	r1, r3
 8002132:	000b      	movs	r3, r1
 8002134:	43d9      	mvns	r1, r3
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	400a      	ands	r2, r1
 800213c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	2b10      	cmp	r3, #16
 8002144:	d007      	beq.n	8002156 <HAL_ADC_ConfigChannel+0x1ae>
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	2b11      	cmp	r3, #17
 800214c:	d003      	beq.n	8002156 <HAL_ADC_ConfigChannel+0x1ae>
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	2b12      	cmp	r3, #18
 8002154:	d11c      	bne.n	8002190 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8002156:	4b15      	ldr	r3, [pc, #84]	; (80021ac <HAL_ADC_ConfigChannel+0x204>)
 8002158:	6819      	ldr	r1, [r3, #0]
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	2b10      	cmp	r3, #16
 8002160:	d007      	beq.n	8002172 <HAL_ADC_ConfigChannel+0x1ca>
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	2b11      	cmp	r3, #17
 8002168:	d101      	bne.n	800216e <HAL_ADC_ConfigChannel+0x1c6>
 800216a:	4b13      	ldr	r3, [pc, #76]	; (80021b8 <HAL_ADC_ConfigChannel+0x210>)
 800216c:	e002      	b.n	8002174 <HAL_ADC_ConfigChannel+0x1cc>
 800216e:	4b13      	ldr	r3, [pc, #76]	; (80021bc <HAL_ADC_ConfigChannel+0x214>)
 8002170:	e000      	b.n	8002174 <HAL_ADC_ConfigChannel+0x1cc>
 8002172:	4b13      	ldr	r3, [pc, #76]	; (80021c0 <HAL_ADC_ConfigChannel+0x218>)
 8002174:	4a0d      	ldr	r2, [pc, #52]	; (80021ac <HAL_ADC_ConfigChannel+0x204>)
 8002176:	400b      	ands	r3, r1
 8002178:	6013      	str	r3, [r2, #0]
 800217a:	e009      	b.n	8002190 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002180:	2220      	movs	r2, #32
 8002182:	431a      	orrs	r2, r3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8002188:	230f      	movs	r3, #15
 800218a:	18fb      	adds	r3, r7, r3
 800218c:	2201      	movs	r2, #1
 800218e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2234      	movs	r2, #52	; 0x34
 8002194:	2100      	movs	r1, #0
 8002196:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8002198:	230f      	movs	r3, #15
 800219a:	18fb      	adds	r3, r7, r3
 800219c:	781b      	ldrb	r3, [r3, #0]
}
 800219e:	0018      	movs	r0, r3
 80021a0:	46bd      	mov	sp, r7
 80021a2:	b004      	add	sp, #16
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	46c0      	nop			; (mov r8, r8)
 80021a8:	00001001 	.word	0x00001001
 80021ac:	40012708 	.word	0x40012708
 80021b0:	20000004 	.word	0x20000004
 80021b4:	000f4240 	.word	0x000f4240
 80021b8:	ffbfffff 	.word	0xffbfffff
 80021bc:	feffffff 	.word	0xfeffffff
 80021c0:	ff7fffff 	.word	0xff7fffff

080021c4 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b084      	sub	sp, #16
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80021cc:	2300      	movs	r3, #0
 80021ce:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80021d0:	2300      	movs	r3, #0
 80021d2:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	2203      	movs	r2, #3
 80021dc:	4013      	ands	r3, r2
 80021de:	2b01      	cmp	r3, #1
 80021e0:	d112      	bne.n	8002208 <ADC_Enable+0x44>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2201      	movs	r2, #1
 80021ea:	4013      	ands	r3, r2
 80021ec:	2b01      	cmp	r3, #1
 80021ee:	d009      	beq.n	8002204 <ADC_Enable+0x40>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	68da      	ldr	r2, [r3, #12]
 80021f6:	2380      	movs	r3, #128	; 0x80
 80021f8:	021b      	lsls	r3, r3, #8
 80021fa:	401a      	ands	r2, r3
 80021fc:	2380      	movs	r3, #128	; 0x80
 80021fe:	021b      	lsls	r3, r3, #8
 8002200:	429a      	cmp	r2, r3
 8002202:	d101      	bne.n	8002208 <ADC_Enable+0x44>
 8002204:	2301      	movs	r3, #1
 8002206:	e000      	b.n	800220a <ADC_Enable+0x46>
 8002208:	2300      	movs	r3, #0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d14b      	bne.n	80022a6 <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	4a26      	ldr	r2, [pc, #152]	; (80022b0 <ADC_Enable+0xec>)
 8002216:	4013      	ands	r3, r2
 8002218:	d00d      	beq.n	8002236 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800221e:	2210      	movs	r2, #16
 8002220:	431a      	orrs	r2, r3
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800222a:	2201      	movs	r2, #1
 800222c:	431a      	orrs	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e038      	b.n	80022a8 <ADC_Enable+0xe4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	689a      	ldr	r2, [r3, #8]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	2101      	movs	r1, #1
 8002242:	430a      	orrs	r2, r1
 8002244:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002246:	4b1b      	ldr	r3, [pc, #108]	; (80022b4 <ADC_Enable+0xf0>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	491b      	ldr	r1, [pc, #108]	; (80022b8 <ADC_Enable+0xf4>)
 800224c:	0018      	movs	r0, r3
 800224e:	f7fd ff5b 	bl	8000108 <__udivsi3>
 8002252:	0003      	movs	r3, r0
 8002254:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002256:	e002      	b.n	800225e <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	3b01      	subs	r3, #1
 800225c:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d1f9      	bne.n	8002258 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8002264:	f7ff fc9a 	bl	8001b9c <HAL_GetTick>
 8002268:	0003      	movs	r3, r0
 800226a:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800226c:	e014      	b.n	8002298 <ADC_Enable+0xd4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800226e:	f7ff fc95 	bl	8001b9c <HAL_GetTick>
 8002272:	0002      	movs	r2, r0
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	2b02      	cmp	r3, #2
 800227a:	d90d      	bls.n	8002298 <ADC_Enable+0xd4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002280:	2210      	movs	r2, #16
 8002282:	431a      	orrs	r2, r3
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	639a      	str	r2, [r3, #56]	; 0x38
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800228c:	2201      	movs	r2, #1
 800228e:	431a      	orrs	r2, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	63da      	str	r2, [r3, #60]	; 0x3c
      
        return HAL_ERROR;
 8002294:	2301      	movs	r3, #1
 8002296:	e007      	b.n	80022a8 <ADC_Enable+0xe4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	2201      	movs	r2, #1
 80022a0:	4013      	ands	r3, r2
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d1e3      	bne.n	800226e <ADC_Enable+0xaa>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 80022a6:	2300      	movs	r3, #0
}
 80022a8:	0018      	movs	r0, r3
 80022aa:	46bd      	mov	sp, r7
 80022ac:	b004      	add	sp, #16
 80022ae:	bd80      	pop	{r7, pc}
 80022b0:	80000017 	.word	0x80000017
 80022b4:	20000004 	.word	0x20000004
 80022b8:	000f4240 	.word	0x000f4240

080022bc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	b084      	sub	sp, #16
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c8:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022ce:	2250      	movs	r2, #80	; 0x50
 80022d0:	4013      	ands	r3, r2
 80022d2:	d140      	bne.n	8002356 <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022d8:	2280      	movs	r2, #128	; 0x80
 80022da:	0092      	lsls	r2, r2, #2
 80022dc:	431a      	orrs	r2, r3
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	68da      	ldr	r2, [r3, #12]
 80022e8:	23c0      	movs	r3, #192	; 0xc0
 80022ea:	011b      	lsls	r3, r3, #4
 80022ec:	4013      	ands	r3, r2
 80022ee:	d12d      	bne.n	800234c <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	7e9b      	ldrb	r3, [r3, #26]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d129      	bne.n	800234c <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	2208      	movs	r2, #8
 8002300:	4013      	ands	r3, r2
 8002302:	2b08      	cmp	r3, #8
 8002304:	d122      	bne.n	800234c <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	2204      	movs	r2, #4
 800230e:	4013      	ands	r3, r2
 8002310:	d110      	bne.n	8002334 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	685a      	ldr	r2, [r3, #4]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	210c      	movs	r1, #12
 800231e:	438a      	bics	r2, r1
 8002320:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002326:	4a11      	ldr	r2, [pc, #68]	; (800236c <ADC_DMAConvCplt+0xb0>)
 8002328:	4013      	ands	r3, r2
 800232a:	2201      	movs	r2, #1
 800232c:	431a      	orrs	r2, r3
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	639a      	str	r2, [r3, #56]	; 0x38
 8002332:	e00b      	b.n	800234c <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002338:	2220      	movs	r2, #32
 800233a:	431a      	orrs	r2, r3
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	639a      	str	r2, [r3, #56]	; 0x38
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002344:	2201      	movs	r2, #1
 8002346:	431a      	orrs	r2, r3
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	0018      	movs	r0, r3
 8002350:	f7ff fe12 	bl	8001f78 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8002354:	e005      	b.n	8002362 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	0010      	movs	r0, r2
 8002360:	4798      	blx	r3
}
 8002362:	46c0      	nop			; (mov r8, r8)
 8002364:	46bd      	mov	sp, r7
 8002366:	b004      	add	sp, #16
 8002368:	bd80      	pop	{r7, pc}
 800236a:	46c0      	nop			; (mov r8, r8)
 800236c:	fffffefe 	.word	0xfffffefe

08002370 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b084      	sub	sp, #16
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800237c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	0018      	movs	r0, r3
 8002382:	f7ff fe01 	bl	8001f88 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002386:	46c0      	nop			; (mov r8, r8)
 8002388:	46bd      	mov	sp, r7
 800238a:	b004      	add	sp, #16
 800238c:	bd80      	pop	{r7, pc}

0800238e <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800238e:	b580      	push	{r7, lr}
 8002390:	b084      	sub	sp, #16
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800239a:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023a0:	2240      	movs	r2, #64	; 0x40
 80023a2:	431a      	orrs	r2, r3
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023ac:	2204      	movs	r2, #4
 80023ae:	431a      	orrs	r2, r3
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	63da      	str	r2, [r3, #60]	; 0x3c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc); 
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	0018      	movs	r0, r3
 80023b8:	f7ff fdee 	bl	8001f98 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80023bc:	46c0      	nop			; (mov r8, r8)
 80023be:	46bd      	mov	sp, r7
 80023c0:	b004      	add	sp, #16
 80023c2:	bd80      	pop	{r7, pc}

080023c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	0002      	movs	r2, r0
 80023cc:	1dfb      	adds	r3, r7, #7
 80023ce:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80023d0:	1dfb      	adds	r3, r7, #7
 80023d2:	781b      	ldrb	r3, [r3, #0]
 80023d4:	2b7f      	cmp	r3, #127	; 0x7f
 80023d6:	d809      	bhi.n	80023ec <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80023d8:	1dfb      	adds	r3, r7, #7
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	001a      	movs	r2, r3
 80023de:	231f      	movs	r3, #31
 80023e0:	401a      	ands	r2, r3
 80023e2:	4b04      	ldr	r3, [pc, #16]	; (80023f4 <__NVIC_EnableIRQ+0x30>)
 80023e4:	2101      	movs	r1, #1
 80023e6:	4091      	lsls	r1, r2
 80023e8:	000a      	movs	r2, r1
 80023ea:	601a      	str	r2, [r3, #0]
  }
}
 80023ec:	46c0      	nop			; (mov r8, r8)
 80023ee:	46bd      	mov	sp, r7
 80023f0:	b002      	add	sp, #8
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	e000e100 	.word	0xe000e100

080023f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023f8:	b590      	push	{r4, r7, lr}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	0002      	movs	r2, r0
 8002400:	6039      	str	r1, [r7, #0]
 8002402:	1dfb      	adds	r3, r7, #7
 8002404:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002406:	1dfb      	adds	r3, r7, #7
 8002408:	781b      	ldrb	r3, [r3, #0]
 800240a:	2b7f      	cmp	r3, #127	; 0x7f
 800240c:	d828      	bhi.n	8002460 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800240e:	4a2f      	ldr	r2, [pc, #188]	; (80024cc <__NVIC_SetPriority+0xd4>)
 8002410:	1dfb      	adds	r3, r7, #7
 8002412:	781b      	ldrb	r3, [r3, #0]
 8002414:	b25b      	sxtb	r3, r3
 8002416:	089b      	lsrs	r3, r3, #2
 8002418:	33c0      	adds	r3, #192	; 0xc0
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	589b      	ldr	r3, [r3, r2]
 800241e:	1dfa      	adds	r2, r7, #7
 8002420:	7812      	ldrb	r2, [r2, #0]
 8002422:	0011      	movs	r1, r2
 8002424:	2203      	movs	r2, #3
 8002426:	400a      	ands	r2, r1
 8002428:	00d2      	lsls	r2, r2, #3
 800242a:	21ff      	movs	r1, #255	; 0xff
 800242c:	4091      	lsls	r1, r2
 800242e:	000a      	movs	r2, r1
 8002430:	43d2      	mvns	r2, r2
 8002432:	401a      	ands	r2, r3
 8002434:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	019b      	lsls	r3, r3, #6
 800243a:	22ff      	movs	r2, #255	; 0xff
 800243c:	401a      	ands	r2, r3
 800243e:	1dfb      	adds	r3, r7, #7
 8002440:	781b      	ldrb	r3, [r3, #0]
 8002442:	0018      	movs	r0, r3
 8002444:	2303      	movs	r3, #3
 8002446:	4003      	ands	r3, r0
 8002448:	00db      	lsls	r3, r3, #3
 800244a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800244c:	481f      	ldr	r0, [pc, #124]	; (80024cc <__NVIC_SetPriority+0xd4>)
 800244e:	1dfb      	adds	r3, r7, #7
 8002450:	781b      	ldrb	r3, [r3, #0]
 8002452:	b25b      	sxtb	r3, r3
 8002454:	089b      	lsrs	r3, r3, #2
 8002456:	430a      	orrs	r2, r1
 8002458:	33c0      	adds	r3, #192	; 0xc0
 800245a:	009b      	lsls	r3, r3, #2
 800245c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800245e:	e031      	b.n	80024c4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002460:	4a1b      	ldr	r2, [pc, #108]	; (80024d0 <__NVIC_SetPriority+0xd8>)
 8002462:	1dfb      	adds	r3, r7, #7
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	0019      	movs	r1, r3
 8002468:	230f      	movs	r3, #15
 800246a:	400b      	ands	r3, r1
 800246c:	3b08      	subs	r3, #8
 800246e:	089b      	lsrs	r3, r3, #2
 8002470:	3306      	adds	r3, #6
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	18d3      	adds	r3, r2, r3
 8002476:	3304      	adds	r3, #4
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	1dfa      	adds	r2, r7, #7
 800247c:	7812      	ldrb	r2, [r2, #0]
 800247e:	0011      	movs	r1, r2
 8002480:	2203      	movs	r2, #3
 8002482:	400a      	ands	r2, r1
 8002484:	00d2      	lsls	r2, r2, #3
 8002486:	21ff      	movs	r1, #255	; 0xff
 8002488:	4091      	lsls	r1, r2
 800248a:	000a      	movs	r2, r1
 800248c:	43d2      	mvns	r2, r2
 800248e:	401a      	ands	r2, r3
 8002490:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	019b      	lsls	r3, r3, #6
 8002496:	22ff      	movs	r2, #255	; 0xff
 8002498:	401a      	ands	r2, r3
 800249a:	1dfb      	adds	r3, r7, #7
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	0018      	movs	r0, r3
 80024a0:	2303      	movs	r3, #3
 80024a2:	4003      	ands	r3, r0
 80024a4:	00db      	lsls	r3, r3, #3
 80024a6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80024a8:	4809      	ldr	r0, [pc, #36]	; (80024d0 <__NVIC_SetPriority+0xd8>)
 80024aa:	1dfb      	adds	r3, r7, #7
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	001c      	movs	r4, r3
 80024b0:	230f      	movs	r3, #15
 80024b2:	4023      	ands	r3, r4
 80024b4:	3b08      	subs	r3, #8
 80024b6:	089b      	lsrs	r3, r3, #2
 80024b8:	430a      	orrs	r2, r1
 80024ba:	3306      	adds	r3, #6
 80024bc:	009b      	lsls	r3, r3, #2
 80024be:	18c3      	adds	r3, r0, r3
 80024c0:	3304      	adds	r3, #4
 80024c2:	601a      	str	r2, [r3, #0]
}
 80024c4:	46c0      	nop			; (mov r8, r8)
 80024c6:	46bd      	mov	sp, r7
 80024c8:	b003      	add	sp, #12
 80024ca:	bd90      	pop	{r4, r7, pc}
 80024cc:	e000e100 	.word	0xe000e100
 80024d0:	e000ed00 	.word	0xe000ed00

080024d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	3b01      	subs	r3, #1
 80024e0:	4a0c      	ldr	r2, [pc, #48]	; (8002514 <SysTick_Config+0x40>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d901      	bls.n	80024ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024e6:	2301      	movs	r3, #1
 80024e8:	e010      	b.n	800250c <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80024ea:	4b0b      	ldr	r3, [pc, #44]	; (8002518 <SysTick_Config+0x44>)
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	3a01      	subs	r2, #1
 80024f0:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80024f2:	2301      	movs	r3, #1
 80024f4:	425b      	negs	r3, r3
 80024f6:	2103      	movs	r1, #3
 80024f8:	0018      	movs	r0, r3
 80024fa:	f7ff ff7d 	bl	80023f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80024fe:	4b06      	ldr	r3, [pc, #24]	; (8002518 <SysTick_Config+0x44>)
 8002500:	2200      	movs	r2, #0
 8002502:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002504:	4b04      	ldr	r3, [pc, #16]	; (8002518 <SysTick_Config+0x44>)
 8002506:	2207      	movs	r2, #7
 8002508:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800250a:	2300      	movs	r3, #0
}
 800250c:	0018      	movs	r0, r3
 800250e:	46bd      	mov	sp, r7
 8002510:	b002      	add	sp, #8
 8002512:	bd80      	pop	{r7, pc}
 8002514:	00ffffff 	.word	0x00ffffff
 8002518:	e000e010 	.word	0xe000e010

0800251c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800251c:	b580      	push	{r7, lr}
 800251e:	b084      	sub	sp, #16
 8002520:	af00      	add	r7, sp, #0
 8002522:	60b9      	str	r1, [r7, #8]
 8002524:	607a      	str	r2, [r7, #4]
 8002526:	210f      	movs	r1, #15
 8002528:	187b      	adds	r3, r7, r1
 800252a:	1c02      	adds	r2, r0, #0
 800252c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800252e:	68ba      	ldr	r2, [r7, #8]
 8002530:	187b      	adds	r3, r7, r1
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	b25b      	sxtb	r3, r3
 8002536:	0011      	movs	r1, r2
 8002538:	0018      	movs	r0, r3
 800253a:	f7ff ff5d 	bl	80023f8 <__NVIC_SetPriority>
}
 800253e:	46c0      	nop			; (mov r8, r8)
 8002540:	46bd      	mov	sp, r7
 8002542:	b004      	add	sp, #16
 8002544:	bd80      	pop	{r7, pc}

08002546 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002546:	b580      	push	{r7, lr}
 8002548:	b082      	sub	sp, #8
 800254a:	af00      	add	r7, sp, #0
 800254c:	0002      	movs	r2, r0
 800254e:	1dfb      	adds	r3, r7, #7
 8002550:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002552:	1dfb      	adds	r3, r7, #7
 8002554:	781b      	ldrb	r3, [r3, #0]
 8002556:	b25b      	sxtb	r3, r3
 8002558:	0018      	movs	r0, r3
 800255a:	f7ff ff33 	bl	80023c4 <__NVIC_EnableIRQ>
}
 800255e:	46c0      	nop			; (mov r8, r8)
 8002560:	46bd      	mov	sp, r7
 8002562:	b002      	add	sp, #8
 8002564:	bd80      	pop	{r7, pc}

08002566 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002566:	b580      	push	{r7, lr}
 8002568:	b082      	sub	sp, #8
 800256a:	af00      	add	r7, sp, #0
 800256c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	0018      	movs	r0, r3
 8002572:	f7ff ffaf 	bl	80024d4 <SysTick_Config>
 8002576:	0003      	movs	r3, r0
}
 8002578:	0018      	movs	r0, r3
 800257a:	46bd      	mov	sp, r7
 800257c:	b002      	add	sp, #8
 800257e:	bd80      	pop	{r7, pc}

08002580 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002580:	b580      	push	{r7, lr}
 8002582:	b084      	sub	sp, #16
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002588:	2300      	movs	r3, #0
 800258a:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d101      	bne.n	8002596 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002592:	2301      	movs	r3, #1
 8002594:	e036      	b.n	8002604 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2221      	movs	r2, #33	; 0x21
 800259a:	2102      	movs	r1, #2
 800259c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	4a18      	ldr	r2, [pc, #96]	; (800260c <HAL_DMA_Init+0x8c>)
 80025aa:	4013      	ands	r3, r2
 80025ac:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80025b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	68db      	ldr	r3, [r3, #12]
 80025bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025c2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	695b      	ldr	r3, [r3, #20]
 80025c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025ce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	69db      	ldr	r3, [r3, #28]
 80025d4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80025d6:	68fa      	ldr	r2, [r7, #12]
 80025d8:	4313      	orrs	r3, r2
 80025da:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	68fa      	ldr	r2, [r7, #12]
 80025e2:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	0018      	movs	r0, r3
 80025e8:	f000 f946 	bl	8002878 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	2221      	movs	r2, #33	; 0x21
 80025f6:	2101      	movs	r1, #1
 80025f8:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2220      	movs	r2, #32
 80025fe:	2100      	movs	r1, #0
 8002600:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8002602:	2300      	movs	r3, #0
}  
 8002604:	0018      	movs	r0, r3
 8002606:	46bd      	mov	sp, r7
 8002608:	b004      	add	sp, #16
 800260a:	bd80      	pop	{r7, pc}
 800260c:	ffffc00f 	.word	0xffffc00f

08002610 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b086      	sub	sp, #24
 8002614:	af00      	add	r7, sp, #0
 8002616:	60f8      	str	r0, [r7, #12]
 8002618:	60b9      	str	r1, [r7, #8]
 800261a:	607a      	str	r2, [r7, #4]
 800261c:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800261e:	2317      	movs	r3, #23
 8002620:	18fb      	adds	r3, r7, r3
 8002622:	2200      	movs	r2, #0
 8002624:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	2220      	movs	r2, #32
 800262a:	5c9b      	ldrb	r3, [r3, r2]
 800262c:	2b01      	cmp	r3, #1
 800262e:	d101      	bne.n	8002634 <HAL_DMA_Start_IT+0x24>
 8002630:	2302      	movs	r3, #2
 8002632:	e04f      	b.n	80026d4 <HAL_DMA_Start_IT+0xc4>
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2220      	movs	r2, #32
 8002638:	2101      	movs	r1, #1
 800263a:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2221      	movs	r2, #33	; 0x21
 8002640:	5c9b      	ldrb	r3, [r3, r2]
 8002642:	b2db      	uxtb	r3, r3
 8002644:	2b01      	cmp	r3, #1
 8002646:	d13a      	bne.n	80026be <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2221      	movs	r2, #33	; 0x21
 800264c:	2102      	movs	r1, #2
 800264e:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2200      	movs	r2, #0
 8002654:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	2101      	movs	r1, #1
 8002662:	438a      	bics	r2, r1
 8002664:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	68b9      	ldr	r1, [r7, #8]
 800266c:	68f8      	ldr	r0, [r7, #12]
 800266e:	f000 f8d7 	bl	8002820 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002676:	2b00      	cmp	r3, #0
 8002678:	d008      	beq.n	800268c <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681a      	ldr	r2, [r3, #0]
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	210e      	movs	r1, #14
 8002686:	430a      	orrs	r2, r1
 8002688:	601a      	str	r2, [r3, #0]
 800268a:	e00f      	b.n	80026ac <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	210a      	movs	r1, #10
 8002698:	430a      	orrs	r2, r1
 800269a:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	2104      	movs	r1, #4
 80026a8:	438a      	bics	r2, r1
 80026aa:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	681a      	ldr	r2, [r3, #0]
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	2101      	movs	r1, #1
 80026b8:	430a      	orrs	r2, r1
 80026ba:	601a      	str	r2, [r3, #0]
 80026bc:	e007      	b.n	80026ce <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2220      	movs	r2, #32
 80026c2:	2100      	movs	r1, #0
 80026c4:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80026c6:	2317      	movs	r3, #23
 80026c8:	18fb      	adds	r3, r7, r3
 80026ca:	2202      	movs	r2, #2
 80026cc:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 80026ce:	2317      	movs	r3, #23
 80026d0:	18fb      	adds	r3, r7, r3
 80026d2:	781b      	ldrb	r3, [r3, #0]
} 
 80026d4:	0018      	movs	r0, r3
 80026d6:	46bd      	mov	sp, r7
 80026d8:	b006      	add	sp, #24
 80026da:	bd80      	pop	{r7, pc}

080026dc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f8:	2204      	movs	r2, #4
 80026fa:	409a      	lsls	r2, r3
 80026fc:	0013      	movs	r3, r2
 80026fe:	68fa      	ldr	r2, [r7, #12]
 8002700:	4013      	ands	r3, r2
 8002702:	d024      	beq.n	800274e <HAL_DMA_IRQHandler+0x72>
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	2204      	movs	r2, #4
 8002708:	4013      	ands	r3, r2
 800270a:	d020      	beq.n	800274e <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	2220      	movs	r2, #32
 8002714:	4013      	ands	r3, r2
 8002716:	d107      	bne.n	8002728 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	681a      	ldr	r2, [r3, #0]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2104      	movs	r1, #4
 8002724:	438a      	bics	r2, r1
 8002726:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002730:	2104      	movs	r1, #4
 8002732:	4091      	lsls	r1, r2
 8002734:	000a      	movs	r2, r1
 8002736:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800273c:	2b00      	cmp	r3, #0
 800273e:	d100      	bne.n	8002742 <HAL_DMA_IRQHandler+0x66>
 8002740:	e06a      	b.n	8002818 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002746:	687a      	ldr	r2, [r7, #4]
 8002748:	0010      	movs	r0, r2
 800274a:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 800274c:	e064      	b.n	8002818 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002752:	2202      	movs	r2, #2
 8002754:	409a      	lsls	r2, r3
 8002756:	0013      	movs	r3, r2
 8002758:	68fa      	ldr	r2, [r7, #12]
 800275a:	4013      	ands	r3, r2
 800275c:	d02b      	beq.n	80027b6 <HAL_DMA_IRQHandler+0xda>
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	2202      	movs	r2, #2
 8002762:	4013      	ands	r3, r2
 8002764:	d027      	beq.n	80027b6 <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2220      	movs	r2, #32
 800276e:	4013      	ands	r3, r2
 8002770:	d10b      	bne.n	800278a <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	681a      	ldr	r2, [r3, #0]
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	210a      	movs	r1, #10
 800277e:	438a      	bics	r2, r1
 8002780:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2221      	movs	r2, #33	; 0x21
 8002786:	2101      	movs	r1, #1
 8002788:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002792:	2102      	movs	r1, #2
 8002794:	4091      	lsls	r1, r2
 8002796:	000a      	movs	r2, r1
 8002798:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2220      	movs	r2, #32
 800279e:	2100      	movs	r1, #0
 80027a0:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d036      	beq.n	8002818 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ae:	687a      	ldr	r2, [r7, #4]
 80027b0:	0010      	movs	r0, r2
 80027b2:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 80027b4:	e030      	b.n	8002818 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ba:	2208      	movs	r2, #8
 80027bc:	409a      	lsls	r2, r3
 80027be:	0013      	movs	r3, r2
 80027c0:	68fa      	ldr	r2, [r7, #12]
 80027c2:	4013      	ands	r3, r2
 80027c4:	d028      	beq.n	8002818 <HAL_DMA_IRQHandler+0x13c>
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	2208      	movs	r2, #8
 80027ca:	4013      	ands	r3, r2
 80027cc:	d024      	beq.n	8002818 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	210e      	movs	r1, #14
 80027da:	438a      	bics	r2, r1
 80027dc:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027e6:	2101      	movs	r1, #1
 80027e8:	4091      	lsls	r1, r2
 80027ea:	000a      	movs	r2, r1
 80027ec:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2201      	movs	r2, #1
 80027f2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2221      	movs	r2, #33	; 0x21
 80027f8:	2101      	movs	r1, #1
 80027fa:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2220      	movs	r2, #32
 8002800:	2100      	movs	r1, #0
 8002802:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002808:	2b00      	cmp	r3, #0
 800280a:	d005      	beq.n	8002818 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	0010      	movs	r0, r2
 8002814:	4798      	blx	r3
    }
   }
}  
 8002816:	e7ff      	b.n	8002818 <HAL_DMA_IRQHandler+0x13c>
 8002818:	46c0      	nop			; (mov r8, r8)
 800281a:	46bd      	mov	sp, r7
 800281c:	b004      	add	sp, #16
 800281e:	bd80      	pop	{r7, pc}

08002820 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b084      	sub	sp, #16
 8002824:	af00      	add	r7, sp, #0
 8002826:	60f8      	str	r0, [r7, #12]
 8002828:	60b9      	str	r1, [r7, #8]
 800282a:	607a      	str	r2, [r7, #4]
 800282c:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002836:	2101      	movs	r1, #1
 8002838:	4091      	lsls	r1, r2
 800283a:	000a      	movs	r2, r1
 800283c:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	683a      	ldr	r2, [r7, #0]
 8002844:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	2b10      	cmp	r3, #16
 800284c:	d108      	bne.n	8002860 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	687a      	ldr	r2, [r7, #4]
 8002854:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	68ba      	ldr	r2, [r7, #8]
 800285c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800285e:	e007      	b.n	8002870 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	68ba      	ldr	r2, [r7, #8]
 8002866:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	687a      	ldr	r2, [r7, #4]
 800286e:	60da      	str	r2, [r3, #12]
}
 8002870:	46c0      	nop			; (mov r8, r8)
 8002872:	46bd      	mov	sp, r7
 8002874:	b004      	add	sp, #16
 8002876:	bd80      	pop	{r7, pc}

08002878 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b082      	sub	sp, #8
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a08      	ldr	r2, [pc, #32]	; (80028a8 <DMA_CalcBaseAndBitshift+0x30>)
 8002886:	4694      	mov	ip, r2
 8002888:	4463      	add	r3, ip
 800288a:	2114      	movs	r1, #20
 800288c:	0018      	movs	r0, r3
 800288e:	f7fd fc3b 	bl	8000108 <__udivsi3>
 8002892:	0003      	movs	r3, r0
 8002894:	009a      	lsls	r2, r3, #2
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a03      	ldr	r2, [pc, #12]	; (80028ac <DMA_CalcBaseAndBitshift+0x34>)
 800289e:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 80028a0:	46c0      	nop			; (mov r8, r8)
 80028a2:	46bd      	mov	sp, r7
 80028a4:	b002      	add	sp, #8
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	bffdfff8 	.word	0xbffdfff8
 80028ac:	40020000 	.word	0x40020000

080028b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b086      	sub	sp, #24
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
 80028b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028ba:	2300      	movs	r3, #0
 80028bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028be:	e155      	b.n	8002b6c <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	2101      	movs	r1, #1
 80028c6:	697a      	ldr	r2, [r7, #20]
 80028c8:	4091      	lsls	r1, r2
 80028ca:	000a      	movs	r2, r1
 80028cc:	4013      	ands	r3, r2
 80028ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d100      	bne.n	80028d8 <HAL_GPIO_Init+0x28>
 80028d6:	e146      	b.n	8002b66 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d00b      	beq.n	80028f8 <HAL_GPIO_Init+0x48>
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d007      	beq.n	80028f8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80028ec:	2b11      	cmp	r3, #17
 80028ee:	d003      	beq.n	80028f8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685b      	ldr	r3, [r3, #4]
 80028f4:	2b12      	cmp	r3, #18
 80028f6:	d130      	bne.n	800295a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	005b      	lsls	r3, r3, #1
 8002902:	2203      	movs	r2, #3
 8002904:	409a      	lsls	r2, r3
 8002906:	0013      	movs	r3, r2
 8002908:	43da      	mvns	r2, r3
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	4013      	ands	r3, r2
 800290e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	68da      	ldr	r2, [r3, #12]
 8002914:	697b      	ldr	r3, [r7, #20]
 8002916:	005b      	lsls	r3, r3, #1
 8002918:	409a      	lsls	r2, r3
 800291a:	0013      	movs	r3, r2
 800291c:	693a      	ldr	r2, [r7, #16]
 800291e:	4313      	orrs	r3, r2
 8002920:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	693a      	ldr	r2, [r7, #16]
 8002926:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800292e:	2201      	movs	r2, #1
 8002930:	697b      	ldr	r3, [r7, #20]
 8002932:	409a      	lsls	r2, r3
 8002934:	0013      	movs	r3, r2
 8002936:	43da      	mvns	r2, r3
 8002938:	693b      	ldr	r3, [r7, #16]
 800293a:	4013      	ands	r3, r2
 800293c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	091b      	lsrs	r3, r3, #4
 8002944:	2201      	movs	r2, #1
 8002946:	401a      	ands	r2, r3
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	409a      	lsls	r2, r3
 800294c:	0013      	movs	r3, r2
 800294e:	693a      	ldr	r2, [r7, #16]
 8002950:	4313      	orrs	r3, r2
 8002952:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	693a      	ldr	r2, [r7, #16]
 8002958:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	68db      	ldr	r3, [r3, #12]
 800295e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	005b      	lsls	r3, r3, #1
 8002964:	2203      	movs	r2, #3
 8002966:	409a      	lsls	r2, r3
 8002968:	0013      	movs	r3, r2
 800296a:	43da      	mvns	r2, r3
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	4013      	ands	r3, r2
 8002970:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002972:	683b      	ldr	r3, [r7, #0]
 8002974:	689a      	ldr	r2, [r3, #8]
 8002976:	697b      	ldr	r3, [r7, #20]
 8002978:	005b      	lsls	r3, r3, #1
 800297a:	409a      	lsls	r2, r3
 800297c:	0013      	movs	r3, r2
 800297e:	693a      	ldr	r2, [r7, #16]
 8002980:	4313      	orrs	r3, r2
 8002982:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	693a      	ldr	r2, [r7, #16]
 8002988:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	2b02      	cmp	r3, #2
 8002990:	d003      	beq.n	800299a <HAL_GPIO_Init+0xea>
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	2b12      	cmp	r3, #18
 8002998:	d123      	bne.n	80029e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	08da      	lsrs	r2, r3, #3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	3208      	adds	r2, #8
 80029a2:	0092      	lsls	r2, r2, #2
 80029a4:	58d3      	ldr	r3, [r2, r3]
 80029a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	2207      	movs	r2, #7
 80029ac:	4013      	ands	r3, r2
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	220f      	movs	r2, #15
 80029b2:	409a      	lsls	r2, r3
 80029b4:	0013      	movs	r3, r2
 80029b6:	43da      	mvns	r2, r3
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	4013      	ands	r3, r2
 80029bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80029be:	683b      	ldr	r3, [r7, #0]
 80029c0:	691a      	ldr	r2, [r3, #16]
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	2107      	movs	r1, #7
 80029c6:	400b      	ands	r3, r1
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	409a      	lsls	r2, r3
 80029cc:	0013      	movs	r3, r2
 80029ce:	693a      	ldr	r2, [r7, #16]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80029d4:	697b      	ldr	r3, [r7, #20]
 80029d6:	08da      	lsrs	r2, r3, #3
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	3208      	adds	r2, #8
 80029dc:	0092      	lsls	r2, r2, #2
 80029de:	6939      	ldr	r1, [r7, #16]
 80029e0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	2203      	movs	r2, #3
 80029ee:	409a      	lsls	r2, r3
 80029f0:	0013      	movs	r3, r2
 80029f2:	43da      	mvns	r2, r3
 80029f4:	693b      	ldr	r3, [r7, #16]
 80029f6:	4013      	ands	r3, r2
 80029f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	2203      	movs	r2, #3
 8002a00:	401a      	ands	r2, r3
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	005b      	lsls	r3, r3, #1
 8002a06:	409a      	lsls	r2, r3
 8002a08:	0013      	movs	r3, r2
 8002a0a:	693a      	ldr	r2, [r7, #16]
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685a      	ldr	r2, [r3, #4]
 8002a1a:	2380      	movs	r3, #128	; 0x80
 8002a1c:	055b      	lsls	r3, r3, #21
 8002a1e:	4013      	ands	r3, r2
 8002a20:	d100      	bne.n	8002a24 <HAL_GPIO_Init+0x174>
 8002a22:	e0a0      	b.n	8002b66 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a24:	4b57      	ldr	r3, [pc, #348]	; (8002b84 <HAL_GPIO_Init+0x2d4>)
 8002a26:	699a      	ldr	r2, [r3, #24]
 8002a28:	4b56      	ldr	r3, [pc, #344]	; (8002b84 <HAL_GPIO_Init+0x2d4>)
 8002a2a:	2101      	movs	r1, #1
 8002a2c:	430a      	orrs	r2, r1
 8002a2e:	619a      	str	r2, [r3, #24]
 8002a30:	4b54      	ldr	r3, [pc, #336]	; (8002b84 <HAL_GPIO_Init+0x2d4>)
 8002a32:	699b      	ldr	r3, [r3, #24]
 8002a34:	2201      	movs	r2, #1
 8002a36:	4013      	ands	r3, r2
 8002a38:	60bb      	str	r3, [r7, #8]
 8002a3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002a3c:	4a52      	ldr	r2, [pc, #328]	; (8002b88 <HAL_GPIO_Init+0x2d8>)
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	089b      	lsrs	r3, r3, #2
 8002a42:	3302      	adds	r3, #2
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	589b      	ldr	r3, [r3, r2]
 8002a48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a4a:	697b      	ldr	r3, [r7, #20]
 8002a4c:	2203      	movs	r2, #3
 8002a4e:	4013      	ands	r3, r2
 8002a50:	009b      	lsls	r3, r3, #2
 8002a52:	220f      	movs	r2, #15
 8002a54:	409a      	lsls	r2, r3
 8002a56:	0013      	movs	r3, r2
 8002a58:	43da      	mvns	r2, r3
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002a60:	687a      	ldr	r2, [r7, #4]
 8002a62:	2390      	movs	r3, #144	; 0x90
 8002a64:	05db      	lsls	r3, r3, #23
 8002a66:	429a      	cmp	r2, r3
 8002a68:	d019      	beq.n	8002a9e <HAL_GPIO_Init+0x1ee>
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	4a47      	ldr	r2, [pc, #284]	; (8002b8c <HAL_GPIO_Init+0x2dc>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d013      	beq.n	8002a9a <HAL_GPIO_Init+0x1ea>
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a46      	ldr	r2, [pc, #280]	; (8002b90 <HAL_GPIO_Init+0x2e0>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d00d      	beq.n	8002a96 <HAL_GPIO_Init+0x1e6>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	4a45      	ldr	r2, [pc, #276]	; (8002b94 <HAL_GPIO_Init+0x2e4>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d007      	beq.n	8002a92 <HAL_GPIO_Init+0x1e2>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a44      	ldr	r2, [pc, #272]	; (8002b98 <HAL_GPIO_Init+0x2e8>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d101      	bne.n	8002a8e <HAL_GPIO_Init+0x1de>
 8002a8a:	2304      	movs	r3, #4
 8002a8c:	e008      	b.n	8002aa0 <HAL_GPIO_Init+0x1f0>
 8002a8e:	2305      	movs	r3, #5
 8002a90:	e006      	b.n	8002aa0 <HAL_GPIO_Init+0x1f0>
 8002a92:	2303      	movs	r3, #3
 8002a94:	e004      	b.n	8002aa0 <HAL_GPIO_Init+0x1f0>
 8002a96:	2302      	movs	r3, #2
 8002a98:	e002      	b.n	8002aa0 <HAL_GPIO_Init+0x1f0>
 8002a9a:	2301      	movs	r3, #1
 8002a9c:	e000      	b.n	8002aa0 <HAL_GPIO_Init+0x1f0>
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	697a      	ldr	r2, [r7, #20]
 8002aa2:	2103      	movs	r1, #3
 8002aa4:	400a      	ands	r2, r1
 8002aa6:	0092      	lsls	r2, r2, #2
 8002aa8:	4093      	lsls	r3, r2
 8002aaa:	693a      	ldr	r2, [r7, #16]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002ab0:	4935      	ldr	r1, [pc, #212]	; (8002b88 <HAL_GPIO_Init+0x2d8>)
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	089b      	lsrs	r3, r3, #2
 8002ab6:	3302      	adds	r3, #2
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002abe:	4b37      	ldr	r3, [pc, #220]	; (8002b9c <HAL_GPIO_Init+0x2ec>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	43da      	mvns	r2, r3
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	4013      	ands	r3, r2
 8002acc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	685a      	ldr	r2, [r3, #4]
 8002ad2:	2380      	movs	r3, #128	; 0x80
 8002ad4:	025b      	lsls	r3, r3, #9
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	d003      	beq.n	8002ae2 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002ae2:	4b2e      	ldr	r3, [pc, #184]	; (8002b9c <HAL_GPIO_Init+0x2ec>)
 8002ae4:	693a      	ldr	r2, [r7, #16]
 8002ae6:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8002ae8:	4b2c      	ldr	r3, [pc, #176]	; (8002b9c <HAL_GPIO_Init+0x2ec>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	43da      	mvns	r2, r3
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	4013      	ands	r3, r2
 8002af6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	2380      	movs	r3, #128	; 0x80
 8002afe:	029b      	lsls	r3, r3, #10
 8002b00:	4013      	ands	r3, r2
 8002b02:	d003      	beq.n	8002b0c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8002b04:	693a      	ldr	r2, [r7, #16]
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002b0c:	4b23      	ldr	r3, [pc, #140]	; (8002b9c <HAL_GPIO_Init+0x2ec>)
 8002b0e:	693a      	ldr	r2, [r7, #16]
 8002b10:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b12:	4b22      	ldr	r3, [pc, #136]	; (8002b9c <HAL_GPIO_Init+0x2ec>)
 8002b14:	689b      	ldr	r3, [r3, #8]
 8002b16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	43da      	mvns	r2, r3
 8002b1c:	693b      	ldr	r3, [r7, #16]
 8002b1e:	4013      	ands	r3, r2
 8002b20:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	685a      	ldr	r2, [r3, #4]
 8002b26:	2380      	movs	r3, #128	; 0x80
 8002b28:	035b      	lsls	r3, r3, #13
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	d003      	beq.n	8002b36 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002b2e:	693a      	ldr	r2, [r7, #16]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	4313      	orrs	r3, r2
 8002b34:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002b36:	4b19      	ldr	r3, [pc, #100]	; (8002b9c <HAL_GPIO_Init+0x2ec>)
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002b3c:	4b17      	ldr	r3, [pc, #92]	; (8002b9c <HAL_GPIO_Init+0x2ec>)
 8002b3e:	68db      	ldr	r3, [r3, #12]
 8002b40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	43da      	mvns	r2, r3
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	4013      	ands	r3, r2
 8002b4a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685a      	ldr	r2, [r3, #4]
 8002b50:	2380      	movs	r3, #128	; 0x80
 8002b52:	039b      	lsls	r3, r3, #14
 8002b54:	4013      	ands	r3, r2
 8002b56:	d003      	beq.n	8002b60 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002b58:	693a      	ldr	r2, [r7, #16]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002b60:	4b0e      	ldr	r3, [pc, #56]	; (8002b9c <HAL_GPIO_Init+0x2ec>)
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	40da      	lsrs	r2, r3
 8002b74:	1e13      	subs	r3, r2, #0
 8002b76:	d000      	beq.n	8002b7a <HAL_GPIO_Init+0x2ca>
 8002b78:	e6a2      	b.n	80028c0 <HAL_GPIO_Init+0x10>
  } 
}
 8002b7a:	46c0      	nop			; (mov r8, r8)
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	b006      	add	sp, #24
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	46c0      	nop			; (mov r8, r8)
 8002b84:	40021000 	.word	0x40021000
 8002b88:	40010000 	.word	0x40010000
 8002b8c:	48000400 	.word	0x48000400
 8002b90:	48000800 	.word	0x48000800
 8002b94:	48000c00 	.word	0x48000c00
 8002b98:	48001000 	.word	0x48001000
 8002b9c:	40010400 	.word	0x40010400

08002ba0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b084      	sub	sp, #16
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
 8002ba8:	000a      	movs	r2, r1
 8002baa:	1cbb      	adds	r3, r7, #2
 8002bac:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	691b      	ldr	r3, [r3, #16]
 8002bb2:	1cba      	adds	r2, r7, #2
 8002bb4:	8812      	ldrh	r2, [r2, #0]
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	d004      	beq.n	8002bc4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8002bba:	230f      	movs	r3, #15
 8002bbc:	18fb      	adds	r3, r7, r3
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	701a      	strb	r2, [r3, #0]
 8002bc2:	e003      	b.n	8002bcc <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002bc4:	230f      	movs	r3, #15
 8002bc6:	18fb      	adds	r3, r7, r3
 8002bc8:	2200      	movs	r2, #0
 8002bca:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002bcc:	230f      	movs	r3, #15
 8002bce:	18fb      	adds	r3, r7, r3
 8002bd0:	781b      	ldrb	r3, [r3, #0]
  }
 8002bd2:	0018      	movs	r0, r3
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	b004      	add	sp, #16
 8002bd8:	bd80      	pop	{r7, pc}

08002bda <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	b082      	sub	sp, #8
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	6078      	str	r0, [r7, #4]
 8002be2:	0008      	movs	r0, r1
 8002be4:	0011      	movs	r1, r2
 8002be6:	1cbb      	adds	r3, r7, #2
 8002be8:	1c02      	adds	r2, r0, #0
 8002bea:	801a      	strh	r2, [r3, #0]
 8002bec:	1c7b      	adds	r3, r7, #1
 8002bee:	1c0a      	adds	r2, r1, #0
 8002bf0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002bf2:	1c7b      	adds	r3, r7, #1
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d004      	beq.n	8002c04 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002bfa:	1cbb      	adds	r3, r7, #2
 8002bfc:	881a      	ldrh	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c02:	e003      	b.n	8002c0c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c04:	1cbb      	adds	r3, r7, #2
 8002c06:	881a      	ldrh	r2, [r3, #0]
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002c0c:	46c0      	nop			; (mov r8, r8)
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	b002      	add	sp, #8
 8002c12:	bd80      	pop	{r7, pc}

08002c14 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b084      	sub	sp, #16
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	000a      	movs	r2, r1
 8002c1e:	1cbb      	adds	r3, r7, #2
 8002c20:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	695b      	ldr	r3, [r3, #20]
 8002c26:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c28:	1cbb      	adds	r3, r7, #2
 8002c2a:	881b      	ldrh	r3, [r3, #0]
 8002c2c:	68fa      	ldr	r2, [r7, #12]
 8002c2e:	4013      	ands	r3, r2
 8002c30:	041a      	lsls	r2, r3, #16
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	43db      	mvns	r3, r3
 8002c36:	1cb9      	adds	r1, r7, #2
 8002c38:	8809      	ldrh	r1, [r1, #0]
 8002c3a:	400b      	ands	r3, r1
 8002c3c:	431a      	orrs	r2, r3
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	619a      	str	r2, [r3, #24]
}
 8002c42:	46c0      	nop			; (mov r8, r8)
 8002c44:	46bd      	mov	sp, r7
 8002c46:	b004      	add	sp, #16
 8002c48:	bd80      	pop	{r7, pc}
	...

08002c4c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b082      	sub	sp, #8
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	0002      	movs	r2, r0
 8002c54:	1dbb      	adds	r3, r7, #6
 8002c56:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002c58:	4b09      	ldr	r3, [pc, #36]	; (8002c80 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002c5a:	695b      	ldr	r3, [r3, #20]
 8002c5c:	1dba      	adds	r2, r7, #6
 8002c5e:	8812      	ldrh	r2, [r2, #0]
 8002c60:	4013      	ands	r3, r2
 8002c62:	d008      	beq.n	8002c76 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c64:	4b06      	ldr	r3, [pc, #24]	; (8002c80 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002c66:	1dba      	adds	r2, r7, #6
 8002c68:	8812      	ldrh	r2, [r2, #0]
 8002c6a:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c6c:	1dbb      	adds	r3, r7, #6
 8002c6e:	881b      	ldrh	r3, [r3, #0]
 8002c70:	0018      	movs	r0, r3
 8002c72:	f7fd ffdd 	bl	8000c30 <HAL_GPIO_EXTI_Callback>
  }
}
 8002c76:	46c0      	nop			; (mov r8, r8)
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	b002      	add	sp, #8
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	46c0      	nop			; (mov r8, r8)
 8002c80:	40010400 	.word	0x40010400

08002c84 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c86:	b08b      	sub	sp, #44	; 0x2c
 8002c88:	af06      	add	r7, sp, #24
 8002c8a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d101      	bne.n	8002c96 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002c92:	2301      	movs	r3, #1
 8002c94:	e100      	b.n	8002e98 <HAL_PCD_Init+0x214>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a81      	ldr	r2, [pc, #516]	; (8002ea0 <HAL_PCD_Init+0x21c>)
 8002c9a:	5c9b      	ldrb	r3, [r3, r2]
 8002c9c:	b2db      	uxtb	r3, r3
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d108      	bne.n	8002cb4 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	23aa      	movs	r3, #170	; 0xaa
 8002ca6:	009b      	lsls	r3, r3, #2
 8002ca8:	2100      	movs	r1, #0
 8002caa:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	0018      	movs	r0, r3
 8002cb0:	f007 f958 	bl	8009f64 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	4a7a      	ldr	r2, [pc, #488]	; (8002ea0 <HAL_PCD_Init+0x21c>)
 8002cb8:	2103      	movs	r1, #3
 8002cba:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	0018      	movs	r0, r3
 8002cc2:	f003 f98d 	bl	8005fe0 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002cc6:	230f      	movs	r3, #15
 8002cc8:	18fb      	adds	r3, r7, r3
 8002cca:	2200      	movs	r2, #0
 8002ccc:	701a      	strb	r2, [r3, #0]
 8002cce:	e058      	b.n	8002d82 <HAL_PCD_Init+0xfe>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002cd0:	200f      	movs	r0, #15
 8002cd2:	183b      	adds	r3, r7, r0
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	6879      	ldr	r1, [r7, #4]
 8002cd8:	1c5a      	adds	r2, r3, #1
 8002cda:	0013      	movs	r3, r2
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	189b      	adds	r3, r3, r2
 8002ce0:	00db      	lsls	r3, r3, #3
 8002ce2:	18cb      	adds	r3, r1, r3
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002cea:	183b      	adds	r3, r7, r0
 8002cec:	781b      	ldrb	r3, [r3, #0]
 8002cee:	6879      	ldr	r1, [r7, #4]
 8002cf0:	1c5a      	adds	r2, r3, #1
 8002cf2:	0013      	movs	r3, r2
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	189b      	adds	r3, r3, r2
 8002cf8:	00db      	lsls	r3, r3, #3
 8002cfa:	183a      	adds	r2, r7, r0
 8002cfc:	7812      	ldrb	r2, [r2, #0]
 8002cfe:	545a      	strb	r2, [r3, r1]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002d00:	183b      	adds	r3, r7, r0
 8002d02:	781a      	ldrb	r2, [r3, #0]
 8002d04:	0004      	movs	r4, r0
 8002d06:	183b      	adds	r3, r7, r0
 8002d08:	781b      	ldrb	r3, [r3, #0]
 8002d0a:	b298      	uxth	r0, r3
 8002d0c:	6879      	ldr	r1, [r7, #4]
 8002d0e:	0013      	movs	r3, r2
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	189b      	adds	r3, r3, r2
 8002d14:	00db      	lsls	r3, r3, #3
 8002d16:	18cb      	adds	r3, r1, r3
 8002d18:	3336      	adds	r3, #54	; 0x36
 8002d1a:	1c02      	adds	r2, r0, #0
 8002d1c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002d1e:	193b      	adds	r3, r7, r4
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	6879      	ldr	r1, [r7, #4]
 8002d24:	1c5a      	adds	r2, r3, #1
 8002d26:	0013      	movs	r3, r2
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	189b      	adds	r3, r3, r2
 8002d2c:	00db      	lsls	r3, r3, #3
 8002d2e:	18cb      	adds	r3, r1, r3
 8002d30:	3303      	adds	r3, #3
 8002d32:	2200      	movs	r2, #0
 8002d34:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002d36:	193b      	adds	r3, r7, r4
 8002d38:	781a      	ldrb	r2, [r3, #0]
 8002d3a:	6879      	ldr	r1, [r7, #4]
 8002d3c:	0013      	movs	r3, r2
 8002d3e:	009b      	lsls	r3, r3, #2
 8002d40:	189b      	adds	r3, r3, r2
 8002d42:	00db      	lsls	r3, r3, #3
 8002d44:	18cb      	adds	r3, r1, r3
 8002d46:	3338      	adds	r3, #56	; 0x38
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002d4c:	193b      	adds	r3, r7, r4
 8002d4e:	781a      	ldrb	r2, [r3, #0]
 8002d50:	6879      	ldr	r1, [r7, #4]
 8002d52:	0013      	movs	r3, r2
 8002d54:	009b      	lsls	r3, r3, #2
 8002d56:	189b      	adds	r3, r3, r2
 8002d58:	00db      	lsls	r3, r3, #3
 8002d5a:	18cb      	adds	r3, r1, r3
 8002d5c:	333c      	adds	r3, #60	; 0x3c
 8002d5e:	2200      	movs	r2, #0
 8002d60:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002d62:	193b      	adds	r3, r7, r4
 8002d64:	781a      	ldrb	r2, [r3, #0]
 8002d66:	6879      	ldr	r1, [r7, #4]
 8002d68:	0013      	movs	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	189b      	adds	r3, r3, r2
 8002d6e:	00db      	lsls	r3, r3, #3
 8002d70:	18cb      	adds	r3, r1, r3
 8002d72:	3340      	adds	r3, #64	; 0x40
 8002d74:	2200      	movs	r2, #0
 8002d76:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d78:	193b      	adds	r3, r7, r4
 8002d7a:	781a      	ldrb	r2, [r3, #0]
 8002d7c:	193b      	adds	r3, r7, r4
 8002d7e:	3201      	adds	r2, #1
 8002d80:	701a      	strb	r2, [r3, #0]
 8002d82:	230f      	movs	r3, #15
 8002d84:	18fb      	adds	r3, r7, r3
 8002d86:	781a      	ldrb	r2, [r3, #0]
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	429a      	cmp	r2, r3
 8002d8e:	d39f      	bcc.n	8002cd0 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002d90:	230f      	movs	r3, #15
 8002d92:	18fb      	adds	r3, r7, r3
 8002d94:	2200      	movs	r2, #0
 8002d96:	701a      	strb	r2, [r3, #0]
 8002d98:	e056      	b.n	8002e48 <HAL_PCD_Init+0x1c4>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002d9a:	240f      	movs	r4, #15
 8002d9c:	193b      	adds	r3, r7, r4
 8002d9e:	781a      	ldrb	r2, [r3, #0]
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	236a      	movs	r3, #106	; 0x6a
 8002da4:	33ff      	adds	r3, #255	; 0xff
 8002da6:	0019      	movs	r1, r3
 8002da8:	0013      	movs	r3, r2
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	189b      	adds	r3, r3, r2
 8002dae:	00db      	lsls	r3, r3, #3
 8002db0:	18c3      	adds	r3, r0, r3
 8002db2:	185b      	adds	r3, r3, r1
 8002db4:	2200      	movs	r2, #0
 8002db6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002db8:	193b      	adds	r3, r7, r4
 8002dba:	781a      	ldrb	r2, [r3, #0]
 8002dbc:	6878      	ldr	r0, [r7, #4]
 8002dbe:	23b4      	movs	r3, #180	; 0xb4
 8002dc0:	0059      	lsls	r1, r3, #1
 8002dc2:	0013      	movs	r3, r2
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	189b      	adds	r3, r3, r2
 8002dc8:	00db      	lsls	r3, r3, #3
 8002dca:	18c3      	adds	r3, r0, r3
 8002dcc:	185b      	adds	r3, r3, r1
 8002dce:	193a      	adds	r2, r7, r4
 8002dd0:	7812      	ldrb	r2, [r2, #0]
 8002dd2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002dd4:	193b      	adds	r3, r7, r4
 8002dd6:	781a      	ldrb	r2, [r3, #0]
 8002dd8:	6878      	ldr	r0, [r7, #4]
 8002dda:	236c      	movs	r3, #108	; 0x6c
 8002ddc:	33ff      	adds	r3, #255	; 0xff
 8002dde:	0019      	movs	r1, r3
 8002de0:	0013      	movs	r3, r2
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	189b      	adds	r3, r3, r2
 8002de6:	00db      	lsls	r3, r3, #3
 8002de8:	18c3      	adds	r3, r0, r3
 8002dea:	185b      	adds	r3, r3, r1
 8002dec:	2200      	movs	r2, #0
 8002dee:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002df0:	193b      	adds	r3, r7, r4
 8002df2:	781a      	ldrb	r2, [r3, #0]
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	23bc      	movs	r3, #188	; 0xbc
 8002df8:	0059      	lsls	r1, r3, #1
 8002dfa:	0013      	movs	r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	189b      	adds	r3, r3, r2
 8002e00:	00db      	lsls	r3, r3, #3
 8002e02:	18c3      	adds	r3, r0, r3
 8002e04:	185b      	adds	r3, r3, r1
 8002e06:	2200      	movs	r2, #0
 8002e08:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002e0a:	193b      	adds	r3, r7, r4
 8002e0c:	781a      	ldrb	r2, [r3, #0]
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	23be      	movs	r3, #190	; 0xbe
 8002e12:	0059      	lsls	r1, r3, #1
 8002e14:	0013      	movs	r3, r2
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	189b      	adds	r3, r3, r2
 8002e1a:	00db      	lsls	r3, r3, #3
 8002e1c:	18c3      	adds	r3, r0, r3
 8002e1e:	185b      	adds	r3, r3, r1
 8002e20:	2200      	movs	r2, #0
 8002e22:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002e24:	193b      	adds	r3, r7, r4
 8002e26:	781a      	ldrb	r2, [r3, #0]
 8002e28:	6878      	ldr	r0, [r7, #4]
 8002e2a:	23c0      	movs	r3, #192	; 0xc0
 8002e2c:	0059      	lsls	r1, r3, #1
 8002e2e:	0013      	movs	r3, r2
 8002e30:	009b      	lsls	r3, r3, #2
 8002e32:	189b      	adds	r3, r3, r2
 8002e34:	00db      	lsls	r3, r3, #3
 8002e36:	18c3      	adds	r3, r0, r3
 8002e38:	185b      	adds	r3, r3, r1
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002e3e:	193b      	adds	r3, r7, r4
 8002e40:	781a      	ldrb	r2, [r3, #0]
 8002e42:	193b      	adds	r3, r7, r4
 8002e44:	3201      	adds	r2, #1
 8002e46:	701a      	strb	r2, [r3, #0]
 8002e48:	230f      	movs	r3, #15
 8002e4a:	18fb      	adds	r3, r7, r3
 8002e4c:	781a      	ldrb	r2, [r3, #0]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	429a      	cmp	r2, r3
 8002e54:	d3a1      	bcc.n	8002d9a <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6818      	ldr	r0, [r3, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	466a      	mov	r2, sp
 8002e5e:	0011      	movs	r1, r2
 8002e60:	001a      	movs	r2, r3
 8002e62:	3210      	adds	r2, #16
 8002e64:	ca70      	ldmia	r2!, {r4, r5, r6}
 8002e66:	c170      	stmia	r1!, {r4, r5, r6}
 8002e68:	ca30      	ldmia	r2!, {r4, r5}
 8002e6a:	c130      	stmia	r1!, {r4, r5}
 8002e6c:	6859      	ldr	r1, [r3, #4]
 8002e6e:	689a      	ldr	r2, [r3, #8]
 8002e70:	68db      	ldr	r3, [r3, #12]
 8002e72:	f003 f8cf 	bl	8006014 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2224      	movs	r2, #36	; 0x24
 8002e7a:	2100      	movs	r1, #0
 8002e7c:	5499      	strb	r1, [r3, r2]
  hpcd->State = HAL_PCD_STATE_READY;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a07      	ldr	r2, [pc, #28]	; (8002ea0 <HAL_PCD_Init+0x21c>)
 8002e82:	2101      	movs	r1, #1
 8002e84:	5499      	strb	r1, [r3, r2]
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	69db      	ldr	r3, [r3, #28]
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d103      	bne.n	8002e96 <HAL_PCD_Init+0x212>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	0018      	movs	r0, r3
 8002e92:	f001 fb63 	bl	800455c <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8002e96:	2300      	movs	r3, #0
}
 8002e98:	0018      	movs	r0, r3
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	b005      	add	sp, #20
 8002e9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ea0:	000002a9 	.word	0x000002a9

08002ea4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002eac:	687a      	ldr	r2, [r7, #4]
 8002eae:	23aa      	movs	r3, #170	; 0xaa
 8002eb0:	009b      	lsls	r3, r3, #2
 8002eb2:	5cd3      	ldrb	r3, [r2, r3]
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d101      	bne.n	8002ebc <HAL_PCD_Start+0x18>
 8002eb8:	2302      	movs	r3, #2
 8002eba:	e014      	b.n	8002ee6 <HAL_PCD_Start+0x42>
 8002ebc:	687a      	ldr	r2, [r7, #4]
 8002ebe:	23aa      	movs	r3, #170	; 0xaa
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	2101      	movs	r1, #1
 8002ec4:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	0018      	movs	r0, r3
 8002ecc:	f003 f872 	bl	8005fb4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	0018      	movs	r0, r3
 8002ed6:	f005 f84b 	bl	8007f70 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002eda:	687a      	ldr	r2, [r7, #4]
 8002edc:	23aa      	movs	r3, #170	; 0xaa
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	2100      	movs	r1, #0
 8002ee2:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8002ee4:	2300      	movs	r3, #0
}
 8002ee6:	0018      	movs	r0, r3
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	b002      	add	sp, #8
 8002eec:	bd80      	pop	{r7, pc}
	...

08002ef0 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002ef0:	b580      	push	{r7, lr}
 8002ef2:	b082      	sub	sp, #8
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	0018      	movs	r0, r3
 8002efe:	f005 f84d 	bl	8007f9c <USB_ReadInterrupts>
 8002f02:	0002      	movs	r2, r0
 8002f04:	2380      	movs	r3, #128	; 0x80
 8002f06:	021b      	lsls	r3, r3, #8
 8002f08:	401a      	ands	r2, r3
 8002f0a:	2380      	movs	r3, #128	; 0x80
 8002f0c:	021b      	lsls	r3, r3, #8
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d103      	bne.n	8002f1a <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	0018      	movs	r0, r3
 8002f16:	f000 fbbb 	bl	8003690 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	0018      	movs	r0, r3
 8002f20:	f005 f83c 	bl	8007f9c <USB_ReadInterrupts>
 8002f24:	0002      	movs	r2, r0
 8002f26:	2380      	movs	r3, #128	; 0x80
 8002f28:	00db      	lsls	r3, r3, #3
 8002f2a:	401a      	ands	r2, r3
 8002f2c:	2380      	movs	r3, #128	; 0x80
 8002f2e:	00db      	lsls	r3, r3, #3
 8002f30:	429a      	cmp	r2, r3
 8002f32:	d114      	bne.n	8002f5e <HAL_PCD_IRQHandler+0x6e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2244      	movs	r2, #68	; 0x44
 8002f3a:	5a9b      	ldrh	r3, [r3, r2]
 8002f3c:	b29a      	uxth	r2, r3
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	49a2      	ldr	r1, [pc, #648]	; (80031cc <HAL_PCD_IRQHandler+0x2dc>)
 8002f44:	400a      	ands	r2, r1
 8002f46:	b291      	uxth	r1, r2
 8002f48:	2244      	movs	r2, #68	; 0x44
 8002f4a:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	0018      	movs	r0, r3
 8002f50:	f007 f893 	bl	800a07a <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2100      	movs	r1, #0
 8002f58:	0018      	movs	r0, r3
 8002f5a:	f000 f945 	bl	80031e8 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	0018      	movs	r0, r3
 8002f64:	f005 f81a 	bl	8007f9c <USB_ReadInterrupts>
 8002f68:	0002      	movs	r2, r0
 8002f6a:	2380      	movs	r3, #128	; 0x80
 8002f6c:	01db      	lsls	r3, r3, #7
 8002f6e:	401a      	ands	r2, r3
 8002f70:	2380      	movs	r3, #128	; 0x80
 8002f72:	01db      	lsls	r3, r3, #7
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d10b      	bne.n	8002f90 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	2244      	movs	r2, #68	; 0x44
 8002f7e:	5a9b      	ldrh	r3, [r3, r2]
 8002f80:	b29a      	uxth	r2, r3
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4992      	ldr	r1, [pc, #584]	; (80031d0 <HAL_PCD_IRQHandler+0x2e0>)
 8002f88:	400a      	ands	r2, r1
 8002f8a:	b291      	uxth	r1, r2
 8002f8c:	2244      	movs	r2, #68	; 0x44
 8002f8e:	5299      	strh	r1, [r3, r2]
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	0018      	movs	r0, r3
 8002f96:	f005 f801 	bl	8007f9c <USB_ReadInterrupts>
 8002f9a:	0002      	movs	r2, r0
 8002f9c:	2380      	movs	r3, #128	; 0x80
 8002f9e:	019b      	lsls	r3, r3, #6
 8002fa0:	401a      	ands	r2, r3
 8002fa2:	2380      	movs	r3, #128	; 0x80
 8002fa4:	019b      	lsls	r3, r3, #6
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	d10b      	bne.n	8002fc2 <HAL_PCD_IRQHandler+0xd2>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2244      	movs	r2, #68	; 0x44
 8002fb0:	5a9b      	ldrh	r3, [r3, r2]
 8002fb2:	b29a      	uxth	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4986      	ldr	r1, [pc, #536]	; (80031d4 <HAL_PCD_IRQHandler+0x2e4>)
 8002fba:	400a      	ands	r2, r1
 8002fbc:	b291      	uxth	r1, r2
 8002fbe:	2244      	movs	r2, #68	; 0x44
 8002fc0:	5299      	strh	r1, [r3, r2]
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	0018      	movs	r0, r3
 8002fc8:	f004 ffe8 	bl	8007f9c <USB_ReadInterrupts>
 8002fcc:	0002      	movs	r2, r0
 8002fce:	2380      	movs	r3, #128	; 0x80
 8002fd0:	015b      	lsls	r3, r3, #5
 8002fd2:	401a      	ands	r2, r3
 8002fd4:	2380      	movs	r3, #128	; 0x80
 8002fd6:	015b      	lsls	r3, r3, #5
 8002fd8:	429a      	cmp	r2, r3
 8002fda:	d137      	bne.n	800304c <HAL_PCD_IRQHandler+0x15c>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	2240      	movs	r2, #64	; 0x40
 8002fe2:	5a9b      	ldrh	r3, [r3, r2]
 8002fe4:	b29a      	uxth	r2, r3
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2104      	movs	r1, #4
 8002fec:	438a      	bics	r2, r1
 8002fee:	b291      	uxth	r1, r2
 8002ff0:	2240      	movs	r2, #64	; 0x40
 8002ff2:	5299      	strh	r1, [r3, r2]
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	2240      	movs	r2, #64	; 0x40
 8002ffa:	5a9b      	ldrh	r3, [r3, r2]
 8002ffc:	b29a      	uxth	r2, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2108      	movs	r1, #8
 8003004:	438a      	bics	r2, r1
 8003006:	b291      	uxth	r1, r2
 8003008:	2240      	movs	r2, #64	; 0x40
 800300a:	5299      	strh	r1, [r3, r2]

    if (hpcd->LPM_State == LPM_L1)
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	23b8      	movs	r3, #184	; 0xb8
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	5cd3      	ldrb	r3, [r2, r3]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d109      	bne.n	800302c <HAL_PCD_IRQHandler+0x13c>
    {
      hpcd->LPM_State = LPM_L0;
 8003018:	687a      	ldr	r2, [r7, #4]
 800301a:	23b8      	movs	r3, #184	; 0xb8
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	2100      	movs	r1, #0
 8003020:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2100      	movs	r1, #0
 8003026:	0018      	movs	r0, r3
 8003028:	f001 fac2 	bl	80045b0 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	0018      	movs	r0, r3
 8003030:	f007 f864 	bl	800a0fc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	2244      	movs	r2, #68	; 0x44
 800303a:	5a9b      	ldrh	r3, [r3, r2]
 800303c:	b29a      	uxth	r2, r3
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	4965      	ldr	r1, [pc, #404]	; (80031d8 <HAL_PCD_IRQHandler+0x2e8>)
 8003044:	400a      	ands	r2, r1
 8003046:	b291      	uxth	r1, r2
 8003048:	2244      	movs	r2, #68	; 0x44
 800304a:	5299      	strh	r1, [r3, r2]
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	0018      	movs	r0, r3
 8003052:	f004 ffa3 	bl	8007f9c <USB_ReadInterrupts>
 8003056:	0002      	movs	r2, r0
 8003058:	2380      	movs	r3, #128	; 0x80
 800305a:	011b      	lsls	r3, r3, #4
 800305c:	401a      	ands	r2, r3
 800305e:	2380      	movs	r3, #128	; 0x80
 8003060:	011b      	lsls	r3, r3, #4
 8003062:	429a      	cmp	r2, r3
 8003064:	d127      	bne.n	80030b6 <HAL_PCD_IRQHandler+0x1c6>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2240      	movs	r2, #64	; 0x40
 800306c:	5a9b      	ldrh	r3, [r3, r2]
 800306e:	b29a      	uxth	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2108      	movs	r1, #8
 8003076:	430a      	orrs	r2, r1
 8003078:	b291      	uxth	r1, r2
 800307a:	2240      	movs	r2, #64	; 0x40
 800307c:	5299      	strh	r1, [r3, r2]

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2244      	movs	r2, #68	; 0x44
 8003084:	5a9b      	ldrh	r3, [r3, r2]
 8003086:	b29a      	uxth	r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4953      	ldr	r1, [pc, #332]	; (80031dc <HAL_PCD_IRQHandler+0x2ec>)
 800308e:	400a      	ands	r2, r1
 8003090:	b291      	uxth	r1, r2
 8003092:	2244      	movs	r2, #68	; 0x44
 8003094:	5299      	strh	r1, [r3, r2]

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2240      	movs	r2, #64	; 0x40
 800309c:	5a9b      	ldrh	r3, [r3, r2]
 800309e:	b29a      	uxth	r2, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	2104      	movs	r1, #4
 80030a6:	430a      	orrs	r2, r1
 80030a8:	b291      	uxth	r1, r2
 80030aa:	2240      	movs	r2, #64	; 0x40
 80030ac:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	0018      	movs	r0, r3
 80030b2:	f007 f807 	bl	800a0c4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  /* Handle LPM Interrupt */
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ))
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	0018      	movs	r0, r3
 80030bc:	f004 ff6e 	bl	8007f9c <USB_ReadInterrupts>
 80030c0:	0002      	movs	r2, r0
 80030c2:	2380      	movs	r3, #128	; 0x80
 80030c4:	4013      	ands	r3, r2
 80030c6:	2b80      	cmp	r3, #128	; 0x80
 80030c8:	d145      	bne.n	8003156 <HAL_PCD_IRQHandler+0x266>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	2244      	movs	r2, #68	; 0x44
 80030d0:	5a9b      	ldrh	r3, [r3, r2]
 80030d2:	b29a      	uxth	r2, r3
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	2180      	movs	r1, #128	; 0x80
 80030da:	438a      	bics	r2, r1
 80030dc:	b291      	uxth	r1, r2
 80030de:	2244      	movs	r2, #68	; 0x44
 80030e0:	5299      	strh	r1, [r3, r2]
    if (hpcd->LPM_State == LPM_L0)
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	23b8      	movs	r3, #184	; 0xb8
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	5cd3      	ldrb	r3, [r2, r3]
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d12f      	bne.n	800314e <HAL_PCD_IRQHandler+0x25e>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	2240      	movs	r2, #64	; 0x40
 80030f4:	5a9b      	ldrh	r3, [r3, r2]
 80030f6:	b29a      	uxth	r2, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2104      	movs	r1, #4
 80030fe:	430a      	orrs	r2, r1
 8003100:	b291      	uxth	r1, r2
 8003102:	2240      	movs	r2, #64	; 0x40
 8003104:	5299      	strh	r1, [r3, r2]
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	2240      	movs	r2, #64	; 0x40
 800310c:	5a9b      	ldrh	r3, [r3, r2]
 800310e:	b29a      	uxth	r2, r3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	2108      	movs	r1, #8
 8003116:	430a      	orrs	r2, r1
 8003118:	b291      	uxth	r1, r2
 800311a:	2240      	movs	r2, #64	; 0x40
 800311c:	5299      	strh	r1, [r3, r2]

      hpcd->LPM_State = LPM_L1;
 800311e:	687a      	ldr	r2, [r7, #4]
 8003120:	23b8      	movs	r3, #184	; 0xb8
 8003122:	009b      	lsls	r3, r3, #2
 8003124:	2101      	movs	r1, #1
 8003126:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	2254      	movs	r2, #84	; 0x54
 800312e:	5a9b      	ldrh	r3, [r3, r2]
 8003130:	b29b      	uxth	r3, r3
 8003132:	089b      	lsrs	r3, r3, #2
 8003134:	223c      	movs	r2, #60	; 0x3c
 8003136:	4013      	ands	r3, r2
 8003138:	0019      	movs	r1, r3
 800313a:	687a      	ldr	r2, [r7, #4]
 800313c:	23b9      	movs	r3, #185	; 0xb9
 800313e:	009b      	lsls	r3, r3, #2
 8003140:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2101      	movs	r1, #1
 8003146:	0018      	movs	r0, r3
 8003148:	f001 fa32 	bl	80045b0 <HAL_PCDEx_LPM_Callback>
 800314c:	e003      	b.n	8003156 <HAL_PCD_IRQHandler+0x266>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	0018      	movs	r0, r3
 8003152:	f006 ffb7 	bl	800a0c4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	0018      	movs	r0, r3
 800315c:	f004 ff1e 	bl	8007f9c <USB_ReadInterrupts>
 8003160:	0002      	movs	r2, r0
 8003162:	2380      	movs	r3, #128	; 0x80
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	401a      	ands	r2, r3
 8003168:	2380      	movs	r3, #128	; 0x80
 800316a:	009b      	lsls	r3, r3, #2
 800316c:	429a      	cmp	r2, r3
 800316e:	d10f      	bne.n	8003190 <HAL_PCD_IRQHandler+0x2a0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	2244      	movs	r2, #68	; 0x44
 8003176:	5a9b      	ldrh	r3, [r3, r2]
 8003178:	b29a      	uxth	r2, r3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4918      	ldr	r1, [pc, #96]	; (80031e0 <HAL_PCD_IRQHandler+0x2f0>)
 8003180:	400a      	ands	r2, r1
 8003182:	b291      	uxth	r1, r2
 8003184:	2244      	movs	r2, #68	; 0x44
 8003186:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	0018      	movs	r0, r3
 800318c:	f006 ff66 	bl	800a05c <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	0018      	movs	r0, r3
 8003196:	f004 ff01 	bl	8007f9c <USB_ReadInterrupts>
 800319a:	0002      	movs	r2, r0
 800319c:	2380      	movs	r3, #128	; 0x80
 800319e:	005b      	lsls	r3, r3, #1
 80031a0:	401a      	ands	r2, r3
 80031a2:	2380      	movs	r3, #128	; 0x80
 80031a4:	005b      	lsls	r3, r3, #1
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d10b      	bne.n	80031c2 <HAL_PCD_IRQHandler+0x2d2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	2244      	movs	r2, #68	; 0x44
 80031b0:	5a9b      	ldrh	r3, [r3, r2]
 80031b2:	b29a      	uxth	r2, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	490a      	ldr	r1, [pc, #40]	; (80031e4 <HAL_PCD_IRQHandler+0x2f4>)
 80031ba:	400a      	ands	r2, r1
 80031bc:	b291      	uxth	r1, r2
 80031be:	2244      	movs	r2, #68	; 0x44
 80031c0:	5299      	strh	r1, [r3, r2]
  }
}
 80031c2:	46c0      	nop			; (mov r8, r8)
 80031c4:	46bd      	mov	sp, r7
 80031c6:	b002      	add	sp, #8
 80031c8:	bd80      	pop	{r7, pc}
 80031ca:	46c0      	nop			; (mov r8, r8)
 80031cc:	fffffbff 	.word	0xfffffbff
 80031d0:	ffffbfff 	.word	0xffffbfff
 80031d4:	ffffdfff 	.word	0xffffdfff
 80031d8:	ffffefff 	.word	0xffffefff
 80031dc:	fffff7ff 	.word	0xfffff7ff
 80031e0:	fffffdff 	.word	0xfffffdff
 80031e4:	fffffeff 	.word	0xfffffeff

080031e8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
 80031f0:	000a      	movs	r2, r1
 80031f2:	1cfb      	adds	r3, r7, #3
 80031f4:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	23aa      	movs	r3, #170	; 0xaa
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	5cd3      	ldrb	r3, [r2, r3]
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d101      	bne.n	8003206 <HAL_PCD_SetAddress+0x1e>
 8003202:	2302      	movs	r3, #2
 8003204:	e017      	b.n	8003236 <HAL_PCD_SetAddress+0x4e>
 8003206:	687a      	ldr	r2, [r7, #4]
 8003208:	23aa      	movs	r3, #170	; 0xaa
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	2101      	movs	r1, #1
 800320e:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	1cfa      	adds	r2, r7, #3
 8003214:	2124      	movs	r1, #36	; 0x24
 8003216:	7812      	ldrb	r2, [r2, #0]
 8003218:	545a      	strb	r2, [r3, r1]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681a      	ldr	r2, [r3, #0]
 800321e:	1cfb      	adds	r3, r7, #3
 8003220:	781b      	ldrb	r3, [r3, #0]
 8003222:	0019      	movs	r1, r3
 8003224:	0010      	movs	r0, r2
 8003226:	f004 fe8f 	bl	8007f48 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	23aa      	movs	r3, #170	; 0xaa
 800322e:	009b      	lsls	r3, r3, #2
 8003230:	2100      	movs	r1, #0
 8003232:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8003234:	2300      	movs	r3, #0
}
 8003236:	0018      	movs	r0, r3
 8003238:	46bd      	mov	sp, r7
 800323a:	b002      	add	sp, #8
 800323c:	bd80      	pop	{r7, pc}

0800323e <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800323e:	b590      	push	{r4, r7, lr}
 8003240:	b085      	sub	sp, #20
 8003242:	af00      	add	r7, sp, #0
 8003244:	6078      	str	r0, [r7, #4]
 8003246:	000c      	movs	r4, r1
 8003248:	0010      	movs	r0, r2
 800324a:	0019      	movs	r1, r3
 800324c:	1cfb      	adds	r3, r7, #3
 800324e:	1c22      	adds	r2, r4, #0
 8003250:	701a      	strb	r2, [r3, #0]
 8003252:	003b      	movs	r3, r7
 8003254:	1c02      	adds	r2, r0, #0
 8003256:	801a      	strh	r2, [r3, #0]
 8003258:	1cbb      	adds	r3, r7, #2
 800325a:	1c0a      	adds	r2, r1, #0
 800325c:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 800325e:	230b      	movs	r3, #11
 8003260:	18fb      	adds	r3, r7, r3
 8003262:	2200      	movs	r2, #0
 8003264:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003266:	1cfb      	adds	r3, r7, #3
 8003268:	781b      	ldrb	r3, [r3, #0]
 800326a:	b25b      	sxtb	r3, r3
 800326c:	2b00      	cmp	r3, #0
 800326e:	da0f      	bge.n	8003290 <HAL_PCD_EP_Open+0x52>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003270:	1cfb      	adds	r3, r7, #3
 8003272:	781b      	ldrb	r3, [r3, #0]
 8003274:	2207      	movs	r2, #7
 8003276:	4013      	ands	r3, r2
 8003278:	1c5a      	adds	r2, r3, #1
 800327a:	0013      	movs	r3, r2
 800327c:	009b      	lsls	r3, r3, #2
 800327e:	189b      	adds	r3, r3, r2
 8003280:	00db      	lsls	r3, r3, #3
 8003282:	687a      	ldr	r2, [r7, #4]
 8003284:	18d3      	adds	r3, r2, r3
 8003286:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	2201      	movs	r2, #1
 800328c:	705a      	strb	r2, [r3, #1]
 800328e:	e00f      	b.n	80032b0 <HAL_PCD_EP_Open+0x72>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003290:	1cfb      	adds	r3, r7, #3
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	2207      	movs	r2, #7
 8003296:	401a      	ands	r2, r3
 8003298:	0013      	movs	r3, r2
 800329a:	009b      	lsls	r3, r3, #2
 800329c:	189b      	adds	r3, r3, r2
 800329e:	00db      	lsls	r3, r3, #3
 80032a0:	3369      	adds	r3, #105	; 0x69
 80032a2:	33ff      	adds	r3, #255	; 0xff
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	18d3      	adds	r3, r2, r3
 80032a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2200      	movs	r2, #0
 80032ae:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80032b0:	1cfb      	adds	r3, r7, #3
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	2207      	movs	r2, #7
 80032b6:	4013      	ands	r3, r2
 80032b8:	b2da      	uxtb	r2, r3
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80032be:	003b      	movs	r3, r7
 80032c0:	881a      	ldrh	r2, [r3, #0]
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	1cba      	adds	r2, r7, #2
 80032ca:	7812      	ldrb	r2, [r2, #0]
 80032cc:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	785b      	ldrb	r3, [r3, #1]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d004      	beq.n	80032e0 <HAL_PCD_EP_Open+0xa2>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	781b      	ldrb	r3, [r3, #0]
 80032da:	b29a      	uxth	r2, r3
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80032e0:	1cbb      	adds	r3, r7, #2
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d102      	bne.n	80032ee <HAL_PCD_EP_Open+0xb0>
  {
    ep->data_pid_start = 0U;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2200      	movs	r2, #0
 80032ec:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	23aa      	movs	r3, #170	; 0xaa
 80032f2:	009b      	lsls	r3, r3, #2
 80032f4:	5cd3      	ldrb	r3, [r2, r3]
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d101      	bne.n	80032fe <HAL_PCD_EP_Open+0xc0>
 80032fa:	2302      	movs	r3, #2
 80032fc:	e013      	b.n	8003326 <HAL_PCD_EP_Open+0xe8>
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	23aa      	movs	r3, #170	; 0xaa
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	2101      	movs	r1, #1
 8003306:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	68fa      	ldr	r2, [r7, #12]
 800330e:	0011      	movs	r1, r2
 8003310:	0018      	movs	r0, r3
 8003312:	f002 feab 	bl	800606c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	23aa      	movs	r3, #170	; 0xaa
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	2100      	movs	r1, #0
 800331e:	54d1      	strb	r1, [r2, r3]

  return ret;
 8003320:	230b      	movs	r3, #11
 8003322:	18fb      	adds	r3, r7, r3
 8003324:	781b      	ldrb	r3, [r3, #0]
}
 8003326:	0018      	movs	r0, r3
 8003328:	46bd      	mov	sp, r7
 800332a:	b005      	add	sp, #20
 800332c:	bd90      	pop	{r4, r7, pc}

0800332e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800332e:	b580      	push	{r7, lr}
 8003330:	b084      	sub	sp, #16
 8003332:	af00      	add	r7, sp, #0
 8003334:	6078      	str	r0, [r7, #4]
 8003336:	000a      	movs	r2, r1
 8003338:	1cfb      	adds	r3, r7, #3
 800333a:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800333c:	1cfb      	adds	r3, r7, #3
 800333e:	781b      	ldrb	r3, [r3, #0]
 8003340:	b25b      	sxtb	r3, r3
 8003342:	2b00      	cmp	r3, #0
 8003344:	da0f      	bge.n	8003366 <HAL_PCD_EP_Close+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003346:	1cfb      	adds	r3, r7, #3
 8003348:	781b      	ldrb	r3, [r3, #0]
 800334a:	2207      	movs	r2, #7
 800334c:	4013      	ands	r3, r2
 800334e:	1c5a      	adds	r2, r3, #1
 8003350:	0013      	movs	r3, r2
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	189b      	adds	r3, r3, r2
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	18d3      	adds	r3, r2, r3
 800335c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	2201      	movs	r2, #1
 8003362:	705a      	strb	r2, [r3, #1]
 8003364:	e00f      	b.n	8003386 <HAL_PCD_EP_Close+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003366:	1cfb      	adds	r3, r7, #3
 8003368:	781b      	ldrb	r3, [r3, #0]
 800336a:	2207      	movs	r2, #7
 800336c:	401a      	ands	r2, r3
 800336e:	0013      	movs	r3, r2
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	189b      	adds	r3, r3, r2
 8003374:	00db      	lsls	r3, r3, #3
 8003376:	3369      	adds	r3, #105	; 0x69
 8003378:	33ff      	adds	r3, #255	; 0xff
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	18d3      	adds	r3, r2, r3
 800337e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2200      	movs	r2, #0
 8003384:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8003386:	1cfb      	adds	r3, r7, #3
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	2207      	movs	r2, #7
 800338c:	4013      	ands	r3, r2
 800338e:	b2da      	uxtb	r2, r3
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003394:	687a      	ldr	r2, [r7, #4]
 8003396:	23aa      	movs	r3, #170	; 0xaa
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	5cd3      	ldrb	r3, [r2, r3]
 800339c:	2b01      	cmp	r3, #1
 800339e:	d101      	bne.n	80033a4 <HAL_PCD_EP_Close+0x76>
 80033a0:	2302      	movs	r3, #2
 80033a2:	e011      	b.n	80033c8 <HAL_PCD_EP_Close+0x9a>
 80033a4:	687a      	ldr	r2, [r7, #4]
 80033a6:	23aa      	movs	r3, #170	; 0xaa
 80033a8:	009b      	lsls	r3, r3, #2
 80033aa:	2101      	movs	r1, #1
 80033ac:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	68fa      	ldr	r2, [r7, #12]
 80033b4:	0011      	movs	r1, r2
 80033b6:	0018      	movs	r0, r3
 80033b8:	f003 f9ae 	bl	8006718 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	23aa      	movs	r3, #170	; 0xaa
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	2100      	movs	r1, #0
 80033c4:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	0018      	movs	r0, r3
 80033ca:	46bd      	mov	sp, r7
 80033cc:	b004      	add	sp, #16
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b086      	sub	sp, #24
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	60f8      	str	r0, [r7, #12]
 80033d8:	607a      	str	r2, [r7, #4]
 80033da:	603b      	str	r3, [r7, #0]
 80033dc:	200b      	movs	r0, #11
 80033de:	183b      	adds	r3, r7, r0
 80033e0:	1c0a      	adds	r2, r1, #0
 80033e2:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80033e4:	0001      	movs	r1, r0
 80033e6:	187b      	adds	r3, r7, r1
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	2207      	movs	r2, #7
 80033ec:	401a      	ands	r2, r3
 80033ee:	0013      	movs	r3, r2
 80033f0:	009b      	lsls	r3, r3, #2
 80033f2:	189b      	adds	r3, r3, r2
 80033f4:	00db      	lsls	r3, r3, #3
 80033f6:	3369      	adds	r3, #105	; 0x69
 80033f8:	33ff      	adds	r3, #255	; 0xff
 80033fa:	68fa      	ldr	r2, [r7, #12]
 80033fc:	18d3      	adds	r3, r2, r3
 80033fe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	683a      	ldr	r2, [r7, #0]
 800340a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	2200      	movs	r2, #0
 8003410:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	2200      	movs	r2, #0
 8003416:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003418:	187b      	adds	r3, r7, r1
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	2207      	movs	r2, #7
 800341e:	4013      	ands	r3, r2
 8003420:	b2da      	uxtb	r2, r3
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003426:	187b      	adds	r3, r7, r1
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	2207      	movs	r2, #7
 800342c:	4013      	ands	r3, r2
 800342e:	d107      	bne.n	8003440 <HAL_PCD_EP_Receive+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	697a      	ldr	r2, [r7, #20]
 8003436:	0011      	movs	r1, r2
 8003438:	0018      	movs	r0, r3
 800343a:	f003 fb2d 	bl	8006a98 <USB_EPStartXfer>
 800343e:	e006      	b.n	800344e <HAL_PCD_EP_Receive+0x7e>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	697a      	ldr	r2, [r7, #20]
 8003446:	0011      	movs	r1, r2
 8003448:	0018      	movs	r0, r3
 800344a:	f003 fb25 	bl	8006a98 <USB_EPStartXfer>
  }

  return HAL_OK;
 800344e:	2300      	movs	r3, #0
}
 8003450:	0018      	movs	r0, r3
 8003452:	46bd      	mov	sp, r7
 8003454:	b006      	add	sp, #24
 8003456:	bd80      	pop	{r7, pc}

08003458 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b082      	sub	sp, #8
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	000a      	movs	r2, r1
 8003462:	1cfb      	adds	r3, r7, #3
 8003464:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003466:	1cfb      	adds	r3, r7, #3
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	2207      	movs	r2, #7
 800346c:	401a      	ands	r2, r3
 800346e:	6878      	ldr	r0, [r7, #4]
 8003470:	23c2      	movs	r3, #194	; 0xc2
 8003472:	0059      	lsls	r1, r3, #1
 8003474:	0013      	movs	r3, r2
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	189b      	adds	r3, r3, r2
 800347a:	00db      	lsls	r3, r3, #3
 800347c:	18c3      	adds	r3, r0, r3
 800347e:	185b      	adds	r3, r3, r1
 8003480:	681b      	ldr	r3, [r3, #0]
}
 8003482:	0018      	movs	r0, r3
 8003484:	46bd      	mov	sp, r7
 8003486:	b002      	add	sp, #8
 8003488:	bd80      	pop	{r7, pc}

0800348a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800348a:	b580      	push	{r7, lr}
 800348c:	b086      	sub	sp, #24
 800348e:	af00      	add	r7, sp, #0
 8003490:	60f8      	str	r0, [r7, #12]
 8003492:	607a      	str	r2, [r7, #4]
 8003494:	603b      	str	r3, [r7, #0]
 8003496:	200b      	movs	r0, #11
 8003498:	183b      	adds	r3, r7, r0
 800349a:	1c0a      	adds	r2, r1, #0
 800349c:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800349e:	183b      	adds	r3, r7, r0
 80034a0:	781b      	ldrb	r3, [r3, #0]
 80034a2:	2207      	movs	r2, #7
 80034a4:	4013      	ands	r3, r2
 80034a6:	1c5a      	adds	r2, r3, #1
 80034a8:	0013      	movs	r3, r2
 80034aa:	009b      	lsls	r3, r3, #2
 80034ac:	189b      	adds	r3, r3, r2
 80034ae:	00db      	lsls	r3, r3, #3
 80034b0:	68fa      	ldr	r2, [r7, #12]
 80034b2:	18d3      	adds	r3, r2, r3
 80034b4:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	683a      	ldr	r2, [r7, #0]
 80034c0:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	2224      	movs	r2, #36	; 0x24
 80034c6:	2101      	movs	r1, #1
 80034c8:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	683a      	ldr	r2, [r7, #0]
 80034ce:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 80034d0:	697b      	ldr	r3, [r7, #20]
 80034d2:	2200      	movs	r2, #0
 80034d4:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80034d6:	697b      	ldr	r3, [r7, #20]
 80034d8:	2201      	movs	r2, #1
 80034da:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80034dc:	183b      	adds	r3, r7, r0
 80034de:	781b      	ldrb	r3, [r3, #0]
 80034e0:	2207      	movs	r2, #7
 80034e2:	4013      	ands	r3, r2
 80034e4:	b2da      	uxtb	r2, r3
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80034ea:	183b      	adds	r3, r7, r0
 80034ec:	781b      	ldrb	r3, [r3, #0]
 80034ee:	2207      	movs	r2, #7
 80034f0:	4013      	ands	r3, r2
 80034f2:	d107      	bne.n	8003504 <HAL_PCD_EP_Transmit+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	697a      	ldr	r2, [r7, #20]
 80034fa:	0011      	movs	r1, r2
 80034fc:	0018      	movs	r0, r3
 80034fe:	f003 facb 	bl	8006a98 <USB_EPStartXfer>
 8003502:	e006      	b.n	8003512 <HAL_PCD_EP_Transmit+0x88>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	697a      	ldr	r2, [r7, #20]
 800350a:	0011      	movs	r1, r2
 800350c:	0018      	movs	r0, r3
 800350e:	f003 fac3 	bl	8006a98 <USB_EPStartXfer>
  }

  return HAL_OK;
 8003512:	2300      	movs	r3, #0
}
 8003514:	0018      	movs	r0, r3
 8003516:	46bd      	mov	sp, r7
 8003518:	b006      	add	sp, #24
 800351a:	bd80      	pop	{r7, pc}

0800351c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	b084      	sub	sp, #16
 8003520:	af00      	add	r7, sp, #0
 8003522:	6078      	str	r0, [r7, #4]
 8003524:	000a      	movs	r2, r1
 8003526:	1cfb      	adds	r3, r7, #3
 8003528:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800352a:	1cfb      	adds	r3, r7, #3
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	2207      	movs	r2, #7
 8003530:	401a      	ands	r2, r3
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	685b      	ldr	r3, [r3, #4]
 8003536:	429a      	cmp	r2, r3
 8003538:	d901      	bls.n	800353e <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e046      	b.n	80035cc <HAL_PCD_EP_SetStall+0xb0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800353e:	1cfb      	adds	r3, r7, #3
 8003540:	781b      	ldrb	r3, [r3, #0]
 8003542:	b25b      	sxtb	r3, r3
 8003544:	2b00      	cmp	r3, #0
 8003546:	da0f      	bge.n	8003568 <HAL_PCD_EP_SetStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003548:	1cfb      	adds	r3, r7, #3
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	2207      	movs	r2, #7
 800354e:	4013      	ands	r3, r2
 8003550:	1c5a      	adds	r2, r3, #1
 8003552:	0013      	movs	r3, r2
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	189b      	adds	r3, r3, r2
 8003558:	00db      	lsls	r3, r3, #3
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	18d3      	adds	r3, r2, r3
 800355e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	2201      	movs	r2, #1
 8003564:	705a      	strb	r2, [r3, #1]
 8003566:	e00d      	b.n	8003584 <HAL_PCD_EP_SetStall+0x68>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003568:	1cfb      	adds	r3, r7, #3
 800356a:	781a      	ldrb	r2, [r3, #0]
 800356c:	0013      	movs	r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	189b      	adds	r3, r3, r2
 8003572:	00db      	lsls	r3, r3, #3
 8003574:	3369      	adds	r3, #105	; 0x69
 8003576:	33ff      	adds	r3, #255	; 0xff
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	18d3      	adds	r3, r2, r3
 800357c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	2200      	movs	r2, #0
 8003582:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	2201      	movs	r2, #1
 8003588:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800358a:	1cfb      	adds	r3, r7, #3
 800358c:	781b      	ldrb	r3, [r3, #0]
 800358e:	2207      	movs	r2, #7
 8003590:	4013      	ands	r3, r2
 8003592:	b2da      	uxtb	r2, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	23aa      	movs	r3, #170	; 0xaa
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	5cd3      	ldrb	r3, [r2, r3]
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d101      	bne.n	80035a8 <HAL_PCD_EP_SetStall+0x8c>
 80035a4:	2302      	movs	r3, #2
 80035a6:	e011      	b.n	80035cc <HAL_PCD_EP_SetStall+0xb0>
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	23aa      	movs	r3, #170	; 0xaa
 80035ac:	009b      	lsls	r3, r3, #2
 80035ae:	2101      	movs	r1, #1
 80035b0:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	68fa      	ldr	r2, [r7, #12]
 80035b8:	0011      	movs	r1, r2
 80035ba:	0018      	movs	r0, r3
 80035bc:	f004 fbc2 	bl	8007d44 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	23aa      	movs	r3, #170	; 0xaa
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	2100      	movs	r1, #0
 80035c8:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	0018      	movs	r0, r3
 80035ce:	46bd      	mov	sp, r7
 80035d0:	b004      	add	sp, #16
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	000a      	movs	r2, r1
 80035de:	1cfb      	adds	r3, r7, #3
 80035e0:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80035e2:	1cfb      	adds	r3, r7, #3
 80035e4:	781b      	ldrb	r3, [r3, #0]
 80035e6:	220f      	movs	r2, #15
 80035e8:	401a      	ands	r2, r3
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	429a      	cmp	r2, r3
 80035f0:	d901      	bls.n	80035f6 <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e048      	b.n	8003688 <HAL_PCD_EP_ClrStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80035f6:	1cfb      	adds	r3, r7, #3
 80035f8:	781b      	ldrb	r3, [r3, #0]
 80035fa:	b25b      	sxtb	r3, r3
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	da0f      	bge.n	8003620 <HAL_PCD_EP_ClrStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003600:	1cfb      	adds	r3, r7, #3
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	2207      	movs	r2, #7
 8003606:	4013      	ands	r3, r2
 8003608:	1c5a      	adds	r2, r3, #1
 800360a:	0013      	movs	r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	189b      	adds	r3, r3, r2
 8003610:	00db      	lsls	r3, r3, #3
 8003612:	687a      	ldr	r2, [r7, #4]
 8003614:	18d3      	adds	r3, r2, r3
 8003616:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2201      	movs	r2, #1
 800361c:	705a      	strb	r2, [r3, #1]
 800361e:	e00f      	b.n	8003640 <HAL_PCD_EP_ClrStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003620:	1cfb      	adds	r3, r7, #3
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	2207      	movs	r2, #7
 8003626:	401a      	ands	r2, r3
 8003628:	0013      	movs	r3, r2
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	189b      	adds	r3, r3, r2
 800362e:	00db      	lsls	r3, r3, #3
 8003630:	3369      	adds	r3, #105	; 0x69
 8003632:	33ff      	adds	r3, #255	; 0xff
 8003634:	687a      	ldr	r2, [r7, #4]
 8003636:	18d3      	adds	r3, r2, r3
 8003638:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2200      	movs	r2, #0
 800363e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003646:	1cfb      	adds	r3, r7, #3
 8003648:	781b      	ldrb	r3, [r3, #0]
 800364a:	2207      	movs	r2, #7
 800364c:	4013      	ands	r3, r2
 800364e:	b2da      	uxtb	r2, r3
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003654:	687a      	ldr	r2, [r7, #4]
 8003656:	23aa      	movs	r3, #170	; 0xaa
 8003658:	009b      	lsls	r3, r3, #2
 800365a:	5cd3      	ldrb	r3, [r2, r3]
 800365c:	2b01      	cmp	r3, #1
 800365e:	d101      	bne.n	8003664 <HAL_PCD_EP_ClrStall+0x90>
 8003660:	2302      	movs	r3, #2
 8003662:	e011      	b.n	8003688 <HAL_PCD_EP_ClrStall+0xb4>
 8003664:	687a      	ldr	r2, [r7, #4]
 8003666:	23aa      	movs	r3, #170	; 0xaa
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	2101      	movs	r1, #1
 800366c:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	68fa      	ldr	r2, [r7, #12]
 8003674:	0011      	movs	r1, r2
 8003676:	0018      	movs	r0, r3
 8003678:	f004 fbb4 	bl	8007de4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800367c:	687a      	ldr	r2, [r7, #4]
 800367e:	23aa      	movs	r3, #170	; 0xaa
 8003680:	009b      	lsls	r3, r3, #2
 8003682:	2100      	movs	r1, #0
 8003684:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8003686:	2300      	movs	r3, #0
}
 8003688:	0018      	movs	r0, r3
 800368a:	46bd      	mov	sp, r7
 800368c:	b004      	add	sp, #16
 800368e:	bd80      	pop	{r7, pc}

08003690 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003690:	b590      	push	{r4, r7, lr}
 8003692:	b08f      	sub	sp, #60	; 0x3c
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003698:	e323      	b.n	8003ce2 <PCD_EP_ISR_Handler+0x652>
  {
    wIstr = hpcd->Instance->ISTR;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	202e      	movs	r0, #46	; 0x2e
 80036a0:	183b      	adds	r3, r7, r0
 80036a2:	2144      	movs	r1, #68	; 0x44
 80036a4:	5a52      	ldrh	r2, [r2, r1]
 80036a6:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80036a8:	183b      	adds	r3, r7, r0
 80036aa:	881b      	ldrh	r3, [r3, #0]
 80036ac:	b2da      	uxtb	r2, r3
 80036ae:	202d      	movs	r0, #45	; 0x2d
 80036b0:	183b      	adds	r3, r7, r0
 80036b2:	210f      	movs	r1, #15
 80036b4:	400a      	ands	r2, r1
 80036b6:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 80036b8:	183b      	adds	r3, r7, r0
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d000      	beq.n	80036c2 <PCD_EP_ISR_Handler+0x32>
 80036c0:	e15e      	b.n	8003980 <PCD_EP_ISR_Handler+0x2f0>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80036c2:	232e      	movs	r3, #46	; 0x2e
 80036c4:	18fb      	adds	r3, r7, r3
 80036c6:	881b      	ldrh	r3, [r3, #0]
 80036c8:	2210      	movs	r2, #16
 80036ca:	4013      	ands	r3, r2
 80036cc:	d152      	bne.n	8003774 <PCD_EP_ISR_Handler+0xe4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	881b      	ldrh	r3, [r3, #0]
 80036d4:	b29a      	uxth	r2, r3
 80036d6:	200e      	movs	r0, #14
 80036d8:	183b      	adds	r3, r7, r0
 80036da:	49db      	ldr	r1, [pc, #876]	; (8003a48 <PCD_EP_ISR_Handler+0x3b8>)
 80036dc:	400a      	ands	r2, r1
 80036de:	801a      	strh	r2, [r3, #0]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	183a      	adds	r2, r7, r0
 80036e6:	8812      	ldrh	r2, [r2, #0]
 80036e8:	49d8      	ldr	r1, [pc, #864]	; (8003a4c <PCD_EP_ISR_Handler+0x3bc>)
 80036ea:	430a      	orrs	r2, r1
 80036ec:	b292      	uxth	r2, r2
 80036ee:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	3328      	adds	r3, #40	; 0x28
 80036f4:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	2250      	movs	r2, #80	; 0x50
 80036fc:	5a9b      	ldrh	r3, [r3, r2]
 80036fe:	b29b      	uxth	r3, r3
 8003700:	001a      	movs	r2, r3
 8003702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003704:	781b      	ldrb	r3, [r3, #0]
 8003706:	00db      	lsls	r3, r3, #3
 8003708:	18d2      	adds	r2, r2, r3
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	18d3      	adds	r3, r2, r3
 8003710:	4acf      	ldr	r2, [pc, #828]	; (8003a50 <PCD_EP_ISR_Handler+0x3c0>)
 8003712:	4694      	mov	ip, r2
 8003714:	4463      	add	r3, ip
 8003716:	881b      	ldrh	r3, [r3, #0]
 8003718:	059b      	lsls	r3, r3, #22
 800371a:	0d9a      	lsrs	r2, r3, #22
 800371c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800371e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8003720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003722:	695a      	ldr	r2, [r3, #20]
 8003724:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003726:	69db      	ldr	r3, [r3, #28]
 8003728:	18d2      	adds	r2, r2, r3
 800372a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800372c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2100      	movs	r1, #0
 8003732:	0018      	movs	r0, r3
 8003734:	f006 fc74 	bl	800a020 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2224      	movs	r2, #36	; 0x24
 800373c:	5c9b      	ldrb	r3, [r3, r2]
 800373e:	b2db      	uxtb	r3, r3
 8003740:	2b00      	cmp	r3, #0
 8003742:	d100      	bne.n	8003746 <PCD_EP_ISR_Handler+0xb6>
 8003744:	e2cd      	b.n	8003ce2 <PCD_EP_ISR_Handler+0x652>
 8003746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003748:	699b      	ldr	r3, [r3, #24]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d000      	beq.n	8003750 <PCD_EP_ISR_Handler+0xc0>
 800374e:	e2c8      	b.n	8003ce2 <PCD_EP_ISR_Handler+0x652>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2224      	movs	r2, #36	; 0x24
 8003754:	5c9b      	ldrb	r3, [r3, r2]
 8003756:	b2db      	uxtb	r3, r3
 8003758:	2280      	movs	r2, #128	; 0x80
 800375a:	4252      	negs	r2, r2
 800375c:	4313      	orrs	r3, r2
 800375e:	b2da      	uxtb	r2, r3
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	b291      	uxth	r1, r2
 8003766:	224c      	movs	r2, #76	; 0x4c
 8003768:	5299      	strh	r1, [r3, r2]
          hpcd->USB_Address = 0U;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2224      	movs	r2, #36	; 0x24
 800376e:	2100      	movs	r1, #0
 8003770:	5499      	strb	r1, [r3, r2]
 8003772:	e2b6      	b.n	8003ce2 <PCD_EP_ISR_Handler+0x652>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	3369      	adds	r3, #105	; 0x69
 8003778:	33ff      	adds	r3, #255	; 0xff
 800377a:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	212a      	movs	r1, #42	; 0x2a
 8003782:	187b      	adds	r3, r7, r1
 8003784:	8812      	ldrh	r2, [r2, #0]
 8003786:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003788:	187b      	adds	r3, r7, r1
 800378a:	881a      	ldrh	r2, [r3, #0]
 800378c:	2380      	movs	r3, #128	; 0x80
 800378e:	011b      	lsls	r3, r3, #4
 8003790:	4013      	ands	r3, r2
 8003792:	d037      	beq.n	8003804 <PCD_EP_ISR_Handler+0x174>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	2250      	movs	r2, #80	; 0x50
 800379a:	5a9b      	ldrh	r3, [r3, r2]
 800379c:	b29b      	uxth	r3, r3
 800379e:	001a      	movs	r2, r3
 80037a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a2:	781b      	ldrb	r3, [r3, #0]
 80037a4:	00db      	lsls	r3, r3, #3
 80037a6:	18d2      	adds	r2, r2, r3
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	18d3      	adds	r3, r2, r3
 80037ae:	4aa9      	ldr	r2, [pc, #676]	; (8003a54 <PCD_EP_ISR_Handler+0x3c4>)
 80037b0:	4694      	mov	ip, r2
 80037b2:	4463      	add	r3, ip
 80037b4:	881b      	ldrh	r3, [r3, #0]
 80037b6:	059b      	lsls	r3, r3, #22
 80037b8:	0d9a      	lsrs	r2, r3, #22
 80037ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037bc:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6818      	ldr	r0, [r3, #0]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	22ac      	movs	r2, #172	; 0xac
 80037c6:	0092      	lsls	r2, r2, #2
 80037c8:	1899      	adds	r1, r3, r2
 80037ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037cc:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80037ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d0:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	f004 fc33 	bl	800803e <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	881b      	ldrh	r3, [r3, #0]
 80037de:	b29a      	uxth	r2, r3
 80037e0:	2010      	movs	r0, #16
 80037e2:	183b      	adds	r3, r7, r0
 80037e4:	499c      	ldr	r1, [pc, #624]	; (8003a58 <PCD_EP_ISR_Handler+0x3c8>)
 80037e6:	400a      	ands	r2, r1
 80037e8:	801a      	strh	r2, [r3, #0]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	183a      	adds	r2, r7, r0
 80037f0:	8812      	ldrh	r2, [r2, #0]
 80037f2:	2180      	movs	r1, #128	; 0x80
 80037f4:	430a      	orrs	r2, r1
 80037f6:	b292      	uxth	r2, r2
 80037f8:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	0018      	movs	r0, r3
 80037fe:	f006 fbd9 	bl	8009fb4 <HAL_PCD_SetupStageCallback>
 8003802:	e26e      	b.n	8003ce2 <PCD_EP_ISR_Handler+0x652>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003804:	232a      	movs	r3, #42	; 0x2a
 8003806:	18fb      	adds	r3, r7, r3
 8003808:	2200      	movs	r2, #0
 800380a:	5e9b      	ldrsh	r3, [r3, r2]
 800380c:	2b00      	cmp	r3, #0
 800380e:	db00      	blt.n	8003812 <PCD_EP_ISR_Handler+0x182>
 8003810:	e267      	b.n	8003ce2 <PCD_EP_ISR_Handler+0x652>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	881b      	ldrh	r3, [r3, #0]
 8003818:	b29a      	uxth	r2, r3
 800381a:	201c      	movs	r0, #28
 800381c:	183b      	adds	r3, r7, r0
 800381e:	498e      	ldr	r1, [pc, #568]	; (8003a58 <PCD_EP_ISR_Handler+0x3c8>)
 8003820:	400a      	ands	r2, r1
 8003822:	801a      	strh	r2, [r3, #0]
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	183a      	adds	r2, r7, r0
 800382a:	8812      	ldrh	r2, [r2, #0]
 800382c:	2180      	movs	r1, #128	; 0x80
 800382e:	430a      	orrs	r2, r1
 8003830:	b292      	uxth	r2, r2
 8003832:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2250      	movs	r2, #80	; 0x50
 800383a:	5a9b      	ldrh	r3, [r3, r2]
 800383c:	b29b      	uxth	r3, r3
 800383e:	001a      	movs	r2, r3
 8003840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003842:	781b      	ldrb	r3, [r3, #0]
 8003844:	00db      	lsls	r3, r3, #3
 8003846:	18d2      	adds	r2, r2, r3
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	18d3      	adds	r3, r2, r3
 800384e:	4a81      	ldr	r2, [pc, #516]	; (8003a54 <PCD_EP_ISR_Handler+0x3c4>)
 8003850:	4694      	mov	ip, r2
 8003852:	4463      	add	r3, ip
 8003854:	881b      	ldrh	r3, [r3, #0]
 8003856:	059b      	lsls	r3, r3, #22
 8003858:	0d9a      	lsrs	r2, r3, #22
 800385a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800385c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800385e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003860:	69db      	ldr	r3, [r3, #28]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d01a      	beq.n	800389c <PCD_EP_ISR_Handler+0x20c>
 8003866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003868:	695b      	ldr	r3, [r3, #20]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d016      	beq.n	800389c <PCD_EP_ISR_Handler+0x20c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6818      	ldr	r0, [r3, #0]
 8003872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003874:	6959      	ldr	r1, [r3, #20]
 8003876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003878:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800387a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800387c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800387e:	b29b      	uxth	r3, r3
 8003880:	f004 fbdd 	bl	800803e <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8003884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003886:	695a      	ldr	r2, [r3, #20]
 8003888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800388a:	69db      	ldr	r3, [r3, #28]
 800388c:	18d2      	adds	r2, r2, r3
 800388e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003890:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2100      	movs	r1, #0
 8003896:	0018      	movs	r0, r3
 8003898:	f006 fba1 	bl	8009fde <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	61bb      	str	r3, [r7, #24]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	2250      	movs	r2, #80	; 0x50
 80038a8:	5a9b      	ldrh	r3, [r3, r2]
 80038aa:	b29b      	uxth	r3, r3
 80038ac:	001a      	movs	r2, r3
 80038ae:	69bb      	ldr	r3, [r7, #24]
 80038b0:	189b      	adds	r3, r3, r2
 80038b2:	61bb      	str	r3, [r7, #24]
 80038b4:	69bb      	ldr	r3, [r7, #24]
 80038b6:	4a67      	ldr	r2, [pc, #412]	; (8003a54 <PCD_EP_ISR_Handler+0x3c4>)
 80038b8:	4694      	mov	ip, r2
 80038ba:	4463      	add	r3, ip
 80038bc:	617b      	str	r3, [r7, #20]
 80038be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038c0:	691b      	ldr	r3, [r3, #16]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d110      	bne.n	80038e8 <PCD_EP_ISR_Handler+0x258>
 80038c6:	697b      	ldr	r3, [r7, #20]
 80038c8:	881b      	ldrh	r3, [r3, #0]
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	4a63      	ldr	r2, [pc, #396]	; (8003a5c <PCD_EP_ISR_Handler+0x3cc>)
 80038ce:	4013      	ands	r3, r2
 80038d0:	b29a      	uxth	r2, r3
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	801a      	strh	r2, [r3, #0]
 80038d6:	697b      	ldr	r3, [r7, #20]
 80038d8:	881b      	ldrh	r3, [r3, #0]
 80038da:	b29b      	uxth	r3, r3
 80038dc:	4a5b      	ldr	r2, [pc, #364]	; (8003a4c <PCD_EP_ISR_Handler+0x3bc>)
 80038de:	4313      	orrs	r3, r2
 80038e0:	b29a      	uxth	r2, r3
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	801a      	strh	r2, [r3, #0]
 80038e6:	e02b      	b.n	8003940 <PCD_EP_ISR_Handler+0x2b0>
 80038e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ea:	691b      	ldr	r3, [r3, #16]
 80038ec:	2b3e      	cmp	r3, #62	; 0x3e
 80038ee:	d812      	bhi.n	8003916 <PCD_EP_ISR_Handler+0x286>
 80038f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f2:	691b      	ldr	r3, [r3, #16]
 80038f4:	085b      	lsrs	r3, r3, #1
 80038f6:	633b      	str	r3, [r7, #48]	; 0x30
 80038f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fa:	691b      	ldr	r3, [r3, #16]
 80038fc:	2201      	movs	r2, #1
 80038fe:	4013      	ands	r3, r2
 8003900:	d002      	beq.n	8003908 <PCD_EP_ISR_Handler+0x278>
 8003902:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003904:	3301      	adds	r3, #1
 8003906:	633b      	str	r3, [r7, #48]	; 0x30
 8003908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800390a:	b29b      	uxth	r3, r3
 800390c:	029b      	lsls	r3, r3, #10
 800390e:	b29a      	uxth	r2, r3
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	801a      	strh	r2, [r3, #0]
 8003914:	e014      	b.n	8003940 <PCD_EP_ISR_Handler+0x2b0>
 8003916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003918:	691b      	ldr	r3, [r3, #16]
 800391a:	095b      	lsrs	r3, r3, #5
 800391c:	633b      	str	r3, [r7, #48]	; 0x30
 800391e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003920:	691b      	ldr	r3, [r3, #16]
 8003922:	221f      	movs	r2, #31
 8003924:	4013      	ands	r3, r2
 8003926:	d102      	bne.n	800392e <PCD_EP_ISR_Handler+0x29e>
 8003928:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800392a:	3b01      	subs	r3, #1
 800392c:	633b      	str	r3, [r7, #48]	; 0x30
 800392e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003930:	b29b      	uxth	r3, r3
 8003932:	029b      	lsls	r3, r3, #10
 8003934:	b29b      	uxth	r3, r3
 8003936:	4a45      	ldr	r2, [pc, #276]	; (8003a4c <PCD_EP_ISR_Handler+0x3bc>)
 8003938:	4313      	orrs	r3, r2
 800393a:	b29a      	uxth	r2, r3
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	881b      	ldrh	r3, [r3, #0]
 8003946:	b29a      	uxth	r2, r3
 8003948:	2012      	movs	r0, #18
 800394a:	183b      	adds	r3, r7, r0
 800394c:	4944      	ldr	r1, [pc, #272]	; (8003a60 <PCD_EP_ISR_Handler+0x3d0>)
 800394e:	400a      	ands	r2, r1
 8003950:	801a      	strh	r2, [r3, #0]
 8003952:	183b      	adds	r3, r7, r0
 8003954:	183a      	adds	r2, r7, r0
 8003956:	8812      	ldrh	r2, [r2, #0]
 8003958:	2180      	movs	r1, #128	; 0x80
 800395a:	0149      	lsls	r1, r1, #5
 800395c:	404a      	eors	r2, r1
 800395e:	801a      	strh	r2, [r3, #0]
 8003960:	183b      	adds	r3, r7, r0
 8003962:	183a      	adds	r2, r7, r0
 8003964:	8812      	ldrh	r2, [r2, #0]
 8003966:	2180      	movs	r1, #128	; 0x80
 8003968:	0189      	lsls	r1, r1, #6
 800396a:	404a      	eors	r2, r1
 800396c:	801a      	strh	r2, [r3, #0]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	183a      	adds	r2, r7, r0
 8003974:	8812      	ldrh	r2, [r2, #0]
 8003976:	493b      	ldr	r1, [pc, #236]	; (8003a64 <PCD_EP_ISR_Handler+0x3d4>)
 8003978:	430a      	orrs	r2, r1
 800397a:	b292      	uxth	r2, r2
 800397c:	801a      	strh	r2, [r3, #0]
 800397e:	e1b0      	b.n	8003ce2 <PCD_EP_ISR_Handler+0x652>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	001a      	movs	r2, r3
 8003986:	232d      	movs	r3, #45	; 0x2d
 8003988:	18fb      	adds	r3, r7, r3
 800398a:	781b      	ldrb	r3, [r3, #0]
 800398c:	009b      	lsls	r3, r3, #2
 800398e:	18d2      	adds	r2, r2, r3
 8003990:	212a      	movs	r1, #42	; 0x2a
 8003992:	187b      	adds	r3, r7, r1
 8003994:	8812      	ldrh	r2, [r2, #0]
 8003996:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003998:	187b      	adds	r3, r7, r1
 800399a:	2200      	movs	r2, #0
 800399c:	5e9b      	ldrsh	r3, [r3, r2]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	db00      	blt.n	80039a4 <PCD_EP_ISR_Handler+0x314>
 80039a2:	e10f      	b.n	8003bc4 <PCD_EP_ISR_Handler+0x534>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	001a      	movs	r2, r3
 80039aa:	202d      	movs	r0, #45	; 0x2d
 80039ac:	183b      	adds	r3, r7, r0
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	009b      	lsls	r3, r3, #2
 80039b2:	18d3      	adds	r3, r2, r3
 80039b4:	881b      	ldrh	r3, [r3, #0]
 80039b6:	b29a      	uxth	r2, r3
 80039b8:	2428      	movs	r4, #40	; 0x28
 80039ba:	193b      	adds	r3, r7, r4
 80039bc:	4926      	ldr	r1, [pc, #152]	; (8003a58 <PCD_EP_ISR_Handler+0x3c8>)
 80039be:	400a      	ands	r2, r1
 80039c0:	801a      	strh	r2, [r3, #0]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	001a      	movs	r2, r3
 80039c8:	183b      	adds	r3, r7, r0
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	009b      	lsls	r3, r3, #2
 80039ce:	18d3      	adds	r3, r2, r3
 80039d0:	193a      	adds	r2, r7, r4
 80039d2:	8812      	ldrh	r2, [r2, #0]
 80039d4:	2180      	movs	r1, #128	; 0x80
 80039d6:	430a      	orrs	r2, r1
 80039d8:	b292      	uxth	r2, r2
 80039da:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80039dc:	183b      	adds	r3, r7, r0
 80039de:	781a      	ldrb	r2, [r3, #0]
 80039e0:	0013      	movs	r3, r2
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	189b      	adds	r3, r3, r2
 80039e6:	00db      	lsls	r3, r3, #3
 80039e8:	3369      	adds	r3, #105	; 0x69
 80039ea:	33ff      	adds	r3, #255	; 0xff
 80039ec:	687a      	ldr	r2, [r7, #4]
 80039ee:	18d3      	adds	r3, r2, r3
 80039f0:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80039f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f4:	7b1b      	ldrb	r3, [r3, #12]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d136      	bne.n	8003a68 <PCD_EP_ISR_Handler+0x3d8>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	2250      	movs	r2, #80	; 0x50
 8003a00:	5a9b      	ldrh	r3, [r3, r2]
 8003a02:	b29b      	uxth	r3, r3
 8003a04:	001a      	movs	r2, r3
 8003a06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a08:	781b      	ldrb	r3, [r3, #0]
 8003a0a:	00db      	lsls	r3, r3, #3
 8003a0c:	18d2      	adds	r2, r2, r3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	18d3      	adds	r3, r2, r3
 8003a14:	4a0f      	ldr	r2, [pc, #60]	; (8003a54 <PCD_EP_ISR_Handler+0x3c4>)
 8003a16:	4694      	mov	ip, r2
 8003a18:	4463      	add	r3, ip
 8003a1a:	881a      	ldrh	r2, [r3, #0]
 8003a1c:	2136      	movs	r1, #54	; 0x36
 8003a1e:	187b      	adds	r3, r7, r1
 8003a20:	0592      	lsls	r2, r2, #22
 8003a22:	0d92      	lsrs	r2, r2, #22
 8003a24:	801a      	strh	r2, [r3, #0]

          if (count != 0U)
 8003a26:	187b      	adds	r3, r7, r1
 8003a28:	881b      	ldrh	r3, [r3, #0]
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d100      	bne.n	8003a30 <PCD_EP_ISR_Handler+0x3a0>
 8003a2e:	e0a0      	b.n	8003b72 <PCD_EP_ISR_Handler+0x4e2>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6818      	ldr	r0, [r3, #0]
 8003a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a36:	6959      	ldr	r1, [r3, #20]
 8003a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a3a:	88da      	ldrh	r2, [r3, #6]
 8003a3c:	2336      	movs	r3, #54	; 0x36
 8003a3e:	18fb      	adds	r3, r7, r3
 8003a40:	881b      	ldrh	r3, [r3, #0]
 8003a42:	f004 fafc 	bl	800803e <USB_ReadPMA>
 8003a46:	e094      	b.n	8003b72 <PCD_EP_ISR_Handler+0x4e2>
 8003a48:	ffff8f0f 	.word	0xffff8f0f
 8003a4c:	ffff8000 	.word	0xffff8000
 8003a50:	00000402 	.word	0x00000402
 8003a54:	00000406 	.word	0x00000406
 8003a58:	00000f8f 	.word	0x00000f8f
 8003a5c:	ffff83ff 	.word	0xffff83ff
 8003a60:	ffffbf8f 	.word	0xffffbf8f
 8003a64:	ffff8080 	.word	0xffff8080
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003a68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a6a:	78db      	ldrb	r3, [r3, #3]
 8003a6c:	2b02      	cmp	r3, #2
 8003a6e:	d10c      	bne.n	8003a8a <PCD_EP_ISR_Handler+0x3fa>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003a70:	2336      	movs	r3, #54	; 0x36
 8003a72:	18fc      	adds	r4, r7, r3
 8003a74:	232a      	movs	r3, #42	; 0x2a
 8003a76:	18fb      	adds	r3, r7, r3
 8003a78:	881a      	ldrh	r2, [r3, #0]
 8003a7a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	0018      	movs	r0, r3
 8003a80:	f000 f94a 	bl	8003d18 <HAL_PCD_EP_DB_Receive>
 8003a84:	0003      	movs	r3, r0
 8003a86:	8023      	strh	r3, [r4, #0]
 8003a88:	e073      	b.n	8003b72 <PCD_EP_ISR_Handler+0x4e2>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	001a      	movs	r2, r3
 8003a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	18d3      	adds	r3, r2, r3
 8003a98:	881b      	ldrh	r3, [r3, #0]
 8003a9a:	b29a      	uxth	r2, r3
 8003a9c:	2022      	movs	r0, #34	; 0x22
 8003a9e:	183b      	adds	r3, r7, r0
 8003aa0:	4997      	ldr	r1, [pc, #604]	; (8003d00 <PCD_EP_ISR_Handler+0x670>)
 8003aa2:	400a      	ands	r2, r1
 8003aa4:	801a      	strh	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	001a      	movs	r2, r3
 8003aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aae:	781b      	ldrb	r3, [r3, #0]
 8003ab0:	009b      	lsls	r3, r3, #2
 8003ab2:	18d3      	adds	r3, r2, r3
 8003ab4:	183a      	adds	r2, r7, r0
 8003ab6:	8812      	ldrh	r2, [r2, #0]
 8003ab8:	4992      	ldr	r1, [pc, #584]	; (8003d04 <PCD_EP_ISR_Handler+0x674>)
 8003aba:	430a      	orrs	r2, r1
 8003abc:	b292      	uxth	r2, r2
 8003abe:	801a      	strh	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	001a      	movs	r2, r3
 8003ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac8:	781b      	ldrb	r3, [r3, #0]
 8003aca:	009b      	lsls	r3, r3, #2
 8003acc:	18d3      	adds	r3, r2, r3
 8003ace:	881b      	ldrh	r3, [r3, #0]
 8003ad0:	b29b      	uxth	r3, r3
 8003ad2:	001a      	movs	r2, r3
 8003ad4:	2380      	movs	r3, #128	; 0x80
 8003ad6:	01db      	lsls	r3, r3, #7
 8003ad8:	4013      	ands	r3, r2
 8003ada:	d025      	beq.n	8003b28 <PCD_EP_ISR_Handler+0x498>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	2250      	movs	r2, #80	; 0x50
 8003ae2:	5a9b      	ldrh	r3, [r3, r2]
 8003ae4:	b29b      	uxth	r3, r3
 8003ae6:	001a      	movs	r2, r3
 8003ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	00db      	lsls	r3, r3, #3
 8003aee:	18d2      	adds	r2, r2, r3
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	18d3      	adds	r3, r2, r3
 8003af6:	4a84      	ldr	r2, [pc, #528]	; (8003d08 <PCD_EP_ISR_Handler+0x678>)
 8003af8:	4694      	mov	ip, r2
 8003afa:	4463      	add	r3, ip
 8003afc:	881a      	ldrh	r2, [r3, #0]
 8003afe:	2136      	movs	r1, #54	; 0x36
 8003b00:	187b      	adds	r3, r7, r1
 8003b02:	0592      	lsls	r2, r2, #22
 8003b04:	0d92      	lsrs	r2, r2, #22
 8003b06:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 8003b08:	187b      	adds	r3, r7, r1
 8003b0a:	881b      	ldrh	r3, [r3, #0]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d030      	beq.n	8003b72 <PCD_EP_ISR_Handler+0x4e2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6818      	ldr	r0, [r3, #0]
 8003b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b16:	6959      	ldr	r1, [r3, #20]
 8003b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b1a:	891a      	ldrh	r2, [r3, #8]
 8003b1c:	2336      	movs	r3, #54	; 0x36
 8003b1e:	18fb      	adds	r3, r7, r3
 8003b20:	881b      	ldrh	r3, [r3, #0]
 8003b22:	f004 fa8c 	bl	800803e <USB_ReadPMA>
 8003b26:	e024      	b.n	8003b72 <PCD_EP_ISR_Handler+0x4e2>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	2250      	movs	r2, #80	; 0x50
 8003b2e:	5a9b      	ldrh	r3, [r3, r2]
 8003b30:	b29b      	uxth	r3, r3
 8003b32:	001a      	movs	r2, r3
 8003b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b36:	781b      	ldrb	r3, [r3, #0]
 8003b38:	00db      	lsls	r3, r3, #3
 8003b3a:	18d2      	adds	r2, r2, r3
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	18d3      	adds	r3, r2, r3
 8003b42:	4a72      	ldr	r2, [pc, #456]	; (8003d0c <PCD_EP_ISR_Handler+0x67c>)
 8003b44:	4694      	mov	ip, r2
 8003b46:	4463      	add	r3, ip
 8003b48:	881a      	ldrh	r2, [r3, #0]
 8003b4a:	2136      	movs	r1, #54	; 0x36
 8003b4c:	187b      	adds	r3, r7, r1
 8003b4e:	0592      	lsls	r2, r2, #22
 8003b50:	0d92      	lsrs	r2, r2, #22
 8003b52:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 8003b54:	187b      	adds	r3, r7, r1
 8003b56:	881b      	ldrh	r3, [r3, #0]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d00a      	beq.n	8003b72 <PCD_EP_ISR_Handler+0x4e2>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6818      	ldr	r0, [r3, #0]
 8003b60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b62:	6959      	ldr	r1, [r3, #20]
 8003b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b66:	895a      	ldrh	r2, [r3, #10]
 8003b68:	2336      	movs	r3, #54	; 0x36
 8003b6a:	18fb      	adds	r3, r7, r3
 8003b6c:	881b      	ldrh	r3, [r3, #0]
 8003b6e:	f004 fa66 	bl	800803e <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b74:	69da      	ldr	r2, [r3, #28]
 8003b76:	2136      	movs	r1, #54	; 0x36
 8003b78:	187b      	adds	r3, r7, r1
 8003b7a:	881b      	ldrh	r3, [r3, #0]
 8003b7c:	18d2      	adds	r2, r2, r3
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b80:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003b82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b84:	695a      	ldr	r2, [r3, #20]
 8003b86:	187b      	adds	r3, r7, r1
 8003b88:	881b      	ldrh	r3, [r3, #0]
 8003b8a:	18d2      	adds	r2, r2, r3
 8003b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b8e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b92:	699b      	ldr	r3, [r3, #24]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d006      	beq.n	8003ba6 <PCD_EP_ISR_Handler+0x516>
 8003b98:	2336      	movs	r3, #54	; 0x36
 8003b9a:	18fb      	adds	r3, r7, r3
 8003b9c:	881a      	ldrh	r2, [r3, #0]
 8003b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba0:	691b      	ldr	r3, [r3, #16]
 8003ba2:	429a      	cmp	r2, r3
 8003ba4:	d207      	bcs.n	8003bb6 <PCD_EP_ISR_Handler+0x526>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ba8:	781a      	ldrb	r2, [r3, #0]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	0011      	movs	r1, r2
 8003bae:	0018      	movs	r0, r3
 8003bb0:	f006 fa15 	bl	8009fde <HAL_PCD_DataOutStageCallback>
 8003bb4:	e006      	b.n	8003bc4 <PCD_EP_ISR_Handler+0x534>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bbc:	0011      	movs	r1, r2
 8003bbe:	0018      	movs	r0, r3
 8003bc0:	f002 ff6a 	bl	8006a98 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003bc4:	232a      	movs	r3, #42	; 0x2a
 8003bc6:	18fb      	adds	r3, r7, r3
 8003bc8:	881b      	ldrh	r3, [r3, #0]
 8003bca:	2280      	movs	r2, #128	; 0x80
 8003bcc:	4013      	ands	r3, r2
 8003bce:	d100      	bne.n	8003bd2 <PCD_EP_ISR_Handler+0x542>
 8003bd0:	e087      	b.n	8003ce2 <PCD_EP_ISR_Handler+0x652>
      {
        ep = &hpcd->IN_ep[epindex];
 8003bd2:	202d      	movs	r0, #45	; 0x2d
 8003bd4:	183b      	adds	r3, r7, r0
 8003bd6:	781b      	ldrb	r3, [r3, #0]
 8003bd8:	1c5a      	adds	r2, r3, #1
 8003bda:	0013      	movs	r3, r2
 8003bdc:	009b      	lsls	r3, r3, #2
 8003bde:	189b      	adds	r3, r3, r2
 8003be0:	00db      	lsls	r3, r3, #3
 8003be2:	687a      	ldr	r2, [r7, #4]
 8003be4:	18d3      	adds	r3, r2, r3
 8003be6:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	001a      	movs	r2, r3
 8003bee:	183b      	adds	r3, r7, r0
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	18d3      	adds	r3, r2, r3
 8003bf6:	881b      	ldrh	r3, [r3, #0]
 8003bf8:	b29a      	uxth	r2, r3
 8003bfa:	2420      	movs	r4, #32
 8003bfc:	193b      	adds	r3, r7, r4
 8003bfe:	4944      	ldr	r1, [pc, #272]	; (8003d10 <PCD_EP_ISR_Handler+0x680>)
 8003c00:	400a      	ands	r2, r1
 8003c02:	801a      	strh	r2, [r3, #0]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	001a      	movs	r2, r3
 8003c0a:	183b      	adds	r3, r7, r0
 8003c0c:	781b      	ldrb	r3, [r3, #0]
 8003c0e:	009b      	lsls	r3, r3, #2
 8003c10:	18d3      	adds	r3, r2, r3
 8003c12:	193a      	adds	r2, r7, r4
 8003c14:	8812      	ldrh	r2, [r2, #0]
 8003c16:	493f      	ldr	r1, [pc, #252]	; (8003d14 <PCD_EP_ISR_Handler+0x684>)
 8003c18:	430a      	orrs	r2, r1
 8003c1a:	b292      	uxth	r2, r2
 8003c1c:	801a      	strh	r2, [r3, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 8003c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c20:	78db      	ldrb	r3, [r3, #3]
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	d10a      	bne.n	8003c3c <PCD_EP_ISR_Handler+0x5ac>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8003c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c28:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 8003c2a:	2b02      	cmp	r3, #2
 8003c2c:	d151      	bne.n	8003cd2 <PCD_EP_ISR_Handler+0x642>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8003c2e:	232a      	movs	r3, #42	; 0x2a
 8003c30:	18fb      	adds	r3, r7, r3
 8003c32:	881a      	ldrh	r2, [r3, #0]
 8003c34:	2380      	movs	r3, #128	; 0x80
 8003c36:	005b      	lsls	r3, r3, #1
 8003c38:	4013      	ands	r3, r2
 8003c3a:	d14a      	bne.n	8003cd2 <PCD_EP_ISR_Handler+0x642>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	2250      	movs	r2, #80	; 0x50
 8003c42:	5a9b      	ldrh	r3, [r3, r2]
 8003c44:	b29b      	uxth	r3, r3
 8003c46:	001a      	movs	r2, r3
 8003c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c4a:	781b      	ldrb	r3, [r3, #0]
 8003c4c:	00db      	lsls	r3, r3, #3
 8003c4e:	18d2      	adds	r2, r2, r3
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	18d3      	adds	r3, r2, r3
 8003c56:	4a2c      	ldr	r2, [pc, #176]	; (8003d08 <PCD_EP_ISR_Handler+0x678>)
 8003c58:	4694      	mov	ip, r2
 8003c5a:	4463      	add	r3, ip
 8003c5c:	881a      	ldrh	r2, [r3, #0]
 8003c5e:	211e      	movs	r1, #30
 8003c60:	187b      	adds	r3, r7, r1
 8003c62:	0592      	lsls	r2, r2, #22
 8003c64:	0d92      	lsrs	r2, r2, #22
 8003c66:	801a      	strh	r2, [r3, #0]

          if (ep->xfer_len > TxByteNbre)
 8003c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c6a:	699a      	ldr	r2, [r3, #24]
 8003c6c:	187b      	adds	r3, r7, r1
 8003c6e:	881b      	ldrh	r3, [r3, #0]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d908      	bls.n	8003c86 <PCD_EP_ISR_Handler+0x5f6>
          {
            ep->xfer_len -= TxByteNbre;
 8003c74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c76:	699a      	ldr	r2, [r3, #24]
 8003c78:	231e      	movs	r3, #30
 8003c7a:	18fb      	adds	r3, r7, r3
 8003c7c:	881b      	ldrh	r3, [r3, #0]
 8003c7e:	1ad2      	subs	r2, r2, r3
 8003c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c82:	619a      	str	r2, [r3, #24]
 8003c84:	e002      	b.n	8003c8c <PCD_EP_ISR_Handler+0x5fc>
          }
          else
          {
            ep->xfer_len = 0U;
 8003c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c88:	2200      	movs	r2, #0
 8003c8a:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8003c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c8e:	699b      	ldr	r3, [r3, #24]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d107      	bne.n	8003ca4 <PCD_EP_ISR_Handler+0x614>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c96:	781a      	ldrb	r2, [r3, #0]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	0011      	movs	r1, r2
 8003c9c:	0018      	movs	r0, r3
 8003c9e:	f006 f9bf 	bl	800a020 <HAL_PCD_DataInStageCallback>
 8003ca2:	e01e      	b.n	8003ce2 <PCD_EP_ISR_Handler+0x652>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8003ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ca6:	695a      	ldr	r2, [r3, #20]
 8003ca8:	211e      	movs	r1, #30
 8003caa:	187b      	adds	r3, r7, r1
 8003cac:	881b      	ldrh	r3, [r3, #0]
 8003cae:	18d2      	adds	r2, r2, r3
 8003cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb2:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 8003cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cb6:	69da      	ldr	r2, [r3, #28]
 8003cb8:	187b      	adds	r3, r7, r1
 8003cba:	881b      	ldrh	r3, [r3, #0]
 8003cbc:	18d2      	adds	r2, r2, r3
 8003cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc0:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003cc8:	0011      	movs	r1, r2
 8003cca:	0018      	movs	r0, r3
 8003ccc:	f002 fee4 	bl	8006a98 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8003cd0:	e007      	b.n	8003ce2 <PCD_EP_ISR_Handler+0x652>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8003cd2:	232a      	movs	r3, #42	; 0x2a
 8003cd4:	18fb      	adds	r3, r7, r3
 8003cd6:	881a      	ldrh	r2, [r3, #0]
 8003cd8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	0018      	movs	r0, r3
 8003cde:	f000 f93b 	bl	8003f58 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	2244      	movs	r2, #68	; 0x44
 8003ce8:	5a9b      	ldrh	r3, [r3, r2]
 8003cea:	b29b      	uxth	r3, r3
 8003cec:	b21b      	sxth	r3, r3
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	da00      	bge.n	8003cf4 <PCD_EP_ISR_Handler+0x664>
 8003cf2:	e4d2      	b.n	800369a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	0018      	movs	r0, r3
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	b00f      	add	sp, #60	; 0x3c
 8003cfc:	bd90      	pop	{r4, r7, pc}
 8003cfe:	46c0      	nop			; (mov r8, r8)
 8003d00:	ffff8f8f 	.word	0xffff8f8f
 8003d04:	ffff80c0 	.word	0xffff80c0
 8003d08:	00000402 	.word	0x00000402
 8003d0c:	00000406 	.word	0x00000406
 8003d10:	ffff8f0f 	.word	0xffff8f0f
 8003d14:	ffff8000 	.word	0xffff8000

08003d18 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b088      	sub	sp, #32
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	60b9      	str	r1, [r7, #8]
 8003d22:	1dbb      	adds	r3, r7, #6
 8003d24:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003d26:	1dbb      	adds	r3, r7, #6
 8003d28:	881a      	ldrh	r2, [r3, #0]
 8003d2a:	2380      	movs	r3, #128	; 0x80
 8003d2c:	01db      	lsls	r3, r3, #7
 8003d2e:	4013      	ands	r3, r2
 8003d30:	d100      	bne.n	8003d34 <HAL_PCD_EP_DB_Receive+0x1c>
 8003d32:	e07f      	b.n	8003e34 <HAL_PCD_EP_DB_Receive+0x11c>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	2250      	movs	r2, #80	; 0x50
 8003d3a:	5a9b      	ldrh	r3, [r3, r2]
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	001a      	movs	r2, r3
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	781b      	ldrb	r3, [r3, #0]
 8003d44:	00db      	lsls	r3, r3, #3
 8003d46:	18d2      	adds	r2, r2, r3
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	18d3      	adds	r3, r2, r3
 8003d4e:	4a7c      	ldr	r2, [pc, #496]	; (8003f40 <HAL_PCD_EP_DB_Receive+0x228>)
 8003d50:	4694      	mov	ip, r2
 8003d52:	4463      	add	r3, ip
 8003d54:	881a      	ldrh	r2, [r3, #0]
 8003d56:	211a      	movs	r1, #26
 8003d58:	187b      	adds	r3, r7, r1
 8003d5a:	0592      	lsls	r2, r2, #22
 8003d5c:	0d92      	lsrs	r2, r2, #22
 8003d5e:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 8003d60:	68bb      	ldr	r3, [r7, #8]
 8003d62:	699a      	ldr	r2, [r3, #24]
 8003d64:	187b      	adds	r3, r7, r1
 8003d66:	881b      	ldrh	r3, [r3, #0]
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d308      	bcc.n	8003d7e <HAL_PCD_EP_DB_Receive+0x66>
    {
      ep->xfer_len -= count;
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	699a      	ldr	r2, [r3, #24]
 8003d70:	231a      	movs	r3, #26
 8003d72:	18fb      	adds	r3, r7, r3
 8003d74:	881b      	ldrh	r3, [r3, #0]
 8003d76:	1ad2      	subs	r2, r2, r3
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	619a      	str	r2, [r3, #24]
 8003d7c:	e002      	b.n	8003d84 <HAL_PCD_EP_DB_Receive+0x6c>
    }
    else
    {
      ep->xfer_len = 0U;
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	2200      	movs	r2, #0
 8003d82:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	699b      	ldr	r3, [r3, #24]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d121      	bne.n	8003dd0 <HAL_PCD_EP_DB_Receive+0xb8>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	001a      	movs	r2, r3
 8003d92:	68bb      	ldr	r3, [r7, #8]
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	18d3      	adds	r3, r2, r3
 8003d9a:	881b      	ldrh	r3, [r3, #0]
 8003d9c:	b29a      	uxth	r2, r3
 8003d9e:	2018      	movs	r0, #24
 8003da0:	183b      	adds	r3, r7, r0
 8003da2:	4968      	ldr	r1, [pc, #416]	; (8003f44 <HAL_PCD_EP_DB_Receive+0x22c>)
 8003da4:	400a      	ands	r2, r1
 8003da6:	801a      	strh	r2, [r3, #0]
 8003da8:	183b      	adds	r3, r7, r0
 8003daa:	183a      	adds	r2, r7, r0
 8003dac:	8812      	ldrh	r2, [r2, #0]
 8003dae:	2180      	movs	r1, #128	; 0x80
 8003db0:	0189      	lsls	r1, r1, #6
 8003db2:	404a      	eors	r2, r1
 8003db4:	801a      	strh	r2, [r3, #0]
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	001a      	movs	r2, r3
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	009b      	lsls	r3, r3, #2
 8003dc2:	18d3      	adds	r3, r2, r3
 8003dc4:	183a      	adds	r2, r7, r0
 8003dc6:	8812      	ldrh	r2, [r2, #0]
 8003dc8:	495f      	ldr	r1, [pc, #380]	; (8003f48 <HAL_PCD_EP_DB_Receive+0x230>)
 8003dca:	430a      	orrs	r2, r1
 8003dcc:	b292      	uxth	r2, r2
 8003dce:	801a      	strh	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003dd0:	1dbb      	adds	r3, r7, #6
 8003dd2:	881b      	ldrh	r3, [r3, #0]
 8003dd4:	2240      	movs	r2, #64	; 0x40
 8003dd6:	4013      	ands	r3, r2
 8003dd8:	d01a      	beq.n	8003e10 <HAL_PCD_EP_DB_Receive+0xf8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	001a      	movs	r2, r3
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	009b      	lsls	r3, r3, #2
 8003de6:	18d3      	adds	r3, r2, r3
 8003de8:	881b      	ldrh	r3, [r3, #0]
 8003dea:	b29a      	uxth	r2, r3
 8003dec:	2016      	movs	r0, #22
 8003dee:	183b      	adds	r3, r7, r0
 8003df0:	4956      	ldr	r1, [pc, #344]	; (8003f4c <HAL_PCD_EP_DB_Receive+0x234>)
 8003df2:	400a      	ands	r2, r1
 8003df4:	801a      	strh	r2, [r3, #0]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	001a      	movs	r2, r3
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	781b      	ldrb	r3, [r3, #0]
 8003e00:	009b      	lsls	r3, r3, #2
 8003e02:	18d3      	adds	r3, r2, r3
 8003e04:	183a      	adds	r2, r7, r0
 8003e06:	8812      	ldrh	r2, [r2, #0]
 8003e08:	4951      	ldr	r1, [pc, #324]	; (8003f50 <HAL_PCD_EP_DB_Receive+0x238>)
 8003e0a:	430a      	orrs	r2, r1
 8003e0c:	b292      	uxth	r2, r2
 8003e0e:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 8003e10:	231a      	movs	r3, #26
 8003e12:	18fb      	adds	r3, r7, r3
 8003e14:	881b      	ldrh	r3, [r3, #0]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d100      	bne.n	8003e1c <HAL_PCD_EP_DB_Receive+0x104>
 8003e1a:	e089      	b.n	8003f30 <HAL_PCD_EP_DB_Receive+0x218>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	6818      	ldr	r0, [r3, #0]
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	6959      	ldr	r1, [r3, #20]
 8003e24:	68bb      	ldr	r3, [r7, #8]
 8003e26:	891a      	ldrh	r2, [r3, #8]
 8003e28:	231a      	movs	r3, #26
 8003e2a:	18fb      	adds	r3, r7, r3
 8003e2c:	881b      	ldrh	r3, [r3, #0]
 8003e2e:	f004 f906 	bl	800803e <USB_ReadPMA>
 8003e32:	e07d      	b.n	8003f30 <HAL_PCD_EP_DB_Receive+0x218>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	2250      	movs	r2, #80	; 0x50
 8003e3a:	5a9b      	ldrh	r3, [r3, r2]
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	001a      	movs	r2, r3
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	781b      	ldrb	r3, [r3, #0]
 8003e44:	00db      	lsls	r3, r3, #3
 8003e46:	18d2      	adds	r2, r2, r3
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	18d3      	adds	r3, r2, r3
 8003e4e:	4a41      	ldr	r2, [pc, #260]	; (8003f54 <HAL_PCD_EP_DB_Receive+0x23c>)
 8003e50:	4694      	mov	ip, r2
 8003e52:	4463      	add	r3, ip
 8003e54:	881a      	ldrh	r2, [r3, #0]
 8003e56:	211a      	movs	r1, #26
 8003e58:	187b      	adds	r3, r7, r1
 8003e5a:	0592      	lsls	r2, r2, #22
 8003e5c:	0d92      	lsrs	r2, r2, #22
 8003e5e:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	699a      	ldr	r2, [r3, #24]
 8003e64:	187b      	adds	r3, r7, r1
 8003e66:	881b      	ldrh	r3, [r3, #0]
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d308      	bcc.n	8003e7e <HAL_PCD_EP_DB_Receive+0x166>
    {
      ep->xfer_len -= count;
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	699a      	ldr	r2, [r3, #24]
 8003e70:	231a      	movs	r3, #26
 8003e72:	18fb      	adds	r3, r7, r3
 8003e74:	881b      	ldrh	r3, [r3, #0]
 8003e76:	1ad2      	subs	r2, r2, r3
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	619a      	str	r2, [r3, #24]
 8003e7c:	e002      	b.n	8003e84 <HAL_PCD_EP_DB_Receive+0x16c>
    }
    else
    {
      ep->xfer_len = 0U;
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	2200      	movs	r2, #0
 8003e82:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	699b      	ldr	r3, [r3, #24]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d121      	bne.n	8003ed0 <HAL_PCD_EP_DB_Receive+0x1b8>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	001a      	movs	r2, r3
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	781b      	ldrb	r3, [r3, #0]
 8003e96:	009b      	lsls	r3, r3, #2
 8003e98:	18d3      	adds	r3, r2, r3
 8003e9a:	881b      	ldrh	r3, [r3, #0]
 8003e9c:	b29a      	uxth	r2, r3
 8003e9e:	201e      	movs	r0, #30
 8003ea0:	183b      	adds	r3, r7, r0
 8003ea2:	4928      	ldr	r1, [pc, #160]	; (8003f44 <HAL_PCD_EP_DB_Receive+0x22c>)
 8003ea4:	400a      	ands	r2, r1
 8003ea6:	801a      	strh	r2, [r3, #0]
 8003ea8:	183b      	adds	r3, r7, r0
 8003eaa:	183a      	adds	r2, r7, r0
 8003eac:	8812      	ldrh	r2, [r2, #0]
 8003eae:	2180      	movs	r1, #128	; 0x80
 8003eb0:	0189      	lsls	r1, r1, #6
 8003eb2:	404a      	eors	r2, r1
 8003eb4:	801a      	strh	r2, [r3, #0]
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	001a      	movs	r2, r3
 8003ebc:	68bb      	ldr	r3, [r7, #8]
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	18d3      	adds	r3, r2, r3
 8003ec4:	183a      	adds	r2, r7, r0
 8003ec6:	8812      	ldrh	r2, [r2, #0]
 8003ec8:	491f      	ldr	r1, [pc, #124]	; (8003f48 <HAL_PCD_EP_DB_Receive+0x230>)
 8003eca:	430a      	orrs	r2, r1
 8003ecc:	b292      	uxth	r2, r2
 8003ece:	801a      	strh	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003ed0:	1dbb      	adds	r3, r7, #6
 8003ed2:	881b      	ldrh	r3, [r3, #0]
 8003ed4:	2240      	movs	r2, #64	; 0x40
 8003ed6:	4013      	ands	r3, r2
 8003ed8:	d11a      	bne.n	8003f10 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	001a      	movs	r2, r3
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	781b      	ldrb	r3, [r3, #0]
 8003ee4:	009b      	lsls	r3, r3, #2
 8003ee6:	18d3      	adds	r3, r2, r3
 8003ee8:	881b      	ldrh	r3, [r3, #0]
 8003eea:	b29a      	uxth	r2, r3
 8003eec:	201c      	movs	r0, #28
 8003eee:	183b      	adds	r3, r7, r0
 8003ef0:	4916      	ldr	r1, [pc, #88]	; (8003f4c <HAL_PCD_EP_DB_Receive+0x234>)
 8003ef2:	400a      	ands	r2, r1
 8003ef4:	801a      	strh	r2, [r3, #0]
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	001a      	movs	r2, r3
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	009b      	lsls	r3, r3, #2
 8003f02:	18d3      	adds	r3, r2, r3
 8003f04:	183a      	adds	r2, r7, r0
 8003f06:	8812      	ldrh	r2, [r2, #0]
 8003f08:	4911      	ldr	r1, [pc, #68]	; (8003f50 <HAL_PCD_EP_DB_Receive+0x238>)
 8003f0a:	430a      	orrs	r2, r1
 8003f0c:	b292      	uxth	r2, r2
 8003f0e:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 8003f10:	231a      	movs	r3, #26
 8003f12:	18fb      	adds	r3, r7, r3
 8003f14:	881b      	ldrh	r3, [r3, #0]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d00a      	beq.n	8003f30 <HAL_PCD_EP_DB_Receive+0x218>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	6818      	ldr	r0, [r3, #0]
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	6959      	ldr	r1, [r3, #20]
 8003f22:	68bb      	ldr	r3, [r7, #8]
 8003f24:	895a      	ldrh	r2, [r3, #10]
 8003f26:	231a      	movs	r3, #26
 8003f28:	18fb      	adds	r3, r7, r3
 8003f2a:	881b      	ldrh	r3, [r3, #0]
 8003f2c:	f004 f887 	bl	800803e <USB_ReadPMA>
    }
  }

  return count;
 8003f30:	231a      	movs	r3, #26
 8003f32:	18fb      	adds	r3, r7, r3
 8003f34:	881b      	ldrh	r3, [r3, #0]
}
 8003f36:	0018      	movs	r0, r3
 8003f38:	46bd      	mov	sp, r7
 8003f3a:	b008      	add	sp, #32
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	46c0      	nop			; (mov r8, r8)
 8003f40:	00000402 	.word	0x00000402
 8003f44:	ffffbf8f 	.word	0xffffbf8f
 8003f48:	ffff8080 	.word	0xffff8080
 8003f4c:	ffff8f8f 	.word	0xffff8f8f
 8003f50:	ffff80c0 	.word	0xffff80c0
 8003f54:	00000406 	.word	0x00000406

08003f58 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	b092      	sub	sp, #72	; 0x48
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	60f8      	str	r0, [r7, #12]
 8003f60:	60b9      	str	r1, [r7, #8]
 8003f62:	1dbb      	adds	r3, r7, #6
 8003f64:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003f66:	1dbb      	adds	r3, r7, #6
 8003f68:	881b      	ldrh	r3, [r3, #0]
 8003f6a:	2240      	movs	r2, #64	; 0x40
 8003f6c:	4013      	ands	r3, r2
 8003f6e:	d100      	bne.n	8003f72 <HAL_PCD_EP_DB_Transmit+0x1a>
 8003f70:	e12f      	b.n	80041d2 <HAL_PCD_EP_DB_Transmit+0x27a>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	2250      	movs	r2, #80	; 0x50
 8003f78:	5a9b      	ldrh	r3, [r3, r2]
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	001a      	movs	r2, r3
 8003f7e:	68bb      	ldr	r3, [r7, #8]
 8003f80:	781b      	ldrb	r3, [r3, #0]
 8003f82:	00db      	lsls	r3, r3, #3
 8003f84:	18d2      	adds	r2, r2, r3
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	18d3      	adds	r3, r2, r3
 8003f8c:	4abc      	ldr	r2, [pc, #752]	; (8004280 <HAL_PCD_EP_DB_Transmit+0x328>)
 8003f8e:	4694      	mov	ip, r2
 8003f90:	4463      	add	r3, ip
 8003f92:	881a      	ldrh	r2, [r3, #0]
 8003f94:	212e      	movs	r1, #46	; 0x2e
 8003f96:	187b      	adds	r3, r7, r1
 8003f98:	0592      	lsls	r2, r2, #22
 8003f9a:	0d92      	lsrs	r2, r2, #22
 8003f9c:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len > TxByteNbre)
 8003f9e:	68bb      	ldr	r3, [r7, #8]
 8003fa0:	699a      	ldr	r2, [r3, #24]
 8003fa2:	187b      	adds	r3, r7, r1
 8003fa4:	881b      	ldrh	r3, [r3, #0]
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d908      	bls.n	8003fbc <HAL_PCD_EP_DB_Transmit+0x64>
    {
      ep->xfer_len -= TxByteNbre;
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	699a      	ldr	r2, [r3, #24]
 8003fae:	232e      	movs	r3, #46	; 0x2e
 8003fb0:	18fb      	adds	r3, r7, r3
 8003fb2:	881b      	ldrh	r3, [r3, #0]
 8003fb4:	1ad2      	subs	r2, r2, r3
 8003fb6:	68bb      	ldr	r3, [r7, #8]
 8003fb8:	619a      	str	r2, [r3, #24]
 8003fba:	e002      	b.n	8003fc2 <HAL_PCD_EP_DB_Transmit+0x6a>
    }
    else
    {
      ep->xfer_len = 0U;
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	699b      	ldr	r3, [r3, #24]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d129      	bne.n	800401e <HAL_PCD_EP_DB_Transmit+0xc6>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	781a      	ldrb	r2, [r3, #0]
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	0011      	movs	r1, r2
 8003fd2:	0018      	movs	r0, r3
 8003fd4:	f006 f824 	bl	800a020 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003fd8:	1dbb      	adds	r3, r7, #6
 8003fda:	881a      	ldrh	r2, [r3, #0]
 8003fdc:	2380      	movs	r3, #128	; 0x80
 8003fde:	01db      	lsls	r3, r3, #7
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	d100      	bne.n	8003fe6 <HAL_PCD_EP_DB_Transmit+0x8e>
 8003fe4:	e231      	b.n	800444a <HAL_PCD_EP_DB_Transmit+0x4f2>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	001a      	movs	r2, r3
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	009b      	lsls	r3, r3, #2
 8003ff2:	18d3      	adds	r3, r2, r3
 8003ff4:	881b      	ldrh	r3, [r3, #0]
 8003ff6:	b29a      	uxth	r2, r3
 8003ff8:	2012      	movs	r0, #18
 8003ffa:	183b      	adds	r3, r7, r0
 8003ffc:	49a1      	ldr	r1, [pc, #644]	; (8004284 <HAL_PCD_EP_DB_Transmit+0x32c>)
 8003ffe:	400a      	ands	r2, r1
 8004000:	801a      	strh	r2, [r3, #0]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	001a      	movs	r2, r3
 8004008:	68bb      	ldr	r3, [r7, #8]
 800400a:	781b      	ldrb	r3, [r3, #0]
 800400c:	009b      	lsls	r3, r3, #2
 800400e:	18d3      	adds	r3, r2, r3
 8004010:	183a      	adds	r2, r7, r0
 8004012:	8812      	ldrh	r2, [r2, #0]
 8004014:	499c      	ldr	r1, [pc, #624]	; (8004288 <HAL_PCD_EP_DB_Transmit+0x330>)
 8004016:	430a      	orrs	r2, r1
 8004018:	b292      	uxth	r2, r2
 800401a:	801a      	strh	r2, [r3, #0]
 800401c:	e215      	b.n	800444a <HAL_PCD_EP_DB_Transmit+0x4f2>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800401e:	1dbb      	adds	r3, r7, #6
 8004020:	881a      	ldrh	r2, [r3, #0]
 8004022:	2380      	movs	r3, #128	; 0x80
 8004024:	01db      	lsls	r3, r3, #7
 8004026:	4013      	ands	r3, r2
 8004028:	d01a      	beq.n	8004060 <HAL_PCD_EP_DB_Transmit+0x108>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	001a      	movs	r2, r3
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	009b      	lsls	r3, r3, #2
 8004036:	18d3      	adds	r3, r2, r3
 8004038:	881b      	ldrh	r3, [r3, #0]
 800403a:	b29a      	uxth	r2, r3
 800403c:	2024      	movs	r0, #36	; 0x24
 800403e:	183b      	adds	r3, r7, r0
 8004040:	4990      	ldr	r1, [pc, #576]	; (8004284 <HAL_PCD_EP_DB_Transmit+0x32c>)
 8004042:	400a      	ands	r2, r1
 8004044:	801a      	strh	r2, [r3, #0]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	001a      	movs	r2, r3
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	009b      	lsls	r3, r3, #2
 8004052:	18d3      	adds	r3, r2, r3
 8004054:	183a      	adds	r2, r7, r0
 8004056:	8812      	ldrh	r2, [r2, #0]
 8004058:	498b      	ldr	r1, [pc, #556]	; (8004288 <HAL_PCD_EP_DB_Transmit+0x330>)
 800405a:	430a      	orrs	r2, r1
 800405c:	b292      	uxth	r2, r2
 800405e:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	2224      	movs	r2, #36	; 0x24
 8004064:	5c9b      	ldrb	r3, [r3, r2]
 8004066:	2b01      	cmp	r3, #1
 8004068:	d000      	beq.n	800406c <HAL_PCD_EP_DB_Transmit+0x114>
 800406a:	e1ee      	b.n	800444a <HAL_PCD_EP_DB_Transmit+0x4f2>
      {
        ep->xfer_buff += TxByteNbre;
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	695a      	ldr	r2, [r3, #20]
 8004070:	212e      	movs	r1, #46	; 0x2e
 8004072:	187b      	adds	r3, r7, r1
 8004074:	881b      	ldrh	r3, [r3, #0]
 8004076:	18d2      	adds	r2, r2, r3
 8004078:	68bb      	ldr	r3, [r7, #8]
 800407a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	69da      	ldr	r2, [r3, #28]
 8004080:	187b      	adds	r3, r7, r1
 8004082:	881b      	ldrh	r3, [r3, #0]
 8004084:	18d2      	adds	r2, r2, r3
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800408a:	68bb      	ldr	r3, [r7, #8]
 800408c:	6a1a      	ldr	r2, [r3, #32]
 800408e:	68bb      	ldr	r3, [r7, #8]
 8004090:	691b      	ldr	r3, [r3, #16]
 8004092:	429a      	cmp	r2, r3
 8004094:	d309      	bcc.n	80040aa <HAL_PCD_EP_DB_Transmit+0x152>
        {
          len = ep->maxpacket;
 8004096:	68bb      	ldr	r3, [r7, #8]
 8004098:	691b      	ldr	r3, [r3, #16]
 800409a:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	6a1a      	ldr	r2, [r3, #32]
 80040a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040a2:	1ad2      	subs	r2, r2, r3
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	621a      	str	r2, [r3, #32]
 80040a8:	e016      	b.n	80040d8 <HAL_PCD_EP_DB_Transmit+0x180>
        }
        else if (ep->xfer_len_db == 0U)
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	6a1b      	ldr	r3, [r3, #32]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d108      	bne.n	80040c4 <HAL_PCD_EP_DB_Transmit+0x16c>
        {
          len = TxByteNbre;
 80040b2:	232e      	movs	r3, #46	; 0x2e
 80040b4:	18fb      	adds	r3, r7, r3
 80040b6:	881b      	ldrh	r3, [r3, #0]
 80040b8:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 80040ba:	68bb      	ldr	r3, [r7, #8]
 80040bc:	2224      	movs	r2, #36	; 0x24
 80040be:	2100      	movs	r1, #0
 80040c0:	5499      	strb	r1, [r3, r2]
 80040c2:	e009      	b.n	80040d8 <HAL_PCD_EP_DB_Transmit+0x180>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	2224      	movs	r2, #36	; 0x24
 80040c8:	2100      	movs	r1, #0
 80040ca:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	6a1b      	ldr	r3, [r3, #32]
 80040d0:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	2200      	movs	r2, #0
 80040d6:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	785b      	ldrb	r3, [r3, #1]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d150      	bne.n	8004182 <HAL_PCD_EP_DB_Transmit+0x22a>
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	61bb      	str	r3, [r7, #24]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	2250      	movs	r2, #80	; 0x50
 80040ec:	5a9b      	ldrh	r3, [r3, r2]
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	001a      	movs	r2, r3
 80040f2:	69bb      	ldr	r3, [r7, #24]
 80040f4:	189b      	adds	r3, r3, r2
 80040f6:	61bb      	str	r3, [r7, #24]
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	781b      	ldrb	r3, [r3, #0]
 80040fc:	00da      	lsls	r2, r3, #3
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	18d3      	adds	r3, r2, r3
 8004102:	4a5f      	ldr	r2, [pc, #380]	; (8004280 <HAL_PCD_EP_DB_Transmit+0x328>)
 8004104:	4694      	mov	ip, r2
 8004106:	4463      	add	r3, ip
 8004108:	617b      	str	r3, [r7, #20]
 800410a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800410c:	2b00      	cmp	r3, #0
 800410e:	d110      	bne.n	8004132 <HAL_PCD_EP_DB_Transmit+0x1da>
 8004110:	697b      	ldr	r3, [r7, #20]
 8004112:	881b      	ldrh	r3, [r3, #0]
 8004114:	b29b      	uxth	r3, r3
 8004116:	4a5d      	ldr	r2, [pc, #372]	; (800428c <HAL_PCD_EP_DB_Transmit+0x334>)
 8004118:	4013      	ands	r3, r2
 800411a:	b29a      	uxth	r2, r3
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	801a      	strh	r2, [r3, #0]
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	881b      	ldrh	r3, [r3, #0]
 8004124:	b29b      	uxth	r3, r3
 8004126:	4a5a      	ldr	r2, [pc, #360]	; (8004290 <HAL_PCD_EP_DB_Transmit+0x338>)
 8004128:	4313      	orrs	r3, r2
 800412a:	b29a      	uxth	r2, r3
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	801a      	strh	r2, [r3, #0]
 8004130:	e044      	b.n	80041bc <HAL_PCD_EP_DB_Transmit+0x264>
 8004132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004134:	2b3e      	cmp	r3, #62	; 0x3e
 8004136:	d810      	bhi.n	800415a <HAL_PCD_EP_DB_Transmit+0x202>
 8004138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800413a:	085b      	lsrs	r3, r3, #1
 800413c:	62bb      	str	r3, [r7, #40]	; 0x28
 800413e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004140:	2201      	movs	r2, #1
 8004142:	4013      	ands	r3, r2
 8004144:	d002      	beq.n	800414c <HAL_PCD_EP_DB_Transmit+0x1f4>
 8004146:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004148:	3301      	adds	r3, #1
 800414a:	62bb      	str	r3, [r7, #40]	; 0x28
 800414c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800414e:	b29b      	uxth	r3, r3
 8004150:	029b      	lsls	r3, r3, #10
 8004152:	b29a      	uxth	r2, r3
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	801a      	strh	r2, [r3, #0]
 8004158:	e030      	b.n	80041bc <HAL_PCD_EP_DB_Transmit+0x264>
 800415a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800415c:	095b      	lsrs	r3, r3, #5
 800415e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004162:	221f      	movs	r2, #31
 8004164:	4013      	ands	r3, r2
 8004166:	d102      	bne.n	800416e <HAL_PCD_EP_DB_Transmit+0x216>
 8004168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800416a:	3b01      	subs	r3, #1
 800416c:	62bb      	str	r3, [r7, #40]	; 0x28
 800416e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004170:	b29b      	uxth	r3, r3
 8004172:	029b      	lsls	r3, r3, #10
 8004174:	b29b      	uxth	r3, r3
 8004176:	4a46      	ldr	r2, [pc, #280]	; (8004290 <HAL_PCD_EP_DB_Transmit+0x338>)
 8004178:	4313      	orrs	r3, r2
 800417a:	b29a      	uxth	r2, r3
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	801a      	strh	r2, [r3, #0]
 8004180:	e01c      	b.n	80041bc <HAL_PCD_EP_DB_Transmit+0x264>
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	785b      	ldrb	r3, [r3, #1]
 8004186:	2b01      	cmp	r3, #1
 8004188:	d118      	bne.n	80041bc <HAL_PCD_EP_DB_Transmit+0x264>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	623b      	str	r3, [r7, #32]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	2250      	movs	r2, #80	; 0x50
 8004196:	5a9b      	ldrh	r3, [r3, r2]
 8004198:	b29b      	uxth	r3, r3
 800419a:	001a      	movs	r2, r3
 800419c:	6a3b      	ldr	r3, [r7, #32]
 800419e:	189b      	adds	r3, r3, r2
 80041a0:	623b      	str	r3, [r7, #32]
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	781b      	ldrb	r3, [r3, #0]
 80041a6:	00da      	lsls	r2, r3, #3
 80041a8:	6a3b      	ldr	r3, [r7, #32]
 80041aa:	18d3      	adds	r3, r2, r3
 80041ac:	4a34      	ldr	r2, [pc, #208]	; (8004280 <HAL_PCD_EP_DB_Transmit+0x328>)
 80041ae:	4694      	mov	ip, r2
 80041b0:	4463      	add	r3, ip
 80041b2:	61fb      	str	r3, [r7, #28]
 80041b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041b6:	b29a      	uxth	r2, r3
 80041b8:	69fb      	ldr	r3, [r7, #28]
 80041ba:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6818      	ldr	r0, [r3, #0]
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	6959      	ldr	r1, [r3, #20]
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	891a      	ldrh	r2, [r3, #8]
 80041c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	f003 fef4 	bl	8007fb8 <USB_WritePMA>
 80041d0:	e13b      	b.n	800444a <HAL_PCD_EP_DB_Transmit+0x4f2>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	2250      	movs	r2, #80	; 0x50
 80041d8:	5a9b      	ldrh	r3, [r3, r2]
 80041da:	b29b      	uxth	r3, r3
 80041dc:	001a      	movs	r2, r3
 80041de:	68bb      	ldr	r3, [r7, #8]
 80041e0:	781b      	ldrb	r3, [r3, #0]
 80041e2:	00db      	lsls	r3, r3, #3
 80041e4:	18d2      	adds	r2, r2, r3
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	18d3      	adds	r3, r2, r3
 80041ec:	4a29      	ldr	r2, [pc, #164]	; (8004294 <HAL_PCD_EP_DB_Transmit+0x33c>)
 80041ee:	4694      	mov	ip, r2
 80041f0:	4463      	add	r3, ip
 80041f2:	881a      	ldrh	r2, [r3, #0]
 80041f4:	212e      	movs	r1, #46	; 0x2e
 80041f6:	187b      	adds	r3, r7, r1
 80041f8:	0592      	lsls	r2, r2, #22
 80041fa:	0d92      	lsrs	r2, r2, #22
 80041fc:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= TxByteNbre)
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	699a      	ldr	r2, [r3, #24]
 8004202:	187b      	adds	r3, r7, r1
 8004204:	881b      	ldrh	r3, [r3, #0]
 8004206:	429a      	cmp	r2, r3
 8004208:	d308      	bcc.n	800421c <HAL_PCD_EP_DB_Transmit+0x2c4>
    {
      ep->xfer_len -= TxByteNbre;
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	699a      	ldr	r2, [r3, #24]
 800420e:	232e      	movs	r3, #46	; 0x2e
 8004210:	18fb      	adds	r3, r7, r3
 8004212:	881b      	ldrh	r3, [r3, #0]
 8004214:	1ad2      	subs	r2, r2, r3
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	619a      	str	r2, [r3, #24]
 800421a:	e002      	b.n	8004222 <HAL_PCD_EP_DB_Transmit+0x2ca>
    }
    else
    {
      ep->xfer_len = 0U;
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	2200      	movs	r2, #0
 8004220:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	699b      	ldr	r3, [r3, #24]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d136      	bne.n	8004298 <HAL_PCD_EP_DB_Transmit+0x340>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	781a      	ldrb	r2, [r3, #0]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	0011      	movs	r1, r2
 8004232:	0018      	movs	r0, r3
 8004234:	f005 fef4 	bl	800a020 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004238:	1dbb      	adds	r3, r7, #6
 800423a:	881a      	ldrh	r2, [r3, #0]
 800423c:	2380      	movs	r3, #128	; 0x80
 800423e:	01db      	lsls	r3, r3, #7
 8004240:	4013      	ands	r3, r2
 8004242:	d000      	beq.n	8004246 <HAL_PCD_EP_DB_Transmit+0x2ee>
 8004244:	e101      	b.n	800444a <HAL_PCD_EP_DB_Transmit+0x4f2>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	001a      	movs	r2, r3
 800424c:	68bb      	ldr	r3, [r7, #8]
 800424e:	781b      	ldrb	r3, [r3, #0]
 8004250:	009b      	lsls	r3, r3, #2
 8004252:	18d3      	adds	r3, r2, r3
 8004254:	881b      	ldrh	r3, [r3, #0]
 8004256:	b29a      	uxth	r2, r3
 8004258:	2026      	movs	r0, #38	; 0x26
 800425a:	183b      	adds	r3, r7, r0
 800425c:	4909      	ldr	r1, [pc, #36]	; (8004284 <HAL_PCD_EP_DB_Transmit+0x32c>)
 800425e:	400a      	ands	r2, r1
 8004260:	801a      	strh	r2, [r3, #0]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	001a      	movs	r2, r3
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	781b      	ldrb	r3, [r3, #0]
 800426c:	009b      	lsls	r3, r3, #2
 800426e:	18d3      	adds	r3, r2, r3
 8004270:	183a      	adds	r2, r7, r0
 8004272:	8812      	ldrh	r2, [r2, #0]
 8004274:	4904      	ldr	r1, [pc, #16]	; (8004288 <HAL_PCD_EP_DB_Transmit+0x330>)
 8004276:	430a      	orrs	r2, r1
 8004278:	b292      	uxth	r2, r2
 800427a:	801a      	strh	r2, [r3, #0]
 800427c:	e0e5      	b.n	800444a <HAL_PCD_EP_DB_Transmit+0x4f2>
 800427e:	46c0      	nop			; (mov r8, r8)
 8004280:	00000402 	.word	0x00000402
 8004284:	ffff8f8f 	.word	0xffff8f8f
 8004288:	ffffc080 	.word	0xffffc080
 800428c:	ffff83ff 	.word	0xffff83ff
 8004290:	ffff8000 	.word	0xffff8000
 8004294:	00000406 	.word	0x00000406
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004298:	1dbb      	adds	r3, r7, #6
 800429a:	881a      	ldrh	r2, [r3, #0]
 800429c:	2380      	movs	r3, #128	; 0x80
 800429e:	01db      	lsls	r3, r3, #7
 80042a0:	4013      	ands	r3, r2
 80042a2:	d11a      	bne.n	80042da <HAL_PCD_EP_DB_Transmit+0x382>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	001a      	movs	r2, r3
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	18d3      	adds	r3, r2, r3
 80042b2:	881b      	ldrh	r3, [r3, #0]
 80042b4:	b29a      	uxth	r2, r3
 80042b6:	202c      	movs	r0, #44	; 0x2c
 80042b8:	183b      	adds	r3, r7, r0
 80042ba:	497a      	ldr	r1, [pc, #488]	; (80044a4 <HAL_PCD_EP_DB_Transmit+0x54c>)
 80042bc:	400a      	ands	r2, r1
 80042be:	801a      	strh	r2, [r3, #0]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	001a      	movs	r2, r3
 80042c6:	68bb      	ldr	r3, [r7, #8]
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	009b      	lsls	r3, r3, #2
 80042cc:	18d3      	adds	r3, r2, r3
 80042ce:	183a      	adds	r2, r7, r0
 80042d0:	8812      	ldrh	r2, [r2, #0]
 80042d2:	4975      	ldr	r1, [pc, #468]	; (80044a8 <HAL_PCD_EP_DB_Transmit+0x550>)
 80042d4:	430a      	orrs	r2, r1
 80042d6:	b292      	uxth	r2, r2
 80042d8:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	2224      	movs	r2, #36	; 0x24
 80042de:	5c9b      	ldrb	r3, [r3, r2]
 80042e0:	2b01      	cmp	r3, #1
 80042e2:	d000      	beq.n	80042e6 <HAL_PCD_EP_DB_Transmit+0x38e>
 80042e4:	e0b1      	b.n	800444a <HAL_PCD_EP_DB_Transmit+0x4f2>
      {
        ep->xfer_buff += TxByteNbre;
 80042e6:	68bb      	ldr	r3, [r7, #8]
 80042e8:	695a      	ldr	r2, [r3, #20]
 80042ea:	212e      	movs	r1, #46	; 0x2e
 80042ec:	187b      	adds	r3, r7, r1
 80042ee:	881b      	ldrh	r3, [r3, #0]
 80042f0:	18d2      	adds	r2, r2, r3
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	69da      	ldr	r2, [r3, #28]
 80042fa:	187b      	adds	r3, r7, r1
 80042fc:	881b      	ldrh	r3, [r3, #0]
 80042fe:	18d2      	adds	r2, r2, r3
 8004300:	68bb      	ldr	r3, [r7, #8]
 8004302:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	6a1a      	ldr	r2, [r3, #32]
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	691b      	ldr	r3, [r3, #16]
 800430c:	429a      	cmp	r2, r3
 800430e:	d309      	bcc.n	8004324 <HAL_PCD_EP_DB_Transmit+0x3cc>
        {
          len = ep->maxpacket;
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	691b      	ldr	r3, [r3, #16]
 8004314:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	6a1a      	ldr	r2, [r3, #32]
 800431a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800431c:	1ad2      	subs	r2, r2, r3
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	621a      	str	r2, [r3, #32]
 8004322:	e016      	b.n	8004352 <HAL_PCD_EP_DB_Transmit+0x3fa>
        }
        else if (ep->xfer_len_db == 0U)
 8004324:	68bb      	ldr	r3, [r7, #8]
 8004326:	6a1b      	ldr	r3, [r3, #32]
 8004328:	2b00      	cmp	r3, #0
 800432a:	d108      	bne.n	800433e <HAL_PCD_EP_DB_Transmit+0x3e6>
        {
          len = TxByteNbre;
 800432c:	232e      	movs	r3, #46	; 0x2e
 800432e:	18fb      	adds	r3, r7, r3
 8004330:	881b      	ldrh	r3, [r3, #0]
 8004332:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8004334:	68bb      	ldr	r3, [r7, #8]
 8004336:	2224      	movs	r2, #36	; 0x24
 8004338:	2100      	movs	r1, #0
 800433a:	5499      	strb	r1, [r3, r2]
 800433c:	e009      	b.n	8004352 <HAL_PCD_EP_DB_Transmit+0x3fa>
        }
        else
        {
          len = ep->xfer_len_db;
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	6a1b      	ldr	r3, [r3, #32]
 8004342:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	2200      	movs	r2, #0
 8004348:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	2224      	movs	r2, #36	; 0x24
 800434e:	2100      	movs	r1, #0
 8004350:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	637b      	str	r3, [r7, #52]	; 0x34
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	785b      	ldrb	r3, [r3, #1]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d150      	bne.n	8004402 <HAL_PCD_EP_DB_Transmit+0x4aa>
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	647b      	str	r3, [r7, #68]	; 0x44
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	2250      	movs	r2, #80	; 0x50
 800436c:	5a9b      	ldrh	r3, [r3, r2]
 800436e:	b29b      	uxth	r3, r3
 8004370:	001a      	movs	r2, r3
 8004372:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004374:	189b      	adds	r3, r3, r2
 8004376:	647b      	str	r3, [r7, #68]	; 0x44
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	781b      	ldrb	r3, [r3, #0]
 800437c:	00da      	lsls	r2, r3, #3
 800437e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004380:	18d3      	adds	r3, r2, r3
 8004382:	4a4a      	ldr	r2, [pc, #296]	; (80044ac <HAL_PCD_EP_DB_Transmit+0x554>)
 8004384:	4694      	mov	ip, r2
 8004386:	4463      	add	r3, ip
 8004388:	643b      	str	r3, [r7, #64]	; 0x40
 800438a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800438c:	2b00      	cmp	r3, #0
 800438e:	d110      	bne.n	80043b2 <HAL_PCD_EP_DB_Transmit+0x45a>
 8004390:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004392:	881b      	ldrh	r3, [r3, #0]
 8004394:	b29b      	uxth	r3, r3
 8004396:	4a46      	ldr	r2, [pc, #280]	; (80044b0 <HAL_PCD_EP_DB_Transmit+0x558>)
 8004398:	4013      	ands	r3, r2
 800439a:	b29a      	uxth	r2, r3
 800439c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800439e:	801a      	strh	r2, [r3, #0]
 80043a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043a2:	881b      	ldrh	r3, [r3, #0]
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	4a43      	ldr	r2, [pc, #268]	; (80044b4 <HAL_PCD_EP_DB_Transmit+0x55c>)
 80043a8:	4313      	orrs	r3, r2
 80043aa:	b29a      	uxth	r2, r3
 80043ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043ae:	801a      	strh	r2, [r3, #0]
 80043b0:	e041      	b.n	8004436 <HAL_PCD_EP_DB_Transmit+0x4de>
 80043b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043b4:	2b3e      	cmp	r3, #62	; 0x3e
 80043b6:	d810      	bhi.n	80043da <HAL_PCD_EP_DB_Transmit+0x482>
 80043b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043ba:	085b      	lsrs	r3, r3, #1
 80043bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80043be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043c0:	2201      	movs	r2, #1
 80043c2:	4013      	ands	r3, r2
 80043c4:	d002      	beq.n	80043cc <HAL_PCD_EP_DB_Transmit+0x474>
 80043c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043c8:	3301      	adds	r3, #1
 80043ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80043cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	029b      	lsls	r3, r3, #10
 80043d2:	b29a      	uxth	r2, r3
 80043d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043d6:	801a      	strh	r2, [r3, #0]
 80043d8:	e02d      	b.n	8004436 <HAL_PCD_EP_DB_Transmit+0x4de>
 80043da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043dc:	095b      	lsrs	r3, r3, #5
 80043de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80043e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043e2:	221f      	movs	r2, #31
 80043e4:	4013      	ands	r3, r2
 80043e6:	d102      	bne.n	80043ee <HAL_PCD_EP_DB_Transmit+0x496>
 80043e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043ea:	3b01      	subs	r3, #1
 80043ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80043ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043f0:	b29b      	uxth	r3, r3
 80043f2:	029b      	lsls	r3, r3, #10
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	4a2f      	ldr	r2, [pc, #188]	; (80044b4 <HAL_PCD_EP_DB_Transmit+0x55c>)
 80043f8:	4313      	orrs	r3, r2
 80043fa:	b29a      	uxth	r2, r3
 80043fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043fe:	801a      	strh	r2, [r3, #0]
 8004400:	e019      	b.n	8004436 <HAL_PCD_EP_DB_Transmit+0x4de>
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	785b      	ldrb	r3, [r3, #1]
 8004406:	2b01      	cmp	r3, #1
 8004408:	d115      	bne.n	8004436 <HAL_PCD_EP_DB_Transmit+0x4de>
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2250      	movs	r2, #80	; 0x50
 8004410:	5a9b      	ldrh	r3, [r3, r2]
 8004412:	b29b      	uxth	r3, r3
 8004414:	001a      	movs	r2, r3
 8004416:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004418:	189b      	adds	r3, r3, r2
 800441a:	637b      	str	r3, [r7, #52]	; 0x34
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	781b      	ldrb	r3, [r3, #0]
 8004420:	00da      	lsls	r2, r3, #3
 8004422:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004424:	18d3      	adds	r3, r2, r3
 8004426:	4a21      	ldr	r2, [pc, #132]	; (80044ac <HAL_PCD_EP_DB_Transmit+0x554>)
 8004428:	4694      	mov	ip, r2
 800442a:	4463      	add	r3, ip
 800442c:	633b      	str	r3, [r7, #48]	; 0x30
 800442e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004430:	b29a      	uxth	r2, r3
 8004432:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004434:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	6818      	ldr	r0, [r3, #0]
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	6959      	ldr	r1, [r3, #20]
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	895a      	ldrh	r2, [r3, #10]
 8004442:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004444:	b29b      	uxth	r3, r3
 8004446:	f003 fdb7 	bl	8007fb8 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	001a      	movs	r2, r3
 8004450:	68bb      	ldr	r3, [r7, #8]
 8004452:	781b      	ldrb	r3, [r3, #0]
 8004454:	009b      	lsls	r3, r3, #2
 8004456:	18d3      	adds	r3, r2, r3
 8004458:	881b      	ldrh	r3, [r3, #0]
 800445a:	b29a      	uxth	r2, r3
 800445c:	2010      	movs	r0, #16
 800445e:	183b      	adds	r3, r7, r0
 8004460:	4915      	ldr	r1, [pc, #84]	; (80044b8 <HAL_PCD_EP_DB_Transmit+0x560>)
 8004462:	400a      	ands	r2, r1
 8004464:	801a      	strh	r2, [r3, #0]
 8004466:	183b      	adds	r3, r7, r0
 8004468:	183a      	adds	r2, r7, r0
 800446a:	8812      	ldrh	r2, [r2, #0]
 800446c:	2110      	movs	r1, #16
 800446e:	404a      	eors	r2, r1
 8004470:	801a      	strh	r2, [r3, #0]
 8004472:	183b      	adds	r3, r7, r0
 8004474:	183a      	adds	r2, r7, r0
 8004476:	8812      	ldrh	r2, [r2, #0]
 8004478:	2120      	movs	r1, #32
 800447a:	404a      	eors	r2, r1
 800447c:	801a      	strh	r2, [r3, #0]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	001a      	movs	r2, r3
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	781b      	ldrb	r3, [r3, #0]
 8004488:	009b      	lsls	r3, r3, #2
 800448a:	18d3      	adds	r3, r2, r3
 800448c:	183a      	adds	r2, r7, r0
 800448e:	8812      	ldrh	r2, [r2, #0]
 8004490:	490a      	ldr	r1, [pc, #40]	; (80044bc <HAL_PCD_EP_DB_Transmit+0x564>)
 8004492:	430a      	orrs	r2, r1
 8004494:	b292      	uxth	r2, r2
 8004496:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 8004498:	2300      	movs	r3, #0
}
 800449a:	0018      	movs	r0, r3
 800449c:	46bd      	mov	sp, r7
 800449e:	b012      	add	sp, #72	; 0x48
 80044a0:	bd80      	pop	{r7, pc}
 80044a2:	46c0      	nop			; (mov r8, r8)
 80044a4:	ffff8f8f 	.word	0xffff8f8f
 80044a8:	ffffc080 	.word	0xffffc080
 80044ac:	00000406 	.word	0x00000406
 80044b0:	ffff83ff 	.word	0xffff83ff
 80044b4:	ffff8000 	.word	0xffff8000
 80044b8:	ffff8fbf 	.word	0xffff8fbf
 80044bc:	ffff8080 	.word	0xffff8080

080044c0 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80044c0:	b590      	push	{r4, r7, lr}
 80044c2:	b087      	sub	sp, #28
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	60f8      	str	r0, [r7, #12]
 80044c8:	0008      	movs	r0, r1
 80044ca:	0011      	movs	r1, r2
 80044cc:	607b      	str	r3, [r7, #4]
 80044ce:	240a      	movs	r4, #10
 80044d0:	193b      	adds	r3, r7, r4
 80044d2:	1c02      	adds	r2, r0, #0
 80044d4:	801a      	strh	r2, [r3, #0]
 80044d6:	2308      	movs	r3, #8
 80044d8:	18fb      	adds	r3, r7, r3
 80044da:	1c0a      	adds	r2, r1, #0
 80044dc:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80044de:	193b      	adds	r3, r7, r4
 80044e0:	881b      	ldrh	r3, [r3, #0]
 80044e2:	2280      	movs	r2, #128	; 0x80
 80044e4:	4013      	ands	r3, r2
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d00d      	beq.n	8004508 <HAL_PCDEx_PMAConfig+0x48>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044ec:	230a      	movs	r3, #10
 80044ee:	18fb      	adds	r3, r7, r3
 80044f0:	881b      	ldrh	r3, [r3, #0]
 80044f2:	2207      	movs	r2, #7
 80044f4:	4013      	ands	r3, r2
 80044f6:	1c5a      	adds	r2, r3, #1
 80044f8:	0013      	movs	r3, r2
 80044fa:	009b      	lsls	r3, r3, #2
 80044fc:	189b      	adds	r3, r3, r2
 80044fe:	00db      	lsls	r3, r3, #3
 8004500:	68fa      	ldr	r2, [r7, #12]
 8004502:	18d3      	adds	r3, r2, r3
 8004504:	617b      	str	r3, [r7, #20]
 8004506:	e00b      	b.n	8004520 <HAL_PCDEx_PMAConfig+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004508:	230a      	movs	r3, #10
 800450a:	18fb      	adds	r3, r7, r3
 800450c:	881a      	ldrh	r2, [r3, #0]
 800450e:	0013      	movs	r3, r2
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	189b      	adds	r3, r3, r2
 8004514:	00db      	lsls	r3, r3, #3
 8004516:	3369      	adds	r3, #105	; 0x69
 8004518:	33ff      	adds	r3, #255	; 0xff
 800451a:	68fa      	ldr	r2, [r7, #12]
 800451c:	18d3      	adds	r3, r2, r3
 800451e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004520:	2308      	movs	r3, #8
 8004522:	18fb      	adds	r3, r7, r3
 8004524:	881b      	ldrh	r3, [r3, #0]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d107      	bne.n	800453a <HAL_PCDEx_PMAConfig+0x7a>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	2200      	movs	r2, #0
 800452e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	b29a      	uxth	r2, r3
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	80da      	strh	r2, [r3, #6]
 8004538:	e00b      	b.n	8004552 <HAL_PCDEx_PMAConfig+0x92>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	2201      	movs	r2, #1
 800453e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	b29a      	uxth	r2, r3
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	0c1b      	lsrs	r3, r3, #16
 800454c:	b29a      	uxth	r2, r3
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8004552:	2300      	movs	r3, #0
}
 8004554:	0018      	movs	r0, r3
 8004556:	46bd      	mov	sp, r7
 8004558:	b007      	add	sp, #28
 800455a:	bd90      	pop	{r4, r7, pc}

0800455c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800455c:	b580      	push	{r7, lr}
 800455e:	b084      	sub	sp, #16
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800456a:	687a      	ldr	r2, [r7, #4]
 800456c:	23ba      	movs	r3, #186	; 0xba
 800456e:	009b      	lsls	r3, r3, #2
 8004570:	2101      	movs	r1, #1
 8004572:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8004574:	687a      	ldr	r2, [r7, #4]
 8004576:	23b8      	movs	r3, #184	; 0xb8
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	2100      	movs	r1, #0
 800457c:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2254      	movs	r2, #84	; 0x54
 8004582:	5a9b      	ldrh	r3, [r3, r2]
 8004584:	b29b      	uxth	r3, r3
 8004586:	2201      	movs	r2, #1
 8004588:	4313      	orrs	r3, r2
 800458a:	b299      	uxth	r1, r3
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2254      	movs	r2, #84	; 0x54
 8004590:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2254      	movs	r2, #84	; 0x54
 8004596:	5a9b      	ldrh	r3, [r3, r2]
 8004598:	b29b      	uxth	r3, r3
 800459a:	2202      	movs	r2, #2
 800459c:	4313      	orrs	r3, r2
 800459e:	b299      	uxth	r1, r3
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2254      	movs	r2, #84	; 0x54
 80045a4:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 80045a6:	2300      	movs	r3, #0
}
 80045a8:	0018      	movs	r0, r3
 80045aa:	46bd      	mov	sp, r7
 80045ac:	b004      	add	sp, #16
 80045ae:	bd80      	pop	{r7, pc}

080045b0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b082      	sub	sp, #8
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
 80045b8:	000a      	movs	r2, r1
 80045ba:	1cfb      	adds	r3, r7, #3
 80045bc:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80045be:	46c0      	nop			; (mov r8, r8)
 80045c0:	46bd      	mov	sp, r7
 80045c2:	b002      	add	sp, #8
 80045c4:	bd80      	pop	{r7, pc}
	...

080045c8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b088      	sub	sp, #32
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d102      	bne.n	80045dc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	f000 fb76 	bl	8004cc8 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	2201      	movs	r2, #1
 80045e2:	4013      	ands	r3, r2
 80045e4:	d100      	bne.n	80045e8 <HAL_RCC_OscConfig+0x20>
 80045e6:	e08e      	b.n	8004706 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80045e8:	4bc5      	ldr	r3, [pc, #788]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 80045ea:	685b      	ldr	r3, [r3, #4]
 80045ec:	220c      	movs	r2, #12
 80045ee:	4013      	ands	r3, r2
 80045f0:	2b04      	cmp	r3, #4
 80045f2:	d00e      	beq.n	8004612 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80045f4:	4bc2      	ldr	r3, [pc, #776]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	220c      	movs	r2, #12
 80045fa:	4013      	ands	r3, r2
 80045fc:	2b08      	cmp	r3, #8
 80045fe:	d117      	bne.n	8004630 <HAL_RCC_OscConfig+0x68>
 8004600:	4bbf      	ldr	r3, [pc, #764]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004602:	685a      	ldr	r2, [r3, #4]
 8004604:	23c0      	movs	r3, #192	; 0xc0
 8004606:	025b      	lsls	r3, r3, #9
 8004608:	401a      	ands	r2, r3
 800460a:	2380      	movs	r3, #128	; 0x80
 800460c:	025b      	lsls	r3, r3, #9
 800460e:	429a      	cmp	r2, r3
 8004610:	d10e      	bne.n	8004630 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004612:	4bbb      	ldr	r3, [pc, #748]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	2380      	movs	r3, #128	; 0x80
 8004618:	029b      	lsls	r3, r3, #10
 800461a:	4013      	ands	r3, r2
 800461c:	d100      	bne.n	8004620 <HAL_RCC_OscConfig+0x58>
 800461e:	e071      	b.n	8004704 <HAL_RCC_OscConfig+0x13c>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d000      	beq.n	800462a <HAL_RCC_OscConfig+0x62>
 8004628:	e06c      	b.n	8004704 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800462a:	2301      	movs	r3, #1
 800462c:	f000 fb4c 	bl	8004cc8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	685b      	ldr	r3, [r3, #4]
 8004634:	2b01      	cmp	r3, #1
 8004636:	d107      	bne.n	8004648 <HAL_RCC_OscConfig+0x80>
 8004638:	4bb1      	ldr	r3, [pc, #708]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	4bb0      	ldr	r3, [pc, #704]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 800463e:	2180      	movs	r1, #128	; 0x80
 8004640:	0249      	lsls	r1, r1, #9
 8004642:	430a      	orrs	r2, r1
 8004644:	601a      	str	r2, [r3, #0]
 8004646:	e02f      	b.n	80046a8 <HAL_RCC_OscConfig+0xe0>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d10c      	bne.n	800466a <HAL_RCC_OscConfig+0xa2>
 8004650:	4bab      	ldr	r3, [pc, #684]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	4baa      	ldr	r3, [pc, #680]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004656:	49ab      	ldr	r1, [pc, #684]	; (8004904 <HAL_RCC_OscConfig+0x33c>)
 8004658:	400a      	ands	r2, r1
 800465a:	601a      	str	r2, [r3, #0]
 800465c:	4ba8      	ldr	r3, [pc, #672]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	4ba7      	ldr	r3, [pc, #668]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004662:	49a9      	ldr	r1, [pc, #676]	; (8004908 <HAL_RCC_OscConfig+0x340>)
 8004664:	400a      	ands	r2, r1
 8004666:	601a      	str	r2, [r3, #0]
 8004668:	e01e      	b.n	80046a8 <HAL_RCC_OscConfig+0xe0>
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	2b05      	cmp	r3, #5
 8004670:	d10e      	bne.n	8004690 <HAL_RCC_OscConfig+0xc8>
 8004672:	4ba3      	ldr	r3, [pc, #652]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004674:	681a      	ldr	r2, [r3, #0]
 8004676:	4ba2      	ldr	r3, [pc, #648]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004678:	2180      	movs	r1, #128	; 0x80
 800467a:	02c9      	lsls	r1, r1, #11
 800467c:	430a      	orrs	r2, r1
 800467e:	601a      	str	r2, [r3, #0]
 8004680:	4b9f      	ldr	r3, [pc, #636]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004682:	681a      	ldr	r2, [r3, #0]
 8004684:	4b9e      	ldr	r3, [pc, #632]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004686:	2180      	movs	r1, #128	; 0x80
 8004688:	0249      	lsls	r1, r1, #9
 800468a:	430a      	orrs	r2, r1
 800468c:	601a      	str	r2, [r3, #0]
 800468e:	e00b      	b.n	80046a8 <HAL_RCC_OscConfig+0xe0>
 8004690:	4b9b      	ldr	r3, [pc, #620]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	4b9a      	ldr	r3, [pc, #616]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004696:	499b      	ldr	r1, [pc, #620]	; (8004904 <HAL_RCC_OscConfig+0x33c>)
 8004698:	400a      	ands	r2, r1
 800469a:	601a      	str	r2, [r3, #0]
 800469c:	4b98      	ldr	r3, [pc, #608]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 800469e:	681a      	ldr	r2, [r3, #0]
 80046a0:	4b97      	ldr	r3, [pc, #604]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 80046a2:	4999      	ldr	r1, [pc, #612]	; (8004908 <HAL_RCC_OscConfig+0x340>)
 80046a4:	400a      	ands	r2, r1
 80046a6:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	685b      	ldr	r3, [r3, #4]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d014      	beq.n	80046da <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b0:	f7fd fa74 	bl	8001b9c <HAL_GetTick>
 80046b4:	0003      	movs	r3, r0
 80046b6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046b8:	e008      	b.n	80046cc <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046ba:	f7fd fa6f 	bl	8001b9c <HAL_GetTick>
 80046be:	0002      	movs	r2, r0
 80046c0:	69bb      	ldr	r3, [r7, #24]
 80046c2:	1ad3      	subs	r3, r2, r3
 80046c4:	2b64      	cmp	r3, #100	; 0x64
 80046c6:	d901      	bls.n	80046cc <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80046c8:	2303      	movs	r3, #3
 80046ca:	e2fd      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046cc:	4b8c      	ldr	r3, [pc, #560]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	2380      	movs	r3, #128	; 0x80
 80046d2:	029b      	lsls	r3, r3, #10
 80046d4:	4013      	ands	r3, r2
 80046d6:	d0f0      	beq.n	80046ba <HAL_RCC_OscConfig+0xf2>
 80046d8:	e015      	b.n	8004706 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046da:	f7fd fa5f 	bl	8001b9c <HAL_GetTick>
 80046de:	0003      	movs	r3, r0
 80046e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046e2:	e008      	b.n	80046f6 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046e4:	f7fd fa5a 	bl	8001b9c <HAL_GetTick>
 80046e8:	0002      	movs	r2, r0
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	2b64      	cmp	r3, #100	; 0x64
 80046f0:	d901      	bls.n	80046f6 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80046f2:	2303      	movs	r3, #3
 80046f4:	e2e8      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046f6:	4b82      	ldr	r3, [pc, #520]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	2380      	movs	r3, #128	; 0x80
 80046fc:	029b      	lsls	r3, r3, #10
 80046fe:	4013      	ands	r3, r2
 8004700:	d1f0      	bne.n	80046e4 <HAL_RCC_OscConfig+0x11c>
 8004702:	e000      	b.n	8004706 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004704:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	2202      	movs	r2, #2
 800470c:	4013      	ands	r3, r2
 800470e:	d100      	bne.n	8004712 <HAL_RCC_OscConfig+0x14a>
 8004710:	e06c      	b.n	80047ec <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004712:	4b7b      	ldr	r3, [pc, #492]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	220c      	movs	r2, #12
 8004718:	4013      	ands	r3, r2
 800471a:	d00e      	beq.n	800473a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800471c:	4b78      	ldr	r3, [pc, #480]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	220c      	movs	r2, #12
 8004722:	4013      	ands	r3, r2
 8004724:	2b08      	cmp	r3, #8
 8004726:	d11f      	bne.n	8004768 <HAL_RCC_OscConfig+0x1a0>
 8004728:	4b75      	ldr	r3, [pc, #468]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 800472a:	685a      	ldr	r2, [r3, #4]
 800472c:	23c0      	movs	r3, #192	; 0xc0
 800472e:	025b      	lsls	r3, r3, #9
 8004730:	401a      	ands	r2, r3
 8004732:	2380      	movs	r3, #128	; 0x80
 8004734:	021b      	lsls	r3, r3, #8
 8004736:	429a      	cmp	r2, r3
 8004738:	d116      	bne.n	8004768 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800473a:	4b71      	ldr	r3, [pc, #452]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	2202      	movs	r2, #2
 8004740:	4013      	ands	r3, r2
 8004742:	d005      	beq.n	8004750 <HAL_RCC_OscConfig+0x188>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	2b01      	cmp	r3, #1
 800474a:	d001      	beq.n	8004750 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800474c:	2301      	movs	r3, #1
 800474e:	e2bb      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004750:	4b6b      	ldr	r3, [pc, #428]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	22f8      	movs	r2, #248	; 0xf8
 8004756:	4393      	bics	r3, r2
 8004758:	0019      	movs	r1, r3
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	691b      	ldr	r3, [r3, #16]
 800475e:	00da      	lsls	r2, r3, #3
 8004760:	4b67      	ldr	r3, [pc, #412]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004762:	430a      	orrs	r2, r1
 8004764:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004766:	e041      	b.n	80047ec <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	68db      	ldr	r3, [r3, #12]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d024      	beq.n	80047ba <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004770:	4b63      	ldr	r3, [pc, #396]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	4b62      	ldr	r3, [pc, #392]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004776:	2101      	movs	r1, #1
 8004778:	430a      	orrs	r2, r1
 800477a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800477c:	f7fd fa0e 	bl	8001b9c <HAL_GetTick>
 8004780:	0003      	movs	r3, r0
 8004782:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004784:	e008      	b.n	8004798 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004786:	f7fd fa09 	bl	8001b9c <HAL_GetTick>
 800478a:	0002      	movs	r2, r0
 800478c:	69bb      	ldr	r3, [r7, #24]
 800478e:	1ad3      	subs	r3, r2, r3
 8004790:	2b02      	cmp	r3, #2
 8004792:	d901      	bls.n	8004798 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e297      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004798:	4b59      	ldr	r3, [pc, #356]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	2202      	movs	r2, #2
 800479e:	4013      	ands	r3, r2
 80047a0:	d0f1      	beq.n	8004786 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047a2:	4b57      	ldr	r3, [pc, #348]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	22f8      	movs	r2, #248	; 0xf8
 80047a8:	4393      	bics	r3, r2
 80047aa:	0019      	movs	r1, r3
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	691b      	ldr	r3, [r3, #16]
 80047b0:	00da      	lsls	r2, r3, #3
 80047b2:	4b53      	ldr	r3, [pc, #332]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 80047b4:	430a      	orrs	r2, r1
 80047b6:	601a      	str	r2, [r3, #0]
 80047b8:	e018      	b.n	80047ec <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047ba:	4b51      	ldr	r3, [pc, #324]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	4b50      	ldr	r3, [pc, #320]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 80047c0:	2101      	movs	r1, #1
 80047c2:	438a      	bics	r2, r1
 80047c4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047c6:	f7fd f9e9 	bl	8001b9c <HAL_GetTick>
 80047ca:	0003      	movs	r3, r0
 80047cc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047ce:	e008      	b.n	80047e2 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047d0:	f7fd f9e4 	bl	8001b9c <HAL_GetTick>
 80047d4:	0002      	movs	r2, r0
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d901      	bls.n	80047e2 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e272      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047e2:	4b47      	ldr	r3, [pc, #284]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	2202      	movs	r2, #2
 80047e8:	4013      	ands	r3, r2
 80047ea:	d1f1      	bne.n	80047d0 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	2208      	movs	r2, #8
 80047f2:	4013      	ands	r3, r2
 80047f4:	d036      	beq.n	8004864 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	69db      	ldr	r3, [r3, #28]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d019      	beq.n	8004832 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047fe:	4b40      	ldr	r3, [pc, #256]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004800:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004802:	4b3f      	ldr	r3, [pc, #252]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004804:	2101      	movs	r1, #1
 8004806:	430a      	orrs	r2, r1
 8004808:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800480a:	f7fd f9c7 	bl	8001b9c <HAL_GetTick>
 800480e:	0003      	movs	r3, r0
 8004810:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004812:	e008      	b.n	8004826 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004814:	f7fd f9c2 	bl	8001b9c <HAL_GetTick>
 8004818:	0002      	movs	r2, r0
 800481a:	69bb      	ldr	r3, [r7, #24]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b02      	cmp	r3, #2
 8004820:	d901      	bls.n	8004826 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e250      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004826:	4b36      	ldr	r3, [pc, #216]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482a:	2202      	movs	r2, #2
 800482c:	4013      	ands	r3, r2
 800482e:	d0f1      	beq.n	8004814 <HAL_RCC_OscConfig+0x24c>
 8004830:	e018      	b.n	8004864 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004832:	4b33      	ldr	r3, [pc, #204]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004834:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004836:	4b32      	ldr	r3, [pc, #200]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004838:	2101      	movs	r1, #1
 800483a:	438a      	bics	r2, r1
 800483c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800483e:	f7fd f9ad 	bl	8001b9c <HAL_GetTick>
 8004842:	0003      	movs	r3, r0
 8004844:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004846:	e008      	b.n	800485a <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004848:	f7fd f9a8 	bl	8001b9c <HAL_GetTick>
 800484c:	0002      	movs	r2, r0
 800484e:	69bb      	ldr	r3, [r7, #24]
 8004850:	1ad3      	subs	r3, r2, r3
 8004852:	2b02      	cmp	r3, #2
 8004854:	d901      	bls.n	800485a <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8004856:	2303      	movs	r3, #3
 8004858:	e236      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800485a:	4b29      	ldr	r3, [pc, #164]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 800485c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800485e:	2202      	movs	r2, #2
 8004860:	4013      	ands	r3, r2
 8004862:	d1f1      	bne.n	8004848 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2204      	movs	r2, #4
 800486a:	4013      	ands	r3, r2
 800486c:	d100      	bne.n	8004870 <HAL_RCC_OscConfig+0x2a8>
 800486e:	e0b5      	b.n	80049dc <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004870:	231f      	movs	r3, #31
 8004872:	18fb      	adds	r3, r7, r3
 8004874:	2200      	movs	r2, #0
 8004876:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004878:	4b21      	ldr	r3, [pc, #132]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 800487a:	69da      	ldr	r2, [r3, #28]
 800487c:	2380      	movs	r3, #128	; 0x80
 800487e:	055b      	lsls	r3, r3, #21
 8004880:	4013      	ands	r3, r2
 8004882:	d111      	bne.n	80048a8 <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004884:	4b1e      	ldr	r3, [pc, #120]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004886:	69da      	ldr	r2, [r3, #28]
 8004888:	4b1d      	ldr	r3, [pc, #116]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 800488a:	2180      	movs	r1, #128	; 0x80
 800488c:	0549      	lsls	r1, r1, #21
 800488e:	430a      	orrs	r2, r1
 8004890:	61da      	str	r2, [r3, #28]
 8004892:	4b1b      	ldr	r3, [pc, #108]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 8004894:	69da      	ldr	r2, [r3, #28]
 8004896:	2380      	movs	r3, #128	; 0x80
 8004898:	055b      	lsls	r3, r3, #21
 800489a:	4013      	ands	r3, r2
 800489c:	60fb      	str	r3, [r7, #12]
 800489e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80048a0:	231f      	movs	r3, #31
 80048a2:	18fb      	adds	r3, r7, r3
 80048a4:	2201      	movs	r2, #1
 80048a6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048a8:	4b18      	ldr	r3, [pc, #96]	; (800490c <HAL_RCC_OscConfig+0x344>)
 80048aa:	681a      	ldr	r2, [r3, #0]
 80048ac:	2380      	movs	r3, #128	; 0x80
 80048ae:	005b      	lsls	r3, r3, #1
 80048b0:	4013      	ands	r3, r2
 80048b2:	d11a      	bne.n	80048ea <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048b4:	4b15      	ldr	r3, [pc, #84]	; (800490c <HAL_RCC_OscConfig+0x344>)
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	4b14      	ldr	r3, [pc, #80]	; (800490c <HAL_RCC_OscConfig+0x344>)
 80048ba:	2180      	movs	r1, #128	; 0x80
 80048bc:	0049      	lsls	r1, r1, #1
 80048be:	430a      	orrs	r2, r1
 80048c0:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048c2:	f7fd f96b 	bl	8001b9c <HAL_GetTick>
 80048c6:	0003      	movs	r3, r0
 80048c8:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048ca:	e008      	b.n	80048de <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048cc:	f7fd f966 	bl	8001b9c <HAL_GetTick>
 80048d0:	0002      	movs	r2, r0
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	1ad3      	subs	r3, r2, r3
 80048d6:	2b64      	cmp	r3, #100	; 0x64
 80048d8:	d901      	bls.n	80048de <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 80048da:	2303      	movs	r3, #3
 80048dc:	e1f4      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048de:	4b0b      	ldr	r3, [pc, #44]	; (800490c <HAL_RCC_OscConfig+0x344>)
 80048e0:	681a      	ldr	r2, [r3, #0]
 80048e2:	2380      	movs	r3, #128	; 0x80
 80048e4:	005b      	lsls	r3, r3, #1
 80048e6:	4013      	ands	r3, r2
 80048e8:	d0f0      	beq.n	80048cc <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	689b      	ldr	r3, [r3, #8]
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d10e      	bne.n	8004910 <HAL_RCC_OscConfig+0x348>
 80048f2:	4b03      	ldr	r3, [pc, #12]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 80048f4:	6a1a      	ldr	r2, [r3, #32]
 80048f6:	4b02      	ldr	r3, [pc, #8]	; (8004900 <HAL_RCC_OscConfig+0x338>)
 80048f8:	2101      	movs	r1, #1
 80048fa:	430a      	orrs	r2, r1
 80048fc:	621a      	str	r2, [r3, #32]
 80048fe:	e035      	b.n	800496c <HAL_RCC_OscConfig+0x3a4>
 8004900:	40021000 	.word	0x40021000
 8004904:	fffeffff 	.word	0xfffeffff
 8004908:	fffbffff 	.word	0xfffbffff
 800490c:	40007000 	.word	0x40007000
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d10c      	bne.n	8004932 <HAL_RCC_OscConfig+0x36a>
 8004918:	4bca      	ldr	r3, [pc, #808]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 800491a:	6a1a      	ldr	r2, [r3, #32]
 800491c:	4bc9      	ldr	r3, [pc, #804]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 800491e:	2101      	movs	r1, #1
 8004920:	438a      	bics	r2, r1
 8004922:	621a      	str	r2, [r3, #32]
 8004924:	4bc7      	ldr	r3, [pc, #796]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004926:	6a1a      	ldr	r2, [r3, #32]
 8004928:	4bc6      	ldr	r3, [pc, #792]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 800492a:	2104      	movs	r1, #4
 800492c:	438a      	bics	r2, r1
 800492e:	621a      	str	r2, [r3, #32]
 8004930:	e01c      	b.n	800496c <HAL_RCC_OscConfig+0x3a4>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	689b      	ldr	r3, [r3, #8]
 8004936:	2b05      	cmp	r3, #5
 8004938:	d10c      	bne.n	8004954 <HAL_RCC_OscConfig+0x38c>
 800493a:	4bc2      	ldr	r3, [pc, #776]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 800493c:	6a1a      	ldr	r2, [r3, #32]
 800493e:	4bc1      	ldr	r3, [pc, #772]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004940:	2104      	movs	r1, #4
 8004942:	430a      	orrs	r2, r1
 8004944:	621a      	str	r2, [r3, #32]
 8004946:	4bbf      	ldr	r3, [pc, #764]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004948:	6a1a      	ldr	r2, [r3, #32]
 800494a:	4bbe      	ldr	r3, [pc, #760]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 800494c:	2101      	movs	r1, #1
 800494e:	430a      	orrs	r2, r1
 8004950:	621a      	str	r2, [r3, #32]
 8004952:	e00b      	b.n	800496c <HAL_RCC_OscConfig+0x3a4>
 8004954:	4bbb      	ldr	r3, [pc, #748]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004956:	6a1a      	ldr	r2, [r3, #32]
 8004958:	4bba      	ldr	r3, [pc, #744]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 800495a:	2101      	movs	r1, #1
 800495c:	438a      	bics	r2, r1
 800495e:	621a      	str	r2, [r3, #32]
 8004960:	4bb8      	ldr	r3, [pc, #736]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004962:	6a1a      	ldr	r2, [r3, #32]
 8004964:	4bb7      	ldr	r3, [pc, #732]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004966:	2104      	movs	r1, #4
 8004968:	438a      	bics	r2, r1
 800496a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	689b      	ldr	r3, [r3, #8]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d014      	beq.n	800499e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004974:	f7fd f912 	bl	8001b9c <HAL_GetTick>
 8004978:	0003      	movs	r3, r0
 800497a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800497c:	e009      	b.n	8004992 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800497e:	f7fd f90d 	bl	8001b9c <HAL_GetTick>
 8004982:	0002      	movs	r2, r0
 8004984:	69bb      	ldr	r3, [r7, #24]
 8004986:	1ad3      	subs	r3, r2, r3
 8004988:	4aaf      	ldr	r2, [pc, #700]	; (8004c48 <HAL_RCC_OscConfig+0x680>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d901      	bls.n	8004992 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e19a      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004992:	4bac      	ldr	r3, [pc, #688]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004994:	6a1b      	ldr	r3, [r3, #32]
 8004996:	2202      	movs	r2, #2
 8004998:	4013      	ands	r3, r2
 800499a:	d0f0      	beq.n	800497e <HAL_RCC_OscConfig+0x3b6>
 800499c:	e013      	b.n	80049c6 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800499e:	f7fd f8fd 	bl	8001b9c <HAL_GetTick>
 80049a2:	0003      	movs	r3, r0
 80049a4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049a6:	e009      	b.n	80049bc <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80049a8:	f7fd f8f8 	bl	8001b9c <HAL_GetTick>
 80049ac:	0002      	movs	r2, r0
 80049ae:	69bb      	ldr	r3, [r7, #24]
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	4aa5      	ldr	r2, [pc, #660]	; (8004c48 <HAL_RCC_OscConfig+0x680>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	d901      	bls.n	80049bc <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80049b8:	2303      	movs	r3, #3
 80049ba:	e185      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049bc:	4ba1      	ldr	r3, [pc, #644]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 80049be:	6a1b      	ldr	r3, [r3, #32]
 80049c0:	2202      	movs	r2, #2
 80049c2:	4013      	ands	r3, r2
 80049c4:	d1f0      	bne.n	80049a8 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80049c6:	231f      	movs	r3, #31
 80049c8:	18fb      	adds	r3, r7, r3
 80049ca:	781b      	ldrb	r3, [r3, #0]
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d105      	bne.n	80049dc <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049d0:	4b9c      	ldr	r3, [pc, #624]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 80049d2:	69da      	ldr	r2, [r3, #28]
 80049d4:	4b9b      	ldr	r3, [pc, #620]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 80049d6:	499d      	ldr	r1, [pc, #628]	; (8004c4c <HAL_RCC_OscConfig+0x684>)
 80049d8:	400a      	ands	r2, r1
 80049da:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	2210      	movs	r2, #16
 80049e2:	4013      	ands	r3, r2
 80049e4:	d063      	beq.n	8004aae <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	695b      	ldr	r3, [r3, #20]
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d12a      	bne.n	8004a44 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80049ee:	4b95      	ldr	r3, [pc, #596]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 80049f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049f2:	4b94      	ldr	r3, [pc, #592]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 80049f4:	2104      	movs	r1, #4
 80049f6:	430a      	orrs	r2, r1
 80049f8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80049fa:	4b92      	ldr	r3, [pc, #584]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 80049fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049fe:	4b91      	ldr	r3, [pc, #580]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004a00:	2101      	movs	r1, #1
 8004a02:	430a      	orrs	r2, r1
 8004a04:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a06:	f7fd f8c9 	bl	8001b9c <HAL_GetTick>
 8004a0a:	0003      	movs	r3, r0
 8004a0c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004a0e:	e008      	b.n	8004a22 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004a10:	f7fd f8c4 	bl	8001b9c <HAL_GetTick>
 8004a14:	0002      	movs	r2, r0
 8004a16:	69bb      	ldr	r3, [r7, #24]
 8004a18:	1ad3      	subs	r3, r2, r3
 8004a1a:	2b02      	cmp	r3, #2
 8004a1c:	d901      	bls.n	8004a22 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8004a1e:	2303      	movs	r3, #3
 8004a20:	e152      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004a22:	4b88      	ldr	r3, [pc, #544]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004a24:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a26:	2202      	movs	r2, #2
 8004a28:	4013      	ands	r3, r2
 8004a2a:	d0f1      	beq.n	8004a10 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004a2c:	4b85      	ldr	r3, [pc, #532]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004a2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a30:	22f8      	movs	r2, #248	; 0xf8
 8004a32:	4393      	bics	r3, r2
 8004a34:	0019      	movs	r1, r3
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	699b      	ldr	r3, [r3, #24]
 8004a3a:	00da      	lsls	r2, r3, #3
 8004a3c:	4b81      	ldr	r3, [pc, #516]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004a3e:	430a      	orrs	r2, r1
 8004a40:	635a      	str	r2, [r3, #52]	; 0x34
 8004a42:	e034      	b.n	8004aae <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	695b      	ldr	r3, [r3, #20]
 8004a48:	3305      	adds	r3, #5
 8004a4a:	d111      	bne.n	8004a70 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8004a4c:	4b7d      	ldr	r3, [pc, #500]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004a4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a50:	4b7c      	ldr	r3, [pc, #496]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004a52:	2104      	movs	r1, #4
 8004a54:	438a      	bics	r2, r1
 8004a56:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004a58:	4b7a      	ldr	r3, [pc, #488]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004a5a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a5c:	22f8      	movs	r2, #248	; 0xf8
 8004a5e:	4393      	bics	r3, r2
 8004a60:	0019      	movs	r1, r3
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	699b      	ldr	r3, [r3, #24]
 8004a66:	00da      	lsls	r2, r3, #3
 8004a68:	4b76      	ldr	r3, [pc, #472]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004a6a:	430a      	orrs	r2, r1
 8004a6c:	635a      	str	r2, [r3, #52]	; 0x34
 8004a6e:	e01e      	b.n	8004aae <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004a70:	4b74      	ldr	r3, [pc, #464]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004a72:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a74:	4b73      	ldr	r3, [pc, #460]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004a76:	2104      	movs	r1, #4
 8004a78:	430a      	orrs	r2, r1
 8004a7a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8004a7c:	4b71      	ldr	r3, [pc, #452]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004a7e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a80:	4b70      	ldr	r3, [pc, #448]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004a82:	2101      	movs	r1, #1
 8004a84:	438a      	bics	r2, r1
 8004a86:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a88:	f7fd f888 	bl	8001b9c <HAL_GetTick>
 8004a8c:	0003      	movs	r3, r0
 8004a8e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004a90:	e008      	b.n	8004aa4 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004a92:	f7fd f883 	bl	8001b9c <HAL_GetTick>
 8004a96:	0002      	movs	r2, r0
 8004a98:	69bb      	ldr	r3, [r7, #24]
 8004a9a:	1ad3      	subs	r3, r2, r3
 8004a9c:	2b02      	cmp	r3, #2
 8004a9e:	d901      	bls.n	8004aa4 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8004aa0:	2303      	movs	r3, #3
 8004aa2:	e111      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004aa4:	4b67      	ldr	r3, [pc, #412]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004aa6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aa8:	2202      	movs	r2, #2
 8004aaa:	4013      	ands	r3, r2
 8004aac:	d1f1      	bne.n	8004a92 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	2220      	movs	r2, #32
 8004ab4:	4013      	ands	r3, r2
 8004ab6:	d05c      	beq.n	8004b72 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8004ab8:	4b62      	ldr	r3, [pc, #392]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	220c      	movs	r2, #12
 8004abe:	4013      	ands	r3, r2
 8004ac0:	2b0c      	cmp	r3, #12
 8004ac2:	d00e      	beq.n	8004ae2 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8004ac4:	4b5f      	ldr	r3, [pc, #380]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004ac6:	685b      	ldr	r3, [r3, #4]
 8004ac8:	220c      	movs	r2, #12
 8004aca:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8004acc:	2b08      	cmp	r3, #8
 8004ace:	d114      	bne.n	8004afa <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8004ad0:	4b5c      	ldr	r3, [pc, #368]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004ad2:	685a      	ldr	r2, [r3, #4]
 8004ad4:	23c0      	movs	r3, #192	; 0xc0
 8004ad6:	025b      	lsls	r3, r3, #9
 8004ad8:	401a      	ands	r2, r3
 8004ada:	23c0      	movs	r3, #192	; 0xc0
 8004adc:	025b      	lsls	r3, r3, #9
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d10b      	bne.n	8004afa <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8004ae2:	4b58      	ldr	r3, [pc, #352]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004ae4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ae6:	2380      	movs	r3, #128	; 0x80
 8004ae8:	025b      	lsls	r3, r3, #9
 8004aea:	4013      	ands	r3, r2
 8004aec:	d040      	beq.n	8004b70 <HAL_RCC_OscConfig+0x5a8>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	6a1b      	ldr	r3, [r3, #32]
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d03c      	beq.n	8004b70 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e0e6      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a1b      	ldr	r3, [r3, #32]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d01b      	beq.n	8004b3a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004b02:	4b50      	ldr	r3, [pc, #320]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004b04:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b06:	4b4f      	ldr	r3, [pc, #316]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004b08:	2180      	movs	r1, #128	; 0x80
 8004b0a:	0249      	lsls	r1, r1, #9
 8004b0c:	430a      	orrs	r2, r1
 8004b0e:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b10:	f7fd f844 	bl	8001b9c <HAL_GetTick>
 8004b14:	0003      	movs	r3, r0
 8004b16:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8004b18:	e008      	b.n	8004b2c <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b1a:	f7fd f83f 	bl	8001b9c <HAL_GetTick>
 8004b1e:	0002      	movs	r2, r0
 8004b20:	69bb      	ldr	r3, [r7, #24]
 8004b22:	1ad3      	subs	r3, r2, r3
 8004b24:	2b02      	cmp	r3, #2
 8004b26:	d901      	bls.n	8004b2c <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8004b28:	2303      	movs	r3, #3
 8004b2a:	e0cd      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8004b2c:	4b45      	ldr	r3, [pc, #276]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004b2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b30:	2380      	movs	r3, #128	; 0x80
 8004b32:	025b      	lsls	r3, r3, #9
 8004b34:	4013      	ands	r3, r2
 8004b36:	d0f0      	beq.n	8004b1a <HAL_RCC_OscConfig+0x552>
 8004b38:	e01b      	b.n	8004b72 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004b3a:	4b42      	ldr	r3, [pc, #264]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004b3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b3e:	4b41      	ldr	r3, [pc, #260]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004b40:	4943      	ldr	r1, [pc, #268]	; (8004c50 <HAL_RCC_OscConfig+0x688>)
 8004b42:	400a      	ands	r2, r1
 8004b44:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b46:	f7fd f829 	bl	8001b9c <HAL_GetTick>
 8004b4a:	0003      	movs	r3, r0
 8004b4c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8004b4e:	e008      	b.n	8004b62 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004b50:	f7fd f824 	bl	8001b9c <HAL_GetTick>
 8004b54:	0002      	movs	r2, r0
 8004b56:	69bb      	ldr	r3, [r7, #24]
 8004b58:	1ad3      	subs	r3, r2, r3
 8004b5a:	2b02      	cmp	r3, #2
 8004b5c:	d901      	bls.n	8004b62 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8004b5e:	2303      	movs	r3, #3
 8004b60:	e0b2      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8004b62:	4b38      	ldr	r3, [pc, #224]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004b64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004b66:	2380      	movs	r3, #128	; 0x80
 8004b68:	025b      	lsls	r3, r3, #9
 8004b6a:	4013      	ands	r3, r2
 8004b6c:	d1f0      	bne.n	8004b50 <HAL_RCC_OscConfig+0x588>
 8004b6e:	e000      	b.n	8004b72 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8004b70:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d100      	bne.n	8004b7c <HAL_RCC_OscConfig+0x5b4>
 8004b7a:	e0a4      	b.n	8004cc6 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004b7c:	4b31      	ldr	r3, [pc, #196]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004b7e:	685b      	ldr	r3, [r3, #4]
 8004b80:	220c      	movs	r2, #12
 8004b82:	4013      	ands	r3, r2
 8004b84:	2b08      	cmp	r3, #8
 8004b86:	d100      	bne.n	8004b8a <HAL_RCC_OscConfig+0x5c2>
 8004b88:	e078      	b.n	8004c7c <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8e:	2b02      	cmp	r3, #2
 8004b90:	d14c      	bne.n	8004c2c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b92:	4b2c      	ldr	r3, [pc, #176]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	4b2b      	ldr	r3, [pc, #172]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004b98:	492e      	ldr	r1, [pc, #184]	; (8004c54 <HAL_RCC_OscConfig+0x68c>)
 8004b9a:	400a      	ands	r2, r1
 8004b9c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b9e:	f7fc fffd 	bl	8001b9c <HAL_GetTick>
 8004ba2:	0003      	movs	r3, r0
 8004ba4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ba6:	e008      	b.n	8004bba <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ba8:	f7fc fff8 	bl	8001b9c <HAL_GetTick>
 8004bac:	0002      	movs	r2, r0
 8004bae:	69bb      	ldr	r3, [r7, #24]
 8004bb0:	1ad3      	subs	r3, r2, r3
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d901      	bls.n	8004bba <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8004bb6:	2303      	movs	r3, #3
 8004bb8:	e086      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004bba:	4b22      	ldr	r3, [pc, #136]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	2380      	movs	r3, #128	; 0x80
 8004bc0:	049b      	lsls	r3, r3, #18
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	d1f0      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004bc6:	4b1f      	ldr	r3, [pc, #124]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bca:	220f      	movs	r2, #15
 8004bcc:	4393      	bics	r3, r2
 8004bce:	0019      	movs	r1, r3
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004bd4:	4b1b      	ldr	r3, [pc, #108]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004bd6:	430a      	orrs	r2, r1
 8004bd8:	62da      	str	r2, [r3, #44]	; 0x2c
 8004bda:	4b1a      	ldr	r3, [pc, #104]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004bdc:	685b      	ldr	r3, [r3, #4]
 8004bde:	4a1e      	ldr	r2, [pc, #120]	; (8004c58 <HAL_RCC_OscConfig+0x690>)
 8004be0:	4013      	ands	r3, r2
 8004be2:	0019      	movs	r1, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bec:	431a      	orrs	r2, r3
 8004bee:	4b15      	ldr	r3, [pc, #84]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004bf0:	430a      	orrs	r2, r1
 8004bf2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004bf4:	4b13      	ldr	r3, [pc, #76]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	4b12      	ldr	r3, [pc, #72]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004bfa:	2180      	movs	r1, #128	; 0x80
 8004bfc:	0449      	lsls	r1, r1, #17
 8004bfe:	430a      	orrs	r2, r1
 8004c00:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c02:	f7fc ffcb 	bl	8001b9c <HAL_GetTick>
 8004c06:	0003      	movs	r3, r0
 8004c08:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c0a:	e008      	b.n	8004c1e <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c0c:	f7fc ffc6 	bl	8001b9c <HAL_GetTick>
 8004c10:	0002      	movs	r2, r0
 8004c12:	69bb      	ldr	r3, [r7, #24]
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	d901      	bls.n	8004c1e <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8004c1a:	2303      	movs	r3, #3
 8004c1c:	e054      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c1e:	4b09      	ldr	r3, [pc, #36]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004c20:	681a      	ldr	r2, [r3, #0]
 8004c22:	2380      	movs	r3, #128	; 0x80
 8004c24:	049b      	lsls	r3, r3, #18
 8004c26:	4013      	ands	r3, r2
 8004c28:	d0f0      	beq.n	8004c0c <HAL_RCC_OscConfig+0x644>
 8004c2a:	e04c      	b.n	8004cc6 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c2c:	4b05      	ldr	r3, [pc, #20]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	4b04      	ldr	r3, [pc, #16]	; (8004c44 <HAL_RCC_OscConfig+0x67c>)
 8004c32:	4908      	ldr	r1, [pc, #32]	; (8004c54 <HAL_RCC_OscConfig+0x68c>)
 8004c34:	400a      	ands	r2, r1
 8004c36:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c38:	f7fc ffb0 	bl	8001b9c <HAL_GetTick>
 8004c3c:	0003      	movs	r3, r0
 8004c3e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c40:	e015      	b.n	8004c6e <HAL_RCC_OscConfig+0x6a6>
 8004c42:	46c0      	nop			; (mov r8, r8)
 8004c44:	40021000 	.word	0x40021000
 8004c48:	00001388 	.word	0x00001388
 8004c4c:	efffffff 	.word	0xefffffff
 8004c50:	fffeffff 	.word	0xfffeffff
 8004c54:	feffffff 	.word	0xfeffffff
 8004c58:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c5c:	f7fc ff9e 	bl	8001b9c <HAL_GetTick>
 8004c60:	0002      	movs	r2, r0
 8004c62:	69bb      	ldr	r3, [r7, #24]
 8004c64:	1ad3      	subs	r3, r2, r3
 8004c66:	2b02      	cmp	r3, #2
 8004c68:	d901      	bls.n	8004c6e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8004c6a:	2303      	movs	r3, #3
 8004c6c:	e02c      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c6e:	4b18      	ldr	r3, [pc, #96]	; (8004cd0 <HAL_RCC_OscConfig+0x708>)
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	2380      	movs	r3, #128	; 0x80
 8004c74:	049b      	lsls	r3, r3, #18
 8004c76:	4013      	ands	r3, r2
 8004c78:	d1f0      	bne.n	8004c5c <HAL_RCC_OscConfig+0x694>
 8004c7a:	e024      	b.n	8004cc6 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d101      	bne.n	8004c88 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	e01f      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8004c88:	4b11      	ldr	r3, [pc, #68]	; (8004cd0 <HAL_RCC_OscConfig+0x708>)
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004c8e:	4b10      	ldr	r3, [pc, #64]	; (8004cd0 <HAL_RCC_OscConfig+0x708>)
 8004c90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c92:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004c94:	697a      	ldr	r2, [r7, #20]
 8004c96:	23c0      	movs	r3, #192	; 0xc0
 8004c98:	025b      	lsls	r3, r3, #9
 8004c9a:	401a      	ands	r2, r3
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ca0:	429a      	cmp	r2, r3
 8004ca2:	d10e      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	220f      	movs	r2, #15
 8004ca8:	401a      	ands	r2, r3
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d107      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004cb2:	697a      	ldr	r2, [r7, #20]
 8004cb4:	23f0      	movs	r3, #240	; 0xf0
 8004cb6:	039b      	lsls	r3, r3, #14
 8004cb8:	401a      	ands	r2, r3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004cbe:	429a      	cmp	r2, r3
 8004cc0:	d001      	beq.n	8004cc6 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e000      	b.n	8004cc8 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8004cc6:	2300      	movs	r3, #0
}
 8004cc8:	0018      	movs	r0, r3
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	b008      	add	sp, #32
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	40021000 	.word	0x40021000

08004cd4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b084      	sub	sp, #16
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d101      	bne.n	8004ce8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	e0bf      	b.n	8004e68 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ce8:	4b61      	ldr	r3, [pc, #388]	; (8004e70 <HAL_RCC_ClockConfig+0x19c>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	2201      	movs	r2, #1
 8004cee:	4013      	ands	r3, r2
 8004cf0:	683a      	ldr	r2, [r7, #0]
 8004cf2:	429a      	cmp	r2, r3
 8004cf4:	d911      	bls.n	8004d1a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cf6:	4b5e      	ldr	r3, [pc, #376]	; (8004e70 <HAL_RCC_ClockConfig+0x19c>)
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	4393      	bics	r3, r2
 8004cfe:	0019      	movs	r1, r3
 8004d00:	4b5b      	ldr	r3, [pc, #364]	; (8004e70 <HAL_RCC_ClockConfig+0x19c>)
 8004d02:	683a      	ldr	r2, [r7, #0]
 8004d04:	430a      	orrs	r2, r1
 8004d06:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d08:	4b59      	ldr	r3, [pc, #356]	; (8004e70 <HAL_RCC_ClockConfig+0x19c>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	2201      	movs	r2, #1
 8004d0e:	4013      	ands	r3, r2
 8004d10:	683a      	ldr	r2, [r7, #0]
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d001      	beq.n	8004d1a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	e0a6      	b.n	8004e68 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	2202      	movs	r2, #2
 8004d20:	4013      	ands	r3, r2
 8004d22:	d015      	beq.n	8004d50 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2204      	movs	r2, #4
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	d006      	beq.n	8004d3c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004d2e:	4b51      	ldr	r3, [pc, #324]	; (8004e74 <HAL_RCC_ClockConfig+0x1a0>)
 8004d30:	685a      	ldr	r2, [r3, #4]
 8004d32:	4b50      	ldr	r3, [pc, #320]	; (8004e74 <HAL_RCC_ClockConfig+0x1a0>)
 8004d34:	21e0      	movs	r1, #224	; 0xe0
 8004d36:	00c9      	lsls	r1, r1, #3
 8004d38:	430a      	orrs	r2, r1
 8004d3a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d3c:	4b4d      	ldr	r3, [pc, #308]	; (8004e74 <HAL_RCC_ClockConfig+0x1a0>)
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	22f0      	movs	r2, #240	; 0xf0
 8004d42:	4393      	bics	r3, r2
 8004d44:	0019      	movs	r1, r3
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	689a      	ldr	r2, [r3, #8]
 8004d4a:	4b4a      	ldr	r3, [pc, #296]	; (8004e74 <HAL_RCC_ClockConfig+0x1a0>)
 8004d4c:	430a      	orrs	r2, r1
 8004d4e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2201      	movs	r2, #1
 8004d56:	4013      	ands	r3, r2
 8004d58:	d04c      	beq.n	8004df4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	685b      	ldr	r3, [r3, #4]
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d107      	bne.n	8004d72 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d62:	4b44      	ldr	r3, [pc, #272]	; (8004e74 <HAL_RCC_ClockConfig+0x1a0>)
 8004d64:	681a      	ldr	r2, [r3, #0]
 8004d66:	2380      	movs	r3, #128	; 0x80
 8004d68:	029b      	lsls	r3, r3, #10
 8004d6a:	4013      	ands	r3, r2
 8004d6c:	d120      	bne.n	8004db0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e07a      	b.n	8004e68 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	685b      	ldr	r3, [r3, #4]
 8004d76:	2b02      	cmp	r3, #2
 8004d78:	d107      	bne.n	8004d8a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004d7a:	4b3e      	ldr	r3, [pc, #248]	; (8004e74 <HAL_RCC_ClockConfig+0x1a0>)
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	2380      	movs	r3, #128	; 0x80
 8004d80:	049b      	lsls	r3, r3, #18
 8004d82:	4013      	ands	r3, r2
 8004d84:	d114      	bne.n	8004db0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004d86:	2301      	movs	r3, #1
 8004d88:	e06e      	b.n	8004e68 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	2b03      	cmp	r3, #3
 8004d90:	d107      	bne.n	8004da2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8004d92:	4b38      	ldr	r3, [pc, #224]	; (8004e74 <HAL_RCC_ClockConfig+0x1a0>)
 8004d94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004d96:	2380      	movs	r3, #128	; 0x80
 8004d98:	025b      	lsls	r3, r3, #9
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	d108      	bne.n	8004db0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e062      	b.n	8004e68 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004da2:	4b34      	ldr	r3, [pc, #208]	; (8004e74 <HAL_RCC_ClockConfig+0x1a0>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	2202      	movs	r2, #2
 8004da8:	4013      	ands	r3, r2
 8004daa:	d101      	bne.n	8004db0 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	e05b      	b.n	8004e68 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004db0:	4b30      	ldr	r3, [pc, #192]	; (8004e74 <HAL_RCC_ClockConfig+0x1a0>)
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	2203      	movs	r2, #3
 8004db6:	4393      	bics	r3, r2
 8004db8:	0019      	movs	r1, r3
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	685a      	ldr	r2, [r3, #4]
 8004dbe:	4b2d      	ldr	r3, [pc, #180]	; (8004e74 <HAL_RCC_ClockConfig+0x1a0>)
 8004dc0:	430a      	orrs	r2, r1
 8004dc2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004dc4:	f7fc feea 	bl	8001b9c <HAL_GetTick>
 8004dc8:	0003      	movs	r3, r0
 8004dca:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dcc:	e009      	b.n	8004de2 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dce:	f7fc fee5 	bl	8001b9c <HAL_GetTick>
 8004dd2:	0002      	movs	r2, r0
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	1ad3      	subs	r3, r2, r3
 8004dd8:	4a27      	ldr	r2, [pc, #156]	; (8004e78 <HAL_RCC_ClockConfig+0x1a4>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d901      	bls.n	8004de2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004dde:	2303      	movs	r3, #3
 8004de0:	e042      	b.n	8004e68 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004de2:	4b24      	ldr	r3, [pc, #144]	; (8004e74 <HAL_RCC_ClockConfig+0x1a0>)
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	220c      	movs	r2, #12
 8004de8:	401a      	ands	r2, r3
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	009b      	lsls	r3, r3, #2
 8004df0:	429a      	cmp	r2, r3
 8004df2:	d1ec      	bne.n	8004dce <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004df4:	4b1e      	ldr	r3, [pc, #120]	; (8004e70 <HAL_RCC_ClockConfig+0x19c>)
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	2201      	movs	r2, #1
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	683a      	ldr	r2, [r7, #0]
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d211      	bcs.n	8004e26 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e02:	4b1b      	ldr	r3, [pc, #108]	; (8004e70 <HAL_RCC_ClockConfig+0x19c>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	2201      	movs	r2, #1
 8004e08:	4393      	bics	r3, r2
 8004e0a:	0019      	movs	r1, r3
 8004e0c:	4b18      	ldr	r3, [pc, #96]	; (8004e70 <HAL_RCC_ClockConfig+0x19c>)
 8004e0e:	683a      	ldr	r2, [r7, #0]
 8004e10:	430a      	orrs	r2, r1
 8004e12:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e14:	4b16      	ldr	r3, [pc, #88]	; (8004e70 <HAL_RCC_ClockConfig+0x19c>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	2201      	movs	r2, #1
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	683a      	ldr	r2, [r7, #0]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d001      	beq.n	8004e26 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e020      	b.n	8004e68 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	2204      	movs	r2, #4
 8004e2c:	4013      	ands	r3, r2
 8004e2e:	d009      	beq.n	8004e44 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004e30:	4b10      	ldr	r3, [pc, #64]	; (8004e74 <HAL_RCC_ClockConfig+0x1a0>)
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	4a11      	ldr	r2, [pc, #68]	; (8004e7c <HAL_RCC_ClockConfig+0x1a8>)
 8004e36:	4013      	ands	r3, r2
 8004e38:	0019      	movs	r1, r3
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	68da      	ldr	r2, [r3, #12]
 8004e3e:	4b0d      	ldr	r3, [pc, #52]	; (8004e74 <HAL_RCC_ClockConfig+0x1a0>)
 8004e40:	430a      	orrs	r2, r1
 8004e42:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004e44:	f000 f820 	bl	8004e88 <HAL_RCC_GetSysClockFreq>
 8004e48:	0001      	movs	r1, r0
 8004e4a:	4b0a      	ldr	r3, [pc, #40]	; (8004e74 <HAL_RCC_ClockConfig+0x1a0>)
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	091b      	lsrs	r3, r3, #4
 8004e50:	220f      	movs	r2, #15
 8004e52:	4013      	ands	r3, r2
 8004e54:	4a0a      	ldr	r2, [pc, #40]	; (8004e80 <HAL_RCC_ClockConfig+0x1ac>)
 8004e56:	5cd3      	ldrb	r3, [r2, r3]
 8004e58:	000a      	movs	r2, r1
 8004e5a:	40da      	lsrs	r2, r3
 8004e5c:	4b09      	ldr	r3, [pc, #36]	; (8004e84 <HAL_RCC_ClockConfig+0x1b0>)
 8004e5e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004e60:	2000      	movs	r0, #0
 8004e62:	f7fc fe55 	bl	8001b10 <HAL_InitTick>
  
  return HAL_OK;
 8004e66:	2300      	movs	r3, #0
}
 8004e68:	0018      	movs	r0, r3
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	b004      	add	sp, #16
 8004e6e:	bd80      	pop	{r7, pc}
 8004e70:	40022000 	.word	0x40022000
 8004e74:	40021000 	.word	0x40021000
 8004e78:	00001388 	.word	0x00001388
 8004e7c:	fffff8ff 	.word	0xfffff8ff
 8004e80:	0800a7b8 	.word	0x0800a7b8
 8004e84:	20000004 	.word	0x20000004

08004e88 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e88:	b590      	push	{r4, r7, lr}
 8004e8a:	b08f      	sub	sp, #60	; 0x3c
 8004e8c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8004e8e:	2314      	movs	r3, #20
 8004e90:	18fb      	adds	r3, r7, r3
 8004e92:	4a37      	ldr	r2, [pc, #220]	; (8004f70 <HAL_RCC_GetSysClockFreq+0xe8>)
 8004e94:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004e96:	c313      	stmia	r3!, {r0, r1, r4}
 8004e98:	6812      	ldr	r2, [r2, #0]
 8004e9a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8004e9c:	1d3b      	adds	r3, r7, #4
 8004e9e:	4a35      	ldr	r2, [pc, #212]	; (8004f74 <HAL_RCC_GetSysClockFreq+0xec>)
 8004ea0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004ea2:	c313      	stmia	r3!, {r0, r1, r4}
 8004ea4:	6812      	ldr	r2, [r2, #0]
 8004ea6:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004eac:	2300      	movs	r3, #0
 8004eae:	62bb      	str	r3, [r7, #40]	; 0x28
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	637b      	str	r3, [r7, #52]	; 0x34
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8004ebc:	4b2e      	ldr	r3, [pc, #184]	; (8004f78 <HAL_RCC_GetSysClockFreq+0xf0>)
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ec4:	220c      	movs	r2, #12
 8004ec6:	4013      	ands	r3, r2
 8004ec8:	2b08      	cmp	r3, #8
 8004eca:	d006      	beq.n	8004eda <HAL_RCC_GetSysClockFreq+0x52>
 8004ecc:	2b0c      	cmp	r3, #12
 8004ece:	d043      	beq.n	8004f58 <HAL_RCC_GetSysClockFreq+0xd0>
 8004ed0:	2b04      	cmp	r3, #4
 8004ed2:	d144      	bne.n	8004f5e <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004ed4:	4b29      	ldr	r3, [pc, #164]	; (8004f7c <HAL_RCC_GetSysClockFreq+0xf4>)
 8004ed6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004ed8:	e044      	b.n	8004f64 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004edc:	0c9b      	lsrs	r3, r3, #18
 8004ede:	220f      	movs	r2, #15
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	2214      	movs	r2, #20
 8004ee4:	18ba      	adds	r2, r7, r2
 8004ee6:	5cd3      	ldrb	r3, [r2, r3]
 8004ee8:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004eea:	4b23      	ldr	r3, [pc, #140]	; (8004f78 <HAL_RCC_GetSysClockFreq+0xf0>)
 8004eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eee:	220f      	movs	r2, #15
 8004ef0:	4013      	ands	r3, r2
 8004ef2:	1d3a      	adds	r2, r7, #4
 8004ef4:	5cd3      	ldrb	r3, [r2, r3]
 8004ef6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004ef8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004efa:	23c0      	movs	r3, #192	; 0xc0
 8004efc:	025b      	lsls	r3, r3, #9
 8004efe:	401a      	ands	r2, r3
 8004f00:	2380      	movs	r3, #128	; 0x80
 8004f02:	025b      	lsls	r3, r3, #9
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d109      	bne.n	8004f1c <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004f08:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f0a:	481c      	ldr	r0, [pc, #112]	; (8004f7c <HAL_RCC_GetSysClockFreq+0xf4>)
 8004f0c:	f7fb f8fc 	bl	8000108 <__udivsi3>
 8004f10:	0003      	movs	r3, r0
 8004f12:	001a      	movs	r2, r3
 8004f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f16:	4353      	muls	r3, r2
 8004f18:	637b      	str	r3, [r7, #52]	; 0x34
 8004f1a:	e01a      	b.n	8004f52 <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8004f1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004f1e:	23c0      	movs	r3, #192	; 0xc0
 8004f20:	025b      	lsls	r3, r3, #9
 8004f22:	401a      	ands	r2, r3
 8004f24:	23c0      	movs	r3, #192	; 0xc0
 8004f26:	025b      	lsls	r3, r3, #9
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	d109      	bne.n	8004f40 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004f2c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f2e:	4814      	ldr	r0, [pc, #80]	; (8004f80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004f30:	f7fb f8ea 	bl	8000108 <__udivsi3>
 8004f34:	0003      	movs	r3, r0
 8004f36:	001a      	movs	r2, r3
 8004f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f3a:	4353      	muls	r3, r2
 8004f3c:	637b      	str	r3, [r7, #52]	; 0x34
 8004f3e:	e008      	b.n	8004f52 <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004f40:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f42:	480e      	ldr	r0, [pc, #56]	; (8004f7c <HAL_RCC_GetSysClockFreq+0xf4>)
 8004f44:	f7fb f8e0 	bl	8000108 <__udivsi3>
 8004f48:	0003      	movs	r3, r0
 8004f4a:	001a      	movs	r2, r3
 8004f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4e:	4353      	muls	r3, r2
 8004f50:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8004f52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004f54:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004f56:	e005      	b.n	8004f64 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8004f58:	4b09      	ldr	r3, [pc, #36]	; (8004f80 <HAL_RCC_GetSysClockFreq+0xf8>)
 8004f5a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004f5c:	e002      	b.n	8004f64 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004f5e:	4b07      	ldr	r3, [pc, #28]	; (8004f7c <HAL_RCC_GetSysClockFreq+0xf4>)
 8004f60:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004f62:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004f66:	0018      	movs	r0, r3
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	b00f      	add	sp, #60	; 0x3c
 8004f6c:	bd90      	pop	{r4, r7, pc}
 8004f6e:	46c0      	nop			; (mov r8, r8)
 8004f70:	0800a69c 	.word	0x0800a69c
 8004f74:	0800a6ac 	.word	0x0800a6ac
 8004f78:	40021000 	.word	0x40021000
 8004f7c:	007a1200 	.word	0x007a1200
 8004f80:	02dc6c00 	.word	0x02dc6c00

08004f84 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b086      	sub	sp, #24
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8004f90:	2300      	movs	r3, #0
 8004f92:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681a      	ldr	r2, [r3, #0]
 8004f98:	2380      	movs	r3, #128	; 0x80
 8004f9a:	025b      	lsls	r3, r3, #9
 8004f9c:	4013      	ands	r3, r2
 8004f9e:	d100      	bne.n	8004fa2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8004fa0:	e08f      	b.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8004fa2:	2317      	movs	r3, #23
 8004fa4:	18fb      	adds	r3, r7, r3
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004faa:	4b6f      	ldr	r3, [pc, #444]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004fac:	69da      	ldr	r2, [r3, #28]
 8004fae:	2380      	movs	r3, #128	; 0x80
 8004fb0:	055b      	lsls	r3, r3, #21
 8004fb2:	4013      	ands	r3, r2
 8004fb4:	d111      	bne.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004fb6:	4b6c      	ldr	r3, [pc, #432]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004fb8:	69da      	ldr	r2, [r3, #28]
 8004fba:	4b6b      	ldr	r3, [pc, #428]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004fbc:	2180      	movs	r1, #128	; 0x80
 8004fbe:	0549      	lsls	r1, r1, #21
 8004fc0:	430a      	orrs	r2, r1
 8004fc2:	61da      	str	r2, [r3, #28]
 8004fc4:	4b68      	ldr	r3, [pc, #416]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004fc6:	69da      	ldr	r2, [r3, #28]
 8004fc8:	2380      	movs	r3, #128	; 0x80
 8004fca:	055b      	lsls	r3, r3, #21
 8004fcc:	4013      	ands	r3, r2
 8004fce:	60bb      	str	r3, [r7, #8]
 8004fd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fd2:	2317      	movs	r3, #23
 8004fd4:	18fb      	adds	r3, r7, r3
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fda:	4b64      	ldr	r3, [pc, #400]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	2380      	movs	r3, #128	; 0x80
 8004fe0:	005b      	lsls	r3, r3, #1
 8004fe2:	4013      	ands	r3, r2
 8004fe4:	d11a      	bne.n	800501c <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004fe6:	4b61      	ldr	r3, [pc, #388]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8004fe8:	681a      	ldr	r2, [r3, #0]
 8004fea:	4b60      	ldr	r3, [pc, #384]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8004fec:	2180      	movs	r1, #128	; 0x80
 8004fee:	0049      	lsls	r1, r1, #1
 8004ff0:	430a      	orrs	r2, r1
 8004ff2:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ff4:	f7fc fdd2 	bl	8001b9c <HAL_GetTick>
 8004ff8:	0003      	movs	r3, r0
 8004ffa:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ffc:	e008      	b.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ffe:	f7fc fdcd 	bl	8001b9c <HAL_GetTick>
 8005002:	0002      	movs	r2, r0
 8005004:	693b      	ldr	r3, [r7, #16]
 8005006:	1ad3      	subs	r3, r2, r3
 8005008:	2b64      	cmp	r3, #100	; 0x64
 800500a:	d901      	bls.n	8005010 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 800500c:	2303      	movs	r3, #3
 800500e:	e0a6      	b.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x1da>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005010:	4b56      	ldr	r3, [pc, #344]	; (800516c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	2380      	movs	r3, #128	; 0x80
 8005016:	005b      	lsls	r3, r3, #1
 8005018:	4013      	ands	r3, r2
 800501a:	d0f0      	beq.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800501c:	4b52      	ldr	r3, [pc, #328]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800501e:	6a1a      	ldr	r2, [r3, #32]
 8005020:	23c0      	movs	r3, #192	; 0xc0
 8005022:	009b      	lsls	r3, r3, #2
 8005024:	4013      	ands	r3, r2
 8005026:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d034      	beq.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x114>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	685a      	ldr	r2, [r3, #4]
 8005032:	23c0      	movs	r3, #192	; 0xc0
 8005034:	009b      	lsls	r3, r3, #2
 8005036:	4013      	ands	r3, r2
 8005038:	68fa      	ldr	r2, [r7, #12]
 800503a:	429a      	cmp	r2, r3
 800503c:	d02c      	beq.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800503e:	4b4a      	ldr	r3, [pc, #296]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005040:	6a1b      	ldr	r3, [r3, #32]
 8005042:	4a4b      	ldr	r2, [pc, #300]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8005044:	4013      	ands	r3, r2
 8005046:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005048:	4b47      	ldr	r3, [pc, #284]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800504a:	6a1a      	ldr	r2, [r3, #32]
 800504c:	4b46      	ldr	r3, [pc, #280]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800504e:	2180      	movs	r1, #128	; 0x80
 8005050:	0249      	lsls	r1, r1, #9
 8005052:	430a      	orrs	r2, r1
 8005054:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005056:	4b44      	ldr	r3, [pc, #272]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005058:	6a1a      	ldr	r2, [r3, #32]
 800505a:	4b43      	ldr	r3, [pc, #268]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800505c:	4945      	ldr	r1, [pc, #276]	; (8005174 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 800505e:	400a      	ands	r2, r1
 8005060:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005062:	4b41      	ldr	r3, [pc, #260]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005064:	68fa      	ldr	r2, [r7, #12]
 8005066:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	2201      	movs	r2, #1
 800506c:	4013      	ands	r3, r2
 800506e:	d013      	beq.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005070:	f7fc fd94 	bl	8001b9c <HAL_GetTick>
 8005074:	0003      	movs	r3, r0
 8005076:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005078:	e009      	b.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800507a:	f7fc fd8f 	bl	8001b9c <HAL_GetTick>
 800507e:	0002      	movs	r2, r0
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	1ad3      	subs	r3, r2, r3
 8005084:	4a3c      	ldr	r2, [pc, #240]	; (8005178 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d901      	bls.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	e067      	b.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x1da>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800508e:	4b36      	ldr	r3, [pc, #216]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005090:	6a1b      	ldr	r3, [r3, #32]
 8005092:	2202      	movs	r2, #2
 8005094:	4013      	ands	r3, r2
 8005096:	d0f0      	beq.n	800507a <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005098:	4b33      	ldr	r3, [pc, #204]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800509a:	6a1b      	ldr	r3, [r3, #32]
 800509c:	4a34      	ldr	r2, [pc, #208]	; (8005170 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 800509e:	4013      	ands	r3, r2
 80050a0:	0019      	movs	r1, r3
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	685a      	ldr	r2, [r3, #4]
 80050a6:	4b30      	ldr	r3, [pc, #192]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80050a8:	430a      	orrs	r2, r1
 80050aa:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80050ac:	2317      	movs	r3, #23
 80050ae:	18fb      	adds	r3, r7, r3
 80050b0:	781b      	ldrb	r3, [r3, #0]
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d105      	bne.n	80050c2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050b6:	4b2c      	ldr	r3, [pc, #176]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80050b8:	69da      	ldr	r2, [r3, #28]
 80050ba:	4b2b      	ldr	r3, [pc, #172]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80050bc:	492f      	ldr	r1, [pc, #188]	; (800517c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80050be:	400a      	ands	r2, r1
 80050c0:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	2201      	movs	r2, #1
 80050c8:	4013      	ands	r3, r2
 80050ca:	d009      	beq.n	80050e0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80050cc:	4b26      	ldr	r3, [pc, #152]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80050ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050d0:	2203      	movs	r2, #3
 80050d2:	4393      	bics	r3, r2
 80050d4:	0019      	movs	r1, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	689a      	ldr	r2, [r3, #8]
 80050da:	4b23      	ldr	r3, [pc, #140]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80050dc:	430a      	orrs	r2, r1
 80050de:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	2202      	movs	r2, #2
 80050e6:	4013      	ands	r3, r2
 80050e8:	d009      	beq.n	80050fe <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80050ea:	4b1f      	ldr	r3, [pc, #124]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80050ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050ee:	4a24      	ldr	r2, [pc, #144]	; (8005180 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80050f0:	4013      	ands	r3, r2
 80050f2:	0019      	movs	r1, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	68da      	ldr	r2, [r3, #12]
 80050f8:	4b1b      	ldr	r3, [pc, #108]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80050fa:	430a      	orrs	r2, r1
 80050fc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	2220      	movs	r2, #32
 8005104:	4013      	ands	r3, r2
 8005106:	d009      	beq.n	800511c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005108:	4b17      	ldr	r3, [pc, #92]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800510a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800510c:	2210      	movs	r2, #16
 800510e:	4393      	bics	r3, r2
 8005110:	0019      	movs	r1, r3
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	691a      	ldr	r2, [r3, #16]
 8005116:	4b14      	ldr	r3, [pc, #80]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005118:	430a      	orrs	r2, r1
 800511a:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	2380      	movs	r3, #128	; 0x80
 8005122:	029b      	lsls	r3, r3, #10
 8005124:	4013      	ands	r3, r2
 8005126:	d009      	beq.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005128:	4b0f      	ldr	r3, [pc, #60]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800512a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800512c:	2280      	movs	r2, #128	; 0x80
 800512e:	4393      	bics	r3, r2
 8005130:	0019      	movs	r1, r3
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	699a      	ldr	r2, [r3, #24]
 8005136:	4b0c      	ldr	r3, [pc, #48]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005138:	430a      	orrs	r2, r1
 800513a:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681a      	ldr	r2, [r3, #0]
 8005140:	2380      	movs	r3, #128	; 0x80
 8005142:	00db      	lsls	r3, r3, #3
 8005144:	4013      	ands	r3, r2
 8005146:	d009      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005148:	4b07      	ldr	r3, [pc, #28]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 800514a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800514c:	2240      	movs	r2, #64	; 0x40
 800514e:	4393      	bics	r3, r2
 8005150:	0019      	movs	r1, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	695a      	ldr	r2, [r3, #20]
 8005156:	4b04      	ldr	r3, [pc, #16]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005158:	430a      	orrs	r2, r1
 800515a:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 800515c:	2300      	movs	r3, #0
}
 800515e:	0018      	movs	r0, r3
 8005160:	46bd      	mov	sp, r7
 8005162:	b006      	add	sp, #24
 8005164:	bd80      	pop	{r7, pc}
 8005166:	46c0      	nop			; (mov r8, r8)
 8005168:	40021000 	.word	0x40021000
 800516c:	40007000 	.word	0x40007000
 8005170:	fffffcff 	.word	0xfffffcff
 8005174:	fffeffff 	.word	0xfffeffff
 8005178:	00001388 	.word	0x00001388
 800517c:	efffffff 	.word	0xefffffff
 8005180:	fffcffff 	.word	0xfffcffff

08005184 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b084      	sub	sp, #16
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d101      	bne.n	8005196 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e08a      	b.n	80052ac <HAL_SPI_Init+0x128>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	2200      	movs	r2, #0
 800519a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	225d      	movs	r2, #93	; 0x5d
 80051a0:	5c9b      	ldrb	r3, [r3, r2]
 80051a2:	b2db      	uxtb	r3, r3
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d107      	bne.n	80051b8 <HAL_SPI_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	225c      	movs	r2, #92	; 0x5c
 80051ac:	2100      	movs	r1, #0
 80051ae:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	0018      	movs	r0, r3
 80051b4:	f7fc fb04 	bl	80017c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	225d      	movs	r2, #93	; 0x5d
 80051bc:	2102      	movs	r1, #2
 80051be:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	681a      	ldr	r2, [r3, #0]
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	2140      	movs	r1, #64	; 0x40
 80051cc:	438a      	bics	r2, r1
 80051ce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	68da      	ldr	r2, [r3, #12]
 80051d4:	23e0      	movs	r3, #224	; 0xe0
 80051d6:	00db      	lsls	r3, r3, #3
 80051d8:	429a      	cmp	r2, r3
 80051da:	d902      	bls.n	80051e2 <HAL_SPI_Init+0x5e>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80051dc:	2300      	movs	r3, #0
 80051de:	60fb      	str	r3, [r7, #12]
 80051e0:	e002      	b.n	80051e8 <HAL_SPI_Init+0x64>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80051e2:	2380      	movs	r3, #128	; 0x80
 80051e4:	015b      	lsls	r3, r3, #5
 80051e6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	68da      	ldr	r2, [r3, #12]
 80051ec:	23f0      	movs	r3, #240	; 0xf0
 80051ee:	011b      	lsls	r3, r3, #4
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d008      	beq.n	8005206 <HAL_SPI_Init+0x82>
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	68da      	ldr	r2, [r3, #12]
 80051f8:	23e0      	movs	r3, #224	; 0xe0
 80051fa:	00db      	lsls	r3, r3, #3
 80051fc:	429a      	cmp	r2, r3
 80051fe:	d002      	beq.n	8005206 <HAL_SPI_Init+0x82>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800520a:	2b00      	cmp	r3, #0
 800520c:	d10c      	bne.n	8005228 <HAL_SPI_Init+0xa4>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	68da      	ldr	r2, [r3, #12]
 8005212:	23e0      	movs	r3, #224	; 0xe0
 8005214:	00db      	lsls	r3, r3, #3
 8005216:	429a      	cmp	r2, r3
 8005218:	d903      	bls.n	8005222 <HAL_SPI_Init+0x9e>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	2202      	movs	r2, #2
 800521e:	631a      	str	r2, [r3, #48]	; 0x30
 8005220:	e002      	b.n	8005228 <HAL_SPI_Init+0xa4>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2201      	movs	r2, #1
 8005226:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	685a      	ldr	r2, [r3, #4]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	431a      	orrs	r2, r3
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	691b      	ldr	r3, [r3, #16]
 8005236:	431a      	orrs	r2, r3
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	695b      	ldr	r3, [r3, #20]
 800523c:	431a      	orrs	r2, r3
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6999      	ldr	r1, [r3, #24]
 8005242:	2380      	movs	r3, #128	; 0x80
 8005244:	009b      	lsls	r3, r3, #2
 8005246:	400b      	ands	r3, r1
 8005248:	431a      	orrs	r2, r3
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	69db      	ldr	r3, [r3, #28]
 800524e:	431a      	orrs	r2, r3
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6a1b      	ldr	r3, [r3, #32]
 8005254:	431a      	orrs	r2, r3
 8005256:	0011      	movs	r1, r2
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	430a      	orrs	r2, r1
 8005262:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	699b      	ldr	r3, [r3, #24]
 8005268:	0c1b      	lsrs	r3, r3, #16
 800526a:	2204      	movs	r2, #4
 800526c:	401a      	ands	r2, r3
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005272:	431a      	orrs	r2, r3
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005278:	431a      	orrs	r2, r3
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	68db      	ldr	r3, [r3, #12]
 800527e:	431a      	orrs	r2, r3
 8005280:	0011      	movs	r1, r2
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	68fa      	ldr	r2, [r7, #12]
 8005288:	430a      	orrs	r2, r1
 800528a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	69da      	ldr	r2, [r3, #28]
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4907      	ldr	r1, [pc, #28]	; (80052b4 <HAL_SPI_Init+0x130>)
 8005298:	400a      	ands	r2, r1
 800529a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	225d      	movs	r2, #93	; 0x5d
 80052a6:	2101      	movs	r1, #1
 80052a8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80052aa:	2300      	movs	r3, #0
}
 80052ac:	0018      	movs	r0, r3
 80052ae:	46bd      	mov	sp, r7
 80052b0:	b004      	add	sp, #16
 80052b2:	bd80      	pop	{r7, pc}
 80052b4:	fffff7ff 	.word	0xfffff7ff

080052b8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b088      	sub	sp, #32
 80052bc:	af00      	add	r7, sp, #0
 80052be:	60f8      	str	r0, [r7, #12]
 80052c0:	60b9      	str	r1, [r7, #8]
 80052c2:	603b      	str	r3, [r7, #0]
 80052c4:	1dbb      	adds	r3, r7, #6
 80052c6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80052c8:	231f      	movs	r3, #31
 80052ca:	18fb      	adds	r3, r7, r3
 80052cc:	2200      	movs	r2, #0
 80052ce:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	225c      	movs	r2, #92	; 0x5c
 80052d4:	5c9b      	ldrb	r3, [r3, r2]
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d101      	bne.n	80052de <HAL_SPI_Transmit+0x26>
 80052da:	2302      	movs	r3, #2
 80052dc:	e169      	b.n	80055b2 <HAL_SPI_Transmit+0x2fa>
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	225c      	movs	r2, #92	; 0x5c
 80052e2:	2101      	movs	r1, #1
 80052e4:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80052e6:	f7fc fc59 	bl	8001b9c <HAL_GetTick>
 80052ea:	0003      	movs	r3, r0
 80052ec:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80052ee:	2316      	movs	r3, #22
 80052f0:	18fb      	adds	r3, r7, r3
 80052f2:	1dba      	adds	r2, r7, #6
 80052f4:	8812      	ldrh	r2, [r2, #0]
 80052f6:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	225d      	movs	r2, #93	; 0x5d
 80052fc:	5c9b      	ldrb	r3, [r3, r2]
 80052fe:	b2db      	uxtb	r3, r3
 8005300:	2b01      	cmp	r3, #1
 8005302:	d004      	beq.n	800530e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8005304:	231f      	movs	r3, #31
 8005306:	18fb      	adds	r3, r7, r3
 8005308:	2202      	movs	r2, #2
 800530a:	701a      	strb	r2, [r3, #0]
    goto error;
 800530c:	e146      	b.n	800559c <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d003      	beq.n	800531c <HAL_SPI_Transmit+0x64>
 8005314:	1dbb      	adds	r3, r7, #6
 8005316:	881b      	ldrh	r3, [r3, #0]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d104      	bne.n	8005326 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 800531c:	231f      	movs	r3, #31
 800531e:	18fb      	adds	r3, r7, r3
 8005320:	2201      	movs	r2, #1
 8005322:	701a      	strb	r2, [r3, #0]
    goto error;
 8005324:	e13a      	b.n	800559c <HAL_SPI_Transmit+0x2e4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	225d      	movs	r2, #93	; 0x5d
 800532a:	2103      	movs	r1, #3
 800532c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2200      	movs	r2, #0
 8005332:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	68ba      	ldr	r2, [r7, #8]
 8005338:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	1dba      	adds	r2, r7, #6
 800533e:	8812      	ldrh	r2, [r2, #0]
 8005340:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	1dba      	adds	r2, r7, #6
 8005346:	8812      	ldrh	r2, [r2, #0]
 8005348:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	2200      	movs	r2, #0
 800534e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2244      	movs	r2, #68	; 0x44
 8005354:	2100      	movs	r1, #0
 8005356:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2246      	movs	r2, #70	; 0x46
 800535c:	2100      	movs	r1, #0
 800535e:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2200      	movs	r2, #0
 8005364:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	2200      	movs	r2, #0
 800536a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	689a      	ldr	r2, [r3, #8]
 8005370:	2380      	movs	r3, #128	; 0x80
 8005372:	021b      	lsls	r3, r3, #8
 8005374:	429a      	cmp	r2, r3
 8005376:	d108      	bne.n	800538a <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2180      	movs	r1, #128	; 0x80
 8005384:	01c9      	lsls	r1, r1, #7
 8005386:	430a      	orrs	r2, r1
 8005388:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	2240      	movs	r2, #64	; 0x40
 8005392:	4013      	ands	r3, r2
 8005394:	2b40      	cmp	r3, #64	; 0x40
 8005396:	d007      	beq.n	80053a8 <HAL_SPI_Transmit+0xf0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	2140      	movs	r1, #64	; 0x40
 80053a4:	430a      	orrs	r2, r1
 80053a6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	68da      	ldr	r2, [r3, #12]
 80053ac:	23e0      	movs	r3, #224	; 0xe0
 80053ae:	00db      	lsls	r3, r3, #3
 80053b0:	429a      	cmp	r2, r3
 80053b2:	d94e      	bls.n	8005452 <HAL_SPI_Transmit+0x19a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	685b      	ldr	r3, [r3, #4]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d004      	beq.n	80053c6 <HAL_SPI_Transmit+0x10e>
 80053bc:	2316      	movs	r3, #22
 80053be:	18fb      	adds	r3, r7, r3
 80053c0:	881b      	ldrh	r3, [r3, #0]
 80053c2:	2b01      	cmp	r3, #1
 80053c4:	d13f      	bne.n	8005446 <HAL_SPI_Transmit+0x18e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ca:	881a      	ldrh	r2, [r3, #0]
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053d6:	1c9a      	adds	r2, r3, #2
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053e0:	b29b      	uxth	r3, r3
 80053e2:	3b01      	subs	r3, #1
 80053e4:	b29a      	uxth	r2, r3
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80053ea:	e02c      	b.n	8005446 <HAL_SPI_Transmit+0x18e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	2202      	movs	r2, #2
 80053f4:	4013      	ands	r3, r2
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	d112      	bne.n	8005420 <HAL_SPI_Transmit+0x168>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053fe:	881a      	ldrh	r2, [r3, #0]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800540a:	1c9a      	adds	r2, r3, #2
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005414:	b29b      	uxth	r3, r3
 8005416:	3b01      	subs	r3, #1
 8005418:	b29a      	uxth	r2, r3
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800541e:	e012      	b.n	8005446 <HAL_SPI_Transmit+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005420:	f7fc fbbc 	bl	8001b9c <HAL_GetTick>
 8005424:	0002      	movs	r2, r0
 8005426:	69bb      	ldr	r3, [r7, #24]
 8005428:	1ad3      	subs	r3, r2, r3
 800542a:	683a      	ldr	r2, [r7, #0]
 800542c:	429a      	cmp	r2, r3
 800542e:	d802      	bhi.n	8005436 <HAL_SPI_Transmit+0x17e>
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	3301      	adds	r3, #1
 8005434:	d102      	bne.n	800543c <HAL_SPI_Transmit+0x184>
 8005436:	683b      	ldr	r3, [r7, #0]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d104      	bne.n	8005446 <HAL_SPI_Transmit+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 800543c:	231f      	movs	r3, #31
 800543e:	18fb      	adds	r3, r7, r3
 8005440:	2203      	movs	r2, #3
 8005442:	701a      	strb	r2, [r3, #0]
          goto error;
 8005444:	e0aa      	b.n	800559c <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800544a:	b29b      	uxth	r3, r3
 800544c:	2b00      	cmp	r3, #0
 800544e:	d1cd      	bne.n	80053ec <HAL_SPI_Transmit+0x134>
 8005450:	e080      	b.n	8005554 <HAL_SPI_Transmit+0x29c>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	685b      	ldr	r3, [r3, #4]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d005      	beq.n	8005466 <HAL_SPI_Transmit+0x1ae>
 800545a:	2316      	movs	r3, #22
 800545c:	18fb      	adds	r3, r7, r3
 800545e:	881b      	ldrh	r3, [r3, #0]
 8005460:	2b01      	cmp	r3, #1
 8005462:	d000      	beq.n	8005466 <HAL_SPI_Transmit+0x1ae>
 8005464:	e071      	b.n	800554a <HAL_SPI_Transmit+0x292>
    {
      if (hspi->TxXferCount > 1U)
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800546a:	b29b      	uxth	r3, r3
 800546c:	2b01      	cmp	r3, #1
 800546e:	d912      	bls.n	8005496 <HAL_SPI_Transmit+0x1de>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005474:	881a      	ldrh	r2, [r3, #0]
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005480:	1c9a      	adds	r2, r3, #2
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800548a:	b29b      	uxth	r3, r3
 800548c:	3b02      	subs	r3, #2
 800548e:	b29a      	uxth	r2, r3
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005494:	e059      	b.n	800554a <HAL_SPI_Transmit+0x292>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	330c      	adds	r3, #12
 80054a0:	7812      	ldrb	r2, [r2, #0]
 80054a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054a8:	1c5a      	adds	r2, r3, #1
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054b2:	b29b      	uxth	r3, r3
 80054b4:	3b01      	subs	r3, #1
 80054b6:	b29a      	uxth	r2, r3
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80054bc:	e045      	b.n	800554a <HAL_SPI_Transmit+0x292>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	2202      	movs	r2, #2
 80054c6:	4013      	ands	r3, r2
 80054c8:	2b02      	cmp	r3, #2
 80054ca:	d12b      	bne.n	8005524 <HAL_SPI_Transmit+0x26c>
      {
        if (hspi->TxXferCount > 1U)
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	2b01      	cmp	r3, #1
 80054d4:	d912      	bls.n	80054fc <HAL_SPI_Transmit+0x244>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054da:	881a      	ldrh	r2, [r3, #0]
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054e6:	1c9a      	adds	r2, r3, #2
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054f0:	b29b      	uxth	r3, r3
 80054f2:	3b02      	subs	r3, #2
 80054f4:	b29a      	uxth	r2, r3
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80054fa:	e026      	b.n	800554a <HAL_SPI_Transmit+0x292>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	330c      	adds	r3, #12
 8005506:	7812      	ldrb	r2, [r2, #0]
 8005508:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800550e:	1c5a      	adds	r2, r3, #1
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005518:	b29b      	uxth	r3, r3
 800551a:	3b01      	subs	r3, #1
 800551c:	b29a      	uxth	r2, r3
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005522:	e012      	b.n	800554a <HAL_SPI_Transmit+0x292>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005524:	f7fc fb3a 	bl	8001b9c <HAL_GetTick>
 8005528:	0002      	movs	r2, r0
 800552a:	69bb      	ldr	r3, [r7, #24]
 800552c:	1ad3      	subs	r3, r2, r3
 800552e:	683a      	ldr	r2, [r7, #0]
 8005530:	429a      	cmp	r2, r3
 8005532:	d802      	bhi.n	800553a <HAL_SPI_Transmit+0x282>
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	3301      	adds	r3, #1
 8005538:	d102      	bne.n	8005540 <HAL_SPI_Transmit+0x288>
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d104      	bne.n	800554a <HAL_SPI_Transmit+0x292>
        {
          errorcode = HAL_TIMEOUT;
 8005540:	231f      	movs	r3, #31
 8005542:	18fb      	adds	r3, r7, r3
 8005544:	2203      	movs	r2, #3
 8005546:	701a      	strb	r2, [r3, #0]
          goto error;
 8005548:	e028      	b.n	800559c <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800554e:	b29b      	uxth	r3, r3
 8005550:	2b00      	cmp	r3, #0
 8005552:	d1b4      	bne.n	80054be <HAL_SPI_Transmit+0x206>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005554:	69ba      	ldr	r2, [r7, #24]
 8005556:	6839      	ldr	r1, [r7, #0]
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	0018      	movs	r0, r3
 800555c:	f000 f912 	bl	8005784 <SPI_EndRxTxTransaction>
 8005560:	1e03      	subs	r3, r0, #0
 8005562:	d002      	beq.n	800556a <HAL_SPI_Transmit+0x2b2>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2220      	movs	r2, #32
 8005568:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d10a      	bne.n	8005588 <HAL_SPI_Transmit+0x2d0>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005572:	2300      	movs	r3, #0
 8005574:	613b      	str	r3, [r7, #16]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	68db      	ldr	r3, [r3, #12]
 800557c:	613b      	str	r3, [r7, #16]
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	613b      	str	r3, [r7, #16]
 8005586:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800558c:	2b00      	cmp	r3, #0
 800558e:	d004      	beq.n	800559a <HAL_SPI_Transmit+0x2e2>
  {
    errorcode = HAL_ERROR;
 8005590:	231f      	movs	r3, #31
 8005592:	18fb      	adds	r3, r7, r3
 8005594:	2201      	movs	r2, #1
 8005596:	701a      	strb	r2, [r3, #0]
 8005598:	e000      	b.n	800559c <HAL_SPI_Transmit+0x2e4>
  }

error:
 800559a:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	225d      	movs	r2, #93	; 0x5d
 80055a0:	2101      	movs	r1, #1
 80055a2:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	225c      	movs	r2, #92	; 0x5c
 80055a8:	2100      	movs	r1, #0
 80055aa:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80055ac:	231f      	movs	r3, #31
 80055ae:	18fb      	adds	r3, r7, r3
 80055b0:	781b      	ldrb	r3, [r3, #0]
}
 80055b2:	0018      	movs	r0, r3
 80055b4:	46bd      	mov	sp, r7
 80055b6:	b008      	add	sp, #32
 80055b8:	bd80      	pop	{r7, pc}
	...

080055bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b084      	sub	sp, #16
 80055c0:	af00      	add	r7, sp, #0
 80055c2:	60f8      	str	r0, [r7, #12]
 80055c4:	60b9      	str	r1, [r7, #8]
 80055c6:	603b      	str	r3, [r7, #0]
 80055c8:	1dfb      	adds	r3, r7, #7
 80055ca:	701a      	strb	r2, [r3, #0]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055cc:	e050      	b.n	8005670 <SPI_WaitFlagStateUntilTimeout+0xb4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80055ce:	683b      	ldr	r3, [r7, #0]
 80055d0:	3301      	adds	r3, #1
 80055d2:	d04d      	beq.n	8005670 <SPI_WaitFlagStateUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80055d4:	f7fc fae2 	bl	8001b9c <HAL_GetTick>
 80055d8:	0002      	movs	r2, r0
 80055da:	69bb      	ldr	r3, [r7, #24]
 80055dc:	1ad3      	subs	r3, r2, r3
 80055de:	683a      	ldr	r2, [r7, #0]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d902      	bls.n	80055ea <SPI_WaitFlagStateUntilTimeout+0x2e>
 80055e4:	683b      	ldr	r3, [r7, #0]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d142      	bne.n	8005670 <SPI_WaitFlagStateUntilTimeout+0xb4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	685a      	ldr	r2, [r3, #4]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	21e0      	movs	r1, #224	; 0xe0
 80055f6:	438a      	bics	r2, r1
 80055f8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	685a      	ldr	r2, [r3, #4]
 80055fe:	2382      	movs	r3, #130	; 0x82
 8005600:	005b      	lsls	r3, r3, #1
 8005602:	429a      	cmp	r2, r3
 8005604:	d113      	bne.n	800562e <SPI_WaitFlagStateUntilTimeout+0x72>
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	689a      	ldr	r2, [r3, #8]
 800560a:	2380      	movs	r3, #128	; 0x80
 800560c:	021b      	lsls	r3, r3, #8
 800560e:	429a      	cmp	r2, r3
 8005610:	d005      	beq.n	800561e <SPI_WaitFlagStateUntilTimeout+0x62>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005612:	68fb      	ldr	r3, [r7, #12]
 8005614:	689a      	ldr	r2, [r3, #8]
 8005616:	2380      	movs	r3, #128	; 0x80
 8005618:	00db      	lsls	r3, r3, #3
 800561a:	429a      	cmp	r2, r3
 800561c:	d107      	bne.n	800562e <SPI_WaitFlagStateUntilTimeout+0x72>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	681a      	ldr	r2, [r3, #0]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	2140      	movs	r1, #64	; 0x40
 800562a:	438a      	bics	r2, r1
 800562c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005632:	2380      	movs	r3, #128	; 0x80
 8005634:	019b      	lsls	r3, r3, #6
 8005636:	429a      	cmp	r2, r3
 8005638:	d110      	bne.n	800565c <SPI_WaitFlagStateUntilTimeout+0xa0>
        {
          SPI_RESET_CRC(hspi);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4914      	ldr	r1, [pc, #80]	; (8005698 <SPI_WaitFlagStateUntilTimeout+0xdc>)
 8005646:	400a      	ands	r2, r1
 8005648:	601a      	str	r2, [r3, #0]
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2180      	movs	r1, #128	; 0x80
 8005656:	0189      	lsls	r1, r1, #6
 8005658:	430a      	orrs	r2, r1
 800565a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	225d      	movs	r2, #93	; 0x5d
 8005660:	2101      	movs	r1, #1
 8005662:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	225c      	movs	r2, #92	; 0x5c
 8005668:	2100      	movs	r1, #0
 800566a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800566c:	2303      	movs	r3, #3
 800566e:	e00f      	b.n	8005690 <SPI_WaitFlagStateUntilTimeout+0xd4>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	68ba      	ldr	r2, [r7, #8]
 8005678:	4013      	ands	r3, r2
 800567a:	68ba      	ldr	r2, [r7, #8]
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	425a      	negs	r2, r3
 8005680:	4153      	adcs	r3, r2
 8005682:	b2db      	uxtb	r3, r3
 8005684:	001a      	movs	r2, r3
 8005686:	1dfb      	adds	r3, r7, #7
 8005688:	781b      	ldrb	r3, [r3, #0]
 800568a:	429a      	cmp	r2, r3
 800568c:	d19f      	bne.n	80055ce <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800568e:	2300      	movs	r3, #0
}
 8005690:	0018      	movs	r0, r3
 8005692:	46bd      	mov	sp, r7
 8005694:	b004      	add	sp, #16
 8005696:	bd80      	pop	{r7, pc}
 8005698:	ffffdfff 	.word	0xffffdfff

0800569c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	607a      	str	r2, [r7, #4]
 80056a8:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 80056aa:	e05c      	b.n	8005766 <SPI_WaitFifoStateUntilTimeout+0xca>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80056ac:	68ba      	ldr	r2, [r7, #8]
 80056ae:	23c0      	movs	r3, #192	; 0xc0
 80056b0:	00db      	lsls	r3, r3, #3
 80056b2:	429a      	cmp	r2, r3
 80056b4:	d106      	bne.n	80056c4 <SPI_WaitFifoStateUntilTimeout+0x28>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d103      	bne.n	80056c4 <SPI_WaitFifoStateUntilTimeout+0x28>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	330c      	adds	r3, #12
 80056c2:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	3301      	adds	r3, #1
 80056c8:	d04d      	beq.n	8005766 <SPI_WaitFifoStateUntilTimeout+0xca>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80056ca:	f7fc fa67 	bl	8001b9c <HAL_GetTick>
 80056ce:	0002      	movs	r2, r0
 80056d0:	69bb      	ldr	r3, [r7, #24]
 80056d2:	1ad3      	subs	r3, r2, r3
 80056d4:	683a      	ldr	r2, [r7, #0]
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d902      	bls.n	80056e0 <SPI_WaitFifoStateUntilTimeout+0x44>
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d142      	bne.n	8005766 <SPI_WaitFifoStateUntilTimeout+0xca>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	685a      	ldr	r2, [r3, #4]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	21e0      	movs	r1, #224	; 0xe0
 80056ec:	438a      	bics	r2, r1
 80056ee:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	685a      	ldr	r2, [r3, #4]
 80056f4:	2382      	movs	r3, #130	; 0x82
 80056f6:	005b      	lsls	r3, r3, #1
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d113      	bne.n	8005724 <SPI_WaitFifoStateUntilTimeout+0x88>
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	689a      	ldr	r2, [r3, #8]
 8005700:	2380      	movs	r3, #128	; 0x80
 8005702:	021b      	lsls	r3, r3, #8
 8005704:	429a      	cmp	r2, r3
 8005706:	d005      	beq.n	8005714 <SPI_WaitFifoStateUntilTimeout+0x78>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	689a      	ldr	r2, [r3, #8]
 800570c:	2380      	movs	r3, #128	; 0x80
 800570e:	00db      	lsls	r3, r3, #3
 8005710:	429a      	cmp	r2, r3
 8005712:	d107      	bne.n	8005724 <SPI_WaitFifoStateUntilTimeout+0x88>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	681a      	ldr	r2, [r3, #0]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	2140      	movs	r1, #64	; 0x40
 8005720:	438a      	bics	r2, r1
 8005722:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005728:	2380      	movs	r3, #128	; 0x80
 800572a:	019b      	lsls	r3, r3, #6
 800572c:	429a      	cmp	r2, r3
 800572e:	d110      	bne.n	8005752 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          SPI_RESET_CRC(hspi);
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	4911      	ldr	r1, [pc, #68]	; (8005780 <SPI_WaitFifoStateUntilTimeout+0xe4>)
 800573c:	400a      	ands	r2, r1
 800573e:	601a      	str	r2, [r3, #0]
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	681a      	ldr	r2, [r3, #0]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	2180      	movs	r1, #128	; 0x80
 800574c:	0189      	lsls	r1, r1, #6
 800574e:	430a      	orrs	r2, r1
 8005750:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	225d      	movs	r2, #93	; 0x5d
 8005756:	2101      	movs	r1, #1
 8005758:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	225c      	movs	r2, #92	; 0x5c
 800575e:	2100      	movs	r1, #0
 8005760:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005762:	2303      	movs	r3, #3
 8005764:	e008      	b.n	8005778 <SPI_WaitFifoStateUntilTimeout+0xdc>
  while ((hspi->Instance->SR & Fifo) != State)
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	68ba      	ldr	r2, [r7, #8]
 800576e:	4013      	ands	r3, r2
 8005770:	687a      	ldr	r2, [r7, #4]
 8005772:	429a      	cmp	r2, r3
 8005774:	d19a      	bne.n	80056ac <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8005776:	2300      	movs	r3, #0
}
 8005778:	0018      	movs	r0, r3
 800577a:	46bd      	mov	sp, r7
 800577c:	b004      	add	sp, #16
 800577e:	bd80      	pop	{r7, pc}
 8005780:	ffffdfff 	.word	0xffffdfff

08005784 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b086      	sub	sp, #24
 8005788:	af02      	add	r7, sp, #8
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005790:	68ba      	ldr	r2, [r7, #8]
 8005792:	23c0      	movs	r3, #192	; 0xc0
 8005794:	0159      	lsls	r1, r3, #5
 8005796:	68f8      	ldr	r0, [r7, #12]
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	9300      	str	r3, [sp, #0]
 800579c:	0013      	movs	r3, r2
 800579e:	2200      	movs	r2, #0
 80057a0:	f7ff ff7c 	bl	800569c <SPI_WaitFifoStateUntilTimeout>
 80057a4:	1e03      	subs	r3, r0, #0
 80057a6:	d007      	beq.n	80057b8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057ac:	2220      	movs	r2, #32
 80057ae:	431a      	orrs	r2, r3
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80057b4:	2303      	movs	r3, #3
 80057b6:	e027      	b.n	8005808 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80057b8:	68ba      	ldr	r2, [r7, #8]
 80057ba:	68f8      	ldr	r0, [r7, #12]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	9300      	str	r3, [sp, #0]
 80057c0:	0013      	movs	r3, r2
 80057c2:	2200      	movs	r2, #0
 80057c4:	2180      	movs	r1, #128	; 0x80
 80057c6:	f7ff fef9 	bl	80055bc <SPI_WaitFlagStateUntilTimeout>
 80057ca:	1e03      	subs	r3, r0, #0
 80057cc:	d007      	beq.n	80057de <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057d2:	2220      	movs	r2, #32
 80057d4:	431a      	orrs	r2, r3
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80057da:	2303      	movs	r3, #3
 80057dc:	e014      	b.n	8005808 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80057de:	68ba      	ldr	r2, [r7, #8]
 80057e0:	23c0      	movs	r3, #192	; 0xc0
 80057e2:	00d9      	lsls	r1, r3, #3
 80057e4:	68f8      	ldr	r0, [r7, #12]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	9300      	str	r3, [sp, #0]
 80057ea:	0013      	movs	r3, r2
 80057ec:	2200      	movs	r2, #0
 80057ee:	f7ff ff55 	bl	800569c <SPI_WaitFifoStateUntilTimeout>
 80057f2:	1e03      	subs	r3, r0, #0
 80057f4:	d007      	beq.n	8005806 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057fa:	2220      	movs	r2, #32
 80057fc:	431a      	orrs	r2, r3
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e000      	b.n	8005808 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005806:	2300      	movs	r3, #0
}
 8005808:	0018      	movs	r0, r3
 800580a:	46bd      	mov	sp, r7
 800580c:	b004      	add	sp, #16
 800580e:	bd80      	pop	{r7, pc}

08005810 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b082      	sub	sp, #8
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d101      	bne.n	8005822 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800581e:	2301      	movs	r3, #1
 8005820:	e01e      	b.n	8005860 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	223d      	movs	r2, #61	; 0x3d
 8005826:	5c9b      	ldrb	r3, [r3, r2]
 8005828:	b2db      	uxtb	r3, r3
 800582a:	2b00      	cmp	r3, #0
 800582c:	d107      	bne.n	800583e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	223c      	movs	r2, #60	; 0x3c
 8005832:	2100      	movs	r1, #0
 8005834:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	0018      	movs	r0, r3
 800583a:	f7fc f833 	bl	80018a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	223d      	movs	r2, #61	; 0x3d
 8005842:	2102      	movs	r1, #2
 8005844:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	3304      	adds	r3, #4
 800584e:	0019      	movs	r1, r3
 8005850:	0010      	movs	r0, r2
 8005852:	f000 fa27 	bl	8005ca4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	223d      	movs	r2, #61	; 0x3d
 800585a:	2101      	movs	r1, #1
 800585c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800585e:	2300      	movs	r3, #0
}
 8005860:	0018      	movs	r0, r3
 8005862:	46bd      	mov	sp, r7
 8005864:	b002      	add	sp, #8
 8005866:	bd80      	pop	{r7, pc}

08005868 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b084      	sub	sp, #16
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	68da      	ldr	r2, [r3, #12]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	2101      	movs	r1, #1
 800587c:	430a      	orrs	r2, r1
 800587e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	689b      	ldr	r3, [r3, #8]
 8005886:	2207      	movs	r2, #7
 8005888:	4013      	ands	r3, r2
 800588a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2b06      	cmp	r3, #6
 8005890:	d007      	beq.n	80058a2 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	2101      	movs	r1, #1
 800589e:	430a      	orrs	r2, r1
 80058a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058a2:	2300      	movs	r3, #0
}
 80058a4:	0018      	movs	r0, r3
 80058a6:	46bd      	mov	sp, r7
 80058a8:	b004      	add	sp, #16
 80058aa:	bd80      	pop	{r7, pc}

080058ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b082      	sub	sp, #8
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	691b      	ldr	r3, [r3, #16]
 80058ba:	2202      	movs	r2, #2
 80058bc:	4013      	ands	r3, r2
 80058be:	2b02      	cmp	r3, #2
 80058c0:	d124      	bne.n	800590c <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	2202      	movs	r2, #2
 80058ca:	4013      	ands	r3, r2
 80058cc:	2b02      	cmp	r3, #2
 80058ce:	d11d      	bne.n	800590c <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	2203      	movs	r2, #3
 80058d6:	4252      	negs	r2, r2
 80058d8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2201      	movs	r2, #1
 80058de:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	699b      	ldr	r3, [r3, #24]
 80058e6:	2203      	movs	r2, #3
 80058e8:	4013      	ands	r3, r2
 80058ea:	d004      	beq.n	80058f6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	0018      	movs	r0, r3
 80058f0:	f000 f9c0 	bl	8005c74 <HAL_TIM_IC_CaptureCallback>
 80058f4:	e007      	b.n	8005906 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	0018      	movs	r0, r3
 80058fa:	f000 f9b3 	bl	8005c64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	0018      	movs	r0, r3
 8005902:	f000 f9bf 	bl	8005c84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	2200      	movs	r2, #0
 800590a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	691b      	ldr	r3, [r3, #16]
 8005912:	2204      	movs	r2, #4
 8005914:	4013      	ands	r3, r2
 8005916:	2b04      	cmp	r3, #4
 8005918:	d125      	bne.n	8005966 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	2204      	movs	r2, #4
 8005922:	4013      	ands	r3, r2
 8005924:	2b04      	cmp	r3, #4
 8005926:	d11e      	bne.n	8005966 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	2205      	movs	r2, #5
 800592e:	4252      	negs	r2, r2
 8005930:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2202      	movs	r2, #2
 8005936:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	699a      	ldr	r2, [r3, #24]
 800593e:	23c0      	movs	r3, #192	; 0xc0
 8005940:	009b      	lsls	r3, r3, #2
 8005942:	4013      	ands	r3, r2
 8005944:	d004      	beq.n	8005950 <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	0018      	movs	r0, r3
 800594a:	f000 f993 	bl	8005c74 <HAL_TIM_IC_CaptureCallback>
 800594e:	e007      	b.n	8005960 <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	0018      	movs	r0, r3
 8005954:	f000 f986 	bl	8005c64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	0018      	movs	r0, r3
 800595c:	f000 f992 	bl	8005c84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2200      	movs	r2, #0
 8005964:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	691b      	ldr	r3, [r3, #16]
 800596c:	2208      	movs	r2, #8
 800596e:	4013      	ands	r3, r2
 8005970:	2b08      	cmp	r3, #8
 8005972:	d124      	bne.n	80059be <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	2208      	movs	r2, #8
 800597c:	4013      	ands	r3, r2
 800597e:	2b08      	cmp	r3, #8
 8005980:	d11d      	bne.n	80059be <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	2209      	movs	r2, #9
 8005988:	4252      	negs	r2, r2
 800598a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2204      	movs	r2, #4
 8005990:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	69db      	ldr	r3, [r3, #28]
 8005998:	2203      	movs	r2, #3
 800599a:	4013      	ands	r3, r2
 800599c:	d004      	beq.n	80059a8 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	0018      	movs	r0, r3
 80059a2:	f000 f967 	bl	8005c74 <HAL_TIM_IC_CaptureCallback>
 80059a6:	e007      	b.n	80059b8 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	0018      	movs	r0, r3
 80059ac:	f000 f95a 	bl	8005c64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	0018      	movs	r0, r3
 80059b4:	f000 f966 	bl	8005c84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2200      	movs	r2, #0
 80059bc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	691b      	ldr	r3, [r3, #16]
 80059c4:	2210      	movs	r2, #16
 80059c6:	4013      	ands	r3, r2
 80059c8:	2b10      	cmp	r3, #16
 80059ca:	d125      	bne.n	8005a18 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	68db      	ldr	r3, [r3, #12]
 80059d2:	2210      	movs	r2, #16
 80059d4:	4013      	ands	r3, r2
 80059d6:	2b10      	cmp	r3, #16
 80059d8:	d11e      	bne.n	8005a18 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	2211      	movs	r2, #17
 80059e0:	4252      	negs	r2, r2
 80059e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	2208      	movs	r2, #8
 80059e8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	69da      	ldr	r2, [r3, #28]
 80059f0:	23c0      	movs	r3, #192	; 0xc0
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	4013      	ands	r3, r2
 80059f6:	d004      	beq.n	8005a02 <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	0018      	movs	r0, r3
 80059fc:	f000 f93a 	bl	8005c74 <HAL_TIM_IC_CaptureCallback>
 8005a00:	e007      	b.n	8005a12 <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	0018      	movs	r0, r3
 8005a06:	f000 f92d 	bl	8005c64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	0018      	movs	r0, r3
 8005a0e:	f000 f939 	bl	8005c84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	691b      	ldr	r3, [r3, #16]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	4013      	ands	r3, r2
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	d10f      	bne.n	8005a46 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68db      	ldr	r3, [r3, #12]
 8005a2c:	2201      	movs	r2, #1
 8005a2e:	4013      	ands	r3, r2
 8005a30:	2b01      	cmp	r3, #1
 8005a32:	d108      	bne.n	8005a46 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	2202      	movs	r2, #2
 8005a3a:	4252      	negs	r2, r2
 8005a3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	0018      	movs	r0, r3
 8005a42:	f000 f907 	bl	8005c54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	691b      	ldr	r3, [r3, #16]
 8005a4c:	2280      	movs	r2, #128	; 0x80
 8005a4e:	4013      	ands	r3, r2
 8005a50:	2b80      	cmp	r3, #128	; 0x80
 8005a52:	d10f      	bne.n	8005a74 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	68db      	ldr	r3, [r3, #12]
 8005a5a:	2280      	movs	r2, #128	; 0x80
 8005a5c:	4013      	ands	r3, r2
 8005a5e:	2b80      	cmp	r3, #128	; 0x80
 8005a60:	d108      	bne.n	8005a74 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2281      	movs	r2, #129	; 0x81
 8005a68:	4252      	negs	r2, r2
 8005a6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	0018      	movs	r0, r3
 8005a70:	f000 fa98 	bl	8005fa4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	691b      	ldr	r3, [r3, #16]
 8005a7a:	2240      	movs	r2, #64	; 0x40
 8005a7c:	4013      	ands	r3, r2
 8005a7e:	2b40      	cmp	r3, #64	; 0x40
 8005a80:	d10f      	bne.n	8005aa2 <HAL_TIM_IRQHandler+0x1f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	2240      	movs	r2, #64	; 0x40
 8005a8a:	4013      	ands	r3, r2
 8005a8c:	2b40      	cmp	r3, #64	; 0x40
 8005a8e:	d108      	bne.n	8005aa2 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	2241      	movs	r2, #65	; 0x41
 8005a96:	4252      	negs	r2, r2
 8005a98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	0018      	movs	r0, r3
 8005a9e:	f000 f8f9 	bl	8005c94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	691b      	ldr	r3, [r3, #16]
 8005aa8:	2220      	movs	r2, #32
 8005aaa:	4013      	ands	r3, r2
 8005aac:	2b20      	cmp	r3, #32
 8005aae:	d10f      	bne.n	8005ad0 <HAL_TIM_IRQHandler+0x224>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	2220      	movs	r2, #32
 8005ab8:	4013      	ands	r3, r2
 8005aba:	2b20      	cmp	r3, #32
 8005abc:	d108      	bne.n	8005ad0 <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	2221      	movs	r2, #33	; 0x21
 8005ac4:	4252      	negs	r2, r2
 8005ac6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	0018      	movs	r0, r3
 8005acc:	f000 fa62 	bl	8005f94 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ad0:	46c0      	nop			; (mov r8, r8)
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	b002      	add	sp, #8
 8005ad6:	bd80      	pop	{r7, pc}

08005ad8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b084      	sub	sp, #16
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	223c      	movs	r2, #60	; 0x3c
 8005ae6:	5c9b      	ldrb	r3, [r3, r2]
 8005ae8:	2b01      	cmp	r3, #1
 8005aea:	d101      	bne.n	8005af0 <HAL_TIM_ConfigClockSource+0x18>
 8005aec:	2302      	movs	r3, #2
 8005aee:	e0ab      	b.n	8005c48 <HAL_TIM_ConfigClockSource+0x170>
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	223c      	movs	r2, #60	; 0x3c
 8005af4:	2101      	movs	r1, #1
 8005af6:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	223d      	movs	r2, #61	; 0x3d
 8005afc:	2102      	movs	r1, #2
 8005afe:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2277      	movs	r2, #119	; 0x77
 8005b0c:	4393      	bics	r3, r2
 8005b0e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	4a4f      	ldr	r2, [pc, #316]	; (8005c50 <HAL_TIM_ConfigClockSource+0x178>)
 8005b14:	4013      	ands	r3, r2
 8005b16:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	68fa      	ldr	r2, [r7, #12]
 8005b1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005b20:	683b      	ldr	r3, [r7, #0]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	2b40      	cmp	r3, #64	; 0x40
 8005b26:	d100      	bne.n	8005b2a <HAL_TIM_ConfigClockSource+0x52>
 8005b28:	e06b      	b.n	8005c02 <HAL_TIM_ConfigClockSource+0x12a>
 8005b2a:	d80e      	bhi.n	8005b4a <HAL_TIM_ConfigClockSource+0x72>
 8005b2c:	2b10      	cmp	r3, #16
 8005b2e:	d100      	bne.n	8005b32 <HAL_TIM_ConfigClockSource+0x5a>
 8005b30:	e077      	b.n	8005c22 <HAL_TIM_ConfigClockSource+0x14a>
 8005b32:	d803      	bhi.n	8005b3c <HAL_TIM_ConfigClockSource+0x64>
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d100      	bne.n	8005b3a <HAL_TIM_ConfigClockSource+0x62>
 8005b38:	e073      	b.n	8005c22 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8005b3a:	e07c      	b.n	8005c36 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8005b3c:	2b20      	cmp	r3, #32
 8005b3e:	d100      	bne.n	8005b42 <HAL_TIM_ConfigClockSource+0x6a>
 8005b40:	e06f      	b.n	8005c22 <HAL_TIM_ConfigClockSource+0x14a>
 8005b42:	2b30      	cmp	r3, #48	; 0x30
 8005b44:	d100      	bne.n	8005b48 <HAL_TIM_ConfigClockSource+0x70>
 8005b46:	e06c      	b.n	8005c22 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8005b48:	e075      	b.n	8005c36 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8005b4a:	2b70      	cmp	r3, #112	; 0x70
 8005b4c:	d00e      	beq.n	8005b6c <HAL_TIM_ConfigClockSource+0x94>
 8005b4e:	d804      	bhi.n	8005b5a <HAL_TIM_ConfigClockSource+0x82>
 8005b50:	2b50      	cmp	r3, #80	; 0x50
 8005b52:	d036      	beq.n	8005bc2 <HAL_TIM_ConfigClockSource+0xea>
 8005b54:	2b60      	cmp	r3, #96	; 0x60
 8005b56:	d044      	beq.n	8005be2 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8005b58:	e06d      	b.n	8005c36 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 8005b5a:	2280      	movs	r2, #128	; 0x80
 8005b5c:	0152      	lsls	r2, r2, #5
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d068      	beq.n	8005c34 <HAL_TIM_ConfigClockSource+0x15c>
 8005b62:	2280      	movs	r2, #128	; 0x80
 8005b64:	0192      	lsls	r2, r2, #6
 8005b66:	4293      	cmp	r3, r2
 8005b68:	d017      	beq.n	8005b9a <HAL_TIM_ConfigClockSource+0xc2>
      break;
 8005b6a:	e064      	b.n	8005c36 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6818      	ldr	r0, [r3, #0]
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	6899      	ldr	r1, [r3, #8]
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	685a      	ldr	r2, [r3, #4]
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	f000 f98c 	bl	8005e98 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	2277      	movs	r2, #119	; 0x77
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	68fa      	ldr	r2, [r7, #12]
 8005b96:	609a      	str	r2, [r3, #8]
      break;
 8005b98:	e04d      	b.n	8005c36 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6818      	ldr	r0, [r3, #0]
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	6899      	ldr	r1, [r3, #8]
 8005ba2:	683b      	ldr	r3, [r7, #0]
 8005ba4:	685a      	ldr	r2, [r3, #4]
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	f000 f975 	bl	8005e98 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	689a      	ldr	r2, [r3, #8]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	2180      	movs	r1, #128	; 0x80
 8005bba:	01c9      	lsls	r1, r1, #7
 8005bbc:	430a      	orrs	r2, r1
 8005bbe:	609a      	str	r2, [r3, #8]
      break;
 8005bc0:	e039      	b.n	8005c36 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6818      	ldr	r0, [r3, #0]
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	6859      	ldr	r1, [r3, #4]
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	68db      	ldr	r3, [r3, #12]
 8005bce:	001a      	movs	r2, r3
 8005bd0:	f000 f8e8 	bl	8005da4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2150      	movs	r1, #80	; 0x50
 8005bda:	0018      	movs	r0, r3
 8005bdc:	f000 f942 	bl	8005e64 <TIM_ITRx_SetConfig>
      break;
 8005be0:	e029      	b.n	8005c36 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6818      	ldr	r0, [r3, #0]
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	6859      	ldr	r1, [r3, #4]
 8005bea:	683b      	ldr	r3, [r7, #0]
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	001a      	movs	r2, r3
 8005bf0:	f000 f906 	bl	8005e00 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	2160      	movs	r1, #96	; 0x60
 8005bfa:	0018      	movs	r0, r3
 8005bfc:	f000 f932 	bl	8005e64 <TIM_ITRx_SetConfig>
      break;
 8005c00:	e019      	b.n	8005c36 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6818      	ldr	r0, [r3, #0]
 8005c06:	683b      	ldr	r3, [r7, #0]
 8005c08:	6859      	ldr	r1, [r3, #4]
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	68db      	ldr	r3, [r3, #12]
 8005c0e:	001a      	movs	r2, r3
 8005c10:	f000 f8c8 	bl	8005da4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	2140      	movs	r1, #64	; 0x40
 8005c1a:	0018      	movs	r0, r3
 8005c1c:	f000 f922 	bl	8005e64 <TIM_ITRx_SetConfig>
      break;
 8005c20:	e009      	b.n	8005c36 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	0019      	movs	r1, r3
 8005c2c:	0010      	movs	r0, r2
 8005c2e:	f000 f919 	bl	8005e64 <TIM_ITRx_SetConfig>
      break;
 8005c32:	e000      	b.n	8005c36 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8005c34:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	223d      	movs	r2, #61	; 0x3d
 8005c3a:	2101      	movs	r1, #1
 8005c3c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	223c      	movs	r2, #60	; 0x3c
 8005c42:	2100      	movs	r1, #0
 8005c44:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005c46:	2300      	movs	r3, #0
}
 8005c48:	0018      	movs	r0, r3
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	b004      	add	sp, #16
 8005c4e:	bd80      	pop	{r7, pc}
 8005c50:	ffff00ff 	.word	0xffff00ff

08005c54 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b082      	sub	sp, #8
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005c5c:	46c0      	nop			; (mov r8, r8)
 8005c5e:	46bd      	mov	sp, r7
 8005c60:	b002      	add	sp, #8
 8005c62:	bd80      	pop	{r7, pc}

08005c64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c64:	b580      	push	{r7, lr}
 8005c66:	b082      	sub	sp, #8
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c6c:	46c0      	nop			; (mov r8, r8)
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	b002      	add	sp, #8
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b082      	sub	sp, #8
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c7c:	46c0      	nop			; (mov r8, r8)
 8005c7e:	46bd      	mov	sp, r7
 8005c80:	b002      	add	sp, #8
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b082      	sub	sp, #8
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c8c:	46c0      	nop			; (mov r8, r8)
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	b002      	add	sp, #8
 8005c92:	bd80      	pop	{r7, pc}

08005c94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b082      	sub	sp, #8
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c9c:	46c0      	nop			; (mov r8, r8)
 8005c9e:	46bd      	mov	sp, r7
 8005ca0:	b002      	add	sp, #8
 8005ca2:	bd80      	pop	{r7, pc}

08005ca4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b084      	sub	sp, #16
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	4a34      	ldr	r2, [pc, #208]	; (8005d88 <TIM_Base_SetConfig+0xe4>)
 8005cb8:	4293      	cmp	r3, r2
 8005cba:	d008      	beq.n	8005cce <TIM_Base_SetConfig+0x2a>
 8005cbc:	687a      	ldr	r2, [r7, #4]
 8005cbe:	2380      	movs	r3, #128	; 0x80
 8005cc0:	05db      	lsls	r3, r3, #23
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d003      	beq.n	8005cce <TIM_Base_SetConfig+0x2a>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	4a30      	ldr	r2, [pc, #192]	; (8005d8c <TIM_Base_SetConfig+0xe8>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d108      	bne.n	8005ce0 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	2270      	movs	r2, #112	; 0x70
 8005cd2:	4393      	bics	r3, r2
 8005cd4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005cd6:	683b      	ldr	r3, [r7, #0]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	68fa      	ldr	r2, [r7, #12]
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	4a29      	ldr	r2, [pc, #164]	; (8005d88 <TIM_Base_SetConfig+0xe4>)
 8005ce4:	4293      	cmp	r3, r2
 8005ce6:	d018      	beq.n	8005d1a <TIM_Base_SetConfig+0x76>
 8005ce8:	687a      	ldr	r2, [r7, #4]
 8005cea:	2380      	movs	r3, #128	; 0x80
 8005cec:	05db      	lsls	r3, r3, #23
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d013      	beq.n	8005d1a <TIM_Base_SetConfig+0x76>
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	4a25      	ldr	r2, [pc, #148]	; (8005d8c <TIM_Base_SetConfig+0xe8>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d00f      	beq.n	8005d1a <TIM_Base_SetConfig+0x76>
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	4a24      	ldr	r2, [pc, #144]	; (8005d90 <TIM_Base_SetConfig+0xec>)
 8005cfe:	4293      	cmp	r3, r2
 8005d00:	d00b      	beq.n	8005d1a <TIM_Base_SetConfig+0x76>
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	4a23      	ldr	r2, [pc, #140]	; (8005d94 <TIM_Base_SetConfig+0xf0>)
 8005d06:	4293      	cmp	r3, r2
 8005d08:	d007      	beq.n	8005d1a <TIM_Base_SetConfig+0x76>
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	4a22      	ldr	r2, [pc, #136]	; (8005d98 <TIM_Base_SetConfig+0xf4>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d003      	beq.n	8005d1a <TIM_Base_SetConfig+0x76>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	4a21      	ldr	r2, [pc, #132]	; (8005d9c <TIM_Base_SetConfig+0xf8>)
 8005d16:	4293      	cmp	r3, r2
 8005d18:	d108      	bne.n	8005d2c <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	4a20      	ldr	r2, [pc, #128]	; (8005da0 <TIM_Base_SetConfig+0xfc>)
 8005d1e:	4013      	ands	r3, r2
 8005d20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	68db      	ldr	r3, [r3, #12]
 8005d26:	68fa      	ldr	r2, [r7, #12]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	2280      	movs	r2, #128	; 0x80
 8005d30:	4393      	bics	r3, r2
 8005d32:	001a      	movs	r2, r3
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	695b      	ldr	r3, [r3, #20]
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	68fa      	ldr	r2, [r7, #12]
 8005d40:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d42:	683b      	ldr	r3, [r7, #0]
 8005d44:	689a      	ldr	r2, [r3, #8]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4a0c      	ldr	r2, [pc, #48]	; (8005d88 <TIM_Base_SetConfig+0xe4>)
 8005d56:	4293      	cmp	r3, r2
 8005d58:	d00b      	beq.n	8005d72 <TIM_Base_SetConfig+0xce>
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	4a0d      	ldr	r2, [pc, #52]	; (8005d94 <TIM_Base_SetConfig+0xf0>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d007      	beq.n	8005d72 <TIM_Base_SetConfig+0xce>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a0c      	ldr	r2, [pc, #48]	; (8005d98 <TIM_Base_SetConfig+0xf4>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d003      	beq.n	8005d72 <TIM_Base_SetConfig+0xce>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a0b      	ldr	r2, [pc, #44]	; (8005d9c <TIM_Base_SetConfig+0xf8>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d103      	bne.n	8005d7a <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	691a      	ldr	r2, [r3, #16]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	615a      	str	r2, [r3, #20]
}
 8005d80:	46c0      	nop			; (mov r8, r8)
 8005d82:	46bd      	mov	sp, r7
 8005d84:	b004      	add	sp, #16
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	40012c00 	.word	0x40012c00
 8005d8c:	40000400 	.word	0x40000400
 8005d90:	40002000 	.word	0x40002000
 8005d94:	40014000 	.word	0x40014000
 8005d98:	40014400 	.word	0x40014400
 8005d9c:	40014800 	.word	0x40014800
 8005da0:	fffffcff 	.word	0xfffffcff

08005da4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005da4:	b580      	push	{r7, lr}
 8005da6:	b086      	sub	sp, #24
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	60f8      	str	r0, [r7, #12]
 8005dac:	60b9      	str	r1, [r7, #8]
 8005dae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	6a1b      	ldr	r3, [r3, #32]
 8005db4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	6a1b      	ldr	r3, [r3, #32]
 8005dba:	2201      	movs	r2, #1
 8005dbc:	4393      	bics	r3, r2
 8005dbe:	001a      	movs	r2, r3
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	699b      	ldr	r3, [r3, #24]
 8005dc8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	22f0      	movs	r2, #240	; 0xf0
 8005dce:	4393      	bics	r3, r2
 8005dd0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	011b      	lsls	r3, r3, #4
 8005dd6:	693a      	ldr	r2, [r7, #16]
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	220a      	movs	r2, #10
 8005de0:	4393      	bics	r3, r2
 8005de2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005de4:	697a      	ldr	r2, [r7, #20]
 8005de6:	68bb      	ldr	r3, [r7, #8]
 8005de8:	4313      	orrs	r3, r2
 8005dea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	693a      	ldr	r2, [r7, #16]
 8005df0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	697a      	ldr	r2, [r7, #20]
 8005df6:	621a      	str	r2, [r3, #32]
}
 8005df8:	46c0      	nop			; (mov r8, r8)
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	b006      	add	sp, #24
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b086      	sub	sp, #24
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	60b9      	str	r1, [r7, #8]
 8005e0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	6a1b      	ldr	r3, [r3, #32]
 8005e10:	2210      	movs	r2, #16
 8005e12:	4393      	bics	r3, r2
 8005e14:	001a      	movs	r2, r3
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	699b      	ldr	r3, [r3, #24]
 8005e1e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	6a1b      	ldr	r3, [r3, #32]
 8005e24:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	4a0d      	ldr	r2, [pc, #52]	; (8005e60 <TIM_TI2_ConfigInputStage+0x60>)
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	031b      	lsls	r3, r3, #12
 8005e32:	697a      	ldr	r2, [r7, #20]
 8005e34:	4313      	orrs	r3, r2
 8005e36:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	22a0      	movs	r2, #160	; 0xa0
 8005e3c:	4393      	bics	r3, r2
 8005e3e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	011b      	lsls	r3, r3, #4
 8005e44:	693a      	ldr	r2, [r7, #16]
 8005e46:	4313      	orrs	r3, r2
 8005e48:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	697a      	ldr	r2, [r7, #20]
 8005e4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	693a      	ldr	r2, [r7, #16]
 8005e54:	621a      	str	r2, [r3, #32]
}
 8005e56:	46c0      	nop			; (mov r8, r8)
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	b006      	add	sp, #24
 8005e5c:	bd80      	pop	{r7, pc}
 8005e5e:	46c0      	nop			; (mov r8, r8)
 8005e60:	ffff0fff 	.word	0xffff0fff

08005e64 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b084      	sub	sp, #16
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
 8005e6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	2270      	movs	r2, #112	; 0x70
 8005e78:	4393      	bics	r3, r2
 8005e7a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e7c:	683a      	ldr	r2, [r7, #0]
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	4313      	orrs	r3, r2
 8005e82:	2207      	movs	r2, #7
 8005e84:	4313      	orrs	r3, r2
 8005e86:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	68fa      	ldr	r2, [r7, #12]
 8005e8c:	609a      	str	r2, [r3, #8]
}
 8005e8e:	46c0      	nop			; (mov r8, r8)
 8005e90:	46bd      	mov	sp, r7
 8005e92:	b004      	add	sp, #16
 8005e94:	bd80      	pop	{r7, pc}
	...

08005e98 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e98:	b580      	push	{r7, lr}
 8005e9a:	b086      	sub	sp, #24
 8005e9c:	af00      	add	r7, sp, #0
 8005e9e:	60f8      	str	r0, [r7, #12]
 8005ea0:	60b9      	str	r1, [r7, #8]
 8005ea2:	607a      	str	r2, [r7, #4]
 8005ea4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005eac:	697b      	ldr	r3, [r7, #20]
 8005eae:	4a09      	ldr	r2, [pc, #36]	; (8005ed4 <TIM_ETR_SetConfig+0x3c>)
 8005eb0:	4013      	ands	r3, r2
 8005eb2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005eb4:	683b      	ldr	r3, [r7, #0]
 8005eb6:	021a      	lsls	r2, r3, #8
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	431a      	orrs	r2, r3
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	4313      	orrs	r3, r2
 8005ec0:	697a      	ldr	r2, [r7, #20]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	697a      	ldr	r2, [r7, #20]
 8005eca:	609a      	str	r2, [r3, #8]
}
 8005ecc:	46c0      	nop			; (mov r8, r8)
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	b006      	add	sp, #24
 8005ed2:	bd80      	pop	{r7, pc}
 8005ed4:	ffff00ff 	.word	0xffff00ff

08005ed8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b084      	sub	sp, #16
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]
 8005ee0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	223c      	movs	r2, #60	; 0x3c
 8005ee6:	5c9b      	ldrb	r3, [r3, r2]
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d101      	bne.n	8005ef0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005eec:	2302      	movs	r3, #2
 8005eee:	e047      	b.n	8005f80 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	223c      	movs	r2, #60	; 0x3c
 8005ef4:	2101      	movs	r1, #1
 8005ef6:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	223d      	movs	r2, #61	; 0x3d
 8005efc:	2102      	movs	r1, #2
 8005efe:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	689b      	ldr	r3, [r3, #8]
 8005f0e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2270      	movs	r2, #112	; 0x70
 8005f14:	4393      	bics	r3, r2
 8005f16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	68fa      	ldr	r2, [r7, #12]
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	68fa      	ldr	r2, [r7, #12]
 8005f28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	4a16      	ldr	r2, [pc, #88]	; (8005f88 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005f30:	4293      	cmp	r3, r2
 8005f32:	d00f      	beq.n	8005f54 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	2380      	movs	r3, #128	; 0x80
 8005f3a:	05db      	lsls	r3, r3, #23
 8005f3c:	429a      	cmp	r2, r3
 8005f3e:	d009      	beq.n	8005f54 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	4a11      	ldr	r2, [pc, #68]	; (8005f8c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d004      	beq.n	8005f54 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a10      	ldr	r2, [pc, #64]	; (8005f90 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d10c      	bne.n	8005f6e <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	2280      	movs	r2, #128	; 0x80
 8005f58:	4393      	bics	r3, r2
 8005f5a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f5c:	683b      	ldr	r3, [r7, #0]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	68ba      	ldr	r2, [r7, #8]
 8005f62:	4313      	orrs	r3, r2
 8005f64:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	68ba      	ldr	r2, [r7, #8]
 8005f6c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	223d      	movs	r2, #61	; 0x3d
 8005f72:	2101      	movs	r1, #1
 8005f74:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	223c      	movs	r2, #60	; 0x3c
 8005f7a:	2100      	movs	r1, #0
 8005f7c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005f7e:	2300      	movs	r3, #0
}
 8005f80:	0018      	movs	r0, r3
 8005f82:	46bd      	mov	sp, r7
 8005f84:	b004      	add	sp, #16
 8005f86:	bd80      	pop	{r7, pc}
 8005f88:	40012c00 	.word	0x40012c00
 8005f8c:	40000400 	.word	0x40000400
 8005f90:	40014000 	.word	0x40014000

08005f94 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b082      	sub	sp, #8
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f9c:	46c0      	nop			; (mov r8, r8)
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	b002      	add	sp, #8
 8005fa2:	bd80      	pop	{r7, pc}

08005fa4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b082      	sub	sp, #8
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005fac:	46c0      	nop			; (mov r8, r8)
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	b002      	add	sp, #8
 8005fb2:	bd80      	pop	{r7, pc}

08005fb4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2244      	movs	r2, #68	; 0x44
 8005fc0:	2100      	movs	r1, #0
 8005fc2:	5299      	strh	r1, [r3, r2]

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005fc4:	4b05      	ldr	r3, [pc, #20]	; (8005fdc <USB_EnableGlobalInt+0x28>)
 8005fc6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	b299      	uxth	r1, r3
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2240      	movs	r2, #64	; 0x40
 8005fd0:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8005fd2:	2300      	movs	r3, #0
}
 8005fd4:	0018      	movs	r0, r3
 8005fd6:	46bd      	mov	sp, r7
 8005fd8:	b004      	add	sp, #16
 8005fda:	bd80      	pop	{r7, pc}
 8005fdc:	0000bf80 	.word	0x0000bf80

08005fe0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005fe0:	b580      	push	{r7, lr}
 8005fe2:	b084      	sub	sp, #16
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8005fe8:	4b09      	ldr	r3, [pc, #36]	; (8006010 <USB_DisableGlobalInt+0x30>)
 8005fea:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2240      	movs	r2, #64	; 0x40
 8005ff0:	5a9b      	ldrh	r3, [r3, r2]
 8005ff2:	b29b      	uxth	r3, r3
 8005ff4:	68fa      	ldr	r2, [r7, #12]
 8005ff6:	b292      	uxth	r2, r2
 8005ff8:	43d2      	mvns	r2, r2
 8005ffa:	b292      	uxth	r2, r2
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	b299      	uxth	r1, r3
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2240      	movs	r2, #64	; 0x40
 8006004:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8006006:	2300      	movs	r3, #0
}
 8006008:	0018      	movs	r0, r3
 800600a:	46bd      	mov	sp, r7
 800600c:	b004      	add	sp, #16
 800600e:	bd80      	pop	{r7, pc}
 8006010:	0000bf80 	.word	0x0000bf80

08006014 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006014:	b084      	sub	sp, #16
 8006016:	b590      	push	{r4, r7, lr}
 8006018:	46c6      	mov	lr, r8
 800601a:	b500      	push	{lr}
 800601c:	b082      	sub	sp, #8
 800601e:	af00      	add	r7, sp, #0
 8006020:	6078      	str	r0, [r7, #4]
 8006022:	2004      	movs	r0, #4
 8006024:	2410      	movs	r4, #16
 8006026:	46a4      	mov	ip, r4
 8006028:	2408      	movs	r4, #8
 800602a:	46a0      	mov	r8, r4
 800602c:	44b8      	add	r8, r7
 800602e:	44c4      	add	ip, r8
 8006030:	4460      	add	r0, ip
 8006032:	6001      	str	r1, [r0, #0]
 8006034:	6042      	str	r2, [r0, #4]
 8006036:	6083      	str	r3, [r0, #8]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2240      	movs	r2, #64	; 0x40
 800603c:	2101      	movs	r1, #1
 800603e:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2240      	movs	r2, #64	; 0x40
 8006044:	2100      	movs	r1, #0
 8006046:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2244      	movs	r2, #68	; 0x44
 800604c:	2100      	movs	r1, #0
 800604e:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2250      	movs	r2, #80	; 0x50
 8006054:	2100      	movs	r1, #0
 8006056:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	0018      	movs	r0, r3
 800605c:	46bd      	mov	sp, r7
 800605e:	b002      	add	sp, #8
 8006060:	bc04      	pop	{r2}
 8006062:	4690      	mov	r8, r2
 8006064:	bc90      	pop	{r4, r7}
 8006066:	bc08      	pop	{r3}
 8006068:	b004      	add	sp, #16
 800606a:	4718      	bx	r3

0800606c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b09a      	sub	sp, #104	; 0x68
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8006076:	2367      	movs	r3, #103	; 0x67
 8006078:	18fb      	adds	r3, r7, r3
 800607a:	2200      	movs	r2, #0
 800607c:	701a      	strb	r2, [r3, #0]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800607e:	687a      	ldr	r2, [r7, #4]
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	781b      	ldrb	r3, [r3, #0]
 8006084:	009b      	lsls	r3, r3, #2
 8006086:	18d3      	adds	r3, r2, r3
 8006088:	881b      	ldrh	r3, [r3, #0]
 800608a:	b29a      	uxth	r2, r3
 800608c:	2364      	movs	r3, #100	; 0x64
 800608e:	18fb      	adds	r3, r7, r3
 8006090:	49cf      	ldr	r1, [pc, #828]	; (80063d0 <USB_ActivateEndpoint+0x364>)
 8006092:	400a      	ands	r2, r1
 8006094:	801a      	strh	r2, [r3, #0]

  /* initialize Endpoint */
  switch (ep->type)
 8006096:	683b      	ldr	r3, [r7, #0]
 8006098:	78db      	ldrb	r3, [r3, #3]
 800609a:	2b01      	cmp	r3, #1
 800609c:	d020      	beq.n	80060e0 <USB_ActivateEndpoint+0x74>
 800609e:	dc02      	bgt.n	80060a6 <USB_ActivateEndpoint+0x3a>
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d005      	beq.n	80060b0 <USB_ActivateEndpoint+0x44>
 80060a4:	e025      	b.n	80060f2 <USB_ActivateEndpoint+0x86>
 80060a6:	2b02      	cmp	r3, #2
 80060a8:	d00b      	beq.n	80060c2 <USB_ActivateEndpoint+0x56>
 80060aa:	2b03      	cmp	r3, #3
 80060ac:	d00f      	beq.n	80060ce <USB_ActivateEndpoint+0x62>
 80060ae:	e020      	b.n	80060f2 <USB_ActivateEndpoint+0x86>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80060b0:	2264      	movs	r2, #100	; 0x64
 80060b2:	18bb      	adds	r3, r7, r2
 80060b4:	18ba      	adds	r2, r7, r2
 80060b6:	8812      	ldrh	r2, [r2, #0]
 80060b8:	2180      	movs	r1, #128	; 0x80
 80060ba:	0089      	lsls	r1, r1, #2
 80060bc:	430a      	orrs	r2, r1
 80060be:	801a      	strh	r2, [r3, #0]
      break;
 80060c0:	e01c      	b.n	80060fc <USB_ActivateEndpoint+0x90>

    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
 80060c2:	2264      	movs	r2, #100	; 0x64
 80060c4:	18bb      	adds	r3, r7, r2
 80060c6:	18ba      	adds	r2, r7, r2
 80060c8:	8812      	ldrh	r2, [r2, #0]
 80060ca:	801a      	strh	r2, [r3, #0]
      break;
 80060cc:	e016      	b.n	80060fc <USB_ActivateEndpoint+0x90>

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80060ce:	2264      	movs	r2, #100	; 0x64
 80060d0:	18bb      	adds	r3, r7, r2
 80060d2:	18ba      	adds	r2, r7, r2
 80060d4:	8812      	ldrh	r2, [r2, #0]
 80060d6:	21c0      	movs	r1, #192	; 0xc0
 80060d8:	00c9      	lsls	r1, r1, #3
 80060da:	430a      	orrs	r2, r1
 80060dc:	801a      	strh	r2, [r3, #0]
      break;
 80060de:	e00d      	b.n	80060fc <USB_ActivateEndpoint+0x90>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80060e0:	2264      	movs	r2, #100	; 0x64
 80060e2:	18bb      	adds	r3, r7, r2
 80060e4:	18ba      	adds	r2, r7, r2
 80060e6:	8812      	ldrh	r2, [r2, #0]
 80060e8:	2180      	movs	r1, #128	; 0x80
 80060ea:	00c9      	lsls	r1, r1, #3
 80060ec:	430a      	orrs	r2, r1
 80060ee:	801a      	strh	r2, [r3, #0]
      break;
 80060f0:	e004      	b.n	80060fc <USB_ActivateEndpoint+0x90>

    default:
      ret = HAL_ERROR;
 80060f2:	2367      	movs	r3, #103	; 0x67
 80060f4:	18fb      	adds	r3, r7, r3
 80060f6:	2201      	movs	r2, #1
 80060f8:	701a      	strb	r2, [r3, #0]
      break;
 80060fa:	46c0      	nop			; (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80060fc:	687a      	ldr	r2, [r7, #4]
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	781b      	ldrb	r3, [r3, #0]
 8006102:	009b      	lsls	r3, r3, #2
 8006104:	18d3      	adds	r3, r2, r3
 8006106:	2264      	movs	r2, #100	; 0x64
 8006108:	18ba      	adds	r2, r7, r2
 800610a:	8812      	ldrh	r2, [r2, #0]
 800610c:	49b1      	ldr	r1, [pc, #708]	; (80063d4 <USB_ActivateEndpoint+0x368>)
 800610e:	430a      	orrs	r2, r1
 8006110:	b292      	uxth	r2, r2
 8006112:	801a      	strh	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006114:	687a      	ldr	r2, [r7, #4]
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	781b      	ldrb	r3, [r3, #0]
 800611a:	009b      	lsls	r3, r3, #2
 800611c:	18d3      	adds	r3, r2, r3
 800611e:	881b      	ldrh	r3, [r3, #0]
 8006120:	b29b      	uxth	r3, r3
 8006122:	b21b      	sxth	r3, r3
 8006124:	4aac      	ldr	r2, [pc, #688]	; (80063d8 <USB_ActivateEndpoint+0x36c>)
 8006126:	4013      	ands	r3, r2
 8006128:	b21a      	sxth	r2, r3
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	781b      	ldrb	r3, [r3, #0]
 800612e:	b21b      	sxth	r3, r3
 8006130:	4313      	orrs	r3, r2
 8006132:	b21a      	sxth	r2, r3
 8006134:	215e      	movs	r1, #94	; 0x5e
 8006136:	187b      	adds	r3, r7, r1
 8006138:	801a      	strh	r2, [r3, #0]
 800613a:	687a      	ldr	r2, [r7, #4]
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	781b      	ldrb	r3, [r3, #0]
 8006140:	009b      	lsls	r3, r3, #2
 8006142:	18d3      	adds	r3, r2, r3
 8006144:	187a      	adds	r2, r7, r1
 8006146:	8812      	ldrh	r2, [r2, #0]
 8006148:	49a2      	ldr	r1, [pc, #648]	; (80063d4 <USB_ActivateEndpoint+0x368>)
 800614a:	430a      	orrs	r2, r1
 800614c:	b292      	uxth	r2, r2
 800614e:	801a      	strh	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	7b1b      	ldrb	r3, [r3, #12]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d000      	beq.n	800615a <USB_ActivateEndpoint+0xee>
 8006158:	e150      	b.n	80063fc <USB_ActivateEndpoint+0x390>
  {
    if (ep->is_in != 0U)
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	785b      	ldrb	r3, [r3, #1]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d100      	bne.n	8006164 <USB_ActivateEndpoint+0xf8>
 8006162:	e07a      	b.n	800625a <USB_ActivateEndpoint+0x1ee>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	617b      	str	r3, [r7, #20]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2250      	movs	r2, #80	; 0x50
 800616c:	5a9b      	ldrh	r3, [r3, r2]
 800616e:	b29b      	uxth	r3, r3
 8006170:	001a      	movs	r2, r3
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	189b      	adds	r3, r3, r2
 8006176:	617b      	str	r3, [r7, #20]
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	781b      	ldrb	r3, [r3, #0]
 800617c:	00da      	lsls	r2, r3, #3
 800617e:	697b      	ldr	r3, [r7, #20]
 8006180:	18d3      	adds	r3, r2, r3
 8006182:	2280      	movs	r2, #128	; 0x80
 8006184:	00d2      	lsls	r2, r2, #3
 8006186:	4694      	mov	ip, r2
 8006188:	4463      	add	r3, ip
 800618a:	613b      	str	r3, [r7, #16]
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	88db      	ldrh	r3, [r3, #6]
 8006190:	085b      	lsrs	r3, r3, #1
 8006192:	b29b      	uxth	r3, r3
 8006194:	18db      	adds	r3, r3, r3
 8006196:	b29a      	uxth	r2, r3
 8006198:	693b      	ldr	r3, [r7, #16]
 800619a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800619c:	687a      	ldr	r2, [r7, #4]
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	781b      	ldrb	r3, [r3, #0]
 80061a2:	009b      	lsls	r3, r3, #2
 80061a4:	18d2      	adds	r2, r2, r3
 80061a6:	210e      	movs	r1, #14
 80061a8:	187b      	adds	r3, r7, r1
 80061aa:	8812      	ldrh	r2, [r2, #0]
 80061ac:	801a      	strh	r2, [r3, #0]
 80061ae:	187b      	adds	r3, r7, r1
 80061b0:	881b      	ldrh	r3, [r3, #0]
 80061b2:	2240      	movs	r2, #64	; 0x40
 80061b4:	4013      	ands	r3, r2
 80061b6:	d016      	beq.n	80061e6 <USB_ActivateEndpoint+0x17a>
 80061b8:	687a      	ldr	r2, [r7, #4]
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	781b      	ldrb	r3, [r3, #0]
 80061be:	009b      	lsls	r3, r3, #2
 80061c0:	18d3      	adds	r3, r2, r3
 80061c2:	881b      	ldrh	r3, [r3, #0]
 80061c4:	b29a      	uxth	r2, r3
 80061c6:	200c      	movs	r0, #12
 80061c8:	183b      	adds	r3, r7, r0
 80061ca:	4983      	ldr	r1, [pc, #524]	; (80063d8 <USB_ActivateEndpoint+0x36c>)
 80061cc:	400a      	ands	r2, r1
 80061ce:	801a      	strh	r2, [r3, #0]
 80061d0:	687a      	ldr	r2, [r7, #4]
 80061d2:	683b      	ldr	r3, [r7, #0]
 80061d4:	781b      	ldrb	r3, [r3, #0]
 80061d6:	009b      	lsls	r3, r3, #2
 80061d8:	18d3      	adds	r3, r2, r3
 80061da:	183a      	adds	r2, r7, r0
 80061dc:	8812      	ldrh	r2, [r2, #0]
 80061de:	497f      	ldr	r1, [pc, #508]	; (80063dc <USB_ActivateEndpoint+0x370>)
 80061e0:	430a      	orrs	r2, r1
 80061e2:	b292      	uxth	r2, r2
 80061e4:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 80061e6:	683b      	ldr	r3, [r7, #0]
 80061e8:	78db      	ldrb	r3, [r3, #3]
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	d01d      	beq.n	800622a <USB_ActivateEndpoint+0x1be>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	781b      	ldrb	r3, [r3, #0]
 80061f4:	009b      	lsls	r3, r3, #2
 80061f6:	18d3      	adds	r3, r2, r3
 80061f8:	881b      	ldrh	r3, [r3, #0]
 80061fa:	b29a      	uxth	r2, r3
 80061fc:	2008      	movs	r0, #8
 80061fe:	183b      	adds	r3, r7, r0
 8006200:	4977      	ldr	r1, [pc, #476]	; (80063e0 <USB_ActivateEndpoint+0x374>)
 8006202:	400a      	ands	r2, r1
 8006204:	801a      	strh	r2, [r3, #0]
 8006206:	183b      	adds	r3, r7, r0
 8006208:	183a      	adds	r2, r7, r0
 800620a:	8812      	ldrh	r2, [r2, #0]
 800620c:	2120      	movs	r1, #32
 800620e:	404a      	eors	r2, r1
 8006210:	801a      	strh	r2, [r3, #0]
 8006212:	687a      	ldr	r2, [r7, #4]
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	781b      	ldrb	r3, [r3, #0]
 8006218:	009b      	lsls	r3, r3, #2
 800621a:	18d3      	adds	r3, r2, r3
 800621c:	183a      	adds	r2, r7, r0
 800621e:	8812      	ldrh	r2, [r2, #0]
 8006220:	496c      	ldr	r1, [pc, #432]	; (80063d4 <USB_ActivateEndpoint+0x368>)
 8006222:	430a      	orrs	r2, r1
 8006224:	b292      	uxth	r2, r2
 8006226:	801a      	strh	r2, [r3, #0]
 8006228:	e25e      	b.n	80066e8 <USB_ActivateEndpoint+0x67c>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800622a:	687a      	ldr	r2, [r7, #4]
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	781b      	ldrb	r3, [r3, #0]
 8006230:	009b      	lsls	r3, r3, #2
 8006232:	18d3      	adds	r3, r2, r3
 8006234:	881b      	ldrh	r3, [r3, #0]
 8006236:	b29a      	uxth	r2, r3
 8006238:	200a      	movs	r0, #10
 800623a:	183b      	adds	r3, r7, r0
 800623c:	4968      	ldr	r1, [pc, #416]	; (80063e0 <USB_ActivateEndpoint+0x374>)
 800623e:	400a      	ands	r2, r1
 8006240:	801a      	strh	r2, [r3, #0]
 8006242:	687a      	ldr	r2, [r7, #4]
 8006244:	683b      	ldr	r3, [r7, #0]
 8006246:	781b      	ldrb	r3, [r3, #0]
 8006248:	009b      	lsls	r3, r3, #2
 800624a:	18d3      	adds	r3, r2, r3
 800624c:	183a      	adds	r2, r7, r0
 800624e:	8812      	ldrh	r2, [r2, #0]
 8006250:	4960      	ldr	r1, [pc, #384]	; (80063d4 <USB_ActivateEndpoint+0x368>)
 8006252:	430a      	orrs	r2, r1
 8006254:	b292      	uxth	r2, r2
 8006256:	801a      	strh	r2, [r3, #0]
 8006258:	e246      	b.n	80066e8 <USB_ActivateEndpoint+0x67c>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2250      	movs	r2, #80	; 0x50
 8006262:	5a9b      	ldrh	r3, [r3, r2]
 8006264:	b29b      	uxth	r3, r3
 8006266:	001a      	movs	r2, r3
 8006268:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800626a:	189b      	adds	r3, r3, r2
 800626c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800626e:	683b      	ldr	r3, [r7, #0]
 8006270:	781b      	ldrb	r3, [r3, #0]
 8006272:	00da      	lsls	r2, r3, #3
 8006274:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006276:	18d3      	adds	r3, r2, r3
 8006278:	4a5a      	ldr	r2, [pc, #360]	; (80063e4 <USB_ActivateEndpoint+0x378>)
 800627a:	4694      	mov	ip, r2
 800627c:	4463      	add	r3, ip
 800627e:	62bb      	str	r3, [r7, #40]	; 0x28
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	88db      	ldrh	r3, [r3, #6]
 8006284:	085b      	lsrs	r3, r3, #1
 8006286:	b29b      	uxth	r3, r3
 8006288:	18db      	adds	r3, r3, r3
 800628a:	b29a      	uxth	r2, r3
 800628c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800628e:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	627b      	str	r3, [r7, #36]	; 0x24
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2250      	movs	r2, #80	; 0x50
 8006298:	5a9b      	ldrh	r3, [r3, r2]
 800629a:	b29b      	uxth	r3, r3
 800629c:	001a      	movs	r2, r3
 800629e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062a0:	189b      	adds	r3, r3, r2
 80062a2:	627b      	str	r3, [r7, #36]	; 0x24
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	781b      	ldrb	r3, [r3, #0]
 80062a8:	00da      	lsls	r2, r3, #3
 80062aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ac:	18d3      	adds	r3, r2, r3
 80062ae:	4a4e      	ldr	r2, [pc, #312]	; (80063e8 <USB_ActivateEndpoint+0x37c>)
 80062b0:	4694      	mov	ip, r2
 80062b2:	4463      	add	r3, ip
 80062b4:	623b      	str	r3, [r7, #32]
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	691b      	ldr	r3, [r3, #16]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d110      	bne.n	80062e0 <USB_ActivateEndpoint+0x274>
 80062be:	6a3b      	ldr	r3, [r7, #32]
 80062c0:	881b      	ldrh	r3, [r3, #0]
 80062c2:	b29b      	uxth	r3, r3
 80062c4:	4a49      	ldr	r2, [pc, #292]	; (80063ec <USB_ActivateEndpoint+0x380>)
 80062c6:	4013      	ands	r3, r2
 80062c8:	b29a      	uxth	r2, r3
 80062ca:	6a3b      	ldr	r3, [r7, #32]
 80062cc:	801a      	strh	r2, [r3, #0]
 80062ce:	6a3b      	ldr	r3, [r7, #32]
 80062d0:	881b      	ldrh	r3, [r3, #0]
 80062d2:	b29b      	uxth	r3, r3
 80062d4:	4a46      	ldr	r2, [pc, #280]	; (80063f0 <USB_ActivateEndpoint+0x384>)
 80062d6:	4313      	orrs	r3, r2
 80062d8:	b29a      	uxth	r2, r3
 80062da:	6a3b      	ldr	r3, [r7, #32]
 80062dc:	801a      	strh	r2, [r3, #0]
 80062de:	e02b      	b.n	8006338 <USB_ActivateEndpoint+0x2cc>
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	691b      	ldr	r3, [r3, #16]
 80062e4:	2b3e      	cmp	r3, #62	; 0x3e
 80062e6:	d812      	bhi.n	800630e <USB_ActivateEndpoint+0x2a2>
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	691b      	ldr	r3, [r3, #16]
 80062ec:	085b      	lsrs	r3, r3, #1
 80062ee:	663b      	str	r3, [r7, #96]	; 0x60
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	691b      	ldr	r3, [r3, #16]
 80062f4:	2201      	movs	r2, #1
 80062f6:	4013      	ands	r3, r2
 80062f8:	d002      	beq.n	8006300 <USB_ActivateEndpoint+0x294>
 80062fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80062fc:	3301      	adds	r3, #1
 80062fe:	663b      	str	r3, [r7, #96]	; 0x60
 8006300:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006302:	b29b      	uxth	r3, r3
 8006304:	029b      	lsls	r3, r3, #10
 8006306:	b29a      	uxth	r2, r3
 8006308:	6a3b      	ldr	r3, [r7, #32]
 800630a:	801a      	strh	r2, [r3, #0]
 800630c:	e014      	b.n	8006338 <USB_ActivateEndpoint+0x2cc>
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	691b      	ldr	r3, [r3, #16]
 8006312:	095b      	lsrs	r3, r3, #5
 8006314:	663b      	str	r3, [r7, #96]	; 0x60
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	691b      	ldr	r3, [r3, #16]
 800631a:	221f      	movs	r2, #31
 800631c:	4013      	ands	r3, r2
 800631e:	d102      	bne.n	8006326 <USB_ActivateEndpoint+0x2ba>
 8006320:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006322:	3b01      	subs	r3, #1
 8006324:	663b      	str	r3, [r7, #96]	; 0x60
 8006326:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006328:	b29b      	uxth	r3, r3
 800632a:	029b      	lsls	r3, r3, #10
 800632c:	b29b      	uxth	r3, r3
 800632e:	4a30      	ldr	r2, [pc, #192]	; (80063f0 <USB_ActivateEndpoint+0x384>)
 8006330:	4313      	orrs	r3, r2
 8006332:	b29a      	uxth	r2, r3
 8006334:	6a3b      	ldr	r3, [r7, #32]
 8006336:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006338:	687a      	ldr	r2, [r7, #4]
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	781b      	ldrb	r3, [r3, #0]
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	18d2      	adds	r2, r2, r3
 8006342:	211e      	movs	r1, #30
 8006344:	187b      	adds	r3, r7, r1
 8006346:	8812      	ldrh	r2, [r2, #0]
 8006348:	801a      	strh	r2, [r3, #0]
 800634a:	187b      	adds	r3, r7, r1
 800634c:	881a      	ldrh	r2, [r3, #0]
 800634e:	2380      	movs	r3, #128	; 0x80
 8006350:	01db      	lsls	r3, r3, #7
 8006352:	4013      	ands	r3, r2
 8006354:	d016      	beq.n	8006384 <USB_ActivateEndpoint+0x318>
 8006356:	687a      	ldr	r2, [r7, #4]
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	781b      	ldrb	r3, [r3, #0]
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	18d3      	adds	r3, r2, r3
 8006360:	881b      	ldrh	r3, [r3, #0]
 8006362:	b29a      	uxth	r2, r3
 8006364:	201c      	movs	r0, #28
 8006366:	183b      	adds	r3, r7, r0
 8006368:	491b      	ldr	r1, [pc, #108]	; (80063d8 <USB_ActivateEndpoint+0x36c>)
 800636a:	400a      	ands	r2, r1
 800636c:	801a      	strh	r2, [r3, #0]
 800636e:	687a      	ldr	r2, [r7, #4]
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	781b      	ldrb	r3, [r3, #0]
 8006374:	009b      	lsls	r3, r3, #2
 8006376:	18d3      	adds	r3, r2, r3
 8006378:	183a      	adds	r2, r7, r0
 800637a:	8812      	ldrh	r2, [r2, #0]
 800637c:	491d      	ldr	r1, [pc, #116]	; (80063f4 <USB_ActivateEndpoint+0x388>)
 800637e:	430a      	orrs	r2, r1
 8006380:	b292      	uxth	r2, r2
 8006382:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006384:	687a      	ldr	r2, [r7, #4]
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	781b      	ldrb	r3, [r3, #0]
 800638a:	009b      	lsls	r3, r3, #2
 800638c:	18d3      	adds	r3, r2, r3
 800638e:	881b      	ldrh	r3, [r3, #0]
 8006390:	b29a      	uxth	r2, r3
 8006392:	201a      	movs	r0, #26
 8006394:	183b      	adds	r3, r7, r0
 8006396:	4918      	ldr	r1, [pc, #96]	; (80063f8 <USB_ActivateEndpoint+0x38c>)
 8006398:	400a      	ands	r2, r1
 800639a:	801a      	strh	r2, [r3, #0]
 800639c:	183b      	adds	r3, r7, r0
 800639e:	183a      	adds	r2, r7, r0
 80063a0:	8812      	ldrh	r2, [r2, #0]
 80063a2:	2180      	movs	r1, #128	; 0x80
 80063a4:	0149      	lsls	r1, r1, #5
 80063a6:	404a      	eors	r2, r1
 80063a8:	801a      	strh	r2, [r3, #0]
 80063aa:	183b      	adds	r3, r7, r0
 80063ac:	183a      	adds	r2, r7, r0
 80063ae:	8812      	ldrh	r2, [r2, #0]
 80063b0:	2180      	movs	r1, #128	; 0x80
 80063b2:	0189      	lsls	r1, r1, #6
 80063b4:	404a      	eors	r2, r1
 80063b6:	801a      	strh	r2, [r3, #0]
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	683b      	ldr	r3, [r7, #0]
 80063bc:	781b      	ldrb	r3, [r3, #0]
 80063be:	009b      	lsls	r3, r3, #2
 80063c0:	18d3      	adds	r3, r2, r3
 80063c2:	183a      	adds	r2, r7, r0
 80063c4:	8812      	ldrh	r2, [r2, #0]
 80063c6:	4903      	ldr	r1, [pc, #12]	; (80063d4 <USB_ActivateEndpoint+0x368>)
 80063c8:	430a      	orrs	r2, r1
 80063ca:	b292      	uxth	r2, r2
 80063cc:	801a      	strh	r2, [r3, #0]
 80063ce:	e18b      	b.n	80066e8 <USB_ActivateEndpoint+0x67c>
 80063d0:	ffff898f 	.word	0xffff898f
 80063d4:	ffff8080 	.word	0xffff8080
 80063d8:	ffff8f8f 	.word	0xffff8f8f
 80063dc:	ffff80c0 	.word	0xffff80c0
 80063e0:	ffff8fbf 	.word	0xffff8fbf
 80063e4:	00000404 	.word	0x00000404
 80063e8:	00000406 	.word	0x00000406
 80063ec:	ffff83ff 	.word	0xffff83ff
 80063f0:	ffff8000 	.word	0xffff8000
 80063f4:	ffffc080 	.word	0xffffc080
 80063f8:	ffffbf8f 	.word	0xffffbf8f
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 80063fc:	687a      	ldr	r2, [r7, #4]
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	009b      	lsls	r3, r3, #2
 8006404:	18d3      	adds	r3, r2, r3
 8006406:	881b      	ldrh	r3, [r3, #0]
 8006408:	b29a      	uxth	r2, r3
 800640a:	205c      	movs	r0, #92	; 0x5c
 800640c:	183b      	adds	r3, r7, r0
 800640e:	49ba      	ldr	r1, [pc, #744]	; (80066f8 <USB_ActivateEndpoint+0x68c>)
 8006410:	400a      	ands	r2, r1
 8006412:	801a      	strh	r2, [r3, #0]
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	683b      	ldr	r3, [r7, #0]
 8006418:	781b      	ldrb	r3, [r3, #0]
 800641a:	009b      	lsls	r3, r3, #2
 800641c:	18d3      	adds	r3, r2, r3
 800641e:	183a      	adds	r2, r7, r0
 8006420:	8812      	ldrh	r2, [r2, #0]
 8006422:	49b6      	ldr	r1, [pc, #728]	; (80066fc <USB_ActivateEndpoint+0x690>)
 8006424:	430a      	orrs	r2, r1
 8006426:	b292      	uxth	r2, r2
 8006428:	801a      	strh	r2, [r3, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	65bb      	str	r3, [r7, #88]	; 0x58
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2250      	movs	r2, #80	; 0x50
 8006432:	5a9b      	ldrh	r3, [r3, r2]
 8006434:	b29b      	uxth	r3, r3
 8006436:	001a      	movs	r2, r3
 8006438:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800643a:	189b      	adds	r3, r3, r2
 800643c:	65bb      	str	r3, [r7, #88]	; 0x58
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	781b      	ldrb	r3, [r3, #0]
 8006442:	00da      	lsls	r2, r3, #3
 8006444:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8006446:	18d3      	adds	r3, r2, r3
 8006448:	2280      	movs	r2, #128	; 0x80
 800644a:	00d2      	lsls	r2, r2, #3
 800644c:	4694      	mov	ip, r2
 800644e:	4463      	add	r3, ip
 8006450:	657b      	str	r3, [r7, #84]	; 0x54
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	891b      	ldrh	r3, [r3, #8]
 8006456:	085b      	lsrs	r3, r3, #1
 8006458:	b29b      	uxth	r3, r3
 800645a:	18db      	adds	r3, r3, r3
 800645c:	b29a      	uxth	r2, r3
 800645e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006460:	801a      	strh	r2, [r3, #0]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	653b      	str	r3, [r7, #80]	; 0x50
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	2250      	movs	r2, #80	; 0x50
 800646a:	5a9b      	ldrh	r3, [r3, r2]
 800646c:	b29b      	uxth	r3, r3
 800646e:	001a      	movs	r2, r3
 8006470:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006472:	189b      	adds	r3, r3, r2
 8006474:	653b      	str	r3, [r7, #80]	; 0x50
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	781b      	ldrb	r3, [r3, #0]
 800647a:	00da      	lsls	r2, r3, #3
 800647c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800647e:	18d3      	adds	r3, r2, r3
 8006480:	4a9f      	ldr	r2, [pc, #636]	; (8006700 <USB_ActivateEndpoint+0x694>)
 8006482:	4694      	mov	ip, r2
 8006484:	4463      	add	r3, ip
 8006486:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	895b      	ldrh	r3, [r3, #10]
 800648c:	085b      	lsrs	r3, r3, #1
 800648e:	b29b      	uxth	r3, r3
 8006490:	18db      	adds	r3, r3, r3
 8006492:	b29a      	uxth	r2, r3
 8006494:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006496:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	785b      	ldrb	r3, [r3, #1]
 800649c:	2b00      	cmp	r3, #0
 800649e:	d000      	beq.n	80064a2 <USB_ActivateEndpoint+0x436>
 80064a0:	e087      	b.n	80065b2 <USB_ActivateEndpoint+0x546>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80064a2:	687a      	ldr	r2, [r7, #4]
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	781b      	ldrb	r3, [r3, #0]
 80064a8:	009b      	lsls	r3, r3, #2
 80064aa:	18d2      	adds	r2, r2, r3
 80064ac:	213c      	movs	r1, #60	; 0x3c
 80064ae:	187b      	adds	r3, r7, r1
 80064b0:	8812      	ldrh	r2, [r2, #0]
 80064b2:	801a      	strh	r2, [r3, #0]
 80064b4:	187b      	adds	r3, r7, r1
 80064b6:	881a      	ldrh	r2, [r3, #0]
 80064b8:	2380      	movs	r3, #128	; 0x80
 80064ba:	01db      	lsls	r3, r3, #7
 80064bc:	4013      	ands	r3, r2
 80064be:	d016      	beq.n	80064ee <USB_ActivateEndpoint+0x482>
 80064c0:	687a      	ldr	r2, [r7, #4]
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	781b      	ldrb	r3, [r3, #0]
 80064c6:	009b      	lsls	r3, r3, #2
 80064c8:	18d3      	adds	r3, r2, r3
 80064ca:	881b      	ldrh	r3, [r3, #0]
 80064cc:	b29a      	uxth	r2, r3
 80064ce:	203a      	movs	r0, #58	; 0x3a
 80064d0:	183b      	adds	r3, r7, r0
 80064d2:	4989      	ldr	r1, [pc, #548]	; (80066f8 <USB_ActivateEndpoint+0x68c>)
 80064d4:	400a      	ands	r2, r1
 80064d6:	801a      	strh	r2, [r3, #0]
 80064d8:	687a      	ldr	r2, [r7, #4]
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	009b      	lsls	r3, r3, #2
 80064e0:	18d3      	adds	r3, r2, r3
 80064e2:	183a      	adds	r2, r7, r0
 80064e4:	8812      	ldrh	r2, [r2, #0]
 80064e6:	4987      	ldr	r1, [pc, #540]	; (8006704 <USB_ActivateEndpoint+0x698>)
 80064e8:	430a      	orrs	r2, r1
 80064ea:	b292      	uxth	r2, r2
 80064ec:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80064ee:	687a      	ldr	r2, [r7, #4]
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	781b      	ldrb	r3, [r3, #0]
 80064f4:	009b      	lsls	r3, r3, #2
 80064f6:	18d2      	adds	r2, r2, r3
 80064f8:	2138      	movs	r1, #56	; 0x38
 80064fa:	187b      	adds	r3, r7, r1
 80064fc:	8812      	ldrh	r2, [r2, #0]
 80064fe:	801a      	strh	r2, [r3, #0]
 8006500:	187b      	adds	r3, r7, r1
 8006502:	881b      	ldrh	r3, [r3, #0]
 8006504:	2240      	movs	r2, #64	; 0x40
 8006506:	4013      	ands	r3, r2
 8006508:	d016      	beq.n	8006538 <USB_ActivateEndpoint+0x4cc>
 800650a:	687a      	ldr	r2, [r7, #4]
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	781b      	ldrb	r3, [r3, #0]
 8006510:	009b      	lsls	r3, r3, #2
 8006512:	18d3      	adds	r3, r2, r3
 8006514:	881b      	ldrh	r3, [r3, #0]
 8006516:	b29a      	uxth	r2, r3
 8006518:	2036      	movs	r0, #54	; 0x36
 800651a:	183b      	adds	r3, r7, r0
 800651c:	4976      	ldr	r1, [pc, #472]	; (80066f8 <USB_ActivateEndpoint+0x68c>)
 800651e:	400a      	ands	r2, r1
 8006520:	801a      	strh	r2, [r3, #0]
 8006522:	687a      	ldr	r2, [r7, #4]
 8006524:	683b      	ldr	r3, [r7, #0]
 8006526:	781b      	ldrb	r3, [r3, #0]
 8006528:	009b      	lsls	r3, r3, #2
 800652a:	18d3      	adds	r3, r2, r3
 800652c:	183a      	adds	r2, r7, r0
 800652e:	8812      	ldrh	r2, [r2, #0]
 8006530:	4975      	ldr	r1, [pc, #468]	; (8006708 <USB_ActivateEndpoint+0x69c>)
 8006532:	430a      	orrs	r2, r1
 8006534:	b292      	uxth	r2, r2
 8006536:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006538:	687a      	ldr	r2, [r7, #4]
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	781b      	ldrb	r3, [r3, #0]
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	18d3      	adds	r3, r2, r3
 8006542:	881b      	ldrh	r3, [r3, #0]
 8006544:	b29a      	uxth	r2, r3
 8006546:	2034      	movs	r0, #52	; 0x34
 8006548:	183b      	adds	r3, r7, r0
 800654a:	4970      	ldr	r1, [pc, #448]	; (800670c <USB_ActivateEndpoint+0x6a0>)
 800654c:	400a      	ands	r2, r1
 800654e:	801a      	strh	r2, [r3, #0]
 8006550:	183b      	adds	r3, r7, r0
 8006552:	183a      	adds	r2, r7, r0
 8006554:	8812      	ldrh	r2, [r2, #0]
 8006556:	2180      	movs	r1, #128	; 0x80
 8006558:	0149      	lsls	r1, r1, #5
 800655a:	404a      	eors	r2, r1
 800655c:	801a      	strh	r2, [r3, #0]
 800655e:	183b      	adds	r3, r7, r0
 8006560:	183a      	adds	r2, r7, r0
 8006562:	8812      	ldrh	r2, [r2, #0]
 8006564:	2180      	movs	r1, #128	; 0x80
 8006566:	0189      	lsls	r1, r1, #6
 8006568:	404a      	eors	r2, r1
 800656a:	801a      	strh	r2, [r3, #0]
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	683b      	ldr	r3, [r7, #0]
 8006570:	781b      	ldrb	r3, [r3, #0]
 8006572:	009b      	lsls	r3, r3, #2
 8006574:	18d3      	adds	r3, r2, r3
 8006576:	183a      	adds	r2, r7, r0
 8006578:	8812      	ldrh	r2, [r2, #0]
 800657a:	4965      	ldr	r1, [pc, #404]	; (8006710 <USB_ActivateEndpoint+0x6a4>)
 800657c:	430a      	orrs	r2, r1
 800657e:	b292      	uxth	r2, r2
 8006580:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006582:	687a      	ldr	r2, [r7, #4]
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	781b      	ldrb	r3, [r3, #0]
 8006588:	009b      	lsls	r3, r3, #2
 800658a:	18d3      	adds	r3, r2, r3
 800658c:	881b      	ldrh	r3, [r3, #0]
 800658e:	b29a      	uxth	r2, r3
 8006590:	2032      	movs	r0, #50	; 0x32
 8006592:	183b      	adds	r3, r7, r0
 8006594:	495f      	ldr	r1, [pc, #380]	; (8006714 <USB_ActivateEndpoint+0x6a8>)
 8006596:	400a      	ands	r2, r1
 8006598:	801a      	strh	r2, [r3, #0]
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	683b      	ldr	r3, [r7, #0]
 800659e:	781b      	ldrb	r3, [r3, #0]
 80065a0:	009b      	lsls	r3, r3, #2
 80065a2:	18d3      	adds	r3, r2, r3
 80065a4:	183a      	adds	r2, r7, r0
 80065a6:	8812      	ldrh	r2, [r2, #0]
 80065a8:	4959      	ldr	r1, [pc, #356]	; (8006710 <USB_ActivateEndpoint+0x6a4>)
 80065aa:	430a      	orrs	r2, r1
 80065ac:	b292      	uxth	r2, r2
 80065ae:	801a      	strh	r2, [r3, #0]
 80065b0:	e09a      	b.n	80066e8 <USB_ActivateEndpoint+0x67c>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80065b2:	687a      	ldr	r2, [r7, #4]
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	781b      	ldrb	r3, [r3, #0]
 80065b8:	009b      	lsls	r3, r3, #2
 80065ba:	18d2      	adds	r2, r2, r3
 80065bc:	214a      	movs	r1, #74	; 0x4a
 80065be:	187b      	adds	r3, r7, r1
 80065c0:	8812      	ldrh	r2, [r2, #0]
 80065c2:	801a      	strh	r2, [r3, #0]
 80065c4:	187b      	adds	r3, r7, r1
 80065c6:	881a      	ldrh	r2, [r3, #0]
 80065c8:	2380      	movs	r3, #128	; 0x80
 80065ca:	01db      	lsls	r3, r3, #7
 80065cc:	4013      	ands	r3, r2
 80065ce:	d016      	beq.n	80065fe <USB_ActivateEndpoint+0x592>
 80065d0:	687a      	ldr	r2, [r7, #4]
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	781b      	ldrb	r3, [r3, #0]
 80065d6:	009b      	lsls	r3, r3, #2
 80065d8:	18d3      	adds	r3, r2, r3
 80065da:	881b      	ldrh	r3, [r3, #0]
 80065dc:	b29a      	uxth	r2, r3
 80065de:	2048      	movs	r0, #72	; 0x48
 80065e0:	183b      	adds	r3, r7, r0
 80065e2:	4945      	ldr	r1, [pc, #276]	; (80066f8 <USB_ActivateEndpoint+0x68c>)
 80065e4:	400a      	ands	r2, r1
 80065e6:	801a      	strh	r2, [r3, #0]
 80065e8:	687a      	ldr	r2, [r7, #4]
 80065ea:	683b      	ldr	r3, [r7, #0]
 80065ec:	781b      	ldrb	r3, [r3, #0]
 80065ee:	009b      	lsls	r3, r3, #2
 80065f0:	18d3      	adds	r3, r2, r3
 80065f2:	183a      	adds	r2, r7, r0
 80065f4:	8812      	ldrh	r2, [r2, #0]
 80065f6:	4943      	ldr	r1, [pc, #268]	; (8006704 <USB_ActivateEndpoint+0x698>)
 80065f8:	430a      	orrs	r2, r1
 80065fa:	b292      	uxth	r2, r2
 80065fc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80065fe:	687a      	ldr	r2, [r7, #4]
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	781b      	ldrb	r3, [r3, #0]
 8006604:	009b      	lsls	r3, r3, #2
 8006606:	18d2      	adds	r2, r2, r3
 8006608:	2146      	movs	r1, #70	; 0x46
 800660a:	187b      	adds	r3, r7, r1
 800660c:	8812      	ldrh	r2, [r2, #0]
 800660e:	801a      	strh	r2, [r3, #0]
 8006610:	187b      	adds	r3, r7, r1
 8006612:	881b      	ldrh	r3, [r3, #0]
 8006614:	2240      	movs	r2, #64	; 0x40
 8006616:	4013      	ands	r3, r2
 8006618:	d016      	beq.n	8006648 <USB_ActivateEndpoint+0x5dc>
 800661a:	687a      	ldr	r2, [r7, #4]
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	781b      	ldrb	r3, [r3, #0]
 8006620:	009b      	lsls	r3, r3, #2
 8006622:	18d3      	adds	r3, r2, r3
 8006624:	881b      	ldrh	r3, [r3, #0]
 8006626:	b29a      	uxth	r2, r3
 8006628:	2044      	movs	r0, #68	; 0x44
 800662a:	183b      	adds	r3, r7, r0
 800662c:	4932      	ldr	r1, [pc, #200]	; (80066f8 <USB_ActivateEndpoint+0x68c>)
 800662e:	400a      	ands	r2, r1
 8006630:	801a      	strh	r2, [r3, #0]
 8006632:	687a      	ldr	r2, [r7, #4]
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	781b      	ldrb	r3, [r3, #0]
 8006638:	009b      	lsls	r3, r3, #2
 800663a:	18d3      	adds	r3, r2, r3
 800663c:	183a      	adds	r2, r7, r0
 800663e:	8812      	ldrh	r2, [r2, #0]
 8006640:	4931      	ldr	r1, [pc, #196]	; (8006708 <USB_ActivateEndpoint+0x69c>)
 8006642:	430a      	orrs	r2, r1
 8006644:	b292      	uxth	r2, r2
 8006646:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	78db      	ldrb	r3, [r3, #3]
 800664c:	2b01      	cmp	r3, #1
 800664e:	d01d      	beq.n	800668c <USB_ActivateEndpoint+0x620>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006650:	687a      	ldr	r2, [r7, #4]
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	781b      	ldrb	r3, [r3, #0]
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	18d3      	adds	r3, r2, r3
 800665a:	881b      	ldrh	r3, [r3, #0]
 800665c:	b29a      	uxth	r2, r3
 800665e:	2040      	movs	r0, #64	; 0x40
 8006660:	183b      	adds	r3, r7, r0
 8006662:	492c      	ldr	r1, [pc, #176]	; (8006714 <USB_ActivateEndpoint+0x6a8>)
 8006664:	400a      	ands	r2, r1
 8006666:	801a      	strh	r2, [r3, #0]
 8006668:	183b      	adds	r3, r7, r0
 800666a:	183a      	adds	r2, r7, r0
 800666c:	8812      	ldrh	r2, [r2, #0]
 800666e:	2120      	movs	r1, #32
 8006670:	404a      	eors	r2, r1
 8006672:	801a      	strh	r2, [r3, #0]
 8006674:	687a      	ldr	r2, [r7, #4]
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	781b      	ldrb	r3, [r3, #0]
 800667a:	009b      	lsls	r3, r3, #2
 800667c:	18d3      	adds	r3, r2, r3
 800667e:	183a      	adds	r2, r7, r0
 8006680:	8812      	ldrh	r2, [r2, #0]
 8006682:	4923      	ldr	r1, [pc, #140]	; (8006710 <USB_ActivateEndpoint+0x6a4>)
 8006684:	430a      	orrs	r2, r1
 8006686:	b292      	uxth	r2, r2
 8006688:	801a      	strh	r2, [r3, #0]
 800668a:	e016      	b.n	80066ba <USB_ActivateEndpoint+0x64e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800668c:	687a      	ldr	r2, [r7, #4]
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	781b      	ldrb	r3, [r3, #0]
 8006692:	009b      	lsls	r3, r3, #2
 8006694:	18d3      	adds	r3, r2, r3
 8006696:	881b      	ldrh	r3, [r3, #0]
 8006698:	b29a      	uxth	r2, r3
 800669a:	2042      	movs	r0, #66	; 0x42
 800669c:	183b      	adds	r3, r7, r0
 800669e:	491d      	ldr	r1, [pc, #116]	; (8006714 <USB_ActivateEndpoint+0x6a8>)
 80066a0:	400a      	ands	r2, r1
 80066a2:	801a      	strh	r2, [r3, #0]
 80066a4:	687a      	ldr	r2, [r7, #4]
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	781b      	ldrb	r3, [r3, #0]
 80066aa:	009b      	lsls	r3, r3, #2
 80066ac:	18d3      	adds	r3, r2, r3
 80066ae:	183a      	adds	r2, r7, r0
 80066b0:	8812      	ldrh	r2, [r2, #0]
 80066b2:	4917      	ldr	r1, [pc, #92]	; (8006710 <USB_ActivateEndpoint+0x6a4>)
 80066b4:	430a      	orrs	r2, r1
 80066b6:	b292      	uxth	r2, r2
 80066b8:	801a      	strh	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	781b      	ldrb	r3, [r3, #0]
 80066c0:	009b      	lsls	r3, r3, #2
 80066c2:	18d3      	adds	r3, r2, r3
 80066c4:	881b      	ldrh	r3, [r3, #0]
 80066c6:	b29a      	uxth	r2, r3
 80066c8:	203e      	movs	r0, #62	; 0x3e
 80066ca:	183b      	adds	r3, r7, r0
 80066cc:	490f      	ldr	r1, [pc, #60]	; (800670c <USB_ActivateEndpoint+0x6a0>)
 80066ce:	400a      	ands	r2, r1
 80066d0:	801a      	strh	r2, [r3, #0]
 80066d2:	687a      	ldr	r2, [r7, #4]
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	781b      	ldrb	r3, [r3, #0]
 80066d8:	009b      	lsls	r3, r3, #2
 80066da:	18d3      	adds	r3, r2, r3
 80066dc:	183a      	adds	r2, r7, r0
 80066de:	8812      	ldrh	r2, [r2, #0]
 80066e0:	490b      	ldr	r1, [pc, #44]	; (8006710 <USB_ActivateEndpoint+0x6a4>)
 80066e2:	430a      	orrs	r2, r1
 80066e4:	b292      	uxth	r2, r2
 80066e6:	801a      	strh	r2, [r3, #0]
    }
  }

  return ret;
 80066e8:	2367      	movs	r3, #103	; 0x67
 80066ea:	18fb      	adds	r3, r7, r3
 80066ec:	781b      	ldrb	r3, [r3, #0]
}
 80066ee:	0018      	movs	r0, r3
 80066f0:	46bd      	mov	sp, r7
 80066f2:	b01a      	add	sp, #104	; 0x68
 80066f4:	bd80      	pop	{r7, pc}
 80066f6:	46c0      	nop			; (mov r8, r8)
 80066f8:	ffff8f8f 	.word	0xffff8f8f
 80066fc:	ffff8180 	.word	0xffff8180
 8006700:	00000404 	.word	0x00000404
 8006704:	ffffc080 	.word	0xffffc080
 8006708:	ffff80c0 	.word	0xffff80c0
 800670c:	ffffbf8f 	.word	0xffffbf8f
 8006710:	ffff8080 	.word	0xffff8080
 8006714:	ffff8fbf 	.word	0xffff8fbf

08006718 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006718:	b580      	push	{r7, lr}
 800671a:	b08c      	sub	sp, #48	; 0x30
 800671c:	af00      	add	r7, sp, #0
 800671e:	6078      	str	r0, [r7, #4]
 8006720:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006722:	683b      	ldr	r3, [r7, #0]
 8006724:	7b1b      	ldrb	r3, [r3, #12]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d000      	beq.n	800672c <USB_DeactivateEndpoint+0x14>
 800672a:	e07e      	b.n	800682a <USB_DeactivateEndpoint+0x112>
  {
    if (ep->is_in != 0U)
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	785b      	ldrb	r3, [r3, #1]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d03c      	beq.n	80067ae <USB_DeactivateEndpoint+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	781b      	ldrb	r3, [r3, #0]
 800673a:	009b      	lsls	r3, r3, #2
 800673c:	18d2      	adds	r2, r2, r3
 800673e:	210c      	movs	r1, #12
 8006740:	187b      	adds	r3, r7, r1
 8006742:	8812      	ldrh	r2, [r2, #0]
 8006744:	801a      	strh	r2, [r3, #0]
 8006746:	187b      	adds	r3, r7, r1
 8006748:	881b      	ldrh	r3, [r3, #0]
 800674a:	2240      	movs	r2, #64	; 0x40
 800674c:	4013      	ands	r3, r2
 800674e:	d016      	beq.n	800677e <USB_DeactivateEndpoint+0x66>
 8006750:	687a      	ldr	r2, [r7, #4]
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	781b      	ldrb	r3, [r3, #0]
 8006756:	009b      	lsls	r3, r3, #2
 8006758:	18d3      	adds	r3, r2, r3
 800675a:	881b      	ldrh	r3, [r3, #0]
 800675c:	b29a      	uxth	r2, r3
 800675e:	200a      	movs	r0, #10
 8006760:	183b      	adds	r3, r7, r0
 8006762:	49c7      	ldr	r1, [pc, #796]	; (8006a80 <USB_DeactivateEndpoint+0x368>)
 8006764:	400a      	ands	r2, r1
 8006766:	801a      	strh	r2, [r3, #0]
 8006768:	687a      	ldr	r2, [r7, #4]
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	781b      	ldrb	r3, [r3, #0]
 800676e:	009b      	lsls	r3, r3, #2
 8006770:	18d3      	adds	r3, r2, r3
 8006772:	183a      	adds	r2, r7, r0
 8006774:	8812      	ldrh	r2, [r2, #0]
 8006776:	49c3      	ldr	r1, [pc, #780]	; (8006a84 <USB_DeactivateEndpoint+0x36c>)
 8006778:	430a      	orrs	r2, r1
 800677a:	b292      	uxth	r2, r2
 800677c:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800677e:	687a      	ldr	r2, [r7, #4]
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	781b      	ldrb	r3, [r3, #0]
 8006784:	009b      	lsls	r3, r3, #2
 8006786:	18d3      	adds	r3, r2, r3
 8006788:	881b      	ldrh	r3, [r3, #0]
 800678a:	b29a      	uxth	r2, r3
 800678c:	2008      	movs	r0, #8
 800678e:	183b      	adds	r3, r7, r0
 8006790:	49bd      	ldr	r1, [pc, #756]	; (8006a88 <USB_DeactivateEndpoint+0x370>)
 8006792:	400a      	ands	r2, r1
 8006794:	801a      	strh	r2, [r3, #0]
 8006796:	687a      	ldr	r2, [r7, #4]
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	781b      	ldrb	r3, [r3, #0]
 800679c:	009b      	lsls	r3, r3, #2
 800679e:	18d3      	adds	r3, r2, r3
 80067a0:	183a      	adds	r2, r7, r0
 80067a2:	8812      	ldrh	r2, [r2, #0]
 80067a4:	49b9      	ldr	r1, [pc, #740]	; (8006a8c <USB_DeactivateEndpoint+0x374>)
 80067a6:	430a      	orrs	r2, r1
 80067a8:	b292      	uxth	r2, r2
 80067aa:	801a      	strh	r2, [r3, #0]
 80067ac:	e163      	b.n	8006a76 <USB_DeactivateEndpoint+0x35e>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80067ae:	687a      	ldr	r2, [r7, #4]
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	781b      	ldrb	r3, [r3, #0]
 80067b4:	009b      	lsls	r3, r3, #2
 80067b6:	18d2      	adds	r2, r2, r3
 80067b8:	2112      	movs	r1, #18
 80067ba:	187b      	adds	r3, r7, r1
 80067bc:	8812      	ldrh	r2, [r2, #0]
 80067be:	801a      	strh	r2, [r3, #0]
 80067c0:	187b      	adds	r3, r7, r1
 80067c2:	881a      	ldrh	r2, [r3, #0]
 80067c4:	2380      	movs	r3, #128	; 0x80
 80067c6:	01db      	lsls	r3, r3, #7
 80067c8:	4013      	ands	r3, r2
 80067ca:	d016      	beq.n	80067fa <USB_DeactivateEndpoint+0xe2>
 80067cc:	687a      	ldr	r2, [r7, #4]
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	781b      	ldrb	r3, [r3, #0]
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	18d3      	adds	r3, r2, r3
 80067d6:	881b      	ldrh	r3, [r3, #0]
 80067d8:	b29a      	uxth	r2, r3
 80067da:	2010      	movs	r0, #16
 80067dc:	183b      	adds	r3, r7, r0
 80067de:	49a8      	ldr	r1, [pc, #672]	; (8006a80 <USB_DeactivateEndpoint+0x368>)
 80067e0:	400a      	ands	r2, r1
 80067e2:	801a      	strh	r2, [r3, #0]
 80067e4:	687a      	ldr	r2, [r7, #4]
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	781b      	ldrb	r3, [r3, #0]
 80067ea:	009b      	lsls	r3, r3, #2
 80067ec:	18d3      	adds	r3, r2, r3
 80067ee:	183a      	adds	r2, r7, r0
 80067f0:	8812      	ldrh	r2, [r2, #0]
 80067f2:	49a7      	ldr	r1, [pc, #668]	; (8006a90 <USB_DeactivateEndpoint+0x378>)
 80067f4:	430a      	orrs	r2, r1
 80067f6:	b292      	uxth	r2, r2
 80067f8:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80067fa:	687a      	ldr	r2, [r7, #4]
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	781b      	ldrb	r3, [r3, #0]
 8006800:	009b      	lsls	r3, r3, #2
 8006802:	18d3      	adds	r3, r2, r3
 8006804:	881b      	ldrh	r3, [r3, #0]
 8006806:	b29a      	uxth	r2, r3
 8006808:	200e      	movs	r0, #14
 800680a:	183b      	adds	r3, r7, r0
 800680c:	49a1      	ldr	r1, [pc, #644]	; (8006a94 <USB_DeactivateEndpoint+0x37c>)
 800680e:	400a      	ands	r2, r1
 8006810:	801a      	strh	r2, [r3, #0]
 8006812:	687a      	ldr	r2, [r7, #4]
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	781b      	ldrb	r3, [r3, #0]
 8006818:	009b      	lsls	r3, r3, #2
 800681a:	18d3      	adds	r3, r2, r3
 800681c:	183a      	adds	r2, r7, r0
 800681e:	8812      	ldrh	r2, [r2, #0]
 8006820:	499a      	ldr	r1, [pc, #616]	; (8006a8c <USB_DeactivateEndpoint+0x374>)
 8006822:	430a      	orrs	r2, r1
 8006824:	b292      	uxth	r2, r2
 8006826:	801a      	strh	r2, [r3, #0]
 8006828:	e125      	b.n	8006a76 <USB_DeactivateEndpoint+0x35e>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800682a:	683b      	ldr	r3, [r7, #0]
 800682c:	785b      	ldrb	r3, [r3, #1]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d000      	beq.n	8006834 <USB_DeactivateEndpoint+0x11c>
 8006832:	e090      	b.n	8006956 <USB_DeactivateEndpoint+0x23e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	781b      	ldrb	r3, [r3, #0]
 800683a:	009b      	lsls	r3, r3, #2
 800683c:	18d2      	adds	r2, r2, r3
 800683e:	2120      	movs	r1, #32
 8006840:	187b      	adds	r3, r7, r1
 8006842:	8812      	ldrh	r2, [r2, #0]
 8006844:	801a      	strh	r2, [r3, #0]
 8006846:	187b      	adds	r3, r7, r1
 8006848:	881a      	ldrh	r2, [r3, #0]
 800684a:	2380      	movs	r3, #128	; 0x80
 800684c:	01db      	lsls	r3, r3, #7
 800684e:	4013      	ands	r3, r2
 8006850:	d016      	beq.n	8006880 <USB_DeactivateEndpoint+0x168>
 8006852:	687a      	ldr	r2, [r7, #4]
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	781b      	ldrb	r3, [r3, #0]
 8006858:	009b      	lsls	r3, r3, #2
 800685a:	18d3      	adds	r3, r2, r3
 800685c:	881b      	ldrh	r3, [r3, #0]
 800685e:	b29a      	uxth	r2, r3
 8006860:	201e      	movs	r0, #30
 8006862:	183b      	adds	r3, r7, r0
 8006864:	4986      	ldr	r1, [pc, #536]	; (8006a80 <USB_DeactivateEndpoint+0x368>)
 8006866:	400a      	ands	r2, r1
 8006868:	801a      	strh	r2, [r3, #0]
 800686a:	687a      	ldr	r2, [r7, #4]
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	781b      	ldrb	r3, [r3, #0]
 8006870:	009b      	lsls	r3, r3, #2
 8006872:	18d3      	adds	r3, r2, r3
 8006874:	183a      	adds	r2, r7, r0
 8006876:	8812      	ldrh	r2, [r2, #0]
 8006878:	4985      	ldr	r1, [pc, #532]	; (8006a90 <USB_DeactivateEndpoint+0x378>)
 800687a:	430a      	orrs	r2, r1
 800687c:	b292      	uxth	r2, r2
 800687e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006880:	687a      	ldr	r2, [r7, #4]
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	781b      	ldrb	r3, [r3, #0]
 8006886:	009b      	lsls	r3, r3, #2
 8006888:	18d2      	adds	r2, r2, r3
 800688a:	211c      	movs	r1, #28
 800688c:	187b      	adds	r3, r7, r1
 800688e:	8812      	ldrh	r2, [r2, #0]
 8006890:	801a      	strh	r2, [r3, #0]
 8006892:	187b      	adds	r3, r7, r1
 8006894:	881b      	ldrh	r3, [r3, #0]
 8006896:	2240      	movs	r2, #64	; 0x40
 8006898:	4013      	ands	r3, r2
 800689a:	d016      	beq.n	80068ca <USB_DeactivateEndpoint+0x1b2>
 800689c:	687a      	ldr	r2, [r7, #4]
 800689e:	683b      	ldr	r3, [r7, #0]
 80068a0:	781b      	ldrb	r3, [r3, #0]
 80068a2:	009b      	lsls	r3, r3, #2
 80068a4:	18d3      	adds	r3, r2, r3
 80068a6:	881b      	ldrh	r3, [r3, #0]
 80068a8:	b29a      	uxth	r2, r3
 80068aa:	201a      	movs	r0, #26
 80068ac:	183b      	adds	r3, r7, r0
 80068ae:	4974      	ldr	r1, [pc, #464]	; (8006a80 <USB_DeactivateEndpoint+0x368>)
 80068b0:	400a      	ands	r2, r1
 80068b2:	801a      	strh	r2, [r3, #0]
 80068b4:	687a      	ldr	r2, [r7, #4]
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	781b      	ldrb	r3, [r3, #0]
 80068ba:	009b      	lsls	r3, r3, #2
 80068bc:	18d3      	adds	r3, r2, r3
 80068be:	183a      	adds	r2, r7, r0
 80068c0:	8812      	ldrh	r2, [r2, #0]
 80068c2:	4970      	ldr	r1, [pc, #448]	; (8006a84 <USB_DeactivateEndpoint+0x36c>)
 80068c4:	430a      	orrs	r2, r1
 80068c6:	b292      	uxth	r2, r2
 80068c8:	801a      	strh	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80068ca:	687a      	ldr	r2, [r7, #4]
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	781b      	ldrb	r3, [r3, #0]
 80068d0:	009b      	lsls	r3, r3, #2
 80068d2:	18d3      	adds	r3, r2, r3
 80068d4:	881b      	ldrh	r3, [r3, #0]
 80068d6:	b29a      	uxth	r2, r3
 80068d8:	2018      	movs	r0, #24
 80068da:	183b      	adds	r3, r7, r0
 80068dc:	4968      	ldr	r1, [pc, #416]	; (8006a80 <USB_DeactivateEndpoint+0x368>)
 80068de:	400a      	ands	r2, r1
 80068e0:	801a      	strh	r2, [r3, #0]
 80068e2:	687a      	ldr	r2, [r7, #4]
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	781b      	ldrb	r3, [r3, #0]
 80068e8:	009b      	lsls	r3, r3, #2
 80068ea:	18d3      	adds	r3, r2, r3
 80068ec:	183a      	adds	r2, r7, r0
 80068ee:	8812      	ldrh	r2, [r2, #0]
 80068f0:	4964      	ldr	r1, [pc, #400]	; (8006a84 <USB_DeactivateEndpoint+0x36c>)
 80068f2:	430a      	orrs	r2, r1
 80068f4:	b292      	uxth	r2, r2
 80068f6:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80068f8:	687a      	ldr	r2, [r7, #4]
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	781b      	ldrb	r3, [r3, #0]
 80068fe:	009b      	lsls	r3, r3, #2
 8006900:	18d3      	adds	r3, r2, r3
 8006902:	881b      	ldrh	r3, [r3, #0]
 8006904:	b29a      	uxth	r2, r3
 8006906:	2016      	movs	r0, #22
 8006908:	183b      	adds	r3, r7, r0
 800690a:	4962      	ldr	r1, [pc, #392]	; (8006a94 <USB_DeactivateEndpoint+0x37c>)
 800690c:	400a      	ands	r2, r1
 800690e:	801a      	strh	r2, [r3, #0]
 8006910:	687a      	ldr	r2, [r7, #4]
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	781b      	ldrb	r3, [r3, #0]
 8006916:	009b      	lsls	r3, r3, #2
 8006918:	18d3      	adds	r3, r2, r3
 800691a:	183a      	adds	r2, r7, r0
 800691c:	8812      	ldrh	r2, [r2, #0]
 800691e:	495b      	ldr	r1, [pc, #364]	; (8006a8c <USB_DeactivateEndpoint+0x374>)
 8006920:	430a      	orrs	r2, r1
 8006922:	b292      	uxth	r2, r2
 8006924:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006926:	687a      	ldr	r2, [r7, #4]
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	781b      	ldrb	r3, [r3, #0]
 800692c:	009b      	lsls	r3, r3, #2
 800692e:	18d3      	adds	r3, r2, r3
 8006930:	881b      	ldrh	r3, [r3, #0]
 8006932:	b29a      	uxth	r2, r3
 8006934:	2014      	movs	r0, #20
 8006936:	183b      	adds	r3, r7, r0
 8006938:	4953      	ldr	r1, [pc, #332]	; (8006a88 <USB_DeactivateEndpoint+0x370>)
 800693a:	400a      	ands	r2, r1
 800693c:	801a      	strh	r2, [r3, #0]
 800693e:	687a      	ldr	r2, [r7, #4]
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	009b      	lsls	r3, r3, #2
 8006946:	18d3      	adds	r3, r2, r3
 8006948:	183a      	adds	r2, r7, r0
 800694a:	8812      	ldrh	r2, [r2, #0]
 800694c:	494f      	ldr	r1, [pc, #316]	; (8006a8c <USB_DeactivateEndpoint+0x374>)
 800694e:	430a      	orrs	r2, r1
 8006950:	b292      	uxth	r2, r2
 8006952:	801a      	strh	r2, [r3, #0]
 8006954:	e08f      	b.n	8006a76 <USB_DeactivateEndpoint+0x35e>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006956:	687a      	ldr	r2, [r7, #4]
 8006958:	683b      	ldr	r3, [r7, #0]
 800695a:	781b      	ldrb	r3, [r3, #0]
 800695c:	009b      	lsls	r3, r3, #2
 800695e:	18d2      	adds	r2, r2, r3
 8006960:	212e      	movs	r1, #46	; 0x2e
 8006962:	187b      	adds	r3, r7, r1
 8006964:	8812      	ldrh	r2, [r2, #0]
 8006966:	801a      	strh	r2, [r3, #0]
 8006968:	187b      	adds	r3, r7, r1
 800696a:	881a      	ldrh	r2, [r3, #0]
 800696c:	2380      	movs	r3, #128	; 0x80
 800696e:	01db      	lsls	r3, r3, #7
 8006970:	4013      	ands	r3, r2
 8006972:	d016      	beq.n	80069a2 <USB_DeactivateEndpoint+0x28a>
 8006974:	687a      	ldr	r2, [r7, #4]
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	781b      	ldrb	r3, [r3, #0]
 800697a:	009b      	lsls	r3, r3, #2
 800697c:	18d3      	adds	r3, r2, r3
 800697e:	881b      	ldrh	r3, [r3, #0]
 8006980:	b29a      	uxth	r2, r3
 8006982:	202c      	movs	r0, #44	; 0x2c
 8006984:	183b      	adds	r3, r7, r0
 8006986:	493e      	ldr	r1, [pc, #248]	; (8006a80 <USB_DeactivateEndpoint+0x368>)
 8006988:	400a      	ands	r2, r1
 800698a:	801a      	strh	r2, [r3, #0]
 800698c:	687a      	ldr	r2, [r7, #4]
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	781b      	ldrb	r3, [r3, #0]
 8006992:	009b      	lsls	r3, r3, #2
 8006994:	18d3      	adds	r3, r2, r3
 8006996:	183a      	adds	r2, r7, r0
 8006998:	8812      	ldrh	r2, [r2, #0]
 800699a:	493d      	ldr	r1, [pc, #244]	; (8006a90 <USB_DeactivateEndpoint+0x378>)
 800699c:	430a      	orrs	r2, r1
 800699e:	b292      	uxth	r2, r2
 80069a0:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80069a2:	687a      	ldr	r2, [r7, #4]
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	781b      	ldrb	r3, [r3, #0]
 80069a8:	009b      	lsls	r3, r3, #2
 80069aa:	18d2      	adds	r2, r2, r3
 80069ac:	212a      	movs	r1, #42	; 0x2a
 80069ae:	187b      	adds	r3, r7, r1
 80069b0:	8812      	ldrh	r2, [r2, #0]
 80069b2:	801a      	strh	r2, [r3, #0]
 80069b4:	187b      	adds	r3, r7, r1
 80069b6:	881b      	ldrh	r3, [r3, #0]
 80069b8:	2240      	movs	r2, #64	; 0x40
 80069ba:	4013      	ands	r3, r2
 80069bc:	d016      	beq.n	80069ec <USB_DeactivateEndpoint+0x2d4>
 80069be:	687a      	ldr	r2, [r7, #4]
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	781b      	ldrb	r3, [r3, #0]
 80069c4:	009b      	lsls	r3, r3, #2
 80069c6:	18d3      	adds	r3, r2, r3
 80069c8:	881b      	ldrh	r3, [r3, #0]
 80069ca:	b29a      	uxth	r2, r3
 80069cc:	2028      	movs	r0, #40	; 0x28
 80069ce:	183b      	adds	r3, r7, r0
 80069d0:	492b      	ldr	r1, [pc, #172]	; (8006a80 <USB_DeactivateEndpoint+0x368>)
 80069d2:	400a      	ands	r2, r1
 80069d4:	801a      	strh	r2, [r3, #0]
 80069d6:	687a      	ldr	r2, [r7, #4]
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	781b      	ldrb	r3, [r3, #0]
 80069dc:	009b      	lsls	r3, r3, #2
 80069de:	18d3      	adds	r3, r2, r3
 80069e0:	183a      	adds	r2, r7, r0
 80069e2:	8812      	ldrh	r2, [r2, #0]
 80069e4:	4927      	ldr	r1, [pc, #156]	; (8006a84 <USB_DeactivateEndpoint+0x36c>)
 80069e6:	430a      	orrs	r2, r1
 80069e8:	b292      	uxth	r2, r2
 80069ea:	801a      	strh	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80069ec:	687a      	ldr	r2, [r7, #4]
 80069ee:	683b      	ldr	r3, [r7, #0]
 80069f0:	781b      	ldrb	r3, [r3, #0]
 80069f2:	009b      	lsls	r3, r3, #2
 80069f4:	18d3      	adds	r3, r2, r3
 80069f6:	881b      	ldrh	r3, [r3, #0]
 80069f8:	b29a      	uxth	r2, r3
 80069fa:	2026      	movs	r0, #38	; 0x26
 80069fc:	183b      	adds	r3, r7, r0
 80069fe:	4920      	ldr	r1, [pc, #128]	; (8006a80 <USB_DeactivateEndpoint+0x368>)
 8006a00:	400a      	ands	r2, r1
 8006a02:	801a      	strh	r2, [r3, #0]
 8006a04:	687a      	ldr	r2, [r7, #4]
 8006a06:	683b      	ldr	r3, [r7, #0]
 8006a08:	781b      	ldrb	r3, [r3, #0]
 8006a0a:	009b      	lsls	r3, r3, #2
 8006a0c:	18d3      	adds	r3, r2, r3
 8006a0e:	183a      	adds	r2, r7, r0
 8006a10:	8812      	ldrh	r2, [r2, #0]
 8006a12:	491f      	ldr	r1, [pc, #124]	; (8006a90 <USB_DeactivateEndpoint+0x378>)
 8006a14:	430a      	orrs	r2, r1
 8006a16:	b292      	uxth	r2, r2
 8006a18:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006a1a:	687a      	ldr	r2, [r7, #4]
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	781b      	ldrb	r3, [r3, #0]
 8006a20:	009b      	lsls	r3, r3, #2
 8006a22:	18d3      	adds	r3, r2, r3
 8006a24:	881b      	ldrh	r3, [r3, #0]
 8006a26:	b29a      	uxth	r2, r3
 8006a28:	2024      	movs	r0, #36	; 0x24
 8006a2a:	183b      	adds	r3, r7, r0
 8006a2c:	4916      	ldr	r1, [pc, #88]	; (8006a88 <USB_DeactivateEndpoint+0x370>)
 8006a2e:	400a      	ands	r2, r1
 8006a30:	801a      	strh	r2, [r3, #0]
 8006a32:	687a      	ldr	r2, [r7, #4]
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	781b      	ldrb	r3, [r3, #0]
 8006a38:	009b      	lsls	r3, r3, #2
 8006a3a:	18d3      	adds	r3, r2, r3
 8006a3c:	183a      	adds	r2, r7, r0
 8006a3e:	8812      	ldrh	r2, [r2, #0]
 8006a40:	4912      	ldr	r1, [pc, #72]	; (8006a8c <USB_DeactivateEndpoint+0x374>)
 8006a42:	430a      	orrs	r2, r1
 8006a44:	b292      	uxth	r2, r2
 8006a46:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006a48:	687a      	ldr	r2, [r7, #4]
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	781b      	ldrb	r3, [r3, #0]
 8006a4e:	009b      	lsls	r3, r3, #2
 8006a50:	18d3      	adds	r3, r2, r3
 8006a52:	881b      	ldrh	r3, [r3, #0]
 8006a54:	b29a      	uxth	r2, r3
 8006a56:	2022      	movs	r0, #34	; 0x22
 8006a58:	183b      	adds	r3, r7, r0
 8006a5a:	490e      	ldr	r1, [pc, #56]	; (8006a94 <USB_DeactivateEndpoint+0x37c>)
 8006a5c:	400a      	ands	r2, r1
 8006a5e:	801a      	strh	r2, [r3, #0]
 8006a60:	687a      	ldr	r2, [r7, #4]
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	781b      	ldrb	r3, [r3, #0]
 8006a66:	009b      	lsls	r3, r3, #2
 8006a68:	18d3      	adds	r3, r2, r3
 8006a6a:	183a      	adds	r2, r7, r0
 8006a6c:	8812      	ldrh	r2, [r2, #0]
 8006a6e:	4907      	ldr	r1, [pc, #28]	; (8006a8c <USB_DeactivateEndpoint+0x374>)
 8006a70:	430a      	orrs	r2, r1
 8006a72:	b292      	uxth	r2, r2
 8006a74:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 8006a76:	2300      	movs	r3, #0
}
 8006a78:	0018      	movs	r0, r3
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	b00c      	add	sp, #48	; 0x30
 8006a7e:	bd80      	pop	{r7, pc}
 8006a80:	ffff8f8f 	.word	0xffff8f8f
 8006a84:	ffff80c0 	.word	0xffff80c0
 8006a88:	ffff8fbf 	.word	0xffff8fbf
 8006a8c:	ffff8080 	.word	0xffff8080
 8006a90:	ffffc080 	.word	0xffffc080
 8006a94:	ffffbf8f 	.word	0xffffbf8f

08006a98 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006a98:	b5b0      	push	{r4, r5, r7, lr}
 8006a9a:	b0c4      	sub	sp, #272	; 0x110
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
 8006aa0:	6039      	str	r1, [r7, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	785b      	ldrb	r3, [r3, #1]
 8006aa6:	2b01      	cmp	r3, #1
 8006aa8:	d001      	beq.n	8006aae <USB_EPStartXfer+0x16>
 8006aaa:	f000 fd63 	bl	8007574 <USB_EPStartXfer+0xadc>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	699a      	ldr	r2, [r3, #24]
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	691b      	ldr	r3, [r3, #16]
 8006ab6:	429a      	cmp	r2, r3
 8006ab8:	d906      	bls.n	8006ac8 <USB_EPStartXfer+0x30>
    {
      len = ep->maxpacket;
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	691b      	ldr	r3, [r3, #16]
 8006abe:	2286      	movs	r2, #134	; 0x86
 8006ac0:	0052      	lsls	r2, r2, #1
 8006ac2:	18ba      	adds	r2, r7, r2
 8006ac4:	6013      	str	r3, [r2, #0]
 8006ac6:	e005      	b.n	8006ad4 <USB_EPStartXfer+0x3c>
    }
    else
    {
      len = ep->xfer_len;
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	699b      	ldr	r3, [r3, #24]
 8006acc:	2286      	movs	r2, #134	; 0x86
 8006ace:	0052      	lsls	r2, r2, #1
 8006ad0:	18ba      	adds	r2, r7, r2
 8006ad2:	6013      	str	r3, [r2, #0]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	7b1b      	ldrb	r3, [r3, #12]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d125      	bne.n	8006b28 <USB_EPStartXfer+0x90>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	6959      	ldr	r1, [r3, #20]
 8006ae0:	683b      	ldr	r3, [r7, #0]
 8006ae2:	88da      	ldrh	r2, [r3, #6]
 8006ae4:	2486      	movs	r4, #134	; 0x86
 8006ae6:	0064      	lsls	r4, r4, #1
 8006ae8:	193b      	adds	r3, r7, r4
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	6878      	ldr	r0, [r7, #4]
 8006af0:	f001 fa62 	bl	8007fb8 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	617b      	str	r3, [r7, #20]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2250      	movs	r2, #80	; 0x50
 8006afc:	5a9b      	ldrh	r3, [r3, r2]
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	001a      	movs	r2, r3
 8006b02:	697b      	ldr	r3, [r7, #20]
 8006b04:	189b      	adds	r3, r3, r2
 8006b06:	617b      	str	r3, [r7, #20]
 8006b08:	683b      	ldr	r3, [r7, #0]
 8006b0a:	781b      	ldrb	r3, [r3, #0]
 8006b0c:	00da      	lsls	r2, r3, #3
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	18d3      	adds	r3, r2, r3
 8006b12:	4ad4      	ldr	r2, [pc, #848]	; (8006e64 <USB_EPStartXfer+0x3cc>)
 8006b14:	4694      	mov	ip, r2
 8006b16:	4463      	add	r3, ip
 8006b18:	613b      	str	r3, [r7, #16]
 8006b1a:	193b      	adds	r3, r7, r4
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	b29a      	uxth	r2, r3
 8006b20:	693b      	ldr	r3, [r7, #16]
 8006b22:	801a      	strh	r2, [r3, #0]
 8006b24:	f000 fce4 	bl	80074f0 <USB_EPStartXfer+0xa58>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006b28:	683b      	ldr	r3, [r7, #0]
 8006b2a:	78db      	ldrb	r3, [r3, #3]
 8006b2c:	2b02      	cmp	r3, #2
 8006b2e:	d000      	beq.n	8006b32 <USB_EPStartXfer+0x9a>
 8006b30:	e358      	b.n	80071e4 <USB_EPStartXfer+0x74c>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	6a1a      	ldr	r2, [r3, #32]
 8006b36:	683b      	ldr	r3, [r7, #0]
 8006b38:	691b      	ldr	r3, [r3, #16]
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d800      	bhi.n	8006b40 <USB_EPStartXfer+0xa8>
 8006b3e:	e2fe      	b.n	800713e <USB_EPStartXfer+0x6a6>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8006b40:	687a      	ldr	r2, [r7, #4]
 8006b42:	683b      	ldr	r3, [r7, #0]
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	009b      	lsls	r3, r3, #2
 8006b48:	18d3      	adds	r3, r2, r3
 8006b4a:	881b      	ldrh	r3, [r3, #0]
 8006b4c:	b29a      	uxth	r2, r3
 8006b4e:	205a      	movs	r0, #90	; 0x5a
 8006b50:	183b      	adds	r3, r7, r0
 8006b52:	49c5      	ldr	r1, [pc, #788]	; (8006e68 <USB_EPStartXfer+0x3d0>)
 8006b54:	400a      	ands	r2, r1
 8006b56:	801a      	strh	r2, [r3, #0]
 8006b58:	687a      	ldr	r2, [r7, #4]
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	781b      	ldrb	r3, [r3, #0]
 8006b5e:	009b      	lsls	r3, r3, #2
 8006b60:	18d3      	adds	r3, r2, r3
 8006b62:	183a      	adds	r2, r7, r0
 8006b64:	8812      	ldrh	r2, [r2, #0]
 8006b66:	49c1      	ldr	r1, [pc, #772]	; (8006e6c <USB_EPStartXfer+0x3d4>)
 8006b68:	430a      	orrs	r2, r1
 8006b6a:	b292      	uxth	r2, r2
 8006b6c:	801a      	strh	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	6a1a      	ldr	r2, [r3, #32]
 8006b72:	2386      	movs	r3, #134	; 0x86
 8006b74:	005b      	lsls	r3, r3, #1
 8006b76:	18fb      	adds	r3, r7, r3
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	1ad2      	subs	r2, r2, r3
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006b80:	687a      	ldr	r2, [r7, #4]
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	781b      	ldrb	r3, [r3, #0]
 8006b86:	009b      	lsls	r3, r3, #2
 8006b88:	18d3      	adds	r3, r2, r3
 8006b8a:	881b      	ldrh	r3, [r3, #0]
 8006b8c:	b29b      	uxth	r3, r3
 8006b8e:	001a      	movs	r2, r3
 8006b90:	2340      	movs	r3, #64	; 0x40
 8006b92:	4013      	ands	r3, r2
 8006b94:	d100      	bne.n	8006b98 <USB_EPStartXfer+0x100>
 8006b96:	e171      	b.n	8006e7c <USB_EPStartXfer+0x3e4>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	637b      	str	r3, [r7, #52]	; 0x34
 8006b9c:	683b      	ldr	r3, [r7, #0]
 8006b9e:	785b      	ldrb	r3, [r3, #1]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d16c      	bne.n	8006c7e <USB_EPStartXfer+0x1e6>
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2250      	movs	r2, #80	; 0x50
 8006bac:	5a9b      	ldrh	r3, [r3, r2]
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	001a      	movs	r2, r3
 8006bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bb4:	189b      	adds	r3, r3, r2
 8006bb6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006bb8:	683b      	ldr	r3, [r7, #0]
 8006bba:	781b      	ldrb	r3, [r3, #0]
 8006bbc:	00da      	lsls	r2, r3, #3
 8006bbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006bc0:	18d3      	adds	r3, r2, r3
 8006bc2:	4aab      	ldr	r2, [pc, #684]	; (8006e70 <USB_EPStartXfer+0x3d8>)
 8006bc4:	4694      	mov	ip, r2
 8006bc6:	4463      	add	r3, ip
 8006bc8:	62bb      	str	r3, [r7, #40]	; 0x28
 8006bca:	2386      	movs	r3, #134	; 0x86
 8006bcc:	005b      	lsls	r3, r3, #1
 8006bce:	18fb      	adds	r3, r7, r3
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d110      	bne.n	8006bf8 <USB_EPStartXfer+0x160>
 8006bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bd8:	881b      	ldrh	r3, [r3, #0]
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	4aa5      	ldr	r2, [pc, #660]	; (8006e74 <USB_EPStartXfer+0x3dc>)
 8006bde:	4013      	ands	r3, r2
 8006be0:	b29a      	uxth	r2, r3
 8006be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006be4:	801a      	strh	r2, [r3, #0]
 8006be6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006be8:	881b      	ldrh	r3, [r3, #0]
 8006bea:	b29b      	uxth	r3, r3
 8006bec:	4aa2      	ldr	r2, [pc, #648]	; (8006e78 <USB_EPStartXfer+0x3e0>)
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	b29a      	uxth	r2, r3
 8006bf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf4:	801a      	strh	r2, [r3, #0]
 8006bf6:	e05e      	b.n	8006cb6 <USB_EPStartXfer+0x21e>
 8006bf8:	2386      	movs	r3, #134	; 0x86
 8006bfa:	005b      	lsls	r3, r3, #1
 8006bfc:	18fb      	adds	r3, r7, r3
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	2b3e      	cmp	r3, #62	; 0x3e
 8006c02:	d81c      	bhi.n	8006c3e <USB_EPStartXfer+0x1a6>
 8006c04:	2286      	movs	r2, #134	; 0x86
 8006c06:	0052      	lsls	r2, r2, #1
 8006c08:	18bb      	adds	r3, r7, r2
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	085b      	lsrs	r3, r3, #1
 8006c0e:	1d79      	adds	r1, r7, #5
 8006c10:	31ff      	adds	r1, #255	; 0xff
 8006c12:	600b      	str	r3, [r1, #0]
 8006c14:	18bb      	adds	r3, r7, r2
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	2201      	movs	r2, #1
 8006c1a:	4013      	ands	r3, r2
 8006c1c:	d006      	beq.n	8006c2c <USB_EPStartXfer+0x194>
 8006c1e:	1d7b      	adds	r3, r7, #5
 8006c20:	33ff      	adds	r3, #255	; 0xff
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	3301      	adds	r3, #1
 8006c26:	1d7a      	adds	r2, r7, #5
 8006c28:	32ff      	adds	r2, #255	; 0xff
 8006c2a:	6013      	str	r3, [r2, #0]
 8006c2c:	1d7b      	adds	r3, r7, #5
 8006c2e:	33ff      	adds	r3, #255	; 0xff
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	b29b      	uxth	r3, r3
 8006c34:	029b      	lsls	r3, r3, #10
 8006c36:	b29a      	uxth	r2, r3
 8006c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c3a:	801a      	strh	r2, [r3, #0]
 8006c3c:	e03b      	b.n	8006cb6 <USB_EPStartXfer+0x21e>
 8006c3e:	2286      	movs	r2, #134	; 0x86
 8006c40:	0052      	lsls	r2, r2, #1
 8006c42:	18bb      	adds	r3, r7, r2
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	095b      	lsrs	r3, r3, #5
 8006c48:	1d79      	adds	r1, r7, #5
 8006c4a:	31ff      	adds	r1, #255	; 0xff
 8006c4c:	600b      	str	r3, [r1, #0]
 8006c4e:	18bb      	adds	r3, r7, r2
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	221f      	movs	r2, #31
 8006c54:	4013      	ands	r3, r2
 8006c56:	d106      	bne.n	8006c66 <USB_EPStartXfer+0x1ce>
 8006c58:	1d7b      	adds	r3, r7, #5
 8006c5a:	33ff      	adds	r3, #255	; 0xff
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	3b01      	subs	r3, #1
 8006c60:	1d7a      	adds	r2, r7, #5
 8006c62:	32ff      	adds	r2, #255	; 0xff
 8006c64:	6013      	str	r3, [r2, #0]
 8006c66:	1d7b      	adds	r3, r7, #5
 8006c68:	33ff      	adds	r3, #255	; 0xff
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	b29b      	uxth	r3, r3
 8006c6e:	029b      	lsls	r3, r3, #10
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	4a81      	ldr	r2, [pc, #516]	; (8006e78 <USB_EPStartXfer+0x3e0>)
 8006c74:	4313      	orrs	r3, r2
 8006c76:	b29a      	uxth	r2, r3
 8006c78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c7a:	801a      	strh	r2, [r3, #0]
 8006c7c:	e01b      	b.n	8006cb6 <USB_EPStartXfer+0x21e>
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	785b      	ldrb	r3, [r3, #1]
 8006c82:	2b01      	cmp	r3, #1
 8006c84:	d117      	bne.n	8006cb6 <USB_EPStartXfer+0x21e>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2250      	movs	r2, #80	; 0x50
 8006c8a:	5a9b      	ldrh	r3, [r3, r2]
 8006c8c:	b29b      	uxth	r3, r3
 8006c8e:	001a      	movs	r2, r3
 8006c90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c92:	189b      	adds	r3, r3, r2
 8006c94:	637b      	str	r3, [r7, #52]	; 0x34
 8006c96:	683b      	ldr	r3, [r7, #0]
 8006c98:	781b      	ldrb	r3, [r3, #0]
 8006c9a:	00da      	lsls	r2, r3, #3
 8006c9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c9e:	18d3      	adds	r3, r2, r3
 8006ca0:	4a73      	ldr	r2, [pc, #460]	; (8006e70 <USB_EPStartXfer+0x3d8>)
 8006ca2:	4694      	mov	ip, r2
 8006ca4:	4463      	add	r3, ip
 8006ca6:	633b      	str	r3, [r7, #48]	; 0x30
 8006ca8:	2386      	movs	r3, #134	; 0x86
 8006caa:	005b      	lsls	r3, r3, #1
 8006cac:	18fb      	adds	r3, r7, r3
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	b29a      	uxth	r2, r3
 8006cb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cb4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006cb6:	2085      	movs	r0, #133	; 0x85
 8006cb8:	0040      	lsls	r0, r0, #1
 8006cba:	183b      	adds	r3, r7, r0
 8006cbc:	683a      	ldr	r2, [r7, #0]
 8006cbe:	8952      	ldrh	r2, [r2, #10]
 8006cc0:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	6959      	ldr	r1, [r3, #20]
 8006cc6:	2586      	movs	r5, #134	; 0x86
 8006cc8:	006d      	lsls	r5, r5, #1
 8006cca:	197b      	adds	r3, r7, r5
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	b29c      	uxth	r4, r3
 8006cd0:	183b      	adds	r3, r7, r0
 8006cd2:	881a      	ldrh	r2, [r3, #0]
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	0023      	movs	r3, r4
 8006cd8:	f001 f96e 	bl	8007fb8 <USB_WritePMA>
            ep->xfer_buff += len;
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	695a      	ldr	r2, [r3, #20]
 8006ce0:	197b      	adds	r3, r7, r5
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	18d2      	adds	r2, r2, r3
 8006ce6:	683b      	ldr	r3, [r7, #0]
 8006ce8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	6a1a      	ldr	r2, [r3, #32]
 8006cee:	683b      	ldr	r3, [r7, #0]
 8006cf0:	691b      	ldr	r3, [r3, #16]
 8006cf2:	429a      	cmp	r2, r3
 8006cf4:	d909      	bls.n	8006d0a <USB_EPStartXfer+0x272>
            {
              ep->xfer_len_db -= len;
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	6a1a      	ldr	r2, [r3, #32]
 8006cfa:	2386      	movs	r3, #134	; 0x86
 8006cfc:	005b      	lsls	r3, r3, #1
 8006cfe:	18fb      	adds	r3, r7, r3
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	1ad2      	subs	r2, r2, r3
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	621a      	str	r2, [r3, #32]
 8006d08:	e008      	b.n	8006d1c <USB_EPStartXfer+0x284>
            }
            else
            {
              len = ep->xfer_len_db;
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	6a1b      	ldr	r3, [r3, #32]
 8006d0e:	2286      	movs	r2, #134	; 0x86
 8006d10:	0052      	lsls	r2, r2, #1
 8006d12:	18ba      	adds	r2, r7, r2
 8006d14:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	2200      	movs	r2, #0
 8006d1a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	785b      	ldrb	r3, [r3, #1]
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d16c      	bne.n	8006dfe <USB_EPStartXfer+0x366>
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	61fb      	str	r3, [r7, #28]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	2250      	movs	r2, #80	; 0x50
 8006d2c:	5a9b      	ldrh	r3, [r3, r2]
 8006d2e:	b29b      	uxth	r3, r3
 8006d30:	001a      	movs	r2, r3
 8006d32:	69fb      	ldr	r3, [r7, #28]
 8006d34:	189b      	adds	r3, r3, r2
 8006d36:	61fb      	str	r3, [r7, #28]
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	781b      	ldrb	r3, [r3, #0]
 8006d3c:	00da      	lsls	r2, r3, #3
 8006d3e:	69fb      	ldr	r3, [r7, #28]
 8006d40:	18d3      	adds	r3, r2, r3
 8006d42:	4a48      	ldr	r2, [pc, #288]	; (8006e64 <USB_EPStartXfer+0x3cc>)
 8006d44:	4694      	mov	ip, r2
 8006d46:	4463      	add	r3, ip
 8006d48:	61bb      	str	r3, [r7, #24]
 8006d4a:	2386      	movs	r3, #134	; 0x86
 8006d4c:	005b      	lsls	r3, r3, #1
 8006d4e:	18fb      	adds	r3, r7, r3
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d110      	bne.n	8006d78 <USB_EPStartXfer+0x2e0>
 8006d56:	69bb      	ldr	r3, [r7, #24]
 8006d58:	881b      	ldrh	r3, [r3, #0]
 8006d5a:	b29b      	uxth	r3, r3
 8006d5c:	4a45      	ldr	r2, [pc, #276]	; (8006e74 <USB_EPStartXfer+0x3dc>)
 8006d5e:	4013      	ands	r3, r2
 8006d60:	b29a      	uxth	r2, r3
 8006d62:	69bb      	ldr	r3, [r7, #24]
 8006d64:	801a      	strh	r2, [r3, #0]
 8006d66:	69bb      	ldr	r3, [r7, #24]
 8006d68:	881b      	ldrh	r3, [r3, #0]
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	4a42      	ldr	r2, [pc, #264]	; (8006e78 <USB_EPStartXfer+0x3e0>)
 8006d6e:	4313      	orrs	r3, r2
 8006d70:	b29a      	uxth	r2, r3
 8006d72:	69bb      	ldr	r3, [r7, #24]
 8006d74:	801a      	strh	r2, [r3, #0]
 8006d76:	e060      	b.n	8006e3a <USB_EPStartXfer+0x3a2>
 8006d78:	2386      	movs	r3, #134	; 0x86
 8006d7a:	005b      	lsls	r3, r3, #1
 8006d7c:	18fb      	adds	r3, r7, r3
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	2b3e      	cmp	r3, #62	; 0x3e
 8006d82:	d81c      	bhi.n	8006dbe <USB_EPStartXfer+0x326>
 8006d84:	2286      	movs	r2, #134	; 0x86
 8006d86:	0052      	lsls	r2, r2, #1
 8006d88:	18bb      	adds	r3, r7, r2
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	085b      	lsrs	r3, r3, #1
 8006d8e:	1c79      	adds	r1, r7, #1
 8006d90:	31ff      	adds	r1, #255	; 0xff
 8006d92:	600b      	str	r3, [r1, #0]
 8006d94:	18bb      	adds	r3, r7, r2
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	2201      	movs	r2, #1
 8006d9a:	4013      	ands	r3, r2
 8006d9c:	d006      	beq.n	8006dac <USB_EPStartXfer+0x314>
 8006d9e:	1c7b      	adds	r3, r7, #1
 8006da0:	33ff      	adds	r3, #255	; 0xff
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	3301      	adds	r3, #1
 8006da6:	1c7a      	adds	r2, r7, #1
 8006da8:	32ff      	adds	r2, #255	; 0xff
 8006daa:	6013      	str	r3, [r2, #0]
 8006dac:	1c7b      	adds	r3, r7, #1
 8006dae:	33ff      	adds	r3, #255	; 0xff
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	b29b      	uxth	r3, r3
 8006db4:	029b      	lsls	r3, r3, #10
 8006db6:	b29a      	uxth	r2, r3
 8006db8:	69bb      	ldr	r3, [r7, #24]
 8006dba:	801a      	strh	r2, [r3, #0]
 8006dbc:	e03d      	b.n	8006e3a <USB_EPStartXfer+0x3a2>
 8006dbe:	2286      	movs	r2, #134	; 0x86
 8006dc0:	0052      	lsls	r2, r2, #1
 8006dc2:	18bb      	adds	r3, r7, r2
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	095b      	lsrs	r3, r3, #5
 8006dc8:	1c79      	adds	r1, r7, #1
 8006dca:	31ff      	adds	r1, #255	; 0xff
 8006dcc:	600b      	str	r3, [r1, #0]
 8006dce:	18bb      	adds	r3, r7, r2
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	221f      	movs	r2, #31
 8006dd4:	4013      	ands	r3, r2
 8006dd6:	d106      	bne.n	8006de6 <USB_EPStartXfer+0x34e>
 8006dd8:	1c7b      	adds	r3, r7, #1
 8006dda:	33ff      	adds	r3, #255	; 0xff
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	3b01      	subs	r3, #1
 8006de0:	1c7a      	adds	r2, r7, #1
 8006de2:	32ff      	adds	r2, #255	; 0xff
 8006de4:	6013      	str	r3, [r2, #0]
 8006de6:	1c7b      	adds	r3, r7, #1
 8006de8:	33ff      	adds	r3, #255	; 0xff
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	b29b      	uxth	r3, r3
 8006dee:	029b      	lsls	r3, r3, #10
 8006df0:	b29b      	uxth	r3, r3
 8006df2:	4a21      	ldr	r2, [pc, #132]	; (8006e78 <USB_EPStartXfer+0x3e0>)
 8006df4:	4313      	orrs	r3, r2
 8006df6:	b29a      	uxth	r2, r3
 8006df8:	69bb      	ldr	r3, [r7, #24]
 8006dfa:	801a      	strh	r2, [r3, #0]
 8006dfc:	e01d      	b.n	8006e3a <USB_EPStartXfer+0x3a2>
 8006dfe:	683b      	ldr	r3, [r7, #0]
 8006e00:	785b      	ldrb	r3, [r3, #1]
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	d119      	bne.n	8006e3a <USB_EPStartXfer+0x3a2>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	627b      	str	r3, [r7, #36]	; 0x24
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2250      	movs	r2, #80	; 0x50
 8006e0e:	5a9b      	ldrh	r3, [r3, r2]
 8006e10:	b29b      	uxth	r3, r3
 8006e12:	001a      	movs	r2, r3
 8006e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e16:	189b      	adds	r3, r3, r2
 8006e18:	627b      	str	r3, [r7, #36]	; 0x24
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	781b      	ldrb	r3, [r3, #0]
 8006e1e:	00da      	lsls	r2, r3, #3
 8006e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e22:	18d3      	adds	r3, r2, r3
 8006e24:	4a0f      	ldr	r2, [pc, #60]	; (8006e64 <USB_EPStartXfer+0x3cc>)
 8006e26:	4694      	mov	ip, r2
 8006e28:	4463      	add	r3, ip
 8006e2a:	623b      	str	r3, [r7, #32]
 8006e2c:	2386      	movs	r3, #134	; 0x86
 8006e2e:	005b      	lsls	r3, r3, #1
 8006e30:	18fb      	adds	r3, r7, r3
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	b29a      	uxth	r2, r3
 8006e36:	6a3b      	ldr	r3, [r7, #32]
 8006e38:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006e3a:	2085      	movs	r0, #133	; 0x85
 8006e3c:	0040      	lsls	r0, r0, #1
 8006e3e:	183b      	adds	r3, r7, r0
 8006e40:	683a      	ldr	r2, [r7, #0]
 8006e42:	8912      	ldrh	r2, [r2, #8]
 8006e44:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	6959      	ldr	r1, [r3, #20]
 8006e4a:	2386      	movs	r3, #134	; 0x86
 8006e4c:	005b      	lsls	r3, r3, #1
 8006e4e:	18fb      	adds	r3, r7, r3
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	b29c      	uxth	r4, r3
 8006e54:	183b      	adds	r3, r7, r0
 8006e56:	881a      	ldrh	r2, [r3, #0]
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	0023      	movs	r3, r4
 8006e5c:	f001 f8ac 	bl	8007fb8 <USB_WritePMA>
 8006e60:	e346      	b.n	80074f0 <USB_EPStartXfer+0xa58>
 8006e62:	46c0      	nop			; (mov r8, r8)
 8006e64:	00000402 	.word	0x00000402
 8006e68:	ffff8f8f 	.word	0xffff8f8f
 8006e6c:	ffff8180 	.word	0xffff8180
 8006e70:	00000406 	.word	0x00000406
 8006e74:	ffff83ff 	.word	0xffff83ff
 8006e78:	ffff8000 	.word	0xffff8000
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	785b      	ldrb	r3, [r3, #1]
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d16a      	bne.n	8006f5a <USB_EPStartXfer+0x4c2>
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2250      	movs	r2, #80	; 0x50
 8006e8c:	5a9b      	ldrh	r3, [r3, r2]
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	001a      	movs	r2, r3
 8006e92:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e94:	189b      	adds	r3, r3, r2
 8006e96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	781b      	ldrb	r3, [r3, #0]
 8006e9c:	00da      	lsls	r2, r3, #3
 8006e9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ea0:	18d3      	adds	r3, r2, r3
 8006ea2:	4aca      	ldr	r2, [pc, #808]	; (80071cc <USB_EPStartXfer+0x734>)
 8006ea4:	4694      	mov	ip, r2
 8006ea6:	4463      	add	r3, ip
 8006ea8:	64bb      	str	r3, [r7, #72]	; 0x48
 8006eaa:	2386      	movs	r3, #134	; 0x86
 8006eac:	005b      	lsls	r3, r3, #1
 8006eae:	18fb      	adds	r3, r7, r3
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d110      	bne.n	8006ed8 <USB_EPStartXfer+0x440>
 8006eb6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006eb8:	881b      	ldrh	r3, [r3, #0]
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	4ac4      	ldr	r2, [pc, #784]	; (80071d0 <USB_EPStartXfer+0x738>)
 8006ebe:	4013      	ands	r3, r2
 8006ec0:	b29a      	uxth	r2, r3
 8006ec2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ec4:	801a      	strh	r2, [r3, #0]
 8006ec6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ec8:	881b      	ldrh	r3, [r3, #0]
 8006eca:	b29b      	uxth	r3, r3
 8006ecc:	4ac1      	ldr	r2, [pc, #772]	; (80071d4 <USB_EPStartXfer+0x73c>)
 8006ece:	4313      	orrs	r3, r2
 8006ed0:	b29a      	uxth	r2, r3
 8006ed2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006ed4:	801a      	strh	r2, [r3, #0]
 8006ed6:	e05e      	b.n	8006f96 <USB_EPStartXfer+0x4fe>
 8006ed8:	2386      	movs	r3, #134	; 0x86
 8006eda:	005b      	lsls	r3, r3, #1
 8006edc:	18fb      	adds	r3, r7, r3
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	2b3e      	cmp	r3, #62	; 0x3e
 8006ee2:	d81b      	bhi.n	8006f1c <USB_EPStartXfer+0x484>
 8006ee4:	2286      	movs	r2, #134	; 0x86
 8006ee6:	0052      	lsls	r2, r2, #1
 8006ee8:	18bb      	adds	r3, r7, r2
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	085b      	lsrs	r3, r3, #1
 8006eee:	21fc      	movs	r1, #252	; 0xfc
 8006ef0:	1879      	adds	r1, r7, r1
 8006ef2:	600b      	str	r3, [r1, #0]
 8006ef4:	18bb      	adds	r3, r7, r2
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	2201      	movs	r2, #1
 8006efa:	4013      	ands	r3, r2
 8006efc:	d005      	beq.n	8006f0a <USB_EPStartXfer+0x472>
 8006efe:	22fc      	movs	r2, #252	; 0xfc
 8006f00:	18bb      	adds	r3, r7, r2
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	3301      	adds	r3, #1
 8006f06:	18ba      	adds	r2, r7, r2
 8006f08:	6013      	str	r3, [r2, #0]
 8006f0a:	23fc      	movs	r3, #252	; 0xfc
 8006f0c:	18fb      	adds	r3, r7, r3
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	b29b      	uxth	r3, r3
 8006f12:	029b      	lsls	r3, r3, #10
 8006f14:	b29a      	uxth	r2, r3
 8006f16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f18:	801a      	strh	r2, [r3, #0]
 8006f1a:	e03c      	b.n	8006f96 <USB_EPStartXfer+0x4fe>
 8006f1c:	2286      	movs	r2, #134	; 0x86
 8006f1e:	0052      	lsls	r2, r2, #1
 8006f20:	18bb      	adds	r3, r7, r2
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	095b      	lsrs	r3, r3, #5
 8006f26:	21fc      	movs	r1, #252	; 0xfc
 8006f28:	1879      	adds	r1, r7, r1
 8006f2a:	600b      	str	r3, [r1, #0]
 8006f2c:	18bb      	adds	r3, r7, r2
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	221f      	movs	r2, #31
 8006f32:	4013      	ands	r3, r2
 8006f34:	d105      	bne.n	8006f42 <USB_EPStartXfer+0x4aa>
 8006f36:	22fc      	movs	r2, #252	; 0xfc
 8006f38:	18bb      	adds	r3, r7, r2
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	3b01      	subs	r3, #1
 8006f3e:	18ba      	adds	r2, r7, r2
 8006f40:	6013      	str	r3, [r2, #0]
 8006f42:	23fc      	movs	r3, #252	; 0xfc
 8006f44:	18fb      	adds	r3, r7, r3
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	029b      	lsls	r3, r3, #10
 8006f4c:	b29b      	uxth	r3, r3
 8006f4e:	4aa1      	ldr	r2, [pc, #644]	; (80071d4 <USB_EPStartXfer+0x73c>)
 8006f50:	4313      	orrs	r3, r2
 8006f52:	b29a      	uxth	r2, r3
 8006f54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006f56:	801a      	strh	r2, [r3, #0]
 8006f58:	e01d      	b.n	8006f96 <USB_EPStartXfer+0x4fe>
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	785b      	ldrb	r3, [r3, #1]
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d119      	bne.n	8006f96 <USB_EPStartXfer+0x4fe>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	657b      	str	r3, [r7, #84]	; 0x54
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2250      	movs	r2, #80	; 0x50
 8006f6a:	5a9b      	ldrh	r3, [r3, r2]
 8006f6c:	b29b      	uxth	r3, r3
 8006f6e:	001a      	movs	r2, r3
 8006f70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006f72:	189b      	adds	r3, r3, r2
 8006f74:	657b      	str	r3, [r7, #84]	; 0x54
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	781b      	ldrb	r3, [r3, #0]
 8006f7a:	00da      	lsls	r2, r3, #3
 8006f7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006f7e:	18d3      	adds	r3, r2, r3
 8006f80:	4a92      	ldr	r2, [pc, #584]	; (80071cc <USB_EPStartXfer+0x734>)
 8006f82:	4694      	mov	ip, r2
 8006f84:	4463      	add	r3, ip
 8006f86:	653b      	str	r3, [r7, #80]	; 0x50
 8006f88:	2386      	movs	r3, #134	; 0x86
 8006f8a:	005b      	lsls	r3, r3, #1
 8006f8c:	18fb      	adds	r3, r7, r3
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	b29a      	uxth	r2, r3
 8006f92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006f94:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006f96:	2085      	movs	r0, #133	; 0x85
 8006f98:	0040      	lsls	r0, r0, #1
 8006f9a:	183b      	adds	r3, r7, r0
 8006f9c:	683a      	ldr	r2, [r7, #0]
 8006f9e:	8912      	ldrh	r2, [r2, #8]
 8006fa0:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	6959      	ldr	r1, [r3, #20]
 8006fa6:	2586      	movs	r5, #134	; 0x86
 8006fa8:	006d      	lsls	r5, r5, #1
 8006faa:	197b      	adds	r3, r7, r5
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	b29c      	uxth	r4, r3
 8006fb0:	183b      	adds	r3, r7, r0
 8006fb2:	881a      	ldrh	r2, [r3, #0]
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	0023      	movs	r3, r4
 8006fb8:	f000 fffe 	bl	8007fb8 <USB_WritePMA>
            ep->xfer_buff += len;
 8006fbc:	683b      	ldr	r3, [r7, #0]
 8006fbe:	695a      	ldr	r2, [r3, #20]
 8006fc0:	197b      	adds	r3, r7, r5
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	18d2      	adds	r2, r2, r3
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	6a1a      	ldr	r2, [r3, #32]
 8006fce:	683b      	ldr	r3, [r7, #0]
 8006fd0:	691b      	ldr	r3, [r3, #16]
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	d909      	bls.n	8006fea <USB_EPStartXfer+0x552>
            {
              ep->xfer_len_db -= len;
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	6a1a      	ldr	r2, [r3, #32]
 8006fda:	2386      	movs	r3, #134	; 0x86
 8006fdc:	005b      	lsls	r3, r3, #1
 8006fde:	18fb      	adds	r3, r7, r3
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	1ad2      	subs	r2, r2, r3
 8006fe4:	683b      	ldr	r3, [r7, #0]
 8006fe6:	621a      	str	r2, [r3, #32]
 8006fe8:	e008      	b.n	8006ffc <USB_EPStartXfer+0x564>
            }
            else
            {
              len = ep->xfer_len_db;
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	6a1b      	ldr	r3, [r3, #32]
 8006fee:	2286      	movs	r2, #134	; 0x86
 8006ff0:	0052      	lsls	r2, r2, #1
 8006ff2:	18ba      	adds	r2, r7, r2
 8006ff4:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	647b      	str	r3, [r7, #68]	; 0x44
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	785b      	ldrb	r3, [r3, #1]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d16a      	bne.n	80070de <USB_EPStartXfer+0x646>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2250      	movs	r2, #80	; 0x50
 8007010:	5a9b      	ldrh	r3, [r3, r2]
 8007012:	b29b      	uxth	r3, r3
 8007014:	001a      	movs	r2, r3
 8007016:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007018:	189b      	adds	r3, r3, r2
 800701a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800701c:	683b      	ldr	r3, [r7, #0]
 800701e:	781b      	ldrb	r3, [r3, #0]
 8007020:	00da      	lsls	r2, r3, #3
 8007022:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007024:	18d3      	adds	r3, r2, r3
 8007026:	4a6c      	ldr	r2, [pc, #432]	; (80071d8 <USB_EPStartXfer+0x740>)
 8007028:	4694      	mov	ip, r2
 800702a:	4463      	add	r3, ip
 800702c:	63bb      	str	r3, [r7, #56]	; 0x38
 800702e:	2386      	movs	r3, #134	; 0x86
 8007030:	005b      	lsls	r3, r3, #1
 8007032:	18fb      	adds	r3, r7, r3
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d110      	bne.n	800705c <USB_EPStartXfer+0x5c4>
 800703a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800703c:	881b      	ldrh	r3, [r3, #0]
 800703e:	b29b      	uxth	r3, r3
 8007040:	4a63      	ldr	r2, [pc, #396]	; (80071d0 <USB_EPStartXfer+0x738>)
 8007042:	4013      	ands	r3, r2
 8007044:	b29a      	uxth	r2, r3
 8007046:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007048:	801a      	strh	r2, [r3, #0]
 800704a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800704c:	881b      	ldrh	r3, [r3, #0]
 800704e:	b29b      	uxth	r3, r3
 8007050:	4a60      	ldr	r2, [pc, #384]	; (80071d4 <USB_EPStartXfer+0x73c>)
 8007052:	4313      	orrs	r3, r2
 8007054:	b29a      	uxth	r2, r3
 8007056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007058:	801a      	strh	r2, [r3, #0]
 800705a:	e05c      	b.n	8007116 <USB_EPStartXfer+0x67e>
 800705c:	2386      	movs	r3, #134	; 0x86
 800705e:	005b      	lsls	r3, r3, #1
 8007060:	18fb      	adds	r3, r7, r3
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	2b3e      	cmp	r3, #62	; 0x3e
 8007066:	d81b      	bhi.n	80070a0 <USB_EPStartXfer+0x608>
 8007068:	2286      	movs	r2, #134	; 0x86
 800706a:	0052      	lsls	r2, r2, #1
 800706c:	18bb      	adds	r3, r7, r2
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	085b      	lsrs	r3, r3, #1
 8007072:	21f8      	movs	r1, #248	; 0xf8
 8007074:	1879      	adds	r1, r7, r1
 8007076:	600b      	str	r3, [r1, #0]
 8007078:	18bb      	adds	r3, r7, r2
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	2201      	movs	r2, #1
 800707e:	4013      	ands	r3, r2
 8007080:	d005      	beq.n	800708e <USB_EPStartXfer+0x5f6>
 8007082:	22f8      	movs	r2, #248	; 0xf8
 8007084:	18bb      	adds	r3, r7, r2
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	3301      	adds	r3, #1
 800708a:	18ba      	adds	r2, r7, r2
 800708c:	6013      	str	r3, [r2, #0]
 800708e:	23f8      	movs	r3, #248	; 0xf8
 8007090:	18fb      	adds	r3, r7, r3
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	b29b      	uxth	r3, r3
 8007096:	029b      	lsls	r3, r3, #10
 8007098:	b29a      	uxth	r2, r3
 800709a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800709c:	801a      	strh	r2, [r3, #0]
 800709e:	e03a      	b.n	8007116 <USB_EPStartXfer+0x67e>
 80070a0:	2286      	movs	r2, #134	; 0x86
 80070a2:	0052      	lsls	r2, r2, #1
 80070a4:	18bb      	adds	r3, r7, r2
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	095b      	lsrs	r3, r3, #5
 80070aa:	21f8      	movs	r1, #248	; 0xf8
 80070ac:	1879      	adds	r1, r7, r1
 80070ae:	600b      	str	r3, [r1, #0]
 80070b0:	18bb      	adds	r3, r7, r2
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	221f      	movs	r2, #31
 80070b6:	4013      	ands	r3, r2
 80070b8:	d105      	bne.n	80070c6 <USB_EPStartXfer+0x62e>
 80070ba:	22f8      	movs	r2, #248	; 0xf8
 80070bc:	18bb      	adds	r3, r7, r2
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	3b01      	subs	r3, #1
 80070c2:	18ba      	adds	r2, r7, r2
 80070c4:	6013      	str	r3, [r2, #0]
 80070c6:	23f8      	movs	r3, #248	; 0xf8
 80070c8:	18fb      	adds	r3, r7, r3
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	029b      	lsls	r3, r3, #10
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	4a40      	ldr	r2, [pc, #256]	; (80071d4 <USB_EPStartXfer+0x73c>)
 80070d4:	4313      	orrs	r3, r2
 80070d6:	b29a      	uxth	r2, r3
 80070d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070da:	801a      	strh	r2, [r3, #0]
 80070dc:	e01b      	b.n	8007116 <USB_EPStartXfer+0x67e>
 80070de:	683b      	ldr	r3, [r7, #0]
 80070e0:	785b      	ldrb	r3, [r3, #1]
 80070e2:	2b01      	cmp	r3, #1
 80070e4:	d117      	bne.n	8007116 <USB_EPStartXfer+0x67e>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2250      	movs	r2, #80	; 0x50
 80070ea:	5a9b      	ldrh	r3, [r3, r2]
 80070ec:	b29b      	uxth	r3, r3
 80070ee:	001a      	movs	r2, r3
 80070f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070f2:	189b      	adds	r3, r3, r2
 80070f4:	647b      	str	r3, [r7, #68]	; 0x44
 80070f6:	683b      	ldr	r3, [r7, #0]
 80070f8:	781b      	ldrb	r3, [r3, #0]
 80070fa:	00da      	lsls	r2, r3, #3
 80070fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80070fe:	18d3      	adds	r3, r2, r3
 8007100:	4a35      	ldr	r2, [pc, #212]	; (80071d8 <USB_EPStartXfer+0x740>)
 8007102:	4694      	mov	ip, r2
 8007104:	4463      	add	r3, ip
 8007106:	643b      	str	r3, [r7, #64]	; 0x40
 8007108:	2386      	movs	r3, #134	; 0x86
 800710a:	005b      	lsls	r3, r3, #1
 800710c:	18fb      	adds	r3, r7, r3
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	b29a      	uxth	r2, r3
 8007112:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007114:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007116:	2085      	movs	r0, #133	; 0x85
 8007118:	0040      	lsls	r0, r0, #1
 800711a:	183b      	adds	r3, r7, r0
 800711c:	683a      	ldr	r2, [r7, #0]
 800711e:	8952      	ldrh	r2, [r2, #10]
 8007120:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	6959      	ldr	r1, [r3, #20]
 8007126:	2386      	movs	r3, #134	; 0x86
 8007128:	005b      	lsls	r3, r3, #1
 800712a:	18fb      	adds	r3, r7, r3
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	b29c      	uxth	r4, r3
 8007130:	183b      	adds	r3, r7, r0
 8007132:	881a      	ldrh	r2, [r3, #0]
 8007134:	6878      	ldr	r0, [r7, #4]
 8007136:	0023      	movs	r3, r4
 8007138:	f000 ff3e 	bl	8007fb8 <USB_WritePMA>
 800713c:	e1d8      	b.n	80074f0 <USB_EPStartXfer+0xa58>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800713e:	683b      	ldr	r3, [r7, #0]
 8007140:	6a1b      	ldr	r3, [r3, #32]
 8007142:	2086      	movs	r0, #134	; 0x86
 8007144:	0040      	lsls	r0, r0, #1
 8007146:	183a      	adds	r2, r7, r0
 8007148:	6013      	str	r3, [r2, #0]

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 800714a:	687a      	ldr	r2, [r7, #4]
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	781b      	ldrb	r3, [r3, #0]
 8007150:	009b      	lsls	r3, r3, #2
 8007152:	18d3      	adds	r3, r2, r3
 8007154:	881b      	ldrh	r3, [r3, #0]
 8007156:	b29a      	uxth	r2, r3
 8007158:	2466      	movs	r4, #102	; 0x66
 800715a:	193b      	adds	r3, r7, r4
 800715c:	491f      	ldr	r1, [pc, #124]	; (80071dc <USB_EPStartXfer+0x744>)
 800715e:	400a      	ands	r2, r1
 8007160:	801a      	strh	r2, [r3, #0]
 8007162:	687a      	ldr	r2, [r7, #4]
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	781b      	ldrb	r3, [r3, #0]
 8007168:	009b      	lsls	r3, r3, #2
 800716a:	18d3      	adds	r3, r2, r3
 800716c:	193a      	adds	r2, r7, r4
 800716e:	8812      	ldrh	r2, [r2, #0]
 8007170:	491b      	ldr	r1, [pc, #108]	; (80071e0 <USB_EPStartXfer+0x748>)
 8007172:	430a      	orrs	r2, r1
 8007174:	b292      	uxth	r2, r2
 8007176:	801a      	strh	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	663b      	str	r3, [r7, #96]	; 0x60
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2250      	movs	r2, #80	; 0x50
 8007180:	5a9b      	ldrh	r3, [r3, r2]
 8007182:	b29b      	uxth	r3, r3
 8007184:	001a      	movs	r2, r3
 8007186:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007188:	189b      	adds	r3, r3, r2
 800718a:	663b      	str	r3, [r7, #96]	; 0x60
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	781b      	ldrb	r3, [r3, #0]
 8007190:	00da      	lsls	r2, r3, #3
 8007192:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007194:	18d3      	adds	r3, r2, r3
 8007196:	4a0d      	ldr	r2, [pc, #52]	; (80071cc <USB_EPStartXfer+0x734>)
 8007198:	4694      	mov	ip, r2
 800719a:	4463      	add	r3, ip
 800719c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800719e:	183b      	adds	r3, r7, r0
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	b29a      	uxth	r2, r3
 80071a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80071a6:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80071a8:	2585      	movs	r5, #133	; 0x85
 80071aa:	006d      	lsls	r5, r5, #1
 80071ac:	197b      	adds	r3, r7, r5
 80071ae:	683a      	ldr	r2, [r7, #0]
 80071b0:	8912      	ldrh	r2, [r2, #8]
 80071b2:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80071b4:	683b      	ldr	r3, [r7, #0]
 80071b6:	6959      	ldr	r1, [r3, #20]
 80071b8:	183b      	adds	r3, r7, r0
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	b29c      	uxth	r4, r3
 80071be:	197b      	adds	r3, r7, r5
 80071c0:	881a      	ldrh	r2, [r3, #0]
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	0023      	movs	r3, r4
 80071c6:	f000 fef7 	bl	8007fb8 <USB_WritePMA>
 80071ca:	e191      	b.n	80074f0 <USB_EPStartXfer+0xa58>
 80071cc:	00000402 	.word	0x00000402
 80071d0:	ffff83ff 	.word	0xffff83ff
 80071d4:	ffff8000 	.word	0xffff8000
 80071d8:	00000406 	.word	0x00000406
 80071dc:	ffff8e8f 	.word	0xffff8e8f
 80071e0:	ffff8080 	.word	0xffff8080

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80071e4:	687a      	ldr	r2, [r7, #4]
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	781b      	ldrb	r3, [r3, #0]
 80071ea:	009b      	lsls	r3, r3, #2
 80071ec:	18d3      	adds	r3, r2, r3
 80071ee:	881b      	ldrh	r3, [r3, #0]
 80071f0:	b29b      	uxth	r3, r3
 80071f2:	001a      	movs	r2, r3
 80071f4:	2340      	movs	r3, #64	; 0x40
 80071f6:	4013      	ands	r3, r2
 80071f8:	d100      	bne.n	80071fc <USB_EPStartXfer+0x764>
 80071fa:	e093      	b.n	8007324 <USB_EPStartXfer+0x88c>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	67bb      	str	r3, [r7, #120]	; 0x78
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	785b      	ldrb	r3, [r3, #1]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d16a      	bne.n	80072de <USB_EPStartXfer+0x846>
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	673b      	str	r3, [r7, #112]	; 0x70
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2250      	movs	r2, #80	; 0x50
 8007210:	5a9b      	ldrh	r3, [r3, r2]
 8007212:	b29b      	uxth	r3, r3
 8007214:	001a      	movs	r2, r3
 8007216:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007218:	189b      	adds	r3, r3, r2
 800721a:	673b      	str	r3, [r7, #112]	; 0x70
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	781b      	ldrb	r3, [r3, #0]
 8007220:	00da      	lsls	r2, r3, #3
 8007222:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007224:	18d3      	adds	r3, r2, r3
 8007226:	4ae0      	ldr	r2, [pc, #896]	; (80075a8 <USB_EPStartXfer+0xb10>)
 8007228:	4694      	mov	ip, r2
 800722a:	4463      	add	r3, ip
 800722c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800722e:	2386      	movs	r3, #134	; 0x86
 8007230:	005b      	lsls	r3, r3, #1
 8007232:	18fb      	adds	r3, r7, r3
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d110      	bne.n	800725c <USB_EPStartXfer+0x7c4>
 800723a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800723c:	881b      	ldrh	r3, [r3, #0]
 800723e:	b29b      	uxth	r3, r3
 8007240:	4ada      	ldr	r2, [pc, #872]	; (80075ac <USB_EPStartXfer+0xb14>)
 8007242:	4013      	ands	r3, r2
 8007244:	b29a      	uxth	r2, r3
 8007246:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007248:	801a      	strh	r2, [r3, #0]
 800724a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800724c:	881b      	ldrh	r3, [r3, #0]
 800724e:	b29b      	uxth	r3, r3
 8007250:	4ad7      	ldr	r2, [pc, #860]	; (80075b0 <USB_EPStartXfer+0xb18>)
 8007252:	4313      	orrs	r3, r2
 8007254:	b29a      	uxth	r2, r3
 8007256:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007258:	801a      	strh	r2, [r3, #0]
 800725a:	e05c      	b.n	8007316 <USB_EPStartXfer+0x87e>
 800725c:	2386      	movs	r3, #134	; 0x86
 800725e:	005b      	lsls	r3, r3, #1
 8007260:	18fb      	adds	r3, r7, r3
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	2b3e      	cmp	r3, #62	; 0x3e
 8007266:	d81b      	bhi.n	80072a0 <USB_EPStartXfer+0x808>
 8007268:	2286      	movs	r2, #134	; 0x86
 800726a:	0052      	lsls	r2, r2, #1
 800726c:	18bb      	adds	r3, r7, r2
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	085b      	lsrs	r3, r3, #1
 8007272:	21f4      	movs	r1, #244	; 0xf4
 8007274:	1879      	adds	r1, r7, r1
 8007276:	600b      	str	r3, [r1, #0]
 8007278:	18bb      	adds	r3, r7, r2
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	2201      	movs	r2, #1
 800727e:	4013      	ands	r3, r2
 8007280:	d005      	beq.n	800728e <USB_EPStartXfer+0x7f6>
 8007282:	22f4      	movs	r2, #244	; 0xf4
 8007284:	18bb      	adds	r3, r7, r2
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	3301      	adds	r3, #1
 800728a:	18ba      	adds	r2, r7, r2
 800728c:	6013      	str	r3, [r2, #0]
 800728e:	23f4      	movs	r3, #244	; 0xf4
 8007290:	18fb      	adds	r3, r7, r3
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	b29b      	uxth	r3, r3
 8007296:	029b      	lsls	r3, r3, #10
 8007298:	b29a      	uxth	r2, r3
 800729a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800729c:	801a      	strh	r2, [r3, #0]
 800729e:	e03a      	b.n	8007316 <USB_EPStartXfer+0x87e>
 80072a0:	2286      	movs	r2, #134	; 0x86
 80072a2:	0052      	lsls	r2, r2, #1
 80072a4:	18bb      	adds	r3, r7, r2
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	095b      	lsrs	r3, r3, #5
 80072aa:	21f4      	movs	r1, #244	; 0xf4
 80072ac:	1879      	adds	r1, r7, r1
 80072ae:	600b      	str	r3, [r1, #0]
 80072b0:	18bb      	adds	r3, r7, r2
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	221f      	movs	r2, #31
 80072b6:	4013      	ands	r3, r2
 80072b8:	d105      	bne.n	80072c6 <USB_EPStartXfer+0x82e>
 80072ba:	22f4      	movs	r2, #244	; 0xf4
 80072bc:	18bb      	adds	r3, r7, r2
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	3b01      	subs	r3, #1
 80072c2:	18ba      	adds	r2, r7, r2
 80072c4:	6013      	str	r3, [r2, #0]
 80072c6:	23f4      	movs	r3, #244	; 0xf4
 80072c8:	18fb      	adds	r3, r7, r3
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	029b      	lsls	r3, r3, #10
 80072d0:	b29b      	uxth	r3, r3
 80072d2:	4ab7      	ldr	r2, [pc, #732]	; (80075b0 <USB_EPStartXfer+0xb18>)
 80072d4:	4313      	orrs	r3, r2
 80072d6:	b29a      	uxth	r2, r3
 80072d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80072da:	801a      	strh	r2, [r3, #0]
 80072dc:	e01b      	b.n	8007316 <USB_EPStartXfer+0x87e>
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	785b      	ldrb	r3, [r3, #1]
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	d117      	bne.n	8007316 <USB_EPStartXfer+0x87e>
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2250      	movs	r2, #80	; 0x50
 80072ea:	5a9b      	ldrh	r3, [r3, r2]
 80072ec:	b29b      	uxth	r3, r3
 80072ee:	001a      	movs	r2, r3
 80072f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80072f2:	189b      	adds	r3, r3, r2
 80072f4:	67bb      	str	r3, [r7, #120]	; 0x78
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	781b      	ldrb	r3, [r3, #0]
 80072fa:	00da      	lsls	r2, r3, #3
 80072fc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80072fe:	18d3      	adds	r3, r2, r3
 8007300:	4aa9      	ldr	r2, [pc, #676]	; (80075a8 <USB_EPStartXfer+0xb10>)
 8007302:	4694      	mov	ip, r2
 8007304:	4463      	add	r3, ip
 8007306:	677b      	str	r3, [r7, #116]	; 0x74
 8007308:	2386      	movs	r3, #134	; 0x86
 800730a:	005b      	lsls	r3, r3, #1
 800730c:	18fb      	adds	r3, r7, r3
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	b29a      	uxth	r2, r3
 8007312:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007314:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8007316:	2385      	movs	r3, #133	; 0x85
 8007318:	005b      	lsls	r3, r3, #1
 800731a:	18fb      	adds	r3, r7, r3
 800731c:	683a      	ldr	r2, [r7, #0]
 800731e:	8952      	ldrh	r2, [r2, #10]
 8007320:	801a      	strh	r2, [r3, #0]
 8007322:	e09f      	b.n	8007464 <USB_EPStartXfer+0x9cc>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	785b      	ldrb	r3, [r3, #1]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d16f      	bne.n	800740c <USB_EPStartXfer+0x974>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	2180      	movs	r1, #128	; 0x80
 8007330:	187a      	adds	r2, r7, r1
 8007332:	6013      	str	r3, [r2, #0]
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2250      	movs	r2, #80	; 0x50
 8007338:	5a9b      	ldrh	r3, [r3, r2]
 800733a:	b29b      	uxth	r3, r3
 800733c:	001a      	movs	r2, r3
 800733e:	187b      	adds	r3, r7, r1
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	189b      	adds	r3, r3, r2
 8007344:	187a      	adds	r2, r7, r1
 8007346:	6013      	str	r3, [r2, #0]
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	781b      	ldrb	r3, [r3, #0]
 800734c:	00da      	lsls	r2, r3, #3
 800734e:	187b      	adds	r3, r7, r1
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	18d3      	adds	r3, r2, r3
 8007354:	4a97      	ldr	r2, [pc, #604]	; (80075b4 <USB_EPStartXfer+0xb1c>)
 8007356:	4694      	mov	ip, r2
 8007358:	4463      	add	r3, ip
 800735a:	67fb      	str	r3, [r7, #124]	; 0x7c
 800735c:	2386      	movs	r3, #134	; 0x86
 800735e:	005b      	lsls	r3, r3, #1
 8007360:	18fb      	adds	r3, r7, r3
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	2b00      	cmp	r3, #0
 8007366:	d110      	bne.n	800738a <USB_EPStartXfer+0x8f2>
 8007368:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800736a:	881b      	ldrh	r3, [r3, #0]
 800736c:	b29b      	uxth	r3, r3
 800736e:	4a8f      	ldr	r2, [pc, #572]	; (80075ac <USB_EPStartXfer+0xb14>)
 8007370:	4013      	ands	r3, r2
 8007372:	b29a      	uxth	r2, r3
 8007374:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007376:	801a      	strh	r2, [r3, #0]
 8007378:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800737a:	881b      	ldrh	r3, [r3, #0]
 800737c:	b29b      	uxth	r3, r3
 800737e:	4a8c      	ldr	r2, [pc, #560]	; (80075b0 <USB_EPStartXfer+0xb18>)
 8007380:	4313      	orrs	r3, r2
 8007382:	b29a      	uxth	r2, r3
 8007384:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007386:	801a      	strh	r2, [r3, #0]
 8007388:	e066      	b.n	8007458 <USB_EPStartXfer+0x9c0>
 800738a:	2386      	movs	r3, #134	; 0x86
 800738c:	005b      	lsls	r3, r3, #1
 800738e:	18fb      	adds	r3, r7, r3
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	2b3e      	cmp	r3, #62	; 0x3e
 8007394:	d81b      	bhi.n	80073ce <USB_EPStartXfer+0x936>
 8007396:	2286      	movs	r2, #134	; 0x86
 8007398:	0052      	lsls	r2, r2, #1
 800739a:	18bb      	adds	r3, r7, r2
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	085b      	lsrs	r3, r3, #1
 80073a0:	21f0      	movs	r1, #240	; 0xf0
 80073a2:	1879      	adds	r1, r7, r1
 80073a4:	600b      	str	r3, [r1, #0]
 80073a6:	18bb      	adds	r3, r7, r2
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	2201      	movs	r2, #1
 80073ac:	4013      	ands	r3, r2
 80073ae:	d005      	beq.n	80073bc <USB_EPStartXfer+0x924>
 80073b0:	22f0      	movs	r2, #240	; 0xf0
 80073b2:	18bb      	adds	r3, r7, r2
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	3301      	adds	r3, #1
 80073b8:	18ba      	adds	r2, r7, r2
 80073ba:	6013      	str	r3, [r2, #0]
 80073bc:	23f0      	movs	r3, #240	; 0xf0
 80073be:	18fb      	adds	r3, r7, r3
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	b29b      	uxth	r3, r3
 80073c4:	029b      	lsls	r3, r3, #10
 80073c6:	b29a      	uxth	r2, r3
 80073c8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80073ca:	801a      	strh	r2, [r3, #0]
 80073cc:	e044      	b.n	8007458 <USB_EPStartXfer+0x9c0>
 80073ce:	2286      	movs	r2, #134	; 0x86
 80073d0:	0052      	lsls	r2, r2, #1
 80073d2:	18bb      	adds	r3, r7, r2
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	095b      	lsrs	r3, r3, #5
 80073d8:	21f0      	movs	r1, #240	; 0xf0
 80073da:	1879      	adds	r1, r7, r1
 80073dc:	600b      	str	r3, [r1, #0]
 80073de:	18bb      	adds	r3, r7, r2
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	221f      	movs	r2, #31
 80073e4:	4013      	ands	r3, r2
 80073e6:	d105      	bne.n	80073f4 <USB_EPStartXfer+0x95c>
 80073e8:	22f0      	movs	r2, #240	; 0xf0
 80073ea:	18bb      	adds	r3, r7, r2
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	3b01      	subs	r3, #1
 80073f0:	18ba      	adds	r2, r7, r2
 80073f2:	6013      	str	r3, [r2, #0]
 80073f4:	23f0      	movs	r3, #240	; 0xf0
 80073f6:	18fb      	adds	r3, r7, r3
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	029b      	lsls	r3, r3, #10
 80073fe:	b29b      	uxth	r3, r3
 8007400:	4a6b      	ldr	r2, [pc, #428]	; (80075b0 <USB_EPStartXfer+0xb18>)
 8007402:	4313      	orrs	r3, r2
 8007404:	b29a      	uxth	r2, r3
 8007406:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8007408:	801a      	strh	r2, [r3, #0]
 800740a:	e025      	b.n	8007458 <USB_EPStartXfer+0x9c0>
 800740c:	683b      	ldr	r3, [r7, #0]
 800740e:	785b      	ldrb	r3, [r3, #1]
 8007410:	2b01      	cmp	r3, #1
 8007412:	d121      	bne.n	8007458 <USB_EPStartXfer+0x9c0>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2188      	movs	r1, #136	; 0x88
 8007418:	187a      	adds	r2, r7, r1
 800741a:	6013      	str	r3, [r2, #0]
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2250      	movs	r2, #80	; 0x50
 8007420:	5a9b      	ldrh	r3, [r3, r2]
 8007422:	b29b      	uxth	r3, r3
 8007424:	001a      	movs	r2, r3
 8007426:	187b      	adds	r3, r7, r1
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	189b      	adds	r3, r3, r2
 800742c:	187a      	adds	r2, r7, r1
 800742e:	6013      	str	r3, [r2, #0]
 8007430:	683b      	ldr	r3, [r7, #0]
 8007432:	781b      	ldrb	r3, [r3, #0]
 8007434:	00da      	lsls	r2, r3, #3
 8007436:	187b      	adds	r3, r7, r1
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	18d3      	adds	r3, r2, r3
 800743c:	4a5d      	ldr	r2, [pc, #372]	; (80075b4 <USB_EPStartXfer+0xb1c>)
 800743e:	4694      	mov	ip, r2
 8007440:	4463      	add	r3, ip
 8007442:	2184      	movs	r1, #132	; 0x84
 8007444:	187a      	adds	r2, r7, r1
 8007446:	6013      	str	r3, [r2, #0]
 8007448:	2386      	movs	r3, #134	; 0x86
 800744a:	005b      	lsls	r3, r3, #1
 800744c:	18fb      	adds	r3, r7, r3
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	b29a      	uxth	r2, r3
 8007452:	187b      	adds	r3, r7, r1
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007458:	2385      	movs	r3, #133	; 0x85
 800745a:	005b      	lsls	r3, r3, #1
 800745c:	18fb      	adds	r3, r7, r3
 800745e:	683a      	ldr	r2, [r7, #0]
 8007460:	8912      	ldrh	r2, [r2, #8]
 8007462:	801a      	strh	r2, [r3, #0]
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	6959      	ldr	r1, [r3, #20]
 8007468:	2386      	movs	r3, #134	; 0x86
 800746a:	005b      	lsls	r3, r3, #1
 800746c:	18fb      	adds	r3, r7, r3
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	b29c      	uxth	r4, r3
 8007472:	2385      	movs	r3, #133	; 0x85
 8007474:	005b      	lsls	r3, r3, #1
 8007476:	18fb      	adds	r3, r7, r3
 8007478:	881a      	ldrh	r2, [r3, #0]
 800747a:	6878      	ldr	r0, [r7, #4]
 800747c:	0023      	movs	r3, r4
 800747e:	f000 fd9b 	bl	8007fb8 <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	785b      	ldrb	r3, [r3, #1]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d117      	bne.n	80074ba <USB_EPStartXfer+0xa22>
 800748a:	687a      	ldr	r2, [r7, #4]
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	781b      	ldrb	r3, [r3, #0]
 8007490:	009b      	lsls	r3, r3, #2
 8007492:	18d3      	adds	r3, r2, r3
 8007494:	881b      	ldrh	r3, [r3, #0]
 8007496:	b29a      	uxth	r2, r3
 8007498:	2068      	movs	r0, #104	; 0x68
 800749a:	183b      	adds	r3, r7, r0
 800749c:	4946      	ldr	r1, [pc, #280]	; (80075b8 <USB_EPStartXfer+0xb20>)
 800749e:	400a      	ands	r2, r1
 80074a0:	801a      	strh	r2, [r3, #0]
 80074a2:	687a      	ldr	r2, [r7, #4]
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	781b      	ldrb	r3, [r3, #0]
 80074a8:	009b      	lsls	r3, r3, #2
 80074aa:	18d3      	adds	r3, r2, r3
 80074ac:	183a      	adds	r2, r7, r0
 80074ae:	8812      	ldrh	r2, [r2, #0]
 80074b0:	4942      	ldr	r1, [pc, #264]	; (80075bc <USB_EPStartXfer+0xb24>)
 80074b2:	430a      	orrs	r2, r1
 80074b4:	b292      	uxth	r2, r2
 80074b6:	801a      	strh	r2, [r3, #0]
 80074b8:	e01a      	b.n	80074f0 <USB_EPStartXfer+0xa58>
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	785b      	ldrb	r3, [r3, #1]
 80074be:	2b01      	cmp	r3, #1
 80074c0:	d116      	bne.n	80074f0 <USB_EPStartXfer+0xa58>
 80074c2:	687a      	ldr	r2, [r7, #4]
 80074c4:	683b      	ldr	r3, [r7, #0]
 80074c6:	781b      	ldrb	r3, [r3, #0]
 80074c8:	009b      	lsls	r3, r3, #2
 80074ca:	18d3      	adds	r3, r2, r3
 80074cc:	881b      	ldrh	r3, [r3, #0]
 80074ce:	b29a      	uxth	r2, r3
 80074d0:	206a      	movs	r0, #106	; 0x6a
 80074d2:	183b      	adds	r3, r7, r0
 80074d4:	4938      	ldr	r1, [pc, #224]	; (80075b8 <USB_EPStartXfer+0xb20>)
 80074d6:	400a      	ands	r2, r1
 80074d8:	801a      	strh	r2, [r3, #0]
 80074da:	687a      	ldr	r2, [r7, #4]
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	781b      	ldrb	r3, [r3, #0]
 80074e0:	009b      	lsls	r3, r3, #2
 80074e2:	18d3      	adds	r3, r2, r3
 80074e4:	183a      	adds	r2, r7, r0
 80074e6:	8812      	ldrh	r2, [r2, #0]
 80074e8:	4935      	ldr	r1, [pc, #212]	; (80075c0 <USB_EPStartXfer+0xb28>)
 80074ea:	430a      	orrs	r2, r1
 80074ec:	b292      	uxth	r2, r2
 80074ee:	801a      	strh	r2, [r3, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80074f0:	687a      	ldr	r2, [r7, #4]
 80074f2:	683b      	ldr	r3, [r7, #0]
 80074f4:	781b      	ldrb	r3, [r3, #0]
 80074f6:	009b      	lsls	r3, r3, #2
 80074f8:	18d3      	adds	r3, r2, r3
 80074fa:	881b      	ldrh	r3, [r3, #0]
 80074fc:	b29a      	uxth	r2, r3
 80074fe:	4b31      	ldr	r3, [pc, #196]	; (80075c4 <USB_EPStartXfer+0xb2c>)
 8007500:	2188      	movs	r1, #136	; 0x88
 8007502:	0049      	lsls	r1, r1, #1
 8007504:	468c      	mov	ip, r1
 8007506:	44bc      	add	ip, r7
 8007508:	4463      	add	r3, ip
 800750a:	492f      	ldr	r1, [pc, #188]	; (80075c8 <USB_EPStartXfer+0xb30>)
 800750c:	400a      	ands	r2, r1
 800750e:	801a      	strh	r2, [r3, #0]
 8007510:	4b2c      	ldr	r3, [pc, #176]	; (80075c4 <USB_EPStartXfer+0xb2c>)
 8007512:	2288      	movs	r2, #136	; 0x88
 8007514:	0052      	lsls	r2, r2, #1
 8007516:	4694      	mov	ip, r2
 8007518:	44bc      	add	ip, r7
 800751a:	4463      	add	r3, ip
 800751c:	4a29      	ldr	r2, [pc, #164]	; (80075c4 <USB_EPStartXfer+0xb2c>)
 800751e:	2188      	movs	r1, #136	; 0x88
 8007520:	0049      	lsls	r1, r1, #1
 8007522:	468c      	mov	ip, r1
 8007524:	44bc      	add	ip, r7
 8007526:	4462      	add	r2, ip
 8007528:	8812      	ldrh	r2, [r2, #0]
 800752a:	2110      	movs	r1, #16
 800752c:	404a      	eors	r2, r1
 800752e:	801a      	strh	r2, [r3, #0]
 8007530:	4b24      	ldr	r3, [pc, #144]	; (80075c4 <USB_EPStartXfer+0xb2c>)
 8007532:	2288      	movs	r2, #136	; 0x88
 8007534:	0052      	lsls	r2, r2, #1
 8007536:	4694      	mov	ip, r2
 8007538:	44bc      	add	ip, r7
 800753a:	4463      	add	r3, ip
 800753c:	4a21      	ldr	r2, [pc, #132]	; (80075c4 <USB_EPStartXfer+0xb2c>)
 800753e:	2188      	movs	r1, #136	; 0x88
 8007540:	0049      	lsls	r1, r1, #1
 8007542:	468c      	mov	ip, r1
 8007544:	44bc      	add	ip, r7
 8007546:	4462      	add	r2, ip
 8007548:	8812      	ldrh	r2, [r2, #0]
 800754a:	2120      	movs	r1, #32
 800754c:	404a      	eors	r2, r1
 800754e:	801a      	strh	r2, [r3, #0]
 8007550:	687a      	ldr	r2, [r7, #4]
 8007552:	683b      	ldr	r3, [r7, #0]
 8007554:	781b      	ldrb	r3, [r3, #0]
 8007556:	009b      	lsls	r3, r3, #2
 8007558:	18d3      	adds	r3, r2, r3
 800755a:	4a1a      	ldr	r2, [pc, #104]	; (80075c4 <USB_EPStartXfer+0xb2c>)
 800755c:	2188      	movs	r1, #136	; 0x88
 800755e:	0049      	lsls	r1, r1, #1
 8007560:	468c      	mov	ip, r1
 8007562:	44bc      	add	ip, r7
 8007564:	4462      	add	r2, ip
 8007566:	8812      	ldrh	r2, [r2, #0]
 8007568:	4918      	ldr	r1, [pc, #96]	; (80075cc <USB_EPStartXfer+0xb34>)
 800756a:	430a      	orrs	r2, r1
 800756c:	b292      	uxth	r2, r2
 800756e:	801a      	strh	r2, [r3, #0]
 8007570:	f000 fbdd 	bl	8007d2e <USB_EPStartXfer+0x1296>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007574:	683b      	ldr	r3, [r7, #0]
 8007576:	7b1b      	ldrb	r3, [r3, #12]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d000      	beq.n	800757e <USB_EPStartXfer+0xae6>
 800757c:	e0ac      	b.n	80076d8 <USB_EPStartXfer+0xc40>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800757e:	683b      	ldr	r3, [r7, #0]
 8007580:	699a      	ldr	r2, [r3, #24]
 8007582:	683b      	ldr	r3, [r7, #0]
 8007584:	691b      	ldr	r3, [r3, #16]
 8007586:	429a      	cmp	r2, r3
 8007588:	d922      	bls.n	80075d0 <USB_EPStartXfer+0xb38>
      {
        len = ep->maxpacket;
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	691b      	ldr	r3, [r3, #16]
 800758e:	2186      	movs	r1, #134	; 0x86
 8007590:	0049      	lsls	r1, r1, #1
 8007592:	187a      	adds	r2, r7, r1
 8007594:	6013      	str	r3, [r2, #0]
        ep->xfer_len -= len;
 8007596:	683b      	ldr	r3, [r7, #0]
 8007598:	699a      	ldr	r2, [r3, #24]
 800759a:	187b      	adds	r3, r7, r1
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	1ad2      	subs	r2, r2, r3
 80075a0:	683b      	ldr	r3, [r7, #0]
 80075a2:	619a      	str	r2, [r3, #24]
 80075a4:	e01d      	b.n	80075e2 <USB_EPStartXfer+0xb4a>
 80075a6:	46c0      	nop			; (mov r8, r8)
 80075a8:	00000406 	.word	0x00000406
 80075ac:	ffff83ff 	.word	0xffff83ff
 80075b0:	ffff8000 	.word	0xffff8000
 80075b4:	00000402 	.word	0x00000402
 80075b8:	ffff8f8f 	.word	0xffff8f8f
 80075bc:	ffff80c0 	.word	0xffff80c0
 80075c0:	ffffc080 	.word	0xffffc080
 80075c4:	fffffefe 	.word	0xfffffefe
 80075c8:	ffff8fbf 	.word	0xffff8fbf
 80075cc:	ffff8080 	.word	0xffff8080
      }
      else
      {
        len = ep->xfer_len;
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	699b      	ldr	r3, [r3, #24]
 80075d4:	2286      	movs	r2, #134	; 0x86
 80075d6:	0052      	lsls	r2, r2, #1
 80075d8:	18ba      	adds	r2, r7, r2
 80075da:	6013      	str	r3, [r2, #0]
        ep->xfer_len = 0U;
 80075dc:	683b      	ldr	r3, [r7, #0]
 80075de:	2200      	movs	r2, #0
 80075e0:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2194      	movs	r1, #148	; 0x94
 80075e6:	187a      	adds	r2, r7, r1
 80075e8:	6013      	str	r3, [r2, #0]
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2250      	movs	r2, #80	; 0x50
 80075ee:	5a9b      	ldrh	r3, [r3, r2]
 80075f0:	b29b      	uxth	r3, r3
 80075f2:	001a      	movs	r2, r3
 80075f4:	187b      	adds	r3, r7, r1
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	189b      	adds	r3, r3, r2
 80075fa:	187a      	adds	r2, r7, r1
 80075fc:	6013      	str	r3, [r2, #0]
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	781b      	ldrb	r3, [r3, #0]
 8007602:	00da      	lsls	r2, r3, #3
 8007604:	187b      	adds	r3, r7, r1
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	18d3      	adds	r3, r2, r3
 800760a:	4ac2      	ldr	r2, [pc, #776]	; (8007914 <USB_EPStartXfer+0xe7c>)
 800760c:	4694      	mov	ip, r2
 800760e:	4463      	add	r3, ip
 8007610:	2290      	movs	r2, #144	; 0x90
 8007612:	18ba      	adds	r2, r7, r2
 8007614:	6013      	str	r3, [r2, #0]
 8007616:	2386      	movs	r3, #134	; 0x86
 8007618:	005b      	lsls	r3, r3, #1
 800761a:	18fb      	adds	r3, r7, r3
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d115      	bne.n	800764e <USB_EPStartXfer+0xbb6>
 8007622:	2190      	movs	r1, #144	; 0x90
 8007624:	187b      	adds	r3, r7, r1
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	881b      	ldrh	r3, [r3, #0]
 800762a:	b29b      	uxth	r3, r3
 800762c:	4aba      	ldr	r2, [pc, #744]	; (8007918 <USB_EPStartXfer+0xe80>)
 800762e:	4013      	ands	r3, r2
 8007630:	b29a      	uxth	r2, r3
 8007632:	187b      	adds	r3, r7, r1
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	801a      	strh	r2, [r3, #0]
 8007638:	187b      	adds	r3, r7, r1
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	881b      	ldrh	r3, [r3, #0]
 800763e:	b29b      	uxth	r3, r3
 8007640:	4ab6      	ldr	r2, [pc, #728]	; (800791c <USB_EPStartXfer+0xe84>)
 8007642:	4313      	orrs	r3, r2
 8007644:	b29a      	uxth	r2, r3
 8007646:	187b      	adds	r3, r7, r1
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	801a      	strh	r2, [r3, #0]
 800764c:	e34a      	b.n	8007ce4 <USB_EPStartXfer+0x124c>
 800764e:	2386      	movs	r3, #134	; 0x86
 8007650:	005b      	lsls	r3, r3, #1
 8007652:	18fb      	adds	r3, r7, r3
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	2b3e      	cmp	r3, #62	; 0x3e
 8007658:	d81d      	bhi.n	8007696 <USB_EPStartXfer+0xbfe>
 800765a:	2286      	movs	r2, #134	; 0x86
 800765c:	0052      	lsls	r2, r2, #1
 800765e:	18bb      	adds	r3, r7, r2
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	085b      	lsrs	r3, r3, #1
 8007664:	21ec      	movs	r1, #236	; 0xec
 8007666:	1879      	adds	r1, r7, r1
 8007668:	600b      	str	r3, [r1, #0]
 800766a:	18bb      	adds	r3, r7, r2
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	2201      	movs	r2, #1
 8007670:	4013      	ands	r3, r2
 8007672:	d005      	beq.n	8007680 <USB_EPStartXfer+0xbe8>
 8007674:	22ec      	movs	r2, #236	; 0xec
 8007676:	18bb      	adds	r3, r7, r2
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	3301      	adds	r3, #1
 800767c:	18ba      	adds	r2, r7, r2
 800767e:	6013      	str	r3, [r2, #0]
 8007680:	23ec      	movs	r3, #236	; 0xec
 8007682:	18fb      	adds	r3, r7, r3
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	b29b      	uxth	r3, r3
 8007688:	029b      	lsls	r3, r3, #10
 800768a:	b29a      	uxth	r2, r3
 800768c:	2390      	movs	r3, #144	; 0x90
 800768e:	18fb      	adds	r3, r7, r3
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	801a      	strh	r2, [r3, #0]
 8007694:	e326      	b.n	8007ce4 <USB_EPStartXfer+0x124c>
 8007696:	2286      	movs	r2, #134	; 0x86
 8007698:	0052      	lsls	r2, r2, #1
 800769a:	18bb      	adds	r3, r7, r2
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	095b      	lsrs	r3, r3, #5
 80076a0:	21ec      	movs	r1, #236	; 0xec
 80076a2:	1879      	adds	r1, r7, r1
 80076a4:	600b      	str	r3, [r1, #0]
 80076a6:	18bb      	adds	r3, r7, r2
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	221f      	movs	r2, #31
 80076ac:	4013      	ands	r3, r2
 80076ae:	d105      	bne.n	80076bc <USB_EPStartXfer+0xc24>
 80076b0:	22ec      	movs	r2, #236	; 0xec
 80076b2:	18bb      	adds	r3, r7, r2
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	3b01      	subs	r3, #1
 80076b8:	18ba      	adds	r2, r7, r2
 80076ba:	6013      	str	r3, [r2, #0]
 80076bc:	23ec      	movs	r3, #236	; 0xec
 80076be:	18fb      	adds	r3, r7, r3
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	b29b      	uxth	r3, r3
 80076c4:	029b      	lsls	r3, r3, #10
 80076c6:	b29b      	uxth	r3, r3
 80076c8:	4a94      	ldr	r2, [pc, #592]	; (800791c <USB_EPStartXfer+0xe84>)
 80076ca:	4313      	orrs	r3, r2
 80076cc:	b29a      	uxth	r2, r3
 80076ce:	2390      	movs	r3, #144	; 0x90
 80076d0:	18fb      	adds	r3, r7, r3
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	801a      	strh	r2, [r3, #0]
 80076d6:	e305      	b.n	8007ce4 <USB_EPStartXfer+0x124c>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	78db      	ldrb	r3, [r3, #3]
 80076dc:	2b02      	cmp	r3, #2
 80076de:	d000      	beq.n	80076e2 <USB_EPStartXfer+0xc4a>
 80076e0:	e182      	b.n	80079e8 <USB_EPStartXfer+0xf50>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	785b      	ldrb	r3, [r3, #1]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d000      	beq.n	80076ec <USB_EPStartXfer+0xc54>
 80076ea:	e072      	b.n	80077d2 <USB_EPStartXfer+0xd3a>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	21b0      	movs	r1, #176	; 0xb0
 80076f0:	187a      	adds	r2, r7, r1
 80076f2:	6013      	str	r3, [r2, #0]
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	2250      	movs	r2, #80	; 0x50
 80076f8:	5a9b      	ldrh	r3, [r3, r2]
 80076fa:	b29b      	uxth	r3, r3
 80076fc:	001a      	movs	r2, r3
 80076fe:	187b      	adds	r3, r7, r1
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	189b      	adds	r3, r3, r2
 8007704:	187a      	adds	r2, r7, r1
 8007706:	6013      	str	r3, [r2, #0]
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	781b      	ldrb	r3, [r3, #0]
 800770c:	00da      	lsls	r2, r3, #3
 800770e:	187b      	adds	r3, r7, r1
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	18d3      	adds	r3, r2, r3
 8007714:	4a82      	ldr	r2, [pc, #520]	; (8007920 <USB_EPStartXfer+0xe88>)
 8007716:	4694      	mov	ip, r2
 8007718:	4463      	add	r3, ip
 800771a:	22ac      	movs	r2, #172	; 0xac
 800771c:	18ba      	adds	r2, r7, r2
 800771e:	6013      	str	r3, [r2, #0]
 8007720:	683b      	ldr	r3, [r7, #0]
 8007722:	691b      	ldr	r3, [r3, #16]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d115      	bne.n	8007754 <USB_EPStartXfer+0xcbc>
 8007728:	21ac      	movs	r1, #172	; 0xac
 800772a:	187b      	adds	r3, r7, r1
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	881b      	ldrh	r3, [r3, #0]
 8007730:	b29b      	uxth	r3, r3
 8007732:	4a79      	ldr	r2, [pc, #484]	; (8007918 <USB_EPStartXfer+0xe80>)
 8007734:	4013      	ands	r3, r2
 8007736:	b29a      	uxth	r2, r3
 8007738:	187b      	adds	r3, r7, r1
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	801a      	strh	r2, [r3, #0]
 800773e:	187b      	adds	r3, r7, r1
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	881b      	ldrh	r3, [r3, #0]
 8007744:	b29b      	uxth	r3, r3
 8007746:	4a75      	ldr	r2, [pc, #468]	; (800791c <USB_EPStartXfer+0xe84>)
 8007748:	4313      	orrs	r3, r2
 800774a:	b29a      	uxth	r2, r3
 800774c:	187b      	adds	r3, r7, r1
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	801a      	strh	r2, [r3, #0]
 8007752:	e062      	b.n	800781a <USB_EPStartXfer+0xd82>
 8007754:	683b      	ldr	r3, [r7, #0]
 8007756:	691b      	ldr	r3, [r3, #16]
 8007758:	2b3e      	cmp	r3, #62	; 0x3e
 800775a:	d81b      	bhi.n	8007794 <USB_EPStartXfer+0xcfc>
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	691b      	ldr	r3, [r3, #16]
 8007760:	085b      	lsrs	r3, r3, #1
 8007762:	22e8      	movs	r2, #232	; 0xe8
 8007764:	18ba      	adds	r2, r7, r2
 8007766:	6013      	str	r3, [r2, #0]
 8007768:	683b      	ldr	r3, [r7, #0]
 800776a:	691b      	ldr	r3, [r3, #16]
 800776c:	2201      	movs	r2, #1
 800776e:	4013      	ands	r3, r2
 8007770:	d005      	beq.n	800777e <USB_EPStartXfer+0xce6>
 8007772:	22e8      	movs	r2, #232	; 0xe8
 8007774:	18bb      	adds	r3, r7, r2
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	3301      	adds	r3, #1
 800777a:	18ba      	adds	r2, r7, r2
 800777c:	6013      	str	r3, [r2, #0]
 800777e:	23e8      	movs	r3, #232	; 0xe8
 8007780:	18fb      	adds	r3, r7, r3
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	b29b      	uxth	r3, r3
 8007786:	029b      	lsls	r3, r3, #10
 8007788:	b29a      	uxth	r2, r3
 800778a:	23ac      	movs	r3, #172	; 0xac
 800778c:	18fb      	adds	r3, r7, r3
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	801a      	strh	r2, [r3, #0]
 8007792:	e042      	b.n	800781a <USB_EPStartXfer+0xd82>
 8007794:	683b      	ldr	r3, [r7, #0]
 8007796:	691b      	ldr	r3, [r3, #16]
 8007798:	095b      	lsrs	r3, r3, #5
 800779a:	22e8      	movs	r2, #232	; 0xe8
 800779c:	18ba      	adds	r2, r7, r2
 800779e:	6013      	str	r3, [r2, #0]
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	691b      	ldr	r3, [r3, #16]
 80077a4:	221f      	movs	r2, #31
 80077a6:	4013      	ands	r3, r2
 80077a8:	d105      	bne.n	80077b6 <USB_EPStartXfer+0xd1e>
 80077aa:	22e8      	movs	r2, #232	; 0xe8
 80077ac:	18bb      	adds	r3, r7, r2
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	3b01      	subs	r3, #1
 80077b2:	18ba      	adds	r2, r7, r2
 80077b4:	6013      	str	r3, [r2, #0]
 80077b6:	23e8      	movs	r3, #232	; 0xe8
 80077b8:	18fb      	adds	r3, r7, r3
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	b29b      	uxth	r3, r3
 80077be:	029b      	lsls	r3, r3, #10
 80077c0:	b29b      	uxth	r3, r3
 80077c2:	4a56      	ldr	r2, [pc, #344]	; (800791c <USB_EPStartXfer+0xe84>)
 80077c4:	4313      	orrs	r3, r2
 80077c6:	b29a      	uxth	r2, r3
 80077c8:	23ac      	movs	r3, #172	; 0xac
 80077ca:	18fb      	adds	r3, r7, r3
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	801a      	strh	r2, [r3, #0]
 80077d0:	e023      	b.n	800781a <USB_EPStartXfer+0xd82>
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	785b      	ldrb	r3, [r3, #1]
 80077d6:	2b01      	cmp	r3, #1
 80077d8:	d11f      	bne.n	800781a <USB_EPStartXfer+0xd82>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	21b8      	movs	r1, #184	; 0xb8
 80077de:	187a      	adds	r2, r7, r1
 80077e0:	6013      	str	r3, [r2, #0]
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2250      	movs	r2, #80	; 0x50
 80077e6:	5a9b      	ldrh	r3, [r3, r2]
 80077e8:	b29b      	uxth	r3, r3
 80077ea:	001a      	movs	r2, r3
 80077ec:	187b      	adds	r3, r7, r1
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	189b      	adds	r3, r3, r2
 80077f2:	187a      	adds	r2, r7, r1
 80077f4:	6013      	str	r3, [r2, #0]
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	781b      	ldrb	r3, [r3, #0]
 80077fa:	00da      	lsls	r2, r3, #3
 80077fc:	187b      	adds	r3, r7, r1
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	18d3      	adds	r3, r2, r3
 8007802:	4a47      	ldr	r2, [pc, #284]	; (8007920 <USB_EPStartXfer+0xe88>)
 8007804:	4694      	mov	ip, r2
 8007806:	4463      	add	r3, ip
 8007808:	21b4      	movs	r1, #180	; 0xb4
 800780a:	187a      	adds	r2, r7, r1
 800780c:	6013      	str	r3, [r2, #0]
 800780e:	683b      	ldr	r3, [r7, #0]
 8007810:	691b      	ldr	r3, [r3, #16]
 8007812:	b29a      	uxth	r2, r3
 8007814:	187b      	adds	r3, r7, r1
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	801a      	strh	r2, [r3, #0]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	22a8      	movs	r2, #168	; 0xa8
 800781e:	18ba      	adds	r2, r7, r2
 8007820:	6013      	str	r3, [r2, #0]
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	785b      	ldrb	r3, [r3, #1]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d000      	beq.n	800782c <USB_EPStartXfer+0xd94>
 800782a:	e07b      	b.n	8007924 <USB_EPStartXfer+0xe8c>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	21a0      	movs	r1, #160	; 0xa0
 8007830:	187a      	adds	r2, r7, r1
 8007832:	6013      	str	r3, [r2, #0]
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	2250      	movs	r2, #80	; 0x50
 8007838:	5a9b      	ldrh	r3, [r3, r2]
 800783a:	b29b      	uxth	r3, r3
 800783c:	001a      	movs	r2, r3
 800783e:	187b      	adds	r3, r7, r1
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	189b      	adds	r3, r3, r2
 8007844:	187a      	adds	r2, r7, r1
 8007846:	6013      	str	r3, [r2, #0]
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	781b      	ldrb	r3, [r3, #0]
 800784c:	00da      	lsls	r2, r3, #3
 800784e:	187b      	adds	r3, r7, r1
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	18d3      	adds	r3, r2, r3
 8007854:	4a2f      	ldr	r2, [pc, #188]	; (8007914 <USB_EPStartXfer+0xe7c>)
 8007856:	4694      	mov	ip, r2
 8007858:	4463      	add	r3, ip
 800785a:	229c      	movs	r2, #156	; 0x9c
 800785c:	18ba      	adds	r2, r7, r2
 800785e:	6013      	str	r3, [r2, #0]
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	691b      	ldr	r3, [r3, #16]
 8007864:	2b00      	cmp	r3, #0
 8007866:	d115      	bne.n	8007894 <USB_EPStartXfer+0xdfc>
 8007868:	219c      	movs	r1, #156	; 0x9c
 800786a:	187b      	adds	r3, r7, r1
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	881b      	ldrh	r3, [r3, #0]
 8007870:	b29b      	uxth	r3, r3
 8007872:	4a29      	ldr	r2, [pc, #164]	; (8007918 <USB_EPStartXfer+0xe80>)
 8007874:	4013      	ands	r3, r2
 8007876:	b29a      	uxth	r2, r3
 8007878:	187b      	adds	r3, r7, r1
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	801a      	strh	r2, [r3, #0]
 800787e:	187b      	adds	r3, r7, r1
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	881b      	ldrh	r3, [r3, #0]
 8007884:	b29b      	uxth	r3, r3
 8007886:	4a25      	ldr	r2, [pc, #148]	; (800791c <USB_EPStartXfer+0xe84>)
 8007888:	4313      	orrs	r3, r2
 800788a:	b29a      	uxth	r2, r3
 800788c:	187b      	adds	r3, r7, r1
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	801a      	strh	r2, [r3, #0]
 8007892:	e068      	b.n	8007966 <USB_EPStartXfer+0xece>
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	691b      	ldr	r3, [r3, #16]
 8007898:	2b3e      	cmp	r3, #62	; 0x3e
 800789a:	d81b      	bhi.n	80078d4 <USB_EPStartXfer+0xe3c>
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	691b      	ldr	r3, [r3, #16]
 80078a0:	085b      	lsrs	r3, r3, #1
 80078a2:	22e4      	movs	r2, #228	; 0xe4
 80078a4:	18ba      	adds	r2, r7, r2
 80078a6:	6013      	str	r3, [r2, #0]
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	691b      	ldr	r3, [r3, #16]
 80078ac:	2201      	movs	r2, #1
 80078ae:	4013      	ands	r3, r2
 80078b0:	d005      	beq.n	80078be <USB_EPStartXfer+0xe26>
 80078b2:	22e4      	movs	r2, #228	; 0xe4
 80078b4:	18bb      	adds	r3, r7, r2
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	3301      	adds	r3, #1
 80078ba:	18ba      	adds	r2, r7, r2
 80078bc:	6013      	str	r3, [r2, #0]
 80078be:	23e4      	movs	r3, #228	; 0xe4
 80078c0:	18fb      	adds	r3, r7, r3
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	b29b      	uxth	r3, r3
 80078c6:	029b      	lsls	r3, r3, #10
 80078c8:	b29a      	uxth	r2, r3
 80078ca:	239c      	movs	r3, #156	; 0x9c
 80078cc:	18fb      	adds	r3, r7, r3
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	801a      	strh	r2, [r3, #0]
 80078d2:	e048      	b.n	8007966 <USB_EPStartXfer+0xece>
 80078d4:	683b      	ldr	r3, [r7, #0]
 80078d6:	691b      	ldr	r3, [r3, #16]
 80078d8:	095b      	lsrs	r3, r3, #5
 80078da:	22e4      	movs	r2, #228	; 0xe4
 80078dc:	18ba      	adds	r2, r7, r2
 80078de:	6013      	str	r3, [r2, #0]
 80078e0:	683b      	ldr	r3, [r7, #0]
 80078e2:	691b      	ldr	r3, [r3, #16]
 80078e4:	221f      	movs	r2, #31
 80078e6:	4013      	ands	r3, r2
 80078e8:	d105      	bne.n	80078f6 <USB_EPStartXfer+0xe5e>
 80078ea:	22e4      	movs	r2, #228	; 0xe4
 80078ec:	18bb      	adds	r3, r7, r2
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	3b01      	subs	r3, #1
 80078f2:	18ba      	adds	r2, r7, r2
 80078f4:	6013      	str	r3, [r2, #0]
 80078f6:	23e4      	movs	r3, #228	; 0xe4
 80078f8:	18fb      	adds	r3, r7, r3
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	b29b      	uxth	r3, r3
 80078fe:	029b      	lsls	r3, r3, #10
 8007900:	b29b      	uxth	r3, r3
 8007902:	4a06      	ldr	r2, [pc, #24]	; (800791c <USB_EPStartXfer+0xe84>)
 8007904:	4313      	orrs	r3, r2
 8007906:	b29a      	uxth	r2, r3
 8007908:	239c      	movs	r3, #156	; 0x9c
 800790a:	18fb      	adds	r3, r7, r3
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	801a      	strh	r2, [r3, #0]
 8007910:	e029      	b.n	8007966 <USB_EPStartXfer+0xece>
 8007912:	46c0      	nop			; (mov r8, r8)
 8007914:	00000406 	.word	0x00000406
 8007918:	ffff83ff 	.word	0xffff83ff
 800791c:	ffff8000 	.word	0xffff8000
 8007920:	00000402 	.word	0x00000402
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	785b      	ldrb	r3, [r3, #1]
 8007928:	2b01      	cmp	r3, #1
 800792a:	d11c      	bne.n	8007966 <USB_EPStartXfer+0xece>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2250      	movs	r2, #80	; 0x50
 8007930:	5a9b      	ldrh	r3, [r3, r2]
 8007932:	b29b      	uxth	r3, r3
 8007934:	001a      	movs	r2, r3
 8007936:	21a8      	movs	r1, #168	; 0xa8
 8007938:	187b      	adds	r3, r7, r1
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	189b      	adds	r3, r3, r2
 800793e:	187a      	adds	r2, r7, r1
 8007940:	6013      	str	r3, [r2, #0]
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	781b      	ldrb	r3, [r3, #0]
 8007946:	00da      	lsls	r2, r3, #3
 8007948:	187b      	adds	r3, r7, r1
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	18d3      	adds	r3, r2, r3
 800794e:	4acc      	ldr	r2, [pc, #816]	; (8007c80 <USB_EPStartXfer+0x11e8>)
 8007950:	4694      	mov	ip, r2
 8007952:	4463      	add	r3, ip
 8007954:	21a4      	movs	r1, #164	; 0xa4
 8007956:	187a      	adds	r2, r7, r1
 8007958:	6013      	str	r3, [r2, #0]
 800795a:	683b      	ldr	r3, [r7, #0]
 800795c:	691b      	ldr	r3, [r3, #16]
 800795e:	b29a      	uxth	r2, r3
 8007960:	187b      	adds	r3, r7, r1
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	69db      	ldr	r3, [r3, #28]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d100      	bne.n	8007970 <USB_EPStartXfer+0xed8>
 800796e:	e1b9      	b.n	8007ce4 <USB_EPStartXfer+0x124c>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007970:	687a      	ldr	r2, [r7, #4]
 8007972:	683b      	ldr	r3, [r7, #0]
 8007974:	781b      	ldrb	r3, [r3, #0]
 8007976:	009b      	lsls	r3, r3, #2
 8007978:	18d2      	adds	r2, r2, r3
 800797a:	219a      	movs	r1, #154	; 0x9a
 800797c:	187b      	adds	r3, r7, r1
 800797e:	8812      	ldrh	r2, [r2, #0]
 8007980:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007982:	187b      	adds	r3, r7, r1
 8007984:	881a      	ldrh	r2, [r3, #0]
 8007986:	2380      	movs	r3, #128	; 0x80
 8007988:	01db      	lsls	r3, r3, #7
 800798a:	4013      	ands	r3, r2
 800798c:	d005      	beq.n	800799a <USB_EPStartXfer+0xf02>
 800798e:	239a      	movs	r3, #154	; 0x9a
 8007990:	18fb      	adds	r3, r7, r3
 8007992:	881b      	ldrh	r3, [r3, #0]
 8007994:	2240      	movs	r2, #64	; 0x40
 8007996:	4013      	ands	r3, r2
 8007998:	d10e      	bne.n	80079b8 <USB_EPStartXfer+0xf20>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800799a:	239a      	movs	r3, #154	; 0x9a
 800799c:	18fb      	adds	r3, r7, r3
 800799e:	881a      	ldrh	r2, [r3, #0]
 80079a0:	2380      	movs	r3, #128	; 0x80
 80079a2:	01db      	lsls	r3, r3, #7
 80079a4:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80079a6:	d000      	beq.n	80079aa <USB_EPStartXfer+0xf12>
 80079a8:	e19c      	b.n	8007ce4 <USB_EPStartXfer+0x124c>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80079aa:	239a      	movs	r3, #154	; 0x9a
 80079ac:	18fb      	adds	r3, r7, r3
 80079ae:	881b      	ldrh	r3, [r3, #0]
 80079b0:	2240      	movs	r2, #64	; 0x40
 80079b2:	4013      	ands	r3, r2
 80079b4:	d000      	beq.n	80079b8 <USB_EPStartXfer+0xf20>
 80079b6:	e195      	b.n	8007ce4 <USB_EPStartXfer+0x124c>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 80079b8:	687a      	ldr	r2, [r7, #4]
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	781b      	ldrb	r3, [r3, #0]
 80079be:	009b      	lsls	r3, r3, #2
 80079c0:	18d3      	adds	r3, r2, r3
 80079c2:	881b      	ldrh	r3, [r3, #0]
 80079c4:	b29a      	uxth	r2, r3
 80079c6:	2098      	movs	r0, #152	; 0x98
 80079c8:	183b      	adds	r3, r7, r0
 80079ca:	49ae      	ldr	r1, [pc, #696]	; (8007c84 <USB_EPStartXfer+0x11ec>)
 80079cc:	400a      	ands	r2, r1
 80079ce:	801a      	strh	r2, [r3, #0]
 80079d0:	687a      	ldr	r2, [r7, #4]
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	781b      	ldrb	r3, [r3, #0]
 80079d6:	009b      	lsls	r3, r3, #2
 80079d8:	18d3      	adds	r3, r2, r3
 80079da:	183a      	adds	r2, r7, r0
 80079dc:	8812      	ldrh	r2, [r2, #0]
 80079de:	49aa      	ldr	r1, [pc, #680]	; (8007c88 <USB_EPStartXfer+0x11f0>)
 80079e0:	430a      	orrs	r2, r1
 80079e2:	b292      	uxth	r2, r2
 80079e4:	801a      	strh	r2, [r3, #0]
 80079e6:	e17d      	b.n	8007ce4 <USB_EPStartXfer+0x124c>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	78db      	ldrb	r3, [r3, #3]
 80079ec:	2b01      	cmp	r3, #1
 80079ee:	d000      	beq.n	80079f2 <USB_EPStartXfer+0xf5a>
 80079f0:	e176      	b.n	8007ce0 <USB_EPStartXfer+0x1248>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	699a      	ldr	r2, [r3, #24]
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	691b      	ldr	r3, [r3, #16]
 80079fa:	429a      	cmp	r2, r3
 80079fc:	d90d      	bls.n	8007a1a <USB_EPStartXfer+0xf82>
        {
          len = ep->maxpacket;
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	691b      	ldr	r3, [r3, #16]
 8007a02:	2186      	movs	r1, #134	; 0x86
 8007a04:	0049      	lsls	r1, r1, #1
 8007a06:	187a      	adds	r2, r7, r1
 8007a08:	6013      	str	r3, [r2, #0]
          ep->xfer_len -= len;
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	699a      	ldr	r2, [r3, #24]
 8007a0e:	187b      	adds	r3, r7, r1
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	1ad2      	subs	r2, r2, r3
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	619a      	str	r2, [r3, #24]
 8007a18:	e008      	b.n	8007a2c <USB_EPStartXfer+0xf94>
        }
        else
        {
          len = ep->xfer_len;
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	699b      	ldr	r3, [r3, #24]
 8007a1e:	2286      	movs	r2, #134	; 0x86
 8007a20:	0052      	lsls	r2, r2, #1
 8007a22:	18ba      	adds	r2, r7, r2
 8007a24:	6013      	str	r3, [r2, #0]
          ep->xfer_len = 0U;
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	2200      	movs	r2, #0
 8007a2a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	785b      	ldrb	r3, [r3, #1]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d000      	beq.n	8007a36 <USB_EPStartXfer+0xf9e>
 8007a34:	e07a      	b.n	8007b2c <USB_EPStartXfer+0x1094>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	21d0      	movs	r1, #208	; 0xd0
 8007a3a:	187a      	adds	r2, r7, r1
 8007a3c:	6013      	str	r3, [r2, #0]
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2250      	movs	r2, #80	; 0x50
 8007a42:	5a9b      	ldrh	r3, [r3, r2]
 8007a44:	b29b      	uxth	r3, r3
 8007a46:	001a      	movs	r2, r3
 8007a48:	187b      	adds	r3, r7, r1
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	189b      	adds	r3, r3, r2
 8007a4e:	187a      	adds	r2, r7, r1
 8007a50:	6013      	str	r3, [r2, #0]
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	781b      	ldrb	r3, [r3, #0]
 8007a56:	00da      	lsls	r2, r3, #3
 8007a58:	187b      	adds	r3, r7, r1
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	18d3      	adds	r3, r2, r3
 8007a5e:	4a8b      	ldr	r2, [pc, #556]	; (8007c8c <USB_EPStartXfer+0x11f4>)
 8007a60:	4694      	mov	ip, r2
 8007a62:	4463      	add	r3, ip
 8007a64:	22cc      	movs	r2, #204	; 0xcc
 8007a66:	18ba      	adds	r2, r7, r2
 8007a68:	6013      	str	r3, [r2, #0]
 8007a6a:	2386      	movs	r3, #134	; 0x86
 8007a6c:	005b      	lsls	r3, r3, #1
 8007a6e:	18fb      	adds	r3, r7, r3
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d115      	bne.n	8007aa2 <USB_EPStartXfer+0x100a>
 8007a76:	21cc      	movs	r1, #204	; 0xcc
 8007a78:	187b      	adds	r3, r7, r1
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	881b      	ldrh	r3, [r3, #0]
 8007a7e:	b29b      	uxth	r3, r3
 8007a80:	4a83      	ldr	r2, [pc, #524]	; (8007c90 <USB_EPStartXfer+0x11f8>)
 8007a82:	4013      	ands	r3, r2
 8007a84:	b29a      	uxth	r2, r3
 8007a86:	187b      	adds	r3, r7, r1
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	801a      	strh	r2, [r3, #0]
 8007a8c:	187b      	adds	r3, r7, r1
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	881b      	ldrh	r3, [r3, #0]
 8007a92:	b29b      	uxth	r3, r3
 8007a94:	4a7f      	ldr	r2, [pc, #508]	; (8007c94 <USB_EPStartXfer+0x11fc>)
 8007a96:	4313      	orrs	r3, r2
 8007a98:	b29a      	uxth	r2, r3
 8007a9a:	187b      	adds	r3, r7, r1
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	801a      	strh	r2, [r3, #0]
 8007aa0:	e06a      	b.n	8007b78 <USB_EPStartXfer+0x10e0>
 8007aa2:	2386      	movs	r3, #134	; 0x86
 8007aa4:	005b      	lsls	r3, r3, #1
 8007aa6:	18fb      	adds	r3, r7, r3
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	2b3e      	cmp	r3, #62	; 0x3e
 8007aac:	d81d      	bhi.n	8007aea <USB_EPStartXfer+0x1052>
 8007aae:	2286      	movs	r2, #134	; 0x86
 8007ab0:	0052      	lsls	r2, r2, #1
 8007ab2:	18bb      	adds	r3, r7, r2
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	085b      	lsrs	r3, r3, #1
 8007ab8:	21e0      	movs	r1, #224	; 0xe0
 8007aba:	1879      	adds	r1, r7, r1
 8007abc:	600b      	str	r3, [r1, #0]
 8007abe:	18bb      	adds	r3, r7, r2
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	2201      	movs	r2, #1
 8007ac4:	4013      	ands	r3, r2
 8007ac6:	d005      	beq.n	8007ad4 <USB_EPStartXfer+0x103c>
 8007ac8:	22e0      	movs	r2, #224	; 0xe0
 8007aca:	18bb      	adds	r3, r7, r2
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	3301      	adds	r3, #1
 8007ad0:	18ba      	adds	r2, r7, r2
 8007ad2:	6013      	str	r3, [r2, #0]
 8007ad4:	23e0      	movs	r3, #224	; 0xe0
 8007ad6:	18fb      	adds	r3, r7, r3
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	b29b      	uxth	r3, r3
 8007adc:	029b      	lsls	r3, r3, #10
 8007ade:	b29a      	uxth	r2, r3
 8007ae0:	23cc      	movs	r3, #204	; 0xcc
 8007ae2:	18fb      	adds	r3, r7, r3
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	801a      	strh	r2, [r3, #0]
 8007ae8:	e046      	b.n	8007b78 <USB_EPStartXfer+0x10e0>
 8007aea:	2286      	movs	r2, #134	; 0x86
 8007aec:	0052      	lsls	r2, r2, #1
 8007aee:	18bb      	adds	r3, r7, r2
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	095b      	lsrs	r3, r3, #5
 8007af4:	21e0      	movs	r1, #224	; 0xe0
 8007af6:	1879      	adds	r1, r7, r1
 8007af8:	600b      	str	r3, [r1, #0]
 8007afa:	18bb      	adds	r3, r7, r2
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	221f      	movs	r2, #31
 8007b00:	4013      	ands	r3, r2
 8007b02:	d105      	bne.n	8007b10 <USB_EPStartXfer+0x1078>
 8007b04:	22e0      	movs	r2, #224	; 0xe0
 8007b06:	18bb      	adds	r3, r7, r2
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	3b01      	subs	r3, #1
 8007b0c:	18ba      	adds	r2, r7, r2
 8007b0e:	6013      	str	r3, [r2, #0]
 8007b10:	23e0      	movs	r3, #224	; 0xe0
 8007b12:	18fb      	adds	r3, r7, r3
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	b29b      	uxth	r3, r3
 8007b18:	029b      	lsls	r3, r3, #10
 8007b1a:	b29b      	uxth	r3, r3
 8007b1c:	4a5d      	ldr	r2, [pc, #372]	; (8007c94 <USB_EPStartXfer+0x11fc>)
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	b29a      	uxth	r2, r3
 8007b22:	23cc      	movs	r3, #204	; 0xcc
 8007b24:	18fb      	adds	r3, r7, r3
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	801a      	strh	r2, [r3, #0]
 8007b2a:	e025      	b.n	8007b78 <USB_EPStartXfer+0x10e0>
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	785b      	ldrb	r3, [r3, #1]
 8007b30:	2b01      	cmp	r3, #1
 8007b32:	d121      	bne.n	8007b78 <USB_EPStartXfer+0x10e0>
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	21d8      	movs	r1, #216	; 0xd8
 8007b38:	187a      	adds	r2, r7, r1
 8007b3a:	6013      	str	r3, [r2, #0]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2250      	movs	r2, #80	; 0x50
 8007b40:	5a9b      	ldrh	r3, [r3, r2]
 8007b42:	b29b      	uxth	r3, r3
 8007b44:	001a      	movs	r2, r3
 8007b46:	187b      	adds	r3, r7, r1
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	189b      	adds	r3, r3, r2
 8007b4c:	187a      	adds	r2, r7, r1
 8007b4e:	6013      	str	r3, [r2, #0]
 8007b50:	683b      	ldr	r3, [r7, #0]
 8007b52:	781b      	ldrb	r3, [r3, #0]
 8007b54:	00da      	lsls	r2, r3, #3
 8007b56:	187b      	adds	r3, r7, r1
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	18d3      	adds	r3, r2, r3
 8007b5c:	4a4b      	ldr	r2, [pc, #300]	; (8007c8c <USB_EPStartXfer+0x11f4>)
 8007b5e:	4694      	mov	ip, r2
 8007b60:	4463      	add	r3, ip
 8007b62:	21d4      	movs	r1, #212	; 0xd4
 8007b64:	187a      	adds	r2, r7, r1
 8007b66:	6013      	str	r3, [r2, #0]
 8007b68:	2386      	movs	r3, #134	; 0x86
 8007b6a:	005b      	lsls	r3, r3, #1
 8007b6c:	18fb      	adds	r3, r7, r3
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	b29a      	uxth	r2, r3
 8007b72:	187b      	adds	r3, r7, r1
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	801a      	strh	r2, [r3, #0]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	22c8      	movs	r2, #200	; 0xc8
 8007b7c:	18ba      	adds	r2, r7, r2
 8007b7e:	6013      	str	r3, [r2, #0]
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	785b      	ldrb	r3, [r3, #1]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d000      	beq.n	8007b8a <USB_EPStartXfer+0x10f2>
 8007b88:	e086      	b.n	8007c98 <USB_EPStartXfer+0x1200>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	21c0      	movs	r1, #192	; 0xc0
 8007b8e:	187a      	adds	r2, r7, r1
 8007b90:	6013      	str	r3, [r2, #0]
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2250      	movs	r2, #80	; 0x50
 8007b96:	5a9b      	ldrh	r3, [r3, r2]
 8007b98:	b29b      	uxth	r3, r3
 8007b9a:	001a      	movs	r2, r3
 8007b9c:	187b      	adds	r3, r7, r1
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	189b      	adds	r3, r3, r2
 8007ba2:	187a      	adds	r2, r7, r1
 8007ba4:	6013      	str	r3, [r2, #0]
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	781b      	ldrb	r3, [r3, #0]
 8007baa:	00da      	lsls	r2, r3, #3
 8007bac:	187b      	adds	r3, r7, r1
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	18d3      	adds	r3, r2, r3
 8007bb2:	4a33      	ldr	r2, [pc, #204]	; (8007c80 <USB_EPStartXfer+0x11e8>)
 8007bb4:	4694      	mov	ip, r2
 8007bb6:	4463      	add	r3, ip
 8007bb8:	22bc      	movs	r2, #188	; 0xbc
 8007bba:	18ba      	adds	r2, r7, r2
 8007bbc:	6013      	str	r3, [r2, #0]
 8007bbe:	2386      	movs	r3, #134	; 0x86
 8007bc0:	005b      	lsls	r3, r3, #1
 8007bc2:	18fb      	adds	r3, r7, r3
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d115      	bne.n	8007bf6 <USB_EPStartXfer+0x115e>
 8007bca:	21bc      	movs	r1, #188	; 0xbc
 8007bcc:	187b      	adds	r3, r7, r1
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	881b      	ldrh	r3, [r3, #0]
 8007bd2:	b29b      	uxth	r3, r3
 8007bd4:	4a2e      	ldr	r2, [pc, #184]	; (8007c90 <USB_EPStartXfer+0x11f8>)
 8007bd6:	4013      	ands	r3, r2
 8007bd8:	b29a      	uxth	r2, r3
 8007bda:	187b      	adds	r3, r7, r1
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	801a      	strh	r2, [r3, #0]
 8007be0:	187b      	adds	r3, r7, r1
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	881b      	ldrh	r3, [r3, #0]
 8007be6:	b29b      	uxth	r3, r3
 8007be8:	4a2a      	ldr	r2, [pc, #168]	; (8007c94 <USB_EPStartXfer+0x11fc>)
 8007bea:	4313      	orrs	r3, r2
 8007bec:	b29a      	uxth	r2, r3
 8007bee:	187b      	adds	r3, r7, r1
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	801a      	strh	r2, [r3, #0]
 8007bf4:	e076      	b.n	8007ce4 <USB_EPStartXfer+0x124c>
 8007bf6:	2386      	movs	r3, #134	; 0x86
 8007bf8:	005b      	lsls	r3, r3, #1
 8007bfa:	18fb      	adds	r3, r7, r3
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	2b3e      	cmp	r3, #62	; 0x3e
 8007c00:	d81d      	bhi.n	8007c3e <USB_EPStartXfer+0x11a6>
 8007c02:	2286      	movs	r2, #134	; 0x86
 8007c04:	0052      	lsls	r2, r2, #1
 8007c06:	18bb      	adds	r3, r7, r2
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	085b      	lsrs	r3, r3, #1
 8007c0c:	21dc      	movs	r1, #220	; 0xdc
 8007c0e:	1879      	adds	r1, r7, r1
 8007c10:	600b      	str	r3, [r1, #0]
 8007c12:	18bb      	adds	r3, r7, r2
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	2201      	movs	r2, #1
 8007c18:	4013      	ands	r3, r2
 8007c1a:	d005      	beq.n	8007c28 <USB_EPStartXfer+0x1190>
 8007c1c:	22dc      	movs	r2, #220	; 0xdc
 8007c1e:	18bb      	adds	r3, r7, r2
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	3301      	adds	r3, #1
 8007c24:	18ba      	adds	r2, r7, r2
 8007c26:	6013      	str	r3, [r2, #0]
 8007c28:	23dc      	movs	r3, #220	; 0xdc
 8007c2a:	18fb      	adds	r3, r7, r3
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	b29b      	uxth	r3, r3
 8007c30:	029b      	lsls	r3, r3, #10
 8007c32:	b29a      	uxth	r2, r3
 8007c34:	23bc      	movs	r3, #188	; 0xbc
 8007c36:	18fb      	adds	r3, r7, r3
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	801a      	strh	r2, [r3, #0]
 8007c3c:	e052      	b.n	8007ce4 <USB_EPStartXfer+0x124c>
 8007c3e:	2286      	movs	r2, #134	; 0x86
 8007c40:	0052      	lsls	r2, r2, #1
 8007c42:	18bb      	adds	r3, r7, r2
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	095b      	lsrs	r3, r3, #5
 8007c48:	21dc      	movs	r1, #220	; 0xdc
 8007c4a:	1879      	adds	r1, r7, r1
 8007c4c:	600b      	str	r3, [r1, #0]
 8007c4e:	18bb      	adds	r3, r7, r2
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	221f      	movs	r2, #31
 8007c54:	4013      	ands	r3, r2
 8007c56:	d105      	bne.n	8007c64 <USB_EPStartXfer+0x11cc>
 8007c58:	22dc      	movs	r2, #220	; 0xdc
 8007c5a:	18bb      	adds	r3, r7, r2
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	3b01      	subs	r3, #1
 8007c60:	18ba      	adds	r2, r7, r2
 8007c62:	6013      	str	r3, [r2, #0]
 8007c64:	23dc      	movs	r3, #220	; 0xdc
 8007c66:	18fb      	adds	r3, r7, r3
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	029b      	lsls	r3, r3, #10
 8007c6e:	b29b      	uxth	r3, r3
 8007c70:	4a08      	ldr	r2, [pc, #32]	; (8007c94 <USB_EPStartXfer+0x11fc>)
 8007c72:	4313      	orrs	r3, r2
 8007c74:	b29a      	uxth	r2, r3
 8007c76:	23bc      	movs	r3, #188	; 0xbc
 8007c78:	18fb      	adds	r3, r7, r3
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	801a      	strh	r2, [r3, #0]
 8007c7e:	e031      	b.n	8007ce4 <USB_EPStartXfer+0x124c>
 8007c80:	00000406 	.word	0x00000406
 8007c84:	ffff8f8f 	.word	0xffff8f8f
 8007c88:	ffff80c0 	.word	0xffff80c0
 8007c8c:	00000402 	.word	0x00000402
 8007c90:	ffff83ff 	.word	0xffff83ff
 8007c94:	ffff8000 	.word	0xffff8000
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	785b      	ldrb	r3, [r3, #1]
 8007c9c:	2b01      	cmp	r3, #1
 8007c9e:	d121      	bne.n	8007ce4 <USB_EPStartXfer+0x124c>
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2250      	movs	r2, #80	; 0x50
 8007ca4:	5a9b      	ldrh	r3, [r3, r2]
 8007ca6:	b29b      	uxth	r3, r3
 8007ca8:	001a      	movs	r2, r3
 8007caa:	21c8      	movs	r1, #200	; 0xc8
 8007cac:	187b      	adds	r3, r7, r1
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	189b      	adds	r3, r3, r2
 8007cb2:	187a      	adds	r2, r7, r1
 8007cb4:	6013      	str	r3, [r2, #0]
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	781b      	ldrb	r3, [r3, #0]
 8007cba:	00da      	lsls	r2, r3, #3
 8007cbc:	187b      	adds	r3, r7, r1
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	18d3      	adds	r3, r2, r3
 8007cc2:	4a1d      	ldr	r2, [pc, #116]	; (8007d38 <USB_EPStartXfer+0x12a0>)
 8007cc4:	4694      	mov	ip, r2
 8007cc6:	4463      	add	r3, ip
 8007cc8:	21c4      	movs	r1, #196	; 0xc4
 8007cca:	187a      	adds	r2, r7, r1
 8007ccc:	6013      	str	r3, [r2, #0]
 8007cce:	2386      	movs	r3, #134	; 0x86
 8007cd0:	005b      	lsls	r3, r3, #1
 8007cd2:	18fb      	adds	r3, r7, r3
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	b29a      	uxth	r2, r3
 8007cd8:	187b      	adds	r3, r7, r1
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	801a      	strh	r2, [r3, #0]
 8007cde:	e001      	b.n	8007ce4 <USB_EPStartXfer+0x124c>
      }
      else
      {
        return HAL_ERROR;
 8007ce0:	2301      	movs	r3, #1
 8007ce2:	e025      	b.n	8007d30 <USB_EPStartXfer+0x1298>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007ce4:	687a      	ldr	r2, [r7, #4]
 8007ce6:	683b      	ldr	r3, [r7, #0]
 8007ce8:	781b      	ldrb	r3, [r3, #0]
 8007cea:	009b      	lsls	r3, r3, #2
 8007cec:	18d3      	adds	r3, r2, r3
 8007cee:	881b      	ldrh	r3, [r3, #0]
 8007cf0:	b29a      	uxth	r2, r3
 8007cf2:	208e      	movs	r0, #142	; 0x8e
 8007cf4:	183b      	adds	r3, r7, r0
 8007cf6:	4911      	ldr	r1, [pc, #68]	; (8007d3c <USB_EPStartXfer+0x12a4>)
 8007cf8:	400a      	ands	r2, r1
 8007cfa:	801a      	strh	r2, [r3, #0]
 8007cfc:	183b      	adds	r3, r7, r0
 8007cfe:	183a      	adds	r2, r7, r0
 8007d00:	8812      	ldrh	r2, [r2, #0]
 8007d02:	2180      	movs	r1, #128	; 0x80
 8007d04:	0149      	lsls	r1, r1, #5
 8007d06:	404a      	eors	r2, r1
 8007d08:	801a      	strh	r2, [r3, #0]
 8007d0a:	183b      	adds	r3, r7, r0
 8007d0c:	183a      	adds	r2, r7, r0
 8007d0e:	8812      	ldrh	r2, [r2, #0]
 8007d10:	2180      	movs	r1, #128	; 0x80
 8007d12:	0189      	lsls	r1, r1, #6
 8007d14:	404a      	eors	r2, r1
 8007d16:	801a      	strh	r2, [r3, #0]
 8007d18:	687a      	ldr	r2, [r7, #4]
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	781b      	ldrb	r3, [r3, #0]
 8007d1e:	009b      	lsls	r3, r3, #2
 8007d20:	18d3      	adds	r3, r2, r3
 8007d22:	183a      	adds	r2, r7, r0
 8007d24:	8812      	ldrh	r2, [r2, #0]
 8007d26:	4906      	ldr	r1, [pc, #24]	; (8007d40 <USB_EPStartXfer+0x12a8>)
 8007d28:	430a      	orrs	r2, r1
 8007d2a:	b292      	uxth	r2, r2
 8007d2c:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 8007d2e:	2300      	movs	r3, #0
}
 8007d30:	0018      	movs	r0, r3
 8007d32:	46bd      	mov	sp, r7
 8007d34:	b044      	add	sp, #272	; 0x110
 8007d36:	bdb0      	pop	{r4, r5, r7, pc}
 8007d38:	00000406 	.word	0x00000406
 8007d3c:	ffffbf8f 	.word	0xffffbf8f
 8007d40:	ffff8080 	.word	0xffff8080

08007d44 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007d44:	b580      	push	{r7, lr}
 8007d46:	b084      	sub	sp, #16
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	6078      	str	r0, [r7, #4]
 8007d4c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	785b      	ldrb	r3, [r3, #1]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d01d      	beq.n	8007d92 <USB_EPSetStall+0x4e>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007d56:	687a      	ldr	r2, [r7, #4]
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	781b      	ldrb	r3, [r3, #0]
 8007d5c:	009b      	lsls	r3, r3, #2
 8007d5e:	18d3      	adds	r3, r2, r3
 8007d60:	881b      	ldrh	r3, [r3, #0]
 8007d62:	b29a      	uxth	r2, r3
 8007d64:	200c      	movs	r0, #12
 8007d66:	183b      	adds	r3, r7, r0
 8007d68:	491b      	ldr	r1, [pc, #108]	; (8007dd8 <USB_EPSetStall+0x94>)
 8007d6a:	400a      	ands	r2, r1
 8007d6c:	801a      	strh	r2, [r3, #0]
 8007d6e:	183b      	adds	r3, r7, r0
 8007d70:	183a      	adds	r2, r7, r0
 8007d72:	8812      	ldrh	r2, [r2, #0]
 8007d74:	2110      	movs	r1, #16
 8007d76:	404a      	eors	r2, r1
 8007d78:	801a      	strh	r2, [r3, #0]
 8007d7a:	687a      	ldr	r2, [r7, #4]
 8007d7c:	683b      	ldr	r3, [r7, #0]
 8007d7e:	781b      	ldrb	r3, [r3, #0]
 8007d80:	009b      	lsls	r3, r3, #2
 8007d82:	18d3      	adds	r3, r2, r3
 8007d84:	183a      	adds	r2, r7, r0
 8007d86:	8812      	ldrh	r2, [r2, #0]
 8007d88:	4914      	ldr	r1, [pc, #80]	; (8007ddc <USB_EPSetStall+0x98>)
 8007d8a:	430a      	orrs	r2, r1
 8007d8c:	b292      	uxth	r2, r2
 8007d8e:	801a      	strh	r2, [r3, #0]
 8007d90:	e01d      	b.n	8007dce <USB_EPSetStall+0x8a>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007d92:	687a      	ldr	r2, [r7, #4]
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	781b      	ldrb	r3, [r3, #0]
 8007d98:	009b      	lsls	r3, r3, #2
 8007d9a:	18d3      	adds	r3, r2, r3
 8007d9c:	881b      	ldrh	r3, [r3, #0]
 8007d9e:	b29a      	uxth	r2, r3
 8007da0:	200e      	movs	r0, #14
 8007da2:	183b      	adds	r3, r7, r0
 8007da4:	490e      	ldr	r1, [pc, #56]	; (8007de0 <USB_EPSetStall+0x9c>)
 8007da6:	400a      	ands	r2, r1
 8007da8:	801a      	strh	r2, [r3, #0]
 8007daa:	183b      	adds	r3, r7, r0
 8007dac:	183a      	adds	r2, r7, r0
 8007dae:	8812      	ldrh	r2, [r2, #0]
 8007db0:	2180      	movs	r1, #128	; 0x80
 8007db2:	0149      	lsls	r1, r1, #5
 8007db4:	404a      	eors	r2, r1
 8007db6:	801a      	strh	r2, [r3, #0]
 8007db8:	687a      	ldr	r2, [r7, #4]
 8007dba:	683b      	ldr	r3, [r7, #0]
 8007dbc:	781b      	ldrb	r3, [r3, #0]
 8007dbe:	009b      	lsls	r3, r3, #2
 8007dc0:	18d3      	adds	r3, r2, r3
 8007dc2:	183a      	adds	r2, r7, r0
 8007dc4:	8812      	ldrh	r2, [r2, #0]
 8007dc6:	4905      	ldr	r1, [pc, #20]	; (8007ddc <USB_EPSetStall+0x98>)
 8007dc8:	430a      	orrs	r2, r1
 8007dca:	b292      	uxth	r2, r2
 8007dcc:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 8007dce:	2300      	movs	r3, #0
}
 8007dd0:	0018      	movs	r0, r3
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	b004      	add	sp, #16
 8007dd6:	bd80      	pop	{r7, pc}
 8007dd8:	ffff8fbf 	.word	0xffff8fbf
 8007ddc:	ffff8080 	.word	0xffff8080
 8007de0:	ffffbf8f 	.word	0xffffbf8f

08007de4 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b086      	sub	sp, #24
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
 8007dec:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	7b1b      	ldrb	r3, [r3, #12]
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d000      	beq.n	8007df8 <USB_EPClearStall+0x14>
 8007df6:	e095      	b.n	8007f24 <USB_EPClearStall+0x140>
  {
    if (ep->is_in != 0U)
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	785b      	ldrb	r3, [r3, #1]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d046      	beq.n	8007e8e <USB_EPClearStall+0xaa>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007e00:	687a      	ldr	r2, [r7, #4]
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	781b      	ldrb	r3, [r3, #0]
 8007e06:	009b      	lsls	r3, r3, #2
 8007e08:	18d2      	adds	r2, r2, r3
 8007e0a:	2110      	movs	r1, #16
 8007e0c:	187b      	adds	r3, r7, r1
 8007e0e:	8812      	ldrh	r2, [r2, #0]
 8007e10:	801a      	strh	r2, [r3, #0]
 8007e12:	187b      	adds	r3, r7, r1
 8007e14:	881b      	ldrh	r3, [r3, #0]
 8007e16:	2240      	movs	r2, #64	; 0x40
 8007e18:	4013      	ands	r3, r2
 8007e1a:	d016      	beq.n	8007e4a <USB_EPClearStall+0x66>
 8007e1c:	687a      	ldr	r2, [r7, #4]
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	781b      	ldrb	r3, [r3, #0]
 8007e22:	009b      	lsls	r3, r3, #2
 8007e24:	18d3      	adds	r3, r2, r3
 8007e26:	881b      	ldrh	r3, [r3, #0]
 8007e28:	b29a      	uxth	r2, r3
 8007e2a:	200e      	movs	r0, #14
 8007e2c:	183b      	adds	r3, r7, r0
 8007e2e:	4940      	ldr	r1, [pc, #256]	; (8007f30 <USB_EPClearStall+0x14c>)
 8007e30:	400a      	ands	r2, r1
 8007e32:	801a      	strh	r2, [r3, #0]
 8007e34:	687a      	ldr	r2, [r7, #4]
 8007e36:	683b      	ldr	r3, [r7, #0]
 8007e38:	781b      	ldrb	r3, [r3, #0]
 8007e3a:	009b      	lsls	r3, r3, #2
 8007e3c:	18d3      	adds	r3, r2, r3
 8007e3e:	183a      	adds	r2, r7, r0
 8007e40:	8812      	ldrh	r2, [r2, #0]
 8007e42:	493c      	ldr	r1, [pc, #240]	; (8007f34 <USB_EPClearStall+0x150>)
 8007e44:	430a      	orrs	r2, r1
 8007e46:	b292      	uxth	r2, r2
 8007e48:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	78db      	ldrb	r3, [r3, #3]
 8007e4e:	2b01      	cmp	r3, #1
 8007e50:	d068      	beq.n	8007f24 <USB_EPClearStall+0x140>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007e52:	687a      	ldr	r2, [r7, #4]
 8007e54:	683b      	ldr	r3, [r7, #0]
 8007e56:	781b      	ldrb	r3, [r3, #0]
 8007e58:	009b      	lsls	r3, r3, #2
 8007e5a:	18d3      	adds	r3, r2, r3
 8007e5c:	881b      	ldrh	r3, [r3, #0]
 8007e5e:	b29a      	uxth	r2, r3
 8007e60:	200c      	movs	r0, #12
 8007e62:	183b      	adds	r3, r7, r0
 8007e64:	4934      	ldr	r1, [pc, #208]	; (8007f38 <USB_EPClearStall+0x154>)
 8007e66:	400a      	ands	r2, r1
 8007e68:	801a      	strh	r2, [r3, #0]
 8007e6a:	183b      	adds	r3, r7, r0
 8007e6c:	183a      	adds	r2, r7, r0
 8007e6e:	8812      	ldrh	r2, [r2, #0]
 8007e70:	2120      	movs	r1, #32
 8007e72:	404a      	eors	r2, r1
 8007e74:	801a      	strh	r2, [r3, #0]
 8007e76:	687a      	ldr	r2, [r7, #4]
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	781b      	ldrb	r3, [r3, #0]
 8007e7c:	009b      	lsls	r3, r3, #2
 8007e7e:	18d3      	adds	r3, r2, r3
 8007e80:	183a      	adds	r2, r7, r0
 8007e82:	8812      	ldrh	r2, [r2, #0]
 8007e84:	492d      	ldr	r1, [pc, #180]	; (8007f3c <USB_EPClearStall+0x158>)
 8007e86:	430a      	orrs	r2, r1
 8007e88:	b292      	uxth	r2, r2
 8007e8a:	801a      	strh	r2, [r3, #0]
 8007e8c:	e04a      	b.n	8007f24 <USB_EPClearStall+0x140>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007e8e:	687a      	ldr	r2, [r7, #4]
 8007e90:	683b      	ldr	r3, [r7, #0]
 8007e92:	781b      	ldrb	r3, [r3, #0]
 8007e94:	009b      	lsls	r3, r3, #2
 8007e96:	18d2      	adds	r2, r2, r3
 8007e98:	2116      	movs	r1, #22
 8007e9a:	187b      	adds	r3, r7, r1
 8007e9c:	8812      	ldrh	r2, [r2, #0]
 8007e9e:	801a      	strh	r2, [r3, #0]
 8007ea0:	187b      	adds	r3, r7, r1
 8007ea2:	881a      	ldrh	r2, [r3, #0]
 8007ea4:	2380      	movs	r3, #128	; 0x80
 8007ea6:	01db      	lsls	r3, r3, #7
 8007ea8:	4013      	ands	r3, r2
 8007eaa:	d016      	beq.n	8007eda <USB_EPClearStall+0xf6>
 8007eac:	687a      	ldr	r2, [r7, #4]
 8007eae:	683b      	ldr	r3, [r7, #0]
 8007eb0:	781b      	ldrb	r3, [r3, #0]
 8007eb2:	009b      	lsls	r3, r3, #2
 8007eb4:	18d3      	adds	r3, r2, r3
 8007eb6:	881b      	ldrh	r3, [r3, #0]
 8007eb8:	b29a      	uxth	r2, r3
 8007eba:	2014      	movs	r0, #20
 8007ebc:	183b      	adds	r3, r7, r0
 8007ebe:	491c      	ldr	r1, [pc, #112]	; (8007f30 <USB_EPClearStall+0x14c>)
 8007ec0:	400a      	ands	r2, r1
 8007ec2:	801a      	strh	r2, [r3, #0]
 8007ec4:	687a      	ldr	r2, [r7, #4]
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	781b      	ldrb	r3, [r3, #0]
 8007eca:	009b      	lsls	r3, r3, #2
 8007ecc:	18d3      	adds	r3, r2, r3
 8007ece:	183a      	adds	r2, r7, r0
 8007ed0:	8812      	ldrh	r2, [r2, #0]
 8007ed2:	491b      	ldr	r1, [pc, #108]	; (8007f40 <USB_EPClearStall+0x15c>)
 8007ed4:	430a      	orrs	r2, r1
 8007ed6:	b292      	uxth	r2, r2
 8007ed8:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007eda:	687a      	ldr	r2, [r7, #4]
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	781b      	ldrb	r3, [r3, #0]
 8007ee0:	009b      	lsls	r3, r3, #2
 8007ee2:	18d3      	adds	r3, r2, r3
 8007ee4:	881b      	ldrh	r3, [r3, #0]
 8007ee6:	b29a      	uxth	r2, r3
 8007ee8:	2012      	movs	r0, #18
 8007eea:	183b      	adds	r3, r7, r0
 8007eec:	4915      	ldr	r1, [pc, #84]	; (8007f44 <USB_EPClearStall+0x160>)
 8007eee:	400a      	ands	r2, r1
 8007ef0:	801a      	strh	r2, [r3, #0]
 8007ef2:	183b      	adds	r3, r7, r0
 8007ef4:	183a      	adds	r2, r7, r0
 8007ef6:	8812      	ldrh	r2, [r2, #0]
 8007ef8:	2180      	movs	r1, #128	; 0x80
 8007efa:	0149      	lsls	r1, r1, #5
 8007efc:	404a      	eors	r2, r1
 8007efe:	801a      	strh	r2, [r3, #0]
 8007f00:	183b      	adds	r3, r7, r0
 8007f02:	183a      	adds	r2, r7, r0
 8007f04:	8812      	ldrh	r2, [r2, #0]
 8007f06:	2180      	movs	r1, #128	; 0x80
 8007f08:	0189      	lsls	r1, r1, #6
 8007f0a:	404a      	eors	r2, r1
 8007f0c:	801a      	strh	r2, [r3, #0]
 8007f0e:	687a      	ldr	r2, [r7, #4]
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	781b      	ldrb	r3, [r3, #0]
 8007f14:	009b      	lsls	r3, r3, #2
 8007f16:	18d3      	adds	r3, r2, r3
 8007f18:	183a      	adds	r2, r7, r0
 8007f1a:	8812      	ldrh	r2, [r2, #0]
 8007f1c:	4907      	ldr	r1, [pc, #28]	; (8007f3c <USB_EPClearStall+0x158>)
 8007f1e:	430a      	orrs	r2, r1
 8007f20:	b292      	uxth	r2, r2
 8007f22:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 8007f24:	2300      	movs	r3, #0
}
 8007f26:	0018      	movs	r0, r3
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	b006      	add	sp, #24
 8007f2c:	bd80      	pop	{r7, pc}
 8007f2e:	46c0      	nop			; (mov r8, r8)
 8007f30:	ffff8f8f 	.word	0xffff8f8f
 8007f34:	ffff80c0 	.word	0xffff80c0
 8007f38:	ffff8fbf 	.word	0xffff8fbf
 8007f3c:	ffff8080 	.word	0xffff8080
 8007f40:	ffffc080 	.word	0xffffc080
 8007f44:	ffffbf8f 	.word	0xffffbf8f

08007f48 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b082      	sub	sp, #8
 8007f4c:	af00      	add	r7, sp, #0
 8007f4e:	6078      	str	r0, [r7, #4]
 8007f50:	000a      	movs	r2, r1
 8007f52:	1cfb      	adds	r3, r7, #3
 8007f54:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 8007f56:	1cfb      	adds	r3, r7, #3
 8007f58:	781b      	ldrb	r3, [r3, #0]
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d103      	bne.n	8007f66 <USB_SetDevAddress+0x1e>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	224c      	movs	r2, #76	; 0x4c
 8007f62:	2180      	movs	r1, #128	; 0x80
 8007f64:	5299      	strh	r1, [r3, r2]
  }

  return HAL_OK;
 8007f66:	2300      	movs	r3, #0
}
 8007f68:	0018      	movs	r0, r3
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	b002      	add	sp, #8
 8007f6e:	bd80      	pop	{r7, pc}

08007f70 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007f70:	b580      	push	{r7, lr}
 8007f72:	b082      	sub	sp, #8
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	2258      	movs	r2, #88	; 0x58
 8007f7c:	5a9b      	ldrh	r3, [r3, r2]
 8007f7e:	b29b      	uxth	r3, r3
 8007f80:	4a05      	ldr	r2, [pc, #20]	; (8007f98 <USB_DevConnect+0x28>)
 8007f82:	4313      	orrs	r3, r2
 8007f84:	b299      	uxth	r1, r3
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2258      	movs	r2, #88	; 0x58
 8007f8a:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8007f8c:	2300      	movs	r3, #0
}
 8007f8e:	0018      	movs	r0, r3
 8007f90:	46bd      	mov	sp, r7
 8007f92:	b002      	add	sp, #8
 8007f94:	bd80      	pop	{r7, pc}
 8007f96:	46c0      	nop			; (mov r8, r8)
 8007f98:	ffff8000 	.word	0xffff8000

08007f9c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8007f9c:	b580      	push	{r7, lr}
 8007f9e:	b084      	sub	sp, #16
 8007fa0:	af00      	add	r7, sp, #0
 8007fa2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	2244      	movs	r2, #68	; 0x44
 8007fa8:	5a9b      	ldrh	r3, [r3, r2]
 8007faa:	b29b      	uxth	r3, r3
 8007fac:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8007fae:	68fb      	ldr	r3, [r7, #12]
}
 8007fb0:	0018      	movs	r0, r3
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	b004      	add	sp, #16
 8007fb6:	bd80      	pop	{r7, pc}

08007fb8 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b08c      	sub	sp, #48	; 0x30
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	60f8      	str	r0, [r7, #12]
 8007fc0:	60b9      	str	r1, [r7, #8]
 8007fc2:	0019      	movs	r1, r3
 8007fc4:	1dbb      	adds	r3, r7, #6
 8007fc6:	801a      	strh	r2, [r3, #0]
 8007fc8:	1d3b      	adds	r3, r7, #4
 8007fca:	1c0a      	adds	r2, r1, #0
 8007fcc:	801a      	strh	r2, [r3, #0]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007fce:	1d3b      	adds	r3, r7, #4
 8007fd0:	881b      	ldrh	r3, [r3, #0]
 8007fd2:	3301      	adds	r3, #1
 8007fd4:	085b      	lsrs	r3, r3, #1
 8007fd6:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007fdc:	68bb      	ldr	r3, [r7, #8]
 8007fde:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007fe0:	1dbb      	adds	r3, r7, #6
 8007fe2:	881a      	ldrh	r2, [r3, #0]
 8007fe4:	69fb      	ldr	r3, [r7, #28]
 8007fe6:	18d3      	adds	r3, r2, r3
 8007fe8:	2280      	movs	r2, #128	; 0x80
 8007fea:	00d2      	lsls	r2, r2, #3
 8007fec:	4694      	mov	ip, r2
 8007fee:	4463      	add	r3, ip
 8007ff0:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8007ff2:	6a3b      	ldr	r3, [r7, #32]
 8007ff4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007ff6:	e01b      	b.n	8008030 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8007ff8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ffa:	781b      	ldrb	r3, [r3, #0]
 8007ffc:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8007ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008000:	3301      	adds	r3, #1
 8008002:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8008004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008006:	781b      	ldrb	r3, [r3, #0]
 8008008:	b29b      	uxth	r3, r3
 800800a:	021b      	lsls	r3, r3, #8
 800800c:	b29b      	uxth	r3, r3
 800800e:	001a      	movs	r2, r3
 8008010:	69bb      	ldr	r3, [r7, #24]
 8008012:	4313      	orrs	r3, r2
 8008014:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	b29a      	uxth	r2, r3
 800801a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800801c:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800801e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008020:	3302      	adds	r3, #2
 8008022:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 8008024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008026:	3301      	adds	r3, #1
 8008028:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800802a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800802c:	3b01      	subs	r3, #1
 800802e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008030:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008032:	2b00      	cmp	r3, #0
 8008034:	d1e0      	bne.n	8007ff8 <USB_WritePMA+0x40>
  }
}
 8008036:	46c0      	nop			; (mov r8, r8)
 8008038:	46bd      	mov	sp, r7
 800803a:	b00c      	add	sp, #48	; 0x30
 800803c:	bd80      	pop	{r7, pc}

0800803e <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800803e:	b580      	push	{r7, lr}
 8008040:	b08a      	sub	sp, #40	; 0x28
 8008042:	af00      	add	r7, sp, #0
 8008044:	60f8      	str	r0, [r7, #12]
 8008046:	60b9      	str	r1, [r7, #8]
 8008048:	0019      	movs	r1, r3
 800804a:	1dbb      	adds	r3, r7, #6
 800804c:	801a      	strh	r2, [r3, #0]
 800804e:	1d3b      	adds	r3, r7, #4
 8008050:	1c0a      	adds	r2, r1, #0
 8008052:	801a      	strh	r2, [r3, #0]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008054:	1d3b      	adds	r3, r7, #4
 8008056:	881b      	ldrh	r3, [r3, #0]
 8008058:	085b      	lsrs	r3, r3, #1
 800805a:	b29b      	uxth	r3, r3
 800805c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008066:	1dbb      	adds	r3, r7, #6
 8008068:	881a      	ldrh	r2, [r3, #0]
 800806a:	697b      	ldr	r3, [r7, #20]
 800806c:	18d3      	adds	r3, r2, r3
 800806e:	2280      	movs	r2, #128	; 0x80
 8008070:	00d2      	lsls	r2, r2, #3
 8008072:	4694      	mov	ip, r2
 8008074:	4463      	add	r3, ip
 8008076:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8008078:	69bb      	ldr	r3, [r7, #24]
 800807a:	627b      	str	r3, [r7, #36]	; 0x24
 800807c:	e018      	b.n	80080b0 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 800807e:	6a3b      	ldr	r3, [r7, #32]
 8008080:	881b      	ldrh	r3, [r3, #0]
 8008082:	b29b      	uxth	r3, r3
 8008084:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008086:	6a3b      	ldr	r3, [r7, #32]
 8008088:	3302      	adds	r3, #2
 800808a:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 800808c:	693b      	ldr	r3, [r7, #16]
 800808e:	b2da      	uxtb	r2, r3
 8008090:	69fb      	ldr	r3, [r7, #28]
 8008092:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008094:	69fb      	ldr	r3, [r7, #28]
 8008096:	3301      	adds	r3, #1
 8008098:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	0a1b      	lsrs	r3, r3, #8
 800809e:	b2da      	uxtb	r2, r3
 80080a0:	69fb      	ldr	r3, [r7, #28]
 80080a2:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80080a4:	69fb      	ldr	r3, [r7, #28]
 80080a6:	3301      	adds	r3, #1
 80080a8:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 80080aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080ac:	3b01      	subs	r3, #1
 80080ae:	627b      	str	r3, [r7, #36]	; 0x24
 80080b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d1e3      	bne.n	800807e <USB_ReadPMA+0x40>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 80080b6:	1d3b      	adds	r3, r7, #4
 80080b8:	881b      	ldrh	r3, [r3, #0]
 80080ba:	2201      	movs	r2, #1
 80080bc:	4013      	ands	r3, r2
 80080be:	b29b      	uxth	r3, r3
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d007      	beq.n	80080d4 <USB_ReadPMA+0x96>
  {
    temp = *pdwVal;
 80080c4:	6a3b      	ldr	r3, [r7, #32]
 80080c6:	881b      	ldrh	r3, [r3, #0]
 80080c8:	b29b      	uxth	r3, r3
 80080ca:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80080cc:	693b      	ldr	r3, [r7, #16]
 80080ce:	b2da      	uxtb	r2, r3
 80080d0:	69fb      	ldr	r3, [r7, #28]
 80080d2:	701a      	strb	r2, [r3, #0]
  }
}
 80080d4:	46c0      	nop			; (mov r8, r8)
 80080d6:	46bd      	mov	sp, r7
 80080d8:	b00a      	add	sp, #40	; 0x28
 80080da:	bd80      	pop	{r7, pc}

080080dc <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b084      	sub	sp, #16
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
 80080e4:	000a      	movs	r2, r1
 80080e6:	1cfb      	adds	r3, r7, #3
 80080e8:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 80080ea:	230f      	movs	r3, #15
 80080ec:	18fb      	adds	r3, r7, r3
 80080ee:	2200      	movs	r2, #0
 80080f0:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	7c1b      	ldrb	r3, [r3, #16]
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d116      	bne.n	8008128 <USBD_CDC_Init+0x4c>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80080fa:	2380      	movs	r3, #128	; 0x80
 80080fc:	009b      	lsls	r3, r3, #2
 80080fe:	6878      	ldr	r0, [r7, #4]
 8008100:	2202      	movs	r2, #2
 8008102:	2181      	movs	r1, #129	; 0x81
 8008104:	f002 f8a2 	bl	800a24c <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	2201      	movs	r2, #1
 800810c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800810e:	2380      	movs	r3, #128	; 0x80
 8008110:	009b      	lsls	r3, r3, #2
 8008112:	6878      	ldr	r0, [r7, #4]
 8008114:	2202      	movs	r2, #2
 8008116:	2101      	movs	r1, #1
 8008118:	f002 f898 	bl	800a24c <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800811c:	687a      	ldr	r2, [r7, #4]
 800811e:	23b6      	movs	r3, #182	; 0xb6
 8008120:	005b      	lsls	r3, r3, #1
 8008122:	2101      	movs	r1, #1
 8008124:	50d1      	str	r1, [r2, r3]
 8008126:	e013      	b.n	8008150 <USBD_CDC_Init+0x74>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008128:	6878      	ldr	r0, [r7, #4]
 800812a:	2340      	movs	r3, #64	; 0x40
 800812c:	2202      	movs	r2, #2
 800812e:	2181      	movs	r1, #129	; 0x81
 8008130:	f002 f88c 	bl	800a24c <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	2201      	movs	r2, #1
 8008138:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800813a:	6878      	ldr	r0, [r7, #4]
 800813c:	2340      	movs	r3, #64	; 0x40
 800813e:	2202      	movs	r2, #2
 8008140:	2101      	movs	r1, #1
 8008142:	f002 f883 	bl	800a24c <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008146:	687a      	ldr	r2, [r7, #4]
 8008148:	23b6      	movs	r3, #182	; 0xb6
 800814a:	005b      	lsls	r3, r3, #1
 800814c:	2101      	movs	r1, #1
 800814e:	50d1      	str	r1, [r2, r3]
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008150:	6878      	ldr	r0, [r7, #4]
 8008152:	2308      	movs	r3, #8
 8008154:	2203      	movs	r2, #3
 8008156:	2182      	movs	r1, #130	; 0x82
 8008158:	f002 f878 	bl	800a24c <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	2201      	movs	r2, #1
 8008160:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008162:	2387      	movs	r3, #135	; 0x87
 8008164:	009b      	lsls	r3, r3, #2
 8008166:	0018      	movs	r0, r3
 8008168:	f002 fa0e 	bl	800a588 <USBD_static_malloc>
 800816c:	0001      	movs	r1, r0
 800816e:	687a      	ldr	r2, [r7, #4]
 8008170:	23ae      	movs	r3, #174	; 0xae
 8008172:	009b      	lsls	r3, r3, #2
 8008174:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData == NULL)
 8008176:	687a      	ldr	r2, [r7, #4]
 8008178:	23ae      	movs	r3, #174	; 0xae
 800817a:	009b      	lsls	r3, r3, #2
 800817c:	58d3      	ldr	r3, [r2, r3]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d104      	bne.n	800818c <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 8008182:	230f      	movs	r3, #15
 8008184:	18fb      	adds	r3, r7, r3
 8008186:	2201      	movs	r2, #1
 8008188:	701a      	strb	r2, [r3, #0]
 800818a:	e02c      	b.n	80081e6 <USBD_CDC_Init+0x10a>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800818c:	687a      	ldr	r2, [r7, #4]
 800818e:	23ae      	movs	r3, #174	; 0xae
 8008190:	009b      	lsls	r3, r3, #2
 8008192:	58d3      	ldr	r3, [r2, r3]
 8008194:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008196:	687a      	ldr	r2, [r7, #4]
 8008198:	23af      	movs	r3, #175	; 0xaf
 800819a:	009b      	lsls	r3, r3, #2
 800819c:	58d3      	ldr	r3, [r2, r3]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80081a2:	68ba      	ldr	r2, [r7, #8]
 80081a4:	2385      	movs	r3, #133	; 0x85
 80081a6:	009b      	lsls	r3, r3, #2
 80081a8:	2100      	movs	r1, #0
 80081aa:	50d1      	str	r1, [r2, r3]
    hcdc->RxState = 0U;
 80081ac:	68ba      	ldr	r2, [r7, #8]
 80081ae:	2386      	movs	r3, #134	; 0x86
 80081b0:	009b      	lsls	r3, r3, #2
 80081b2:	2100      	movs	r1, #0
 80081b4:	50d1      	str	r1, [r2, r3]

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	7c1b      	ldrb	r3, [r3, #16]
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d10a      	bne.n	80081d4 <USBD_CDC_Init+0xf8>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80081be:	68ba      	ldr	r2, [r7, #8]
 80081c0:	2381      	movs	r3, #129	; 0x81
 80081c2:	009b      	lsls	r3, r3, #2
 80081c4:	58d2      	ldr	r2, [r2, r3]
 80081c6:	2380      	movs	r3, #128	; 0x80
 80081c8:	009b      	lsls	r3, r3, #2
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	2101      	movs	r1, #1
 80081ce:	f002 f98d 	bl	800a4ec <USBD_LL_PrepareReceive>
 80081d2:	e008      	b.n	80081e6 <USBD_CDC_Init+0x10a>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80081d4:	68ba      	ldr	r2, [r7, #8]
 80081d6:	2381      	movs	r3, #129	; 0x81
 80081d8:	009b      	lsls	r3, r3, #2
 80081da:	58d2      	ldr	r2, [r2, r3]
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	2340      	movs	r3, #64	; 0x40
 80081e0:	2101      	movs	r1, #1
 80081e2:	f002 f983 	bl	800a4ec <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80081e6:	230f      	movs	r3, #15
 80081e8:	18fb      	adds	r3, r7, r3
 80081ea:	781b      	ldrb	r3, [r3, #0]
}
 80081ec:	0018      	movs	r0, r3
 80081ee:	46bd      	mov	sp, r7
 80081f0:	b004      	add	sp, #16
 80081f2:	bd80      	pop	{r7, pc}

080081f4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b084      	sub	sp, #16
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
 80081fc:	000a      	movs	r2, r1
 80081fe:	1cfb      	adds	r3, r7, #3
 8008200:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 8008202:	230f      	movs	r3, #15
 8008204:	18fb      	adds	r3, r7, r3
 8008206:	2200      	movs	r2, #0
 8008208:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2181      	movs	r1, #129	; 0x81
 800820e:	0018      	movs	r0, r3
 8008210:	f002 f853 	bl	800a2ba <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2200      	movs	r2, #0
 8008218:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	2101      	movs	r1, #1
 800821e:	0018      	movs	r0, r3
 8008220:	f002 f84b 	bl	800a2ba <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008224:	687a      	ldr	r2, [r7, #4]
 8008226:	23b6      	movs	r3, #182	; 0xb6
 8008228:	005b      	lsls	r3, r3, #1
 800822a:	2100      	movs	r1, #0
 800822c:	50d1      	str	r1, [r2, r3]

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2182      	movs	r1, #130	; 0x82
 8008232:	0018      	movs	r0, r3
 8008234:	f002 f841 	bl	800a2ba <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2200      	movs	r2, #0
 800823c:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800823e:	687a      	ldr	r2, [r7, #4]
 8008240:	23ae      	movs	r3, #174	; 0xae
 8008242:	009b      	lsls	r3, r3, #2
 8008244:	58d3      	ldr	r3, [r2, r3]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d011      	beq.n	800826e <USBD_CDC_DeInit+0x7a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800824a:	687a      	ldr	r2, [r7, #4]
 800824c:	23af      	movs	r3, #175	; 0xaf
 800824e:	009b      	lsls	r3, r3, #2
 8008250:	58d3      	ldr	r3, [r2, r3]
 8008252:	685b      	ldr	r3, [r3, #4]
 8008254:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008256:	687a      	ldr	r2, [r7, #4]
 8008258:	23ae      	movs	r3, #174	; 0xae
 800825a:	009b      	lsls	r3, r3, #2
 800825c:	58d3      	ldr	r3, [r2, r3]
 800825e:	0018      	movs	r0, r3
 8008260:	f002 f99e 	bl	800a5a0 <USBD_static_free>
    pdev->pClassData = NULL;
 8008264:	687a      	ldr	r2, [r7, #4]
 8008266:	23ae      	movs	r3, #174	; 0xae
 8008268:	009b      	lsls	r3, r3, #2
 800826a:	2100      	movs	r1, #0
 800826c:	50d1      	str	r1, [r2, r3]
  }

  return ret;
 800826e:	230f      	movs	r3, #15
 8008270:	18fb      	adds	r3, r7, r3
 8008272:	781b      	ldrb	r3, [r3, #0]
}
 8008274:	0018      	movs	r0, r3
 8008276:	46bd      	mov	sp, r7
 8008278:	b004      	add	sp, #16
 800827a:	bd80      	pop	{r7, pc}

0800827c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b086      	sub	sp, #24
 8008280:	af00      	add	r7, sp, #0
 8008282:	6078      	str	r0, [r7, #4]
 8008284:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008286:	687a      	ldr	r2, [r7, #4]
 8008288:	23ae      	movs	r3, #174	; 0xae
 800828a:	009b      	lsls	r3, r3, #2
 800828c:	58d3      	ldr	r3, [r2, r3]
 800828e:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8008290:	230f      	movs	r3, #15
 8008292:	18fb      	adds	r3, r7, r3
 8008294:	2200      	movs	r2, #0
 8008296:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 8008298:	230c      	movs	r3, #12
 800829a:	18fb      	adds	r3, r7, r3
 800829c:	2200      	movs	r2, #0
 800829e:	801a      	strh	r2, [r3, #0]
  uint8_t ret = USBD_OK;
 80082a0:	2317      	movs	r3, #23
 80082a2:	18fb      	adds	r3, r7, r3
 80082a4:	2200      	movs	r2, #0
 80082a6:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	781b      	ldrb	r3, [r3, #0]
 80082ac:	001a      	movs	r2, r3
 80082ae:	2360      	movs	r3, #96	; 0x60
 80082b0:	4013      	ands	r3, r2
 80082b2:	d03d      	beq.n	8008330 <USBD_CDC_Setup+0xb4>
 80082b4:	2b20      	cmp	r3, #32
 80082b6:	d000      	beq.n	80082ba <USBD_CDC_Setup+0x3e>
 80082b8:	e092      	b.n	80083e0 <USBD_CDC_Setup+0x164>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	88db      	ldrh	r3, [r3, #6]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d02b      	beq.n	800831a <USBD_CDC_Setup+0x9e>
      {
        if (req->bmRequest & 0x80U)
 80082c2:	683b      	ldr	r3, [r7, #0]
 80082c4:	781b      	ldrb	r3, [r3, #0]
 80082c6:	b25b      	sxtb	r3, r3
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	da12      	bge.n	80082f2 <USBD_CDC_Setup+0x76>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80082cc:	687a      	ldr	r2, [r7, #4]
 80082ce:	23af      	movs	r3, #175	; 0xaf
 80082d0:	009b      	lsls	r3, r3, #2
 80082d2:	58d3      	ldr	r3, [r2, r3]
 80082d4:	689b      	ldr	r3, [r3, #8]
 80082d6:	683a      	ldr	r2, [r7, #0]
 80082d8:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80082da:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80082dc:	683a      	ldr	r2, [r7, #0]
 80082de:	88d2      	ldrh	r2, [r2, #6]
 80082e0:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80082e2:	6939      	ldr	r1, [r7, #16]
 80082e4:	683b      	ldr	r3, [r7, #0]
 80082e6:	88da      	ldrh	r2, [r3, #6]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	0018      	movs	r0, r3
 80082ec:	f001 fbbe 	bl	8009a6c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80082f0:	e081      	b.n	80083f6 <USBD_CDC_Setup+0x17a>
          hcdc->CmdOpCode = req->bRequest;
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	7859      	ldrb	r1, [r3, #1]
 80082f6:	693a      	ldr	r2, [r7, #16]
 80082f8:	2380      	movs	r3, #128	; 0x80
 80082fa:	009b      	lsls	r3, r3, #2
 80082fc:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)req->wLength;
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	88db      	ldrh	r3, [r3, #6]
 8008302:	b2d9      	uxtb	r1, r3
 8008304:	693b      	ldr	r3, [r7, #16]
 8008306:	4a3f      	ldr	r2, [pc, #252]	; (8008404 <USBD_CDC_Setup+0x188>)
 8008308:	5499      	strb	r1, [r3, r2]
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800830a:	6939      	ldr	r1, [r7, #16]
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	88da      	ldrh	r2, [r3, #6]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	0018      	movs	r0, r3
 8008314:	f001 fbdd 	bl	8009ad2 <USBD_CtlPrepareRx>
      break;
 8008318:	e06d      	b.n	80083f6 <USBD_CDC_Setup+0x17a>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800831a:	687a      	ldr	r2, [r7, #4]
 800831c:	23af      	movs	r3, #175	; 0xaf
 800831e:	009b      	lsls	r3, r3, #2
 8008320:	58d3      	ldr	r3, [r2, r3]
 8008322:	689b      	ldr	r3, [r3, #8]
 8008324:	683a      	ldr	r2, [r7, #0]
 8008326:	7850      	ldrb	r0, [r2, #1]
 8008328:	6839      	ldr	r1, [r7, #0]
 800832a:	2200      	movs	r2, #0
 800832c:	4798      	blx	r3
      break;
 800832e:	e062      	b.n	80083f6 <USBD_CDC_Setup+0x17a>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008330:	683b      	ldr	r3, [r7, #0]
 8008332:	785b      	ldrb	r3, [r3, #1]
 8008334:	2b0a      	cmp	r3, #10
 8008336:	d01c      	beq.n	8008372 <USBD_CDC_Setup+0xf6>
 8008338:	2b0b      	cmp	r3, #11
 800833a:	d033      	beq.n	80083a4 <USBD_CDC_Setup+0x128>
 800833c:	2b00      	cmp	r3, #0
 800833e:	d142      	bne.n	80083c6 <USBD_CDC_Setup+0x14a>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008340:	687a      	ldr	r2, [r7, #4]
 8008342:	23a7      	movs	r3, #167	; 0xa7
 8008344:	009b      	lsls	r3, r3, #2
 8008346:	5cd3      	ldrb	r3, [r2, r3]
 8008348:	2b03      	cmp	r3, #3
 800834a:	d107      	bne.n	800835c <USBD_CDC_Setup+0xe0>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800834c:	230c      	movs	r3, #12
 800834e:	18f9      	adds	r1, r7, r3
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2202      	movs	r2, #2
 8008354:	0018      	movs	r0, r3
 8008356:	f001 fb89 	bl	8009a6c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800835a:	e040      	b.n	80083de <USBD_CDC_Setup+0x162>
            USBD_CtlError(pdev, req);
 800835c:	683a      	ldr	r2, [r7, #0]
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	0011      	movs	r1, r2
 8008362:	0018      	movs	r0, r3
 8008364:	f001 fb03 	bl	800996e <USBD_CtlError>
            ret = USBD_FAIL;
 8008368:	2317      	movs	r3, #23
 800836a:	18fb      	adds	r3, r7, r3
 800836c:	2202      	movs	r2, #2
 800836e:	701a      	strb	r2, [r3, #0]
          break;
 8008370:	e035      	b.n	80083de <USBD_CDC_Setup+0x162>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008372:	687a      	ldr	r2, [r7, #4]
 8008374:	23a7      	movs	r3, #167	; 0xa7
 8008376:	009b      	lsls	r3, r3, #2
 8008378:	5cd3      	ldrb	r3, [r2, r3]
 800837a:	2b03      	cmp	r3, #3
 800837c:	d107      	bne.n	800838e <USBD_CDC_Setup+0x112>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800837e:	230f      	movs	r3, #15
 8008380:	18f9      	adds	r1, r7, r3
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2201      	movs	r2, #1
 8008386:	0018      	movs	r0, r3
 8008388:	f001 fb70 	bl	8009a6c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800838c:	e027      	b.n	80083de <USBD_CDC_Setup+0x162>
            USBD_CtlError(pdev, req);
 800838e:	683a      	ldr	r2, [r7, #0]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	0011      	movs	r1, r2
 8008394:	0018      	movs	r0, r3
 8008396:	f001 faea 	bl	800996e <USBD_CtlError>
            ret = USBD_FAIL;
 800839a:	2317      	movs	r3, #23
 800839c:	18fb      	adds	r3, r7, r3
 800839e:	2202      	movs	r2, #2
 80083a0:	701a      	strb	r2, [r3, #0]
          break;
 80083a2:	e01c      	b.n	80083de <USBD_CDC_Setup+0x162>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80083a4:	687a      	ldr	r2, [r7, #4]
 80083a6:	23a7      	movs	r3, #167	; 0xa7
 80083a8:	009b      	lsls	r3, r3, #2
 80083aa:	5cd3      	ldrb	r3, [r2, r3]
 80083ac:	2b03      	cmp	r3, #3
 80083ae:	d015      	beq.n	80083dc <USBD_CDC_Setup+0x160>
          {
            USBD_CtlError(pdev, req);
 80083b0:	683a      	ldr	r2, [r7, #0]
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	0011      	movs	r1, r2
 80083b6:	0018      	movs	r0, r3
 80083b8:	f001 fad9 	bl	800996e <USBD_CtlError>
            ret = USBD_FAIL;
 80083bc:	2317      	movs	r3, #23
 80083be:	18fb      	adds	r3, r7, r3
 80083c0:	2202      	movs	r2, #2
 80083c2:	701a      	strb	r2, [r3, #0]
          }
          break;
 80083c4:	e00a      	b.n	80083dc <USBD_CDC_Setup+0x160>

        default:
          USBD_CtlError(pdev, req);
 80083c6:	683a      	ldr	r2, [r7, #0]
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	0011      	movs	r1, r2
 80083cc:	0018      	movs	r0, r3
 80083ce:	f001 face 	bl	800996e <USBD_CtlError>
          ret = USBD_FAIL;
 80083d2:	2317      	movs	r3, #23
 80083d4:	18fb      	adds	r3, r7, r3
 80083d6:	2202      	movs	r2, #2
 80083d8:	701a      	strb	r2, [r3, #0]
          break;
 80083da:	e000      	b.n	80083de <USBD_CDC_Setup+0x162>
          break;
 80083dc:	46c0      	nop			; (mov r8, r8)
      }
      break;
 80083de:	e00a      	b.n	80083f6 <USBD_CDC_Setup+0x17a>

    default:
      USBD_CtlError(pdev, req);
 80083e0:	683a      	ldr	r2, [r7, #0]
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	0011      	movs	r1, r2
 80083e6:	0018      	movs	r0, r3
 80083e8:	f001 fac1 	bl	800996e <USBD_CtlError>
      ret = USBD_FAIL;
 80083ec:	2317      	movs	r3, #23
 80083ee:	18fb      	adds	r3, r7, r3
 80083f0:	2202      	movs	r2, #2
 80083f2:	701a      	strb	r2, [r3, #0]
      break;
 80083f4:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 80083f6:	2317      	movs	r3, #23
 80083f8:	18fb      	adds	r3, r7, r3
 80083fa:	781b      	ldrb	r3, [r3, #0]
}
 80083fc:	0018      	movs	r0, r3
 80083fe:	46bd      	mov	sp, r7
 8008400:	b006      	add	sp, #24
 8008402:	bd80      	pop	{r7, pc}
 8008404:	00000201 	.word	0x00000201

08008408 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b084      	sub	sp, #16
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
 8008410:	000a      	movs	r2, r1
 8008412:	1cfb      	adds	r3, r7, #3
 8008414:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008416:	687a      	ldr	r2, [r7, #4]
 8008418:	23ae      	movs	r3, #174	; 0xae
 800841a:	009b      	lsls	r3, r3, #2
 800841c:	58d3      	ldr	r3, [r2, r3]
 800841e:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008420:	687a      	ldr	r2, [r7, #4]
 8008422:	23b0      	movs	r3, #176	; 0xb0
 8008424:	009b      	lsls	r3, r3, #2
 8008426:	58d3      	ldr	r3, [r2, r3]
 8008428:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800842a:	687a      	ldr	r2, [r7, #4]
 800842c:	23ae      	movs	r3, #174	; 0xae
 800842e:	009b      	lsls	r3, r3, #2
 8008430:	58d3      	ldr	r3, [r2, r3]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d03e      	beq.n	80084b4 <USBD_CDC_DataIn+0xac>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008436:	1cfb      	adds	r3, r7, #3
 8008438:	781a      	ldrb	r2, [r3, #0]
 800843a:	6879      	ldr	r1, [r7, #4]
 800843c:	0013      	movs	r3, r2
 800843e:	009b      	lsls	r3, r3, #2
 8008440:	189b      	adds	r3, r3, r2
 8008442:	009b      	lsls	r3, r3, #2
 8008444:	18cb      	adds	r3, r1, r3
 8008446:	331c      	adds	r3, #28
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	2b00      	cmp	r3, #0
 800844c:	d02b      	beq.n	80084a6 <USBD_CDC_DataIn+0x9e>
 800844e:	1cfb      	adds	r3, r7, #3
 8008450:	781a      	ldrb	r2, [r3, #0]
 8008452:	6879      	ldr	r1, [r7, #4]
 8008454:	0013      	movs	r3, r2
 8008456:	009b      	lsls	r3, r3, #2
 8008458:	189b      	adds	r3, r3, r2
 800845a:	009b      	lsls	r3, r3, #2
 800845c:	18cb      	adds	r3, r1, r3
 800845e:	331c      	adds	r3, #28
 8008460:	6818      	ldr	r0, [r3, #0]
 8008462:	1cfb      	adds	r3, r7, #3
 8008464:	781a      	ldrb	r2, [r3, #0]
 8008466:	68b9      	ldr	r1, [r7, #8]
 8008468:	0013      	movs	r3, r2
 800846a:	009b      	lsls	r3, r3, #2
 800846c:	189b      	adds	r3, r3, r2
 800846e:	00db      	lsls	r3, r3, #3
 8008470:	18cb      	adds	r3, r1, r3
 8008472:	3338      	adds	r3, #56	; 0x38
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	0019      	movs	r1, r3
 8008478:	f7f7 fecc 	bl	8000214 <__aeabi_uidivmod>
 800847c:	1e0b      	subs	r3, r1, #0
 800847e:	d112      	bne.n	80084a6 <USBD_CDC_DataIn+0x9e>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008480:	1cfb      	adds	r3, r7, #3
 8008482:	781a      	ldrb	r2, [r3, #0]
 8008484:	6879      	ldr	r1, [r7, #4]
 8008486:	0013      	movs	r3, r2
 8008488:	009b      	lsls	r3, r3, #2
 800848a:	189b      	adds	r3, r3, r2
 800848c:	009b      	lsls	r3, r3, #2
 800848e:	18cb      	adds	r3, r1, r3
 8008490:	331c      	adds	r3, #28
 8008492:	2200      	movs	r2, #0
 8008494:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008496:	1cfb      	adds	r3, r7, #3
 8008498:	7819      	ldrb	r1, [r3, #0]
 800849a:	6878      	ldr	r0, [r7, #4]
 800849c:	2300      	movs	r3, #0
 800849e:	2200      	movs	r2, #0
 80084a0:	f001 ffec 	bl	800a47c <USBD_LL_Transmit>
 80084a4:	e004      	b.n	80084b0 <USBD_CDC_DataIn+0xa8>
    }
    else
    {
      hcdc->TxState = 0U;
 80084a6:	68fa      	ldr	r2, [r7, #12]
 80084a8:	2385      	movs	r3, #133	; 0x85
 80084aa:	009b      	lsls	r3, r3, #2
 80084ac:	2100      	movs	r1, #0
 80084ae:	50d1      	str	r1, [r2, r3]
    }
    return USBD_OK;
 80084b0:	2300      	movs	r3, #0
 80084b2:	e000      	b.n	80084b6 <USBD_CDC_DataIn+0xae>
  }
  else
  {
    return USBD_FAIL;
 80084b4:	2302      	movs	r3, #2
  }
}
 80084b6:	0018      	movs	r0, r3
 80084b8:	46bd      	mov	sp, r7
 80084ba:	b004      	add	sp, #16
 80084bc:	bd80      	pop	{r7, pc}

080084be <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80084be:	b580      	push	{r7, lr}
 80084c0:	b084      	sub	sp, #16
 80084c2:	af00      	add	r7, sp, #0
 80084c4:	6078      	str	r0, [r7, #4]
 80084c6:	000a      	movs	r2, r1
 80084c8:	1cfb      	adds	r3, r7, #3
 80084ca:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80084cc:	687a      	ldr	r2, [r7, #4]
 80084ce:	23ae      	movs	r3, #174	; 0xae
 80084d0:	009b      	lsls	r3, r3, #2
 80084d2:	58d3      	ldr	r3, [r2, r3]
 80084d4:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80084d6:	1cfb      	adds	r3, r7, #3
 80084d8:	781a      	ldrb	r2, [r3, #0]
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	0011      	movs	r1, r2
 80084de:	0018      	movs	r0, r3
 80084e0:	f002 f83c 	bl	800a55c <USBD_LL_GetRxDataSize>
 80084e4:	0001      	movs	r1, r0
 80084e6:	68fa      	ldr	r2, [r7, #12]
 80084e8:	2383      	movs	r3, #131	; 0x83
 80084ea:	009b      	lsls	r3, r3, #2
 80084ec:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 80084ee:	687a      	ldr	r2, [r7, #4]
 80084f0:	23ae      	movs	r3, #174	; 0xae
 80084f2:	009b      	lsls	r3, r3, #2
 80084f4:	58d3      	ldr	r3, [r2, r3]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d011      	beq.n	800851e <USBD_CDC_DataOut+0x60>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80084fa:	687a      	ldr	r2, [r7, #4]
 80084fc:	23af      	movs	r3, #175	; 0xaf
 80084fe:	009b      	lsls	r3, r3, #2
 8008500:	58d3      	ldr	r3, [r2, r3]
 8008502:	68db      	ldr	r3, [r3, #12]
 8008504:	68f9      	ldr	r1, [r7, #12]
 8008506:	2281      	movs	r2, #129	; 0x81
 8008508:	0092      	lsls	r2, r2, #2
 800850a:	5888      	ldr	r0, [r1, r2]
 800850c:	68fa      	ldr	r2, [r7, #12]
 800850e:	2183      	movs	r1, #131	; 0x83
 8008510:	0089      	lsls	r1, r1, #2
 8008512:	468c      	mov	ip, r1
 8008514:	4462      	add	r2, ip
 8008516:	0011      	movs	r1, r2
 8008518:	4798      	blx	r3

    return USBD_OK;
 800851a:	2300      	movs	r3, #0
 800851c:	e000      	b.n	8008520 <USBD_CDC_DataOut+0x62>
  }
  else
  {
    return USBD_FAIL;
 800851e:	2302      	movs	r3, #2
  }
}
 8008520:	0018      	movs	r0, r3
 8008522:	46bd      	mov	sp, r7
 8008524:	b004      	add	sp, #16
 8008526:	bd80      	pop	{r7, pc}

08008528 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008528:	b590      	push	{r4, r7, lr}
 800852a:	b085      	sub	sp, #20
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008530:	687a      	ldr	r2, [r7, #4]
 8008532:	23ae      	movs	r3, #174	; 0xae
 8008534:	009b      	lsls	r3, r3, #2
 8008536:	58d3      	ldr	r3, [r2, r3]
 8008538:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800853a:	687a      	ldr	r2, [r7, #4]
 800853c:	23af      	movs	r3, #175	; 0xaf
 800853e:	009b      	lsls	r3, r3, #2
 8008540:	58d3      	ldr	r3, [r2, r3]
 8008542:	2b00      	cmp	r3, #0
 8008544:	d01a      	beq.n	800857c <USBD_CDC_EP0_RxReady+0x54>
 8008546:	68fa      	ldr	r2, [r7, #12]
 8008548:	2380      	movs	r3, #128	; 0x80
 800854a:	009b      	lsls	r3, r3, #2
 800854c:	5cd3      	ldrb	r3, [r2, r3]
 800854e:	2bff      	cmp	r3, #255	; 0xff
 8008550:	d014      	beq.n	800857c <USBD_CDC_EP0_RxReady+0x54>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008552:	687a      	ldr	r2, [r7, #4]
 8008554:	23af      	movs	r3, #175	; 0xaf
 8008556:	009b      	lsls	r3, r3, #2
 8008558:	58d3      	ldr	r3, [r2, r3]
 800855a:	689b      	ldr	r3, [r3, #8]
 800855c:	68f9      	ldr	r1, [r7, #12]
 800855e:	2280      	movs	r2, #128	; 0x80
 8008560:	0092      	lsls	r2, r2, #2
 8008562:	5c88      	ldrb	r0, [r1, r2]
                                                      (uint8_t *)(void *)hcdc->data,
 8008564:	68fc      	ldr	r4, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008566:	68fa      	ldr	r2, [r7, #12]
 8008568:	4907      	ldr	r1, [pc, #28]	; (8008588 <USBD_CDC_EP0_RxReady+0x60>)
 800856a:	5c52      	ldrb	r2, [r2, r1]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800856c:	b292      	uxth	r2, r2
 800856e:	0021      	movs	r1, r4
 8008570:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008572:	68fa      	ldr	r2, [r7, #12]
 8008574:	2380      	movs	r3, #128	; 0x80
 8008576:	009b      	lsls	r3, r3, #2
 8008578:	21ff      	movs	r1, #255	; 0xff
 800857a:	54d1      	strb	r1, [r2, r3]

  }
  return USBD_OK;
 800857c:	2300      	movs	r3, #0
}
 800857e:	0018      	movs	r0, r3
 8008580:	46bd      	mov	sp, r7
 8008582:	b005      	add	sp, #20
 8008584:	bd90      	pop	{r4, r7, pc}
 8008586:	46c0      	nop			; (mov r8, r8)
 8008588:	00000201 	.word	0x00000201

0800858c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b082      	sub	sp, #8
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2243      	movs	r2, #67	; 0x43
 8008598:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800859a:	4b02      	ldr	r3, [pc, #8]	; (80085a4 <USBD_CDC_GetFSCfgDesc+0x18>)
}
 800859c:	0018      	movs	r0, r3
 800859e:	46bd      	mov	sp, r7
 80085a0:	b002      	add	sp, #8
 80085a2:	bd80      	pop	{r7, pc}
 80085a4:	20000098 	.word	0x20000098

080085a8 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b082      	sub	sp, #8
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	2243      	movs	r2, #67	; 0x43
 80085b4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80085b6:	4b02      	ldr	r3, [pc, #8]	; (80085c0 <USBD_CDC_GetHSCfgDesc+0x18>)
}
 80085b8:	0018      	movs	r0, r3
 80085ba:	46bd      	mov	sp, r7
 80085bc:	b002      	add	sp, #8
 80085be:	bd80      	pop	{r7, pc}
 80085c0:	20000054 	.word	0x20000054

080085c4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b082      	sub	sp, #8
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	2243      	movs	r2, #67	; 0x43
 80085d0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80085d2:	4b02      	ldr	r3, [pc, #8]	; (80085dc <USBD_CDC_GetOtherSpeedCfgDesc+0x18>)
}
 80085d4:	0018      	movs	r0, r3
 80085d6:	46bd      	mov	sp, r7
 80085d8:	b002      	add	sp, #8
 80085da:	bd80      	pop	{r7, pc}
 80085dc:	200000dc 	.word	0x200000dc

080085e0 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80085e0:	b580      	push	{r7, lr}
 80085e2:	b082      	sub	sp, #8
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	220a      	movs	r2, #10
 80085ec:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80085ee:	4b02      	ldr	r3, [pc, #8]	; (80085f8 <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 80085f0:	0018      	movs	r0, r3
 80085f2:	46bd      	mov	sp, r7
 80085f4:	b002      	add	sp, #8
 80085f6:	bd80      	pop	{r7, pc}
 80085f8:	20000010 	.word	0x20000010

080085fc <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b084      	sub	sp, #16
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
 8008604:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8008606:	230f      	movs	r3, #15
 8008608:	18fb      	adds	r3, r7, r3
 800860a:	2202      	movs	r2, #2
 800860c:	701a      	strb	r2, [r3, #0]

  if (fops != NULL)
 800860e:	683b      	ldr	r3, [r7, #0]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d008      	beq.n	8008626 <USBD_CDC_RegisterInterface+0x2a>
  {
    pdev->pUserData = fops;
 8008614:	687a      	ldr	r2, [r7, #4]
 8008616:	23af      	movs	r3, #175	; 0xaf
 8008618:	009b      	lsls	r3, r3, #2
 800861a:	6839      	ldr	r1, [r7, #0]
 800861c:	50d1      	str	r1, [r2, r3]
    ret = USBD_OK;
 800861e:	230f      	movs	r3, #15
 8008620:	18fb      	adds	r3, r7, r3
 8008622:	2200      	movs	r2, #0
 8008624:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 8008626:	230f      	movs	r3, #15
 8008628:	18fb      	adds	r3, r7, r3
 800862a:	781b      	ldrb	r3, [r3, #0]
}
 800862c:	0018      	movs	r0, r3
 800862e:	46bd      	mov	sp, r7
 8008630:	b004      	add	sp, #16
 8008632:	bd80      	pop	{r7, pc}

08008634 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8008634:	b580      	push	{r7, lr}
 8008636:	b086      	sub	sp, #24
 8008638:	af00      	add	r7, sp, #0
 800863a:	60f8      	str	r0, [r7, #12]
 800863c:	60b9      	str	r1, [r7, #8]
 800863e:	1dbb      	adds	r3, r7, #6
 8008640:	801a      	strh	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008642:	68fa      	ldr	r2, [r7, #12]
 8008644:	23ae      	movs	r3, #174	; 0xae
 8008646:	009b      	lsls	r3, r3, #2
 8008648:	58d3      	ldr	r3, [r2, r3]
 800864a:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800864c:	697a      	ldr	r2, [r7, #20]
 800864e:	2382      	movs	r3, #130	; 0x82
 8008650:	009b      	lsls	r3, r3, #2
 8008652:	68b9      	ldr	r1, [r7, #8]
 8008654:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 8008656:	1dbb      	adds	r3, r7, #6
 8008658:	8819      	ldrh	r1, [r3, #0]
 800865a:	697a      	ldr	r2, [r7, #20]
 800865c:	2384      	movs	r3, #132	; 0x84
 800865e:	009b      	lsls	r3, r3, #2
 8008660:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 8008662:	2300      	movs	r3, #0
}
 8008664:	0018      	movs	r0, r3
 8008666:	46bd      	mov	sp, r7
 8008668:	b006      	add	sp, #24
 800866a:	bd80      	pop	{r7, pc}

0800866c <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b084      	sub	sp, #16
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
 8008674:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008676:	687a      	ldr	r2, [r7, #4]
 8008678:	23ae      	movs	r3, #174	; 0xae
 800867a:	009b      	lsls	r3, r3, #2
 800867c:	58d3      	ldr	r3, [r2, r3]
 800867e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008680:	68fa      	ldr	r2, [r7, #12]
 8008682:	2381      	movs	r3, #129	; 0x81
 8008684:	009b      	lsls	r3, r3, #2
 8008686:	6839      	ldr	r1, [r7, #0]
 8008688:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800868a:	2300      	movs	r3, #0
}
 800868c:	0018      	movs	r0, r3
 800868e:	46bd      	mov	sp, r7
 8008690:	b004      	add	sp, #16
 8008692:	bd80      	pop	{r7, pc}

08008694 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b084      	sub	sp, #16
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800869c:	687a      	ldr	r2, [r7, #4]
 800869e:	23ae      	movs	r3, #174	; 0xae
 80086a0:	009b      	lsls	r3, r3, #2
 80086a2:	58d3      	ldr	r3, [r2, r3]
 80086a4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 80086a6:	687a      	ldr	r2, [r7, #4]
 80086a8:	23ae      	movs	r3, #174	; 0xae
 80086aa:	009b      	lsls	r3, r3, #2
 80086ac:	58d3      	ldr	r3, [r2, r3]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d022      	beq.n	80086f8 <USBD_CDC_TransmitPacket+0x64>
  {
    if (hcdc->TxState == 0U)
 80086b2:	68fa      	ldr	r2, [r7, #12]
 80086b4:	2385      	movs	r3, #133	; 0x85
 80086b6:	009b      	lsls	r3, r3, #2
 80086b8:	58d3      	ldr	r3, [r2, r3]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d11a      	bne.n	80086f4 <USBD_CDC_TransmitPacket+0x60>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 80086be:	68fa      	ldr	r2, [r7, #12]
 80086c0:	2385      	movs	r3, #133	; 0x85
 80086c2:	009b      	lsls	r3, r3, #2
 80086c4:	2101      	movs	r1, #1
 80086c6:	50d1      	str	r1, [r2, r3]

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80086c8:	68fa      	ldr	r2, [r7, #12]
 80086ca:	2384      	movs	r3, #132	; 0x84
 80086cc:	009b      	lsls	r3, r3, #2
 80086ce:	58d2      	ldr	r2, [r2, r3]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80086d4:	68fa      	ldr	r2, [r7, #12]
 80086d6:	2382      	movs	r3, #130	; 0x82
 80086d8:	009b      	lsls	r3, r3, #2
 80086da:	58d1      	ldr	r1, [r2, r3]
                       (uint16_t)hcdc->TxLength);
 80086dc:	68fa      	ldr	r2, [r7, #12]
 80086de:	2384      	movs	r3, #132	; 0x84
 80086e0:	009b      	lsls	r3, r3, #2
 80086e2:	58d3      	ldr	r3, [r2, r3]
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80086e4:	b29b      	uxth	r3, r3
 80086e6:	6878      	ldr	r0, [r7, #4]
 80086e8:	000a      	movs	r2, r1
 80086ea:	2181      	movs	r1, #129	; 0x81
 80086ec:	f001 fec6 	bl	800a47c <USBD_LL_Transmit>

      return USBD_OK;
 80086f0:	2300      	movs	r3, #0
 80086f2:	e002      	b.n	80086fa <USBD_CDC_TransmitPacket+0x66>
    }
    else
    {
      return USBD_BUSY;
 80086f4:	2301      	movs	r3, #1
 80086f6:	e000      	b.n	80086fa <USBD_CDC_TransmitPacket+0x66>
    }
  }
  else
  {
    return USBD_FAIL;
 80086f8:	2302      	movs	r3, #2
  }
}
 80086fa:	0018      	movs	r0, r3
 80086fc:	46bd      	mov	sp, r7
 80086fe:	b004      	add	sp, #16
 8008700:	bd80      	pop	{r7, pc}

08008702 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008702:	b580      	push	{r7, lr}
 8008704:	b084      	sub	sp, #16
 8008706:	af00      	add	r7, sp, #0
 8008708:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800870a:	687a      	ldr	r2, [r7, #4]
 800870c:	23ae      	movs	r3, #174	; 0xae
 800870e:	009b      	lsls	r3, r3, #2
 8008710:	58d3      	ldr	r3, [r2, r3]
 8008712:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8008714:	687a      	ldr	r2, [r7, #4]
 8008716:	23ae      	movs	r3, #174	; 0xae
 8008718:	009b      	lsls	r3, r3, #2
 800871a:	58d3      	ldr	r3, [r2, r3]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d019      	beq.n	8008754 <USBD_CDC_ReceivePacket+0x52>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	7c1b      	ldrb	r3, [r3, #16]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d10a      	bne.n	800873e <USBD_CDC_ReceivePacket+0x3c>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008728:	68fa      	ldr	r2, [r7, #12]
 800872a:	2381      	movs	r3, #129	; 0x81
 800872c:	009b      	lsls	r3, r3, #2
 800872e:	58d2      	ldr	r2, [r2, r3]
 8008730:	2380      	movs	r3, #128	; 0x80
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	6878      	ldr	r0, [r7, #4]
 8008736:	2101      	movs	r1, #1
 8008738:	f001 fed8 	bl	800a4ec <USBD_LL_PrepareReceive>
 800873c:	e008      	b.n	8008750 <USBD_CDC_ReceivePacket+0x4e>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800873e:	68fa      	ldr	r2, [r7, #12]
 8008740:	2381      	movs	r3, #129	; 0x81
 8008742:	009b      	lsls	r3, r3, #2
 8008744:	58d2      	ldr	r2, [r2, r3]
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	2340      	movs	r3, #64	; 0x40
 800874a:	2101      	movs	r1, #1
 800874c:	f001 fece 	bl	800a4ec <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8008750:	2300      	movs	r3, #0
 8008752:	e000      	b.n	8008756 <USBD_CDC_ReceivePacket+0x54>
  }
  else
  {
    return USBD_FAIL;
 8008754:	2302      	movs	r3, #2
  }
}
 8008756:	0018      	movs	r0, r3
 8008758:	46bd      	mov	sp, r7
 800875a:	b004      	add	sp, #16
 800875c:	bd80      	pop	{r7, pc}

0800875e <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800875e:	b580      	push	{r7, lr}
 8008760:	b084      	sub	sp, #16
 8008762:	af00      	add	r7, sp, #0
 8008764:	60f8      	str	r0, [r7, #12]
 8008766:	60b9      	str	r1, [r7, #8]
 8008768:	1dfb      	adds	r3, r7, #7
 800876a:	701a      	strb	r2, [r3, #0]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	2b00      	cmp	r3, #0
 8008770:	d101      	bne.n	8008776 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008772:	2302      	movs	r3, #2
 8008774:	e020      	b.n	80087b8 <USBD_Init+0x5a>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008776:	68fa      	ldr	r2, [r7, #12]
 8008778:	23ad      	movs	r3, #173	; 0xad
 800877a:	009b      	lsls	r3, r3, #2
 800877c:	58d3      	ldr	r3, [r2, r3]
 800877e:	2b00      	cmp	r3, #0
 8008780:	d004      	beq.n	800878c <USBD_Init+0x2e>
  {
    pdev->pClass = NULL;
 8008782:	68fa      	ldr	r2, [r7, #12]
 8008784:	23ad      	movs	r3, #173	; 0xad
 8008786:	009b      	lsls	r3, r3, #2
 8008788:	2100      	movs	r1, #0
 800878a:	50d1      	str	r1, [r2, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d004      	beq.n	800879c <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008792:	68fa      	ldr	r2, [r7, #12]
 8008794:	23ac      	movs	r3, #172	; 0xac
 8008796:	009b      	lsls	r3, r3, #2
 8008798:	68b9      	ldr	r1, [r7, #8]
 800879a:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800879c:	68fa      	ldr	r2, [r7, #12]
 800879e:	23a7      	movs	r3, #167	; 0xa7
 80087a0:	009b      	lsls	r3, r3, #2
 80087a2:	2101      	movs	r1, #1
 80087a4:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	1dfa      	adds	r2, r7, #7
 80087aa:	7812      	ldrb	r2, [r2, #0]
 80087ac:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	0018      	movs	r0, r3
 80087b2:	f001 fcc1 	bl	800a138 <USBD_LL_Init>

  return USBD_OK;
 80087b6:	2300      	movs	r3, #0
}
 80087b8:	0018      	movs	r0, r3
 80087ba:	46bd      	mov	sp, r7
 80087bc:	b004      	add	sp, #16
 80087be:	bd80      	pop	{r7, pc}

080087c0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b084      	sub	sp, #16
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
 80087c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80087ca:	230f      	movs	r3, #15
 80087cc:	18fb      	adds	r3, r7, r3
 80087ce:	2200      	movs	r2, #0
 80087d0:	701a      	strb	r2, [r3, #0]
  if (pclass != NULL)
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d009      	beq.n	80087ec <USBD_RegisterClass+0x2c>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80087d8:	687a      	ldr	r2, [r7, #4]
 80087da:	23ad      	movs	r3, #173	; 0xad
 80087dc:	009b      	lsls	r3, r3, #2
 80087de:	6839      	ldr	r1, [r7, #0]
 80087e0:	50d1      	str	r1, [r2, r3]
    status = USBD_OK;
 80087e2:	230f      	movs	r3, #15
 80087e4:	18fb      	adds	r3, r7, r3
 80087e6:	2200      	movs	r2, #0
 80087e8:	701a      	strb	r2, [r3, #0]
 80087ea:	e003      	b.n	80087f4 <USBD_RegisterClass+0x34>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80087ec:	230f      	movs	r3, #15
 80087ee:	18fb      	adds	r3, r7, r3
 80087f0:	2202      	movs	r2, #2
 80087f2:	701a      	strb	r2, [r3, #0]
  }

  return status;
 80087f4:	230f      	movs	r3, #15
 80087f6:	18fb      	adds	r3, r7, r3
 80087f8:	781b      	ldrb	r3, [r3, #0]
}
 80087fa:	0018      	movs	r0, r3
 80087fc:	46bd      	mov	sp, r7
 80087fe:	b004      	add	sp, #16
 8008800:	bd80      	pop	{r7, pc}

08008802 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008802:	b580      	push	{r7, lr}
 8008804:	b082      	sub	sp, #8
 8008806:	af00      	add	r7, sp, #0
 8008808:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	0018      	movs	r0, r3
 800880e:	f001 fcf7 	bl	800a200 <USBD_LL_Start>

  return USBD_OK;
 8008812:	2300      	movs	r3, #0
}
 8008814:	0018      	movs	r0, r3
 8008816:	46bd      	mov	sp, r7
 8008818:	b002      	add	sp, #8
 800881a:	bd80      	pop	{r7, pc}

0800881c <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800881c:	b580      	push	{r7, lr}
 800881e:	b082      	sub	sp, #8
 8008820:	af00      	add	r7, sp, #0
 8008822:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008824:	2300      	movs	r3, #0
}
 8008826:	0018      	movs	r0, r3
 8008828:	46bd      	mov	sp, r7
 800882a:	b002      	add	sp, #8
 800882c:	bd80      	pop	{r7, pc}

0800882e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800882e:	b580      	push	{r7, lr}
 8008830:	b084      	sub	sp, #16
 8008832:	af00      	add	r7, sp, #0
 8008834:	6078      	str	r0, [r7, #4]
 8008836:	000a      	movs	r2, r1
 8008838:	1cfb      	adds	r3, r7, #3
 800883a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800883c:	230f      	movs	r3, #15
 800883e:	18fb      	adds	r3, r7, r3
 8008840:	2202      	movs	r2, #2
 8008842:	701a      	strb	r2, [r3, #0]

  if (pdev->pClass != NULL)
 8008844:	687a      	ldr	r2, [r7, #4]
 8008846:	23ad      	movs	r3, #173	; 0xad
 8008848:	009b      	lsls	r3, r3, #2
 800884a:	58d3      	ldr	r3, [r2, r3]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d00f      	beq.n	8008870 <USBD_SetClassConfig+0x42>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8008850:	687a      	ldr	r2, [r7, #4]
 8008852:	23ad      	movs	r3, #173	; 0xad
 8008854:	009b      	lsls	r3, r3, #2
 8008856:	58d3      	ldr	r3, [r2, r3]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	1cfa      	adds	r2, r7, #3
 800885c:	7811      	ldrb	r1, [r2, #0]
 800885e:	687a      	ldr	r2, [r7, #4]
 8008860:	0010      	movs	r0, r2
 8008862:	4798      	blx	r3
 8008864:	1e03      	subs	r3, r0, #0
 8008866:	d103      	bne.n	8008870 <USBD_SetClassConfig+0x42>
    {
      ret = USBD_OK;
 8008868:	230f      	movs	r3, #15
 800886a:	18fb      	adds	r3, r7, r3
 800886c:	2200      	movs	r2, #0
 800886e:	701a      	strb	r2, [r3, #0]
    }
  }

  return ret;
 8008870:	230f      	movs	r3, #15
 8008872:	18fb      	adds	r3, r7, r3
 8008874:	781b      	ldrb	r3, [r3, #0]
}
 8008876:	0018      	movs	r0, r3
 8008878:	46bd      	mov	sp, r7
 800887a:	b004      	add	sp, #16
 800887c:	bd80      	pop	{r7, pc}

0800887e <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800887e:	b580      	push	{r7, lr}
 8008880:	b082      	sub	sp, #8
 8008882:	af00      	add	r7, sp, #0
 8008884:	6078      	str	r0, [r7, #4]
 8008886:	000a      	movs	r2, r1
 8008888:	1cfb      	adds	r3, r7, #3
 800888a:	701a      	strb	r2, [r3, #0]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800888c:	687a      	ldr	r2, [r7, #4]
 800888e:	23ad      	movs	r3, #173	; 0xad
 8008890:	009b      	lsls	r3, r3, #2
 8008892:	58d3      	ldr	r3, [r2, r3]
 8008894:	685b      	ldr	r3, [r3, #4]
 8008896:	1cfa      	adds	r2, r7, #3
 8008898:	7811      	ldrb	r1, [r2, #0]
 800889a:	687a      	ldr	r2, [r7, #4]
 800889c:	0010      	movs	r0, r2
 800889e:	4798      	blx	r3

  return USBD_OK;
 80088a0:	2300      	movs	r3, #0
}
 80088a2:	0018      	movs	r0, r3
 80088a4:	46bd      	mov	sp, r7
 80088a6:	b002      	add	sp, #8
 80088a8:	bd80      	pop	{r7, pc}
	...

080088ac <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b082      	sub	sp, #8
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
 80088b4:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	22aa      	movs	r2, #170	; 0xaa
 80088ba:	0092      	lsls	r2, r2, #2
 80088bc:	4694      	mov	ip, r2
 80088be:	4463      	add	r3, ip
 80088c0:	683a      	ldr	r2, [r7, #0]
 80088c2:	0011      	movs	r1, r2
 80088c4:	0018      	movs	r0, r3
 80088c6:	f001 f817 	bl	80098f8 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80088ca:	687a      	ldr	r2, [r7, #4]
 80088cc:	23a5      	movs	r3, #165	; 0xa5
 80088ce:	009b      	lsls	r3, r3, #2
 80088d0:	2101      	movs	r1, #1
 80088d2:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	4a22      	ldr	r2, [pc, #136]	; (8008960 <USBD_LL_SetupStage+0xb4>)
 80088d8:	5a9b      	ldrh	r3, [r3, r2]
 80088da:	0019      	movs	r1, r3
 80088dc:	687a      	ldr	r2, [r7, #4]
 80088de:	23a6      	movs	r3, #166	; 0xa6
 80088e0:	009b      	lsls	r3, r3, #2
 80088e2:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 80088e4:	687a      	ldr	r2, [r7, #4]
 80088e6:	23aa      	movs	r3, #170	; 0xaa
 80088e8:	009b      	lsls	r3, r3, #2
 80088ea:	5cd3      	ldrb	r3, [r2, r3]
 80088ec:	001a      	movs	r2, r3
 80088ee:	231f      	movs	r3, #31
 80088f0:	4013      	ands	r3, r2
 80088f2:	2b01      	cmp	r3, #1
 80088f4:	d00d      	beq.n	8008912 <USBD_LL_SetupStage+0x66>
 80088f6:	d302      	bcc.n	80088fe <USBD_LL_SetupStage+0x52>
 80088f8:	2b02      	cmp	r3, #2
 80088fa:	d014      	beq.n	8008926 <USBD_LL_SetupStage+0x7a>
 80088fc:	e01d      	b.n	800893a <USBD_LL_SetupStage+0x8e>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	22aa      	movs	r2, #170	; 0xaa
 8008902:	0092      	lsls	r2, r2, #2
 8008904:	189a      	adds	r2, r3, r2
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	0011      	movs	r1, r2
 800890a:	0018      	movs	r0, r3
 800890c:	f000 fa10 	bl	8008d30 <USBD_StdDevReq>
      break;
 8008910:	e020      	b.n	8008954 <USBD_LL_SetupStage+0xa8>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	22aa      	movs	r2, #170	; 0xaa
 8008916:	0092      	lsls	r2, r2, #2
 8008918:	189a      	adds	r2, r3, r2
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	0011      	movs	r1, r2
 800891e:	0018      	movs	r0, r3
 8008920:	f000 fa78 	bl	8008e14 <USBD_StdItfReq>
      break;
 8008924:	e016      	b.n	8008954 <USBD_LL_SetupStage+0xa8>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	22aa      	movs	r2, #170	; 0xaa
 800892a:	0092      	lsls	r2, r2, #2
 800892c:	189a      	adds	r2, r3, r2
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	0011      	movs	r1, r2
 8008932:	0018      	movs	r0, r3
 8008934:	f000 fac5 	bl	8008ec2 <USBD_StdEPReq>
      break;
 8008938:	e00c      	b.n	8008954 <USBD_LL_SetupStage+0xa8>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800893a:	687a      	ldr	r2, [r7, #4]
 800893c:	23aa      	movs	r3, #170	; 0xaa
 800893e:	009b      	lsls	r3, r3, #2
 8008940:	5cd3      	ldrb	r3, [r2, r3]
 8008942:	227f      	movs	r2, #127	; 0x7f
 8008944:	4393      	bics	r3, r2
 8008946:	b2da      	uxtb	r2, r3
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	0011      	movs	r1, r2
 800894c:	0018      	movs	r0, r3
 800894e:	f001 fce0 	bl	800a312 <USBD_LL_StallEP>
      break;
 8008952:	46c0      	nop			; (mov r8, r8)
  }

  return USBD_OK;
 8008954:	2300      	movs	r3, #0
}
 8008956:	0018      	movs	r0, r3
 8008958:	46bd      	mov	sp, r7
 800895a:	b002      	add	sp, #8
 800895c:	bd80      	pop	{r7, pc}
 800895e:	46c0      	nop			; (mov r8, r8)
 8008960:	000002ae 	.word	0x000002ae

08008964 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b086      	sub	sp, #24
 8008968:	af00      	add	r7, sp, #0
 800896a:	60f8      	str	r0, [r7, #12]
 800896c:	607a      	str	r2, [r7, #4]
 800896e:	200b      	movs	r0, #11
 8008970:	183b      	adds	r3, r7, r0
 8008972:	1c0a      	adds	r2, r1, #0
 8008974:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008976:	183b      	adds	r3, r7, r0
 8008978:	781b      	ldrb	r3, [r3, #0]
 800897a:	2b00      	cmp	r3, #0
 800897c:	d154      	bne.n	8008a28 <USBD_LL_DataOutStage+0xc4>
  {
    pep = &pdev->ep_out[0];
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	3355      	adds	r3, #85	; 0x55
 8008982:	33ff      	adds	r3, #255	; 0xff
 8008984:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008986:	68fa      	ldr	r2, [r7, #12]
 8008988:	23a5      	movs	r3, #165	; 0xa5
 800898a:	009b      	lsls	r3, r3, #2
 800898c:	58d3      	ldr	r3, [r2, r3]
 800898e:	2b03      	cmp	r3, #3
 8008990:	d139      	bne.n	8008a06 <USBD_LL_DataOutStage+0xa2>
    {
      if (pep->rem_length > pep->maxpacket)
 8008992:	697b      	ldr	r3, [r7, #20]
 8008994:	68da      	ldr	r2, [r3, #12]
 8008996:	697b      	ldr	r3, [r7, #20]
 8008998:	691b      	ldr	r3, [r3, #16]
 800899a:	429a      	cmp	r2, r3
 800899c:	d919      	bls.n	80089d2 <USBD_LL_DataOutStage+0x6e>
      {
        pep->rem_length -= pep->maxpacket;
 800899e:	697b      	ldr	r3, [r7, #20]
 80089a0:	68da      	ldr	r2, [r3, #12]
 80089a2:	697b      	ldr	r3, [r7, #20]
 80089a4:	691b      	ldr	r3, [r3, #16]
 80089a6:	1ad2      	subs	r2, r2, r3
 80089a8:	697b      	ldr	r3, [r7, #20]
 80089aa:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80089ac:	697b      	ldr	r3, [r7, #20]
 80089ae:	68da      	ldr	r2, [r3, #12]
 80089b0:	697b      	ldr	r3, [r7, #20]
 80089b2:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80089b4:	429a      	cmp	r2, r3
 80089b6:	d203      	bcs.n	80089c0 <USBD_LL_DataOutStage+0x5c>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80089bc:	b29b      	uxth	r3, r3
 80089be:	e002      	b.n	80089c6 <USBD_LL_DataOutStage+0x62>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80089c0:	697b      	ldr	r3, [r7, #20]
 80089c2:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80089c4:	b29b      	uxth	r3, r3
 80089c6:	6879      	ldr	r1, [r7, #4]
 80089c8:	68f8      	ldr	r0, [r7, #12]
 80089ca:	001a      	movs	r2, r3
 80089cc:	f001 f8a5 	bl	8009b1a <USBD_CtlContinueRx>
 80089d0:	e045      	b.n	8008a5e <USBD_LL_DataOutStage+0xfa>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80089d2:	68fa      	ldr	r2, [r7, #12]
 80089d4:	23ad      	movs	r3, #173	; 0xad
 80089d6:	009b      	lsls	r3, r3, #2
 80089d8:	58d3      	ldr	r3, [r2, r3]
 80089da:	691b      	ldr	r3, [r3, #16]
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d00d      	beq.n	80089fc <USBD_LL_DataOutStage+0x98>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80089e0:	68fa      	ldr	r2, [r7, #12]
 80089e2:	23a7      	movs	r3, #167	; 0xa7
 80089e4:	009b      	lsls	r3, r3, #2
 80089e6:	5cd3      	ldrb	r3, [r2, r3]
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80089e8:	2b03      	cmp	r3, #3
 80089ea:	d107      	bne.n	80089fc <USBD_LL_DataOutStage+0x98>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80089ec:	68fa      	ldr	r2, [r7, #12]
 80089ee:	23ad      	movs	r3, #173	; 0xad
 80089f0:	009b      	lsls	r3, r3, #2
 80089f2:	58d3      	ldr	r3, [r2, r3]
 80089f4:	691b      	ldr	r3, [r3, #16]
 80089f6:	68fa      	ldr	r2, [r7, #12]
 80089f8:	0010      	movs	r0, r2
 80089fa:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	0018      	movs	r0, r3
 8008a00:	f001 f89e 	bl	8009b40 <USBD_CtlSendStatus>
 8008a04:	e02b      	b.n	8008a5e <USBD_LL_DataOutStage+0xfa>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008a06:	68fa      	ldr	r2, [r7, #12]
 8008a08:	23a5      	movs	r3, #165	; 0xa5
 8008a0a:	009b      	lsls	r3, r3, #2
 8008a0c:	58d3      	ldr	r3, [r2, r3]
 8008a0e:	2b05      	cmp	r3, #5
 8008a10:	d125      	bne.n	8008a5e <USBD_LL_DataOutStage+0xfa>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008a12:	68fa      	ldr	r2, [r7, #12]
 8008a14:	23a5      	movs	r3, #165	; 0xa5
 8008a16:	009b      	lsls	r3, r3, #2
 8008a18:	2100      	movs	r1, #0
 8008a1a:	50d1      	str	r1, [r2, r3]
        USBD_LL_StallEP(pdev, 0U);
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	2100      	movs	r1, #0
 8008a20:	0018      	movs	r0, r3
 8008a22:	f001 fc76 	bl	800a312 <USBD_LL_StallEP>
 8008a26:	e01a      	b.n	8008a5e <USBD_LL_DataOutStage+0xfa>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008a28:	68fa      	ldr	r2, [r7, #12]
 8008a2a:	23ad      	movs	r3, #173	; 0xad
 8008a2c:	009b      	lsls	r3, r3, #2
 8008a2e:	58d3      	ldr	r3, [r2, r3]
 8008a30:	699b      	ldr	r3, [r3, #24]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d011      	beq.n	8008a5a <USBD_LL_DataOutStage+0xf6>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008a36:	68fa      	ldr	r2, [r7, #12]
 8008a38:	23a7      	movs	r3, #167	; 0xa7
 8008a3a:	009b      	lsls	r3, r3, #2
 8008a3c:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataOut != NULL) &&
 8008a3e:	2b03      	cmp	r3, #3
 8008a40:	d10b      	bne.n	8008a5a <USBD_LL_DataOutStage+0xf6>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008a42:	68fa      	ldr	r2, [r7, #12]
 8008a44:	23ad      	movs	r3, #173	; 0xad
 8008a46:	009b      	lsls	r3, r3, #2
 8008a48:	58d3      	ldr	r3, [r2, r3]
 8008a4a:	699b      	ldr	r3, [r3, #24]
 8008a4c:	220b      	movs	r2, #11
 8008a4e:	18ba      	adds	r2, r7, r2
 8008a50:	7811      	ldrb	r1, [r2, #0]
 8008a52:	68fa      	ldr	r2, [r7, #12]
 8008a54:	0010      	movs	r0, r2
 8008a56:	4798      	blx	r3
 8008a58:	e001      	b.n	8008a5e <USBD_LL_DataOutStage+0xfa>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008a5a:	2302      	movs	r3, #2
 8008a5c:	e000      	b.n	8008a60 <USBD_LL_DataOutStage+0xfc>
  }

  return USBD_OK;
 8008a5e:	2300      	movs	r3, #0
}
 8008a60:	0018      	movs	r0, r3
 8008a62:	46bd      	mov	sp, r7
 8008a64:	b006      	add	sp, #24
 8008a66:	bd80      	pop	{r7, pc}

08008a68 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b086      	sub	sp, #24
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	60f8      	str	r0, [r7, #12]
 8008a70:	607a      	str	r2, [r7, #4]
 8008a72:	200b      	movs	r0, #11
 8008a74:	183b      	adds	r3, r7, r0
 8008a76:	1c0a      	adds	r2, r1, #0
 8008a78:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008a7a:	183b      	adds	r3, r7, r0
 8008a7c:	781b      	ldrb	r3, [r3, #0]
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d000      	beq.n	8008a84 <USBD_LL_DataInStage+0x1c>
 8008a82:	e08e      	b.n	8008ba2 <USBD_LL_DataInStage+0x13a>
  {
    pep = &pdev->ep_in[0];
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	3314      	adds	r3, #20
 8008a88:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008a8a:	68fa      	ldr	r2, [r7, #12]
 8008a8c:	23a5      	movs	r3, #165	; 0xa5
 8008a8e:	009b      	lsls	r3, r3, #2
 8008a90:	58d3      	ldr	r3, [r2, r3]
 8008a92:	2b02      	cmp	r3, #2
 8008a94:	d164      	bne.n	8008b60 <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 8008a96:	697b      	ldr	r3, [r7, #20]
 8008a98:	68da      	ldr	r2, [r3, #12]
 8008a9a:	697b      	ldr	r3, [r7, #20]
 8008a9c:	691b      	ldr	r3, [r3, #16]
 8008a9e:	429a      	cmp	r2, r3
 8008aa0:	d915      	bls.n	8008ace <USBD_LL_DataInStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008aa2:	697b      	ldr	r3, [r7, #20]
 8008aa4:	68da      	ldr	r2, [r3, #12]
 8008aa6:	697b      	ldr	r3, [r7, #20]
 8008aa8:	691b      	ldr	r3, [r3, #16]
 8008aaa:	1ad2      	subs	r2, r2, r3
 8008aac:	697b      	ldr	r3, [r7, #20]
 8008aae:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8008ab0:	697b      	ldr	r3, [r7, #20]
 8008ab2:	68db      	ldr	r3, [r3, #12]
 8008ab4:	b29a      	uxth	r2, r3
 8008ab6:	6879      	ldr	r1, [r7, #4]
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	0018      	movs	r0, r3
 8008abc:	f000 fff6 	bl	8009aac <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008ac0:	68f8      	ldr	r0, [r7, #12]
 8008ac2:	2300      	movs	r3, #0
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	2100      	movs	r1, #0
 8008ac8:	f001 fd10 	bl	800a4ec <USBD_LL_PrepareReceive>
 8008acc:	e059      	b.n	8008b82 <USBD_LL_DataInStage+0x11a>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008ace:	697b      	ldr	r3, [r7, #20]
 8008ad0:	689a      	ldr	r2, [r3, #8]
 8008ad2:	697b      	ldr	r3, [r7, #20]
 8008ad4:	691b      	ldr	r3, [r3, #16]
 8008ad6:	0019      	movs	r1, r3
 8008ad8:	0010      	movs	r0, r2
 8008ada:	f7f7 fb9b 	bl	8000214 <__aeabi_uidivmod>
 8008ade:	1e0b      	subs	r3, r1, #0
 8008ae0:	d11f      	bne.n	8008b22 <USBD_LL_DataInStage+0xba>
            (pep->total_length >= pep->maxpacket) &&
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	689a      	ldr	r2, [r3, #8]
 8008ae6:	697b      	ldr	r3, [r7, #20]
 8008ae8:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8008aea:	429a      	cmp	r2, r3
 8008aec:	d319      	bcc.n	8008b22 <USBD_LL_DataInStage+0xba>
            (pep->total_length < pdev->ep0_data_len))
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	689a      	ldr	r2, [r3, #8]
 8008af2:	68f9      	ldr	r1, [r7, #12]
 8008af4:	23a6      	movs	r3, #166	; 0xa6
 8008af6:	009b      	lsls	r3, r3, #2
 8008af8:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 8008afa:	429a      	cmp	r2, r3
 8008afc:	d211      	bcs.n	8008b22 <USBD_LL_DataInStage+0xba>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	2200      	movs	r2, #0
 8008b02:	2100      	movs	r1, #0
 8008b04:	0018      	movs	r0, r3
 8008b06:	f000 ffd1 	bl	8009aac <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008b0a:	68fa      	ldr	r2, [r7, #12]
 8008b0c:	23a6      	movs	r3, #166	; 0xa6
 8008b0e:	009b      	lsls	r3, r3, #2
 8008b10:	2100      	movs	r1, #0
 8008b12:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008b14:	68f8      	ldr	r0, [r7, #12]
 8008b16:	2300      	movs	r3, #0
 8008b18:	2200      	movs	r2, #0
 8008b1a:	2100      	movs	r1, #0
 8008b1c:	f001 fce6 	bl	800a4ec <USBD_LL_PrepareReceive>
 8008b20:	e02f      	b.n	8008b82 <USBD_LL_DataInStage+0x11a>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008b22:	68fa      	ldr	r2, [r7, #12]
 8008b24:	23ad      	movs	r3, #173	; 0xad
 8008b26:	009b      	lsls	r3, r3, #2
 8008b28:	58d3      	ldr	r3, [r2, r3]
 8008b2a:	68db      	ldr	r3, [r3, #12]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d00d      	beq.n	8008b4c <USBD_LL_DataInStage+0xe4>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008b30:	68fa      	ldr	r2, [r7, #12]
 8008b32:	23a7      	movs	r3, #167	; 0xa7
 8008b34:	009b      	lsls	r3, r3, #2
 8008b36:	5cd3      	ldrb	r3, [r2, r3]
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8008b38:	2b03      	cmp	r3, #3
 8008b3a:	d107      	bne.n	8008b4c <USBD_LL_DataInStage+0xe4>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8008b3c:	68fa      	ldr	r2, [r7, #12]
 8008b3e:	23ad      	movs	r3, #173	; 0xad
 8008b40:	009b      	lsls	r3, r3, #2
 8008b42:	58d3      	ldr	r3, [r2, r3]
 8008b44:	68db      	ldr	r3, [r3, #12]
 8008b46:	68fa      	ldr	r2, [r7, #12]
 8008b48:	0010      	movs	r0, r2
 8008b4a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	2180      	movs	r1, #128	; 0x80
 8008b50:	0018      	movs	r0, r3
 8008b52:	f001 fbde 	bl	800a312 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	0018      	movs	r0, r3
 8008b5a:	f001 f805 	bl	8009b68 <USBD_CtlReceiveStatus>
 8008b5e:	e010      	b.n	8008b82 <USBD_LL_DataInStage+0x11a>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008b60:	68fa      	ldr	r2, [r7, #12]
 8008b62:	23a5      	movs	r3, #165	; 0xa5
 8008b64:	009b      	lsls	r3, r3, #2
 8008b66:	58d3      	ldr	r3, [r2, r3]
 8008b68:	2b04      	cmp	r3, #4
 8008b6a:	d005      	beq.n	8008b78 <USBD_LL_DataInStage+0x110>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8008b6c:	68fa      	ldr	r2, [r7, #12]
 8008b6e:	23a5      	movs	r3, #165	; 0xa5
 8008b70:	009b      	lsls	r3, r3, #2
 8008b72:	58d3      	ldr	r3, [r2, r3]
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d104      	bne.n	8008b82 <USBD_LL_DataInStage+0x11a>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	2180      	movs	r1, #128	; 0x80
 8008b7c:	0018      	movs	r0, r3
 8008b7e:	f001 fbc8 	bl	800a312 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8008b82:	68fa      	ldr	r2, [r7, #12]
 8008b84:	23a8      	movs	r3, #168	; 0xa8
 8008b86:	009b      	lsls	r3, r3, #2
 8008b88:	5cd3      	ldrb	r3, [r2, r3]
 8008b8a:	2b01      	cmp	r3, #1
 8008b8c:	d124      	bne.n	8008bd8 <USBD_LL_DataInStage+0x170>
    {
      USBD_RunTestMode(pdev);
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	0018      	movs	r0, r3
 8008b92:	f7ff fe43 	bl	800881c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008b96:	68fa      	ldr	r2, [r7, #12]
 8008b98:	23a8      	movs	r3, #168	; 0xa8
 8008b9a:	009b      	lsls	r3, r3, #2
 8008b9c:	2100      	movs	r1, #0
 8008b9e:	54d1      	strb	r1, [r2, r3]
 8008ba0:	e01a      	b.n	8008bd8 <USBD_LL_DataInStage+0x170>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8008ba2:	68fa      	ldr	r2, [r7, #12]
 8008ba4:	23ad      	movs	r3, #173	; 0xad
 8008ba6:	009b      	lsls	r3, r3, #2
 8008ba8:	58d3      	ldr	r3, [r2, r3]
 8008baa:	695b      	ldr	r3, [r3, #20]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d011      	beq.n	8008bd4 <USBD_LL_DataInStage+0x16c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008bb0:	68fa      	ldr	r2, [r7, #12]
 8008bb2:	23a7      	movs	r3, #167	; 0xa7
 8008bb4:	009b      	lsls	r3, r3, #2
 8008bb6:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataIn != NULL) &&
 8008bb8:	2b03      	cmp	r3, #3
 8008bba:	d10b      	bne.n	8008bd4 <USBD_LL_DataInStage+0x16c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8008bbc:	68fa      	ldr	r2, [r7, #12]
 8008bbe:	23ad      	movs	r3, #173	; 0xad
 8008bc0:	009b      	lsls	r3, r3, #2
 8008bc2:	58d3      	ldr	r3, [r2, r3]
 8008bc4:	695b      	ldr	r3, [r3, #20]
 8008bc6:	220b      	movs	r2, #11
 8008bc8:	18ba      	adds	r2, r7, r2
 8008bca:	7811      	ldrb	r1, [r2, #0]
 8008bcc:	68fa      	ldr	r2, [r7, #12]
 8008bce:	0010      	movs	r0, r2
 8008bd0:	4798      	blx	r3
 8008bd2:	e001      	b.n	8008bd8 <USBD_LL_DataInStage+0x170>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008bd4:	2302      	movs	r3, #2
 8008bd6:	e000      	b.n	8008bda <USBD_LL_DataInStage+0x172>
  }

  return USBD_OK;
 8008bd8:	2300      	movs	r3, #0
}
 8008bda:	0018      	movs	r0, r3
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	b006      	add	sp, #24
 8008be0:	bd80      	pop	{r7, pc}

08008be2 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008be2:	b580      	push	{r7, lr}
 8008be4:	b082      	sub	sp, #8
 8008be6:	af00      	add	r7, sp, #0
 8008be8:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008bea:	6878      	ldr	r0, [r7, #4]
 8008bec:	2340      	movs	r3, #64	; 0x40
 8008bee:	2200      	movs	r2, #0
 8008bf0:	2100      	movs	r1, #0
 8008bf2:	f001 fb2b 	bl	800a24c <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008bf6:	687a      	ldr	r2, [r7, #4]
 8008bf8:	23ac      	movs	r3, #172	; 0xac
 8008bfa:	005b      	lsls	r3, r3, #1
 8008bfc:	2101      	movs	r1, #1
 8008bfe:	50d1      	str	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008c00:	687a      	ldr	r2, [r7, #4]
 8008c02:	23b2      	movs	r3, #178	; 0xb2
 8008c04:	005b      	lsls	r3, r3, #1
 8008c06:	2140      	movs	r1, #64	; 0x40
 8008c08:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008c0a:	6878      	ldr	r0, [r7, #4]
 8008c0c:	2340      	movs	r3, #64	; 0x40
 8008c0e:	2200      	movs	r2, #0
 8008c10:	2180      	movs	r1, #128	; 0x80
 8008c12:	f001 fb1b 	bl	800a24c <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2201      	movs	r2, #1
 8008c1a:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2240      	movs	r2, #64	; 0x40
 8008c20:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008c22:	687a      	ldr	r2, [r7, #4]
 8008c24:	23a7      	movs	r3, #167	; 0xa7
 8008c26:	009b      	lsls	r3, r3, #2
 8008c28:	2101      	movs	r1, #1
 8008c2a:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 8008c2c:	687a      	ldr	r2, [r7, #4]
 8008c2e:	23a5      	movs	r3, #165	; 0xa5
 8008c30:	009b      	lsls	r3, r3, #2
 8008c32:	2100      	movs	r1, #0
 8008c34:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2200      	movs	r2, #0
 8008c3a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008c3c:	687a      	ldr	r2, [r7, #4]
 8008c3e:	23a9      	movs	r3, #169	; 0xa9
 8008c40:	009b      	lsls	r3, r3, #2
 8008c42:	2100      	movs	r1, #0
 8008c44:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData)
 8008c46:	687a      	ldr	r2, [r7, #4]
 8008c48:	23ae      	movs	r3, #174	; 0xae
 8008c4a:	009b      	lsls	r3, r3, #2
 8008c4c:	58d3      	ldr	r3, [r2, r3]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d00a      	beq.n	8008c68 <USBD_LL_Reset+0x86>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008c52:	687a      	ldr	r2, [r7, #4]
 8008c54:	23ad      	movs	r3, #173	; 0xad
 8008c56:	009b      	lsls	r3, r3, #2
 8008c58:	58d3      	ldr	r3, [r2, r3]
 8008c5a:	685a      	ldr	r2, [r3, #4]
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	685b      	ldr	r3, [r3, #4]
 8008c60:	b2d9      	uxtb	r1, r3
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	0018      	movs	r0, r3
 8008c66:	4790      	blx	r2
  }

  return USBD_OK;
 8008c68:	2300      	movs	r3, #0
}
 8008c6a:	0018      	movs	r0, r3
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	b002      	add	sp, #8
 8008c70:	bd80      	pop	{r7, pc}

08008c72 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008c72:	b580      	push	{r7, lr}
 8008c74:	b082      	sub	sp, #8
 8008c76:	af00      	add	r7, sp, #0
 8008c78:	6078      	str	r0, [r7, #4]
 8008c7a:	000a      	movs	r2, r1
 8008c7c:	1cfb      	adds	r3, r7, #3
 8008c7e:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	1cfa      	adds	r2, r7, #3
 8008c84:	7812      	ldrb	r2, [r2, #0]
 8008c86:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008c88:	2300      	movs	r3, #0
}
 8008c8a:	0018      	movs	r0, r3
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	b002      	add	sp, #8
 8008c90:	bd80      	pop	{r7, pc}
	...

08008c94 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b082      	sub	sp, #8
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8008c9c:	687a      	ldr	r2, [r7, #4]
 8008c9e:	23a7      	movs	r3, #167	; 0xa7
 8008ca0:	009b      	lsls	r3, r3, #2
 8008ca2:	5cd1      	ldrb	r1, [r2, r3]
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	4a06      	ldr	r2, [pc, #24]	; (8008cc0 <USBD_LL_Suspend+0x2c>)
 8008ca8:	5499      	strb	r1, [r3, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8008caa:	687a      	ldr	r2, [r7, #4]
 8008cac:	23a7      	movs	r3, #167	; 0xa7
 8008cae:	009b      	lsls	r3, r3, #2
 8008cb0:	2104      	movs	r1, #4
 8008cb2:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 8008cb4:	2300      	movs	r3, #0
}
 8008cb6:	0018      	movs	r0, r3
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	b002      	add	sp, #8
 8008cbc:	bd80      	pop	{r7, pc}
 8008cbe:	46c0      	nop			; (mov r8, r8)
 8008cc0:	0000029d 	.word	0x0000029d

08008cc4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b082      	sub	sp, #8
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008ccc:	687a      	ldr	r2, [r7, #4]
 8008cce:	23a7      	movs	r3, #167	; 0xa7
 8008cd0:	009b      	lsls	r3, r3, #2
 8008cd2:	5cd3      	ldrb	r3, [r2, r3]
 8008cd4:	2b04      	cmp	r3, #4
 8008cd6:	d106      	bne.n	8008ce6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	4a05      	ldr	r2, [pc, #20]	; (8008cf0 <USBD_LL_Resume+0x2c>)
 8008cdc:	5c99      	ldrb	r1, [r3, r2]
 8008cde:	687a      	ldr	r2, [r7, #4]
 8008ce0:	23a7      	movs	r3, #167	; 0xa7
 8008ce2:	009b      	lsls	r3, r3, #2
 8008ce4:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 8008ce6:	2300      	movs	r3, #0
}
 8008ce8:	0018      	movs	r0, r3
 8008cea:	46bd      	mov	sp, r7
 8008cec:	b002      	add	sp, #8
 8008cee:	bd80      	pop	{r7, pc}
 8008cf0:	0000029d 	.word	0x0000029d

08008cf4 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008cf4:	b580      	push	{r7, lr}
 8008cf6:	b082      	sub	sp, #8
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008cfc:	687a      	ldr	r2, [r7, #4]
 8008cfe:	23a7      	movs	r3, #167	; 0xa7
 8008d00:	009b      	lsls	r3, r3, #2
 8008d02:	5cd3      	ldrb	r3, [r2, r3]
 8008d04:	2b03      	cmp	r3, #3
 8008d06:	d10e      	bne.n	8008d26 <USBD_LL_SOF+0x32>
  {
    if (pdev->pClass->SOF != NULL)
 8008d08:	687a      	ldr	r2, [r7, #4]
 8008d0a:	23ad      	movs	r3, #173	; 0xad
 8008d0c:	009b      	lsls	r3, r3, #2
 8008d0e:	58d3      	ldr	r3, [r2, r3]
 8008d10:	69db      	ldr	r3, [r3, #28]
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d007      	beq.n	8008d26 <USBD_LL_SOF+0x32>
    {
      pdev->pClass->SOF(pdev);
 8008d16:	687a      	ldr	r2, [r7, #4]
 8008d18:	23ad      	movs	r3, #173	; 0xad
 8008d1a:	009b      	lsls	r3, r3, #2
 8008d1c:	58d3      	ldr	r3, [r2, r3]
 8008d1e:	69db      	ldr	r3, [r3, #28]
 8008d20:	687a      	ldr	r2, [r7, #4]
 8008d22:	0010      	movs	r0, r2
 8008d24:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008d26:	2300      	movs	r3, #0
}
 8008d28:	0018      	movs	r0, r3
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	b002      	add	sp, #8
 8008d2e:	bd80      	pop	{r7, pc}

08008d30 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b084      	sub	sp, #16
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
 8008d38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008d3a:	230f      	movs	r3, #15
 8008d3c:	18fb      	adds	r3, r7, r3
 8008d3e:	2200      	movs	r2, #0
 8008d40:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	781b      	ldrb	r3, [r3, #0]
 8008d46:	001a      	movs	r2, r3
 8008d48:	2360      	movs	r3, #96	; 0x60
 8008d4a:	4013      	ands	r3, r2
 8008d4c:	2b20      	cmp	r3, #32
 8008d4e:	d004      	beq.n	8008d5a <USBD_StdDevReq+0x2a>
 8008d50:	2b40      	cmp	r3, #64	; 0x40
 8008d52:	d002      	beq.n	8008d5a <USBD_StdDevReq+0x2a>
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d00a      	beq.n	8008d6e <USBD_StdDevReq+0x3e>
 8008d58:	e04b      	b.n	8008df2 <USBD_StdDevReq+0xc2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008d5a:	687a      	ldr	r2, [r7, #4]
 8008d5c:	23ad      	movs	r3, #173	; 0xad
 8008d5e:	009b      	lsls	r3, r3, #2
 8008d60:	58d3      	ldr	r3, [r2, r3]
 8008d62:	689b      	ldr	r3, [r3, #8]
 8008d64:	6839      	ldr	r1, [r7, #0]
 8008d66:	687a      	ldr	r2, [r7, #4]
 8008d68:	0010      	movs	r0, r2
 8008d6a:	4798      	blx	r3
      break;
 8008d6c:	e048      	b.n	8008e00 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008d6e:	683b      	ldr	r3, [r7, #0]
 8008d70:	785b      	ldrb	r3, [r3, #1]
 8008d72:	2b09      	cmp	r3, #9
 8008d74:	d835      	bhi.n	8008de2 <USBD_StdDevReq+0xb2>
 8008d76:	009a      	lsls	r2, r3, #2
 8008d78:	4b25      	ldr	r3, [pc, #148]	; (8008e10 <USBD_StdDevReq+0xe0>)
 8008d7a:	18d3      	adds	r3, r2, r3
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8008d80:	683a      	ldr	r2, [r7, #0]
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	0011      	movs	r1, r2
 8008d86:	0018      	movs	r0, r3
 8008d88:	f000 fa5a 	bl	8009240 <USBD_GetDescriptor>
          break;
 8008d8c:	e030      	b.n	8008df0 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8008d8e:	683a      	ldr	r2, [r7, #0]
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	0011      	movs	r1, r2
 8008d94:	0018      	movs	r0, r3
 8008d96:	f000 fc07 	bl	80095a8 <USBD_SetAddress>
          break;
 8008d9a:	e029      	b.n	8008df0 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8008d9c:	683a      	ldr	r2, [r7, #0]
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	0011      	movs	r1, r2
 8008da2:	0018      	movs	r0, r3
 8008da4:	f000 fc54 	bl	8009650 <USBD_SetConfig>
          break;
 8008da8:	e022      	b.n	8008df0 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8008daa:	683a      	ldr	r2, [r7, #0]
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	0011      	movs	r1, r2
 8008db0:	0018      	movs	r0, r3
 8008db2:	f000 fcf1 	bl	8009798 <USBD_GetConfig>
          break;
 8008db6:	e01b      	b.n	8008df0 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8008db8:	683a      	ldr	r2, [r7, #0]
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	0011      	movs	r1, r2
 8008dbe:	0018      	movs	r0, r3
 8008dc0:	f000 fd24 	bl	800980c <USBD_GetStatus>
          break;
 8008dc4:	e014      	b.n	8008df0 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8008dc6:	683a      	ldr	r2, [r7, #0]
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	0011      	movs	r1, r2
 8008dcc:	0018      	movs	r0, r3
 8008dce:	f000 fd57 	bl	8009880 <USBD_SetFeature>
          break;
 8008dd2:	e00d      	b.n	8008df0 <USBD_StdDevReq+0xc0>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8008dd4:	683a      	ldr	r2, [r7, #0]
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	0011      	movs	r1, r2
 8008dda:	0018      	movs	r0, r3
 8008ddc:	f000 fd66 	bl	80098ac <USBD_ClrFeature>
          break;
 8008de0:	e006      	b.n	8008df0 <USBD_StdDevReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8008de2:	683a      	ldr	r2, [r7, #0]
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	0011      	movs	r1, r2
 8008de8:	0018      	movs	r0, r3
 8008dea:	f000 fdc0 	bl	800996e <USBD_CtlError>
          break;
 8008dee:	46c0      	nop			; (mov r8, r8)
      }
      break;
 8008df0:	e006      	b.n	8008e00 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8008df2:	683a      	ldr	r2, [r7, #0]
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	0011      	movs	r1, r2
 8008df8:	0018      	movs	r0, r3
 8008dfa:	f000 fdb8 	bl	800996e <USBD_CtlError>
      break;
 8008dfe:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 8008e00:	230f      	movs	r3, #15
 8008e02:	18fb      	adds	r3, r7, r3
 8008e04:	781b      	ldrb	r3, [r3, #0]
}
 8008e06:	0018      	movs	r0, r3
 8008e08:	46bd      	mov	sp, r7
 8008e0a:	b004      	add	sp, #16
 8008e0c:	bd80      	pop	{r7, pc}
 8008e0e:	46c0      	nop			; (mov r8, r8)
 8008e10:	0800a7c8 	.word	0x0800a7c8

08008e14 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8008e14:	b590      	push	{r4, r7, lr}
 8008e16:	b085      	sub	sp, #20
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	6078      	str	r0, [r7, #4]
 8008e1c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008e1e:	230f      	movs	r3, #15
 8008e20:	18fb      	adds	r3, r7, r3
 8008e22:	2200      	movs	r2, #0
 8008e24:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	781b      	ldrb	r3, [r3, #0]
 8008e2a:	001a      	movs	r2, r3
 8008e2c:	2360      	movs	r3, #96	; 0x60
 8008e2e:	4013      	ands	r3, r2
 8008e30:	2b20      	cmp	r3, #32
 8008e32:	d003      	beq.n	8008e3c <USBD_StdItfReq+0x28>
 8008e34:	2b40      	cmp	r3, #64	; 0x40
 8008e36:	d001      	beq.n	8008e3c <USBD_StdItfReq+0x28>
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d136      	bne.n	8008eaa <USBD_StdItfReq+0x96>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008e3c:	687a      	ldr	r2, [r7, #4]
 8008e3e:	23a7      	movs	r3, #167	; 0xa7
 8008e40:	009b      	lsls	r3, r3, #2
 8008e42:	5cd3      	ldrb	r3, [r2, r3]
 8008e44:	3b01      	subs	r3, #1
 8008e46:	2b02      	cmp	r3, #2
 8008e48:	d826      	bhi.n	8008e98 <USBD_StdItfReq+0x84>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008e4a:	683b      	ldr	r3, [r7, #0]
 8008e4c:	889b      	ldrh	r3, [r3, #4]
 8008e4e:	b2db      	uxtb	r3, r3
 8008e50:	2b01      	cmp	r3, #1
 8008e52:	d81a      	bhi.n	8008e8a <USBD_StdItfReq+0x76>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008e54:	687a      	ldr	r2, [r7, #4]
 8008e56:	23ad      	movs	r3, #173	; 0xad
 8008e58:	009b      	lsls	r3, r3, #2
 8008e5a:	58d3      	ldr	r3, [r2, r3]
 8008e5c:	689b      	ldr	r3, [r3, #8]
 8008e5e:	220f      	movs	r2, #15
 8008e60:	18bc      	adds	r4, r7, r2
 8008e62:	6839      	ldr	r1, [r7, #0]
 8008e64:	687a      	ldr	r2, [r7, #4]
 8008e66:	0010      	movs	r0, r2
 8008e68:	4798      	blx	r3
 8008e6a:	0003      	movs	r3, r0
 8008e6c:	7023      	strb	r3, [r4, #0]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	88db      	ldrh	r3, [r3, #6]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d117      	bne.n	8008ea6 <USBD_StdItfReq+0x92>
 8008e76:	230f      	movs	r3, #15
 8008e78:	18fb      	adds	r3, r7, r3
 8008e7a:	781b      	ldrb	r3, [r3, #0]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d112      	bne.n	8008ea6 <USBD_StdItfReq+0x92>
            {
              USBD_CtlSendStatus(pdev);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	0018      	movs	r0, r3
 8008e84:	f000 fe5c 	bl	8009b40 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8008e88:	e00d      	b.n	8008ea6 <USBD_StdItfReq+0x92>
            USBD_CtlError(pdev, req);
 8008e8a:	683a      	ldr	r2, [r7, #0]
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	0011      	movs	r1, r2
 8008e90:	0018      	movs	r0, r3
 8008e92:	f000 fd6c 	bl	800996e <USBD_CtlError>
          break;
 8008e96:	e006      	b.n	8008ea6 <USBD_StdItfReq+0x92>

        default:
          USBD_CtlError(pdev, req);
 8008e98:	683a      	ldr	r2, [r7, #0]
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	0011      	movs	r1, r2
 8008e9e:	0018      	movs	r0, r3
 8008ea0:	f000 fd65 	bl	800996e <USBD_CtlError>
          break;
 8008ea4:	e000      	b.n	8008ea8 <USBD_StdItfReq+0x94>
          break;
 8008ea6:	46c0      	nop			; (mov r8, r8)
      }
      break;
 8008ea8:	e006      	b.n	8008eb8 <USBD_StdItfReq+0xa4>

    default:
      USBD_CtlError(pdev, req);
 8008eaa:	683a      	ldr	r2, [r7, #0]
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	0011      	movs	r1, r2
 8008eb0:	0018      	movs	r0, r3
 8008eb2:	f000 fd5c 	bl	800996e <USBD_CtlError>
      break;
 8008eb6:	46c0      	nop			; (mov r8, r8)
  }

  return USBD_OK;
 8008eb8:	2300      	movs	r3, #0
}
 8008eba:	0018      	movs	r0, r3
 8008ebc:	46bd      	mov	sp, r7
 8008ebe:	b005      	add	sp, #20
 8008ec0:	bd90      	pop	{r4, r7, pc}

08008ec2 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8008ec2:	b5b0      	push	{r4, r5, r7, lr}
 8008ec4:	b084      	sub	sp, #16
 8008ec6:	af00      	add	r7, sp, #0
 8008ec8:	6078      	str	r0, [r7, #4]
 8008eca:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8008ecc:	230f      	movs	r3, #15
 8008ece:	18fb      	adds	r3, r7, r3
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	701a      	strb	r2, [r3, #0]
  ep_addr  = LOBYTE(req->wIndex);
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	889a      	ldrh	r2, [r3, #4]
 8008ed8:	230e      	movs	r3, #14
 8008eda:	18fb      	adds	r3, r7, r3
 8008edc:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	781b      	ldrb	r3, [r3, #0]
 8008ee2:	001a      	movs	r2, r3
 8008ee4:	2360      	movs	r3, #96	; 0x60
 8008ee6:	4013      	ands	r3, r2
 8008ee8:	2b20      	cmp	r3, #32
 8008eea:	d004      	beq.n	8008ef6 <USBD_StdEPReq+0x34>
 8008eec:	2b40      	cmp	r3, #64	; 0x40
 8008eee:	d002      	beq.n	8008ef6 <USBD_StdEPReq+0x34>
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d00a      	beq.n	8008f0a <USBD_StdEPReq+0x48>
 8008ef4:	e195      	b.n	8009222 <USBD_StdEPReq+0x360>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8008ef6:	687a      	ldr	r2, [r7, #4]
 8008ef8:	23ad      	movs	r3, #173	; 0xad
 8008efa:	009b      	lsls	r3, r3, #2
 8008efc:	58d3      	ldr	r3, [r2, r3]
 8008efe:	689b      	ldr	r3, [r3, #8]
 8008f00:	6839      	ldr	r1, [r7, #0]
 8008f02:	687a      	ldr	r2, [r7, #4]
 8008f04:	0010      	movs	r0, r2
 8008f06:	4798      	blx	r3
      break;
 8008f08:	e192      	b.n	8009230 <USBD_StdEPReq+0x36e>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	781b      	ldrb	r3, [r3, #0]
 8008f0e:	001a      	movs	r2, r3
 8008f10:	2360      	movs	r3, #96	; 0x60
 8008f12:	4013      	ands	r3, r2
 8008f14:	2b20      	cmp	r3, #32
 8008f16:	d10f      	bne.n	8008f38 <USBD_StdEPReq+0x76>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8008f18:	687a      	ldr	r2, [r7, #4]
 8008f1a:	23ad      	movs	r3, #173	; 0xad
 8008f1c:	009b      	lsls	r3, r3, #2
 8008f1e:	58d3      	ldr	r3, [r2, r3]
 8008f20:	689b      	ldr	r3, [r3, #8]
 8008f22:	250f      	movs	r5, #15
 8008f24:	197c      	adds	r4, r7, r5
 8008f26:	6839      	ldr	r1, [r7, #0]
 8008f28:	687a      	ldr	r2, [r7, #4]
 8008f2a:	0010      	movs	r0, r2
 8008f2c:	4798      	blx	r3
 8008f2e:	0003      	movs	r3, r0
 8008f30:	7023      	strb	r3, [r4, #0]

        return ret;
 8008f32:	197b      	adds	r3, r7, r5
 8008f34:	781b      	ldrb	r3, [r3, #0]
 8008f36:	e17e      	b.n	8009236 <USBD_StdEPReq+0x374>
      }

      switch (req->bRequest)
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	785b      	ldrb	r3, [r3, #1]
 8008f3c:	2b01      	cmp	r3, #1
 8008f3e:	d054      	beq.n	8008fea <USBD_StdEPReq+0x128>
 8008f40:	2b03      	cmp	r3, #3
 8008f42:	d003      	beq.n	8008f4c <USBD_StdEPReq+0x8a>
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d100      	bne.n	8008f4a <USBD_StdEPReq+0x88>
 8008f48:	e097      	b.n	800907a <USBD_StdEPReq+0x1b8>
 8008f4a:	e162      	b.n	8009212 <USBD_StdEPReq+0x350>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008f4c:	687a      	ldr	r2, [r7, #4]
 8008f4e:	23a7      	movs	r3, #167	; 0xa7
 8008f50:	009b      	lsls	r3, r3, #2
 8008f52:	5cd3      	ldrb	r3, [r2, r3]
 8008f54:	2b02      	cmp	r3, #2
 8008f56:	d002      	beq.n	8008f5e <USBD_StdEPReq+0x9c>
 8008f58:	2b03      	cmp	r3, #3
 8008f5a:	d01f      	beq.n	8008f9c <USBD_StdEPReq+0xda>
 8008f5c:	e03d      	b.n	8008fda <USBD_StdEPReq+0x118>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008f5e:	230e      	movs	r3, #14
 8008f60:	18fb      	adds	r3, r7, r3
 8008f62:	781b      	ldrb	r3, [r3, #0]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d012      	beq.n	8008f8e <USBD_StdEPReq+0xcc>
 8008f68:	230e      	movs	r3, #14
 8008f6a:	18fb      	adds	r3, r7, r3
 8008f6c:	781b      	ldrb	r3, [r3, #0]
 8008f6e:	2b80      	cmp	r3, #128	; 0x80
 8008f70:	d00d      	beq.n	8008f8e <USBD_StdEPReq+0xcc>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008f72:	230e      	movs	r3, #14
 8008f74:	18fb      	adds	r3, r7, r3
 8008f76:	781a      	ldrb	r2, [r3, #0]
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	0011      	movs	r1, r2
 8008f7c:	0018      	movs	r0, r3
 8008f7e:	f001 f9c8 	bl	800a312 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	2180      	movs	r1, #128	; 0x80
 8008f86:	0018      	movs	r0, r3
 8008f88:	f001 f9c3 	bl	800a312 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008f8c:	e02c      	b.n	8008fe8 <USBD_StdEPReq+0x126>
                USBD_CtlError(pdev, req);
 8008f8e:	683a      	ldr	r2, [r7, #0]
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	0011      	movs	r1, r2
 8008f94:	0018      	movs	r0, r3
 8008f96:	f000 fcea 	bl	800996e <USBD_CtlError>
              break;
 8008f9a:	e025      	b.n	8008fe8 <USBD_StdEPReq+0x126>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	885b      	ldrh	r3, [r3, #2]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d115      	bne.n	8008fd0 <USBD_StdEPReq+0x10e>
              {
                if ((ep_addr != 0x00U) &&
 8008fa4:	230e      	movs	r3, #14
 8008fa6:	18fb      	adds	r3, r7, r3
 8008fa8:	781b      	ldrb	r3, [r3, #0]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d010      	beq.n	8008fd0 <USBD_StdEPReq+0x10e>
 8008fae:	230e      	movs	r3, #14
 8008fb0:	18fb      	adds	r3, r7, r3
 8008fb2:	781b      	ldrb	r3, [r3, #0]
 8008fb4:	2b80      	cmp	r3, #128	; 0x80
 8008fb6:	d00b      	beq.n	8008fd0 <USBD_StdEPReq+0x10e>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	88db      	ldrh	r3, [r3, #6]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d107      	bne.n	8008fd0 <USBD_StdEPReq+0x10e>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8008fc0:	230e      	movs	r3, #14
 8008fc2:	18fb      	adds	r3, r7, r3
 8008fc4:	781a      	ldrb	r2, [r3, #0]
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	0011      	movs	r1, r2
 8008fca:	0018      	movs	r0, r3
 8008fcc:	f001 f9a1 	bl	800a312 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	0018      	movs	r0, r3
 8008fd4:	f000 fdb4 	bl	8009b40 <USBD_CtlSendStatus>

              break;
 8008fd8:	e006      	b.n	8008fe8 <USBD_StdEPReq+0x126>

            default:
              USBD_CtlError(pdev, req);
 8008fda:	683a      	ldr	r2, [r7, #0]
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	0011      	movs	r1, r2
 8008fe0:	0018      	movs	r0, r3
 8008fe2:	f000 fcc4 	bl	800996e <USBD_CtlError>
              break;
 8008fe6:	46c0      	nop			; (mov r8, r8)
          }
          break;
 8008fe8:	e11a      	b.n	8009220 <USBD_StdEPReq+0x35e>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008fea:	687a      	ldr	r2, [r7, #4]
 8008fec:	23a7      	movs	r3, #167	; 0xa7
 8008fee:	009b      	lsls	r3, r3, #2
 8008ff0:	5cd3      	ldrb	r3, [r2, r3]
 8008ff2:	2b02      	cmp	r3, #2
 8008ff4:	d002      	beq.n	8008ffc <USBD_StdEPReq+0x13a>
 8008ff6:	2b03      	cmp	r3, #3
 8008ff8:	d01f      	beq.n	800903a <USBD_StdEPReq+0x178>
 8008ffa:	e035      	b.n	8009068 <USBD_StdEPReq+0x1a6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008ffc:	230e      	movs	r3, #14
 8008ffe:	18fb      	adds	r3, r7, r3
 8009000:	781b      	ldrb	r3, [r3, #0]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d012      	beq.n	800902c <USBD_StdEPReq+0x16a>
 8009006:	230e      	movs	r3, #14
 8009008:	18fb      	adds	r3, r7, r3
 800900a:	781b      	ldrb	r3, [r3, #0]
 800900c:	2b80      	cmp	r3, #128	; 0x80
 800900e:	d00d      	beq.n	800902c <USBD_StdEPReq+0x16a>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009010:	230e      	movs	r3, #14
 8009012:	18fb      	adds	r3, r7, r3
 8009014:	781a      	ldrb	r2, [r3, #0]
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	0011      	movs	r1, r2
 800901a:	0018      	movs	r0, r3
 800901c:	f001 f979 	bl	800a312 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	2180      	movs	r1, #128	; 0x80
 8009024:	0018      	movs	r0, r3
 8009026:	f001 f974 	bl	800a312 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800902a:	e025      	b.n	8009078 <USBD_StdEPReq+0x1b6>
                USBD_CtlError(pdev, req);
 800902c:	683a      	ldr	r2, [r7, #0]
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	0011      	movs	r1, r2
 8009032:	0018      	movs	r0, r3
 8009034:	f000 fc9b 	bl	800996e <USBD_CtlError>
              break;
 8009038:	e01e      	b.n	8009078 <USBD_StdEPReq+0x1b6>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800903a:	683b      	ldr	r3, [r7, #0]
 800903c:	885b      	ldrh	r3, [r3, #2]
 800903e:	2b00      	cmp	r3, #0
 8009040:	d119      	bne.n	8009076 <USBD_StdEPReq+0x1b4>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009042:	230e      	movs	r3, #14
 8009044:	18fb      	adds	r3, r7, r3
 8009046:	781b      	ldrb	r3, [r3, #0]
 8009048:	227f      	movs	r2, #127	; 0x7f
 800904a:	4013      	ands	r3, r2
 800904c:	d007      	beq.n	800905e <USBD_StdEPReq+0x19c>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800904e:	230e      	movs	r3, #14
 8009050:	18fb      	adds	r3, r7, r3
 8009052:	781a      	ldrb	r2, [r3, #0]
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	0011      	movs	r1, r2
 8009058:	0018      	movs	r0, r3
 800905a:	f001 f986 	bl	800a36a <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	0018      	movs	r0, r3
 8009062:	f000 fd6d 	bl	8009b40 <USBD_CtlSendStatus>
              }
              break;
 8009066:	e006      	b.n	8009076 <USBD_StdEPReq+0x1b4>

            default:
              USBD_CtlError(pdev, req);
 8009068:	683a      	ldr	r2, [r7, #0]
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	0011      	movs	r1, r2
 800906e:	0018      	movs	r0, r3
 8009070:	f000 fc7d 	bl	800996e <USBD_CtlError>
              break;
 8009074:	e000      	b.n	8009078 <USBD_StdEPReq+0x1b6>
              break;
 8009076:	46c0      	nop			; (mov r8, r8)
          }
          break;
 8009078:	e0d2      	b.n	8009220 <USBD_StdEPReq+0x35e>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800907a:	687a      	ldr	r2, [r7, #4]
 800907c:	23a7      	movs	r3, #167	; 0xa7
 800907e:	009b      	lsls	r3, r3, #2
 8009080:	5cd3      	ldrb	r3, [r2, r3]
 8009082:	2b02      	cmp	r3, #2
 8009084:	d002      	beq.n	800908c <USBD_StdEPReq+0x1ca>
 8009086:	2b03      	cmp	r3, #3
 8009088:	d03e      	beq.n	8009108 <USBD_StdEPReq+0x246>
 800908a:	e0ba      	b.n	8009202 <USBD_StdEPReq+0x340>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800908c:	230e      	movs	r3, #14
 800908e:	18fb      	adds	r3, r7, r3
 8009090:	781b      	ldrb	r3, [r3, #0]
 8009092:	2b00      	cmp	r3, #0
 8009094:	d00b      	beq.n	80090ae <USBD_StdEPReq+0x1ec>
 8009096:	230e      	movs	r3, #14
 8009098:	18fb      	adds	r3, r7, r3
 800909a:	781b      	ldrb	r3, [r3, #0]
 800909c:	2b80      	cmp	r3, #128	; 0x80
 800909e:	d006      	beq.n	80090ae <USBD_StdEPReq+0x1ec>
              {
                USBD_CtlError(pdev, req);
 80090a0:	683a      	ldr	r2, [r7, #0]
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	0011      	movs	r1, r2
 80090a6:	0018      	movs	r0, r3
 80090a8:	f000 fc61 	bl	800996e <USBD_CtlError>
                break;
 80090ac:	e0b0      	b.n	8009210 <USBD_StdEPReq+0x34e>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80090ae:	230e      	movs	r3, #14
 80090b0:	18fb      	adds	r3, r7, r3
 80090b2:	781b      	ldrb	r3, [r3, #0]
 80090b4:	b25b      	sxtb	r3, r3
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	da0d      	bge.n	80090d6 <USBD_StdEPReq+0x214>
 80090ba:	230e      	movs	r3, #14
 80090bc:	18fb      	adds	r3, r7, r3
 80090be:	781b      	ldrb	r3, [r3, #0]
 80090c0:	227f      	movs	r2, #127	; 0x7f
 80090c2:	401a      	ands	r2, r3
 80090c4:	0013      	movs	r3, r2
 80090c6:	009b      	lsls	r3, r3, #2
 80090c8:	189b      	adds	r3, r3, r2
 80090ca:	009b      	lsls	r3, r3, #2
 80090cc:	3310      	adds	r3, #16
 80090ce:	687a      	ldr	r2, [r7, #4]
 80090d0:	18d3      	adds	r3, r2, r3
 80090d2:	3304      	adds	r3, #4
 80090d4:	e00d      	b.n	80090f2 <USBD_StdEPReq+0x230>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80090d6:	230e      	movs	r3, #14
 80090d8:	18fb      	adds	r3, r7, r3
 80090da:	781b      	ldrb	r3, [r3, #0]
 80090dc:	227f      	movs	r2, #127	; 0x7f
 80090de:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80090e0:	0013      	movs	r3, r2
 80090e2:	009b      	lsls	r3, r3, #2
 80090e4:	189b      	adds	r3, r3, r2
 80090e6:	009b      	lsls	r3, r3, #2
 80090e8:	3351      	adds	r3, #81	; 0x51
 80090ea:	33ff      	adds	r3, #255	; 0xff
 80090ec:	687a      	ldr	r2, [r7, #4]
 80090ee:	18d3      	adds	r3, r2, r3
 80090f0:	3304      	adds	r3, #4
 80090f2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	2200      	movs	r2, #0
 80090f8:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80090fa:	68b9      	ldr	r1, [r7, #8]
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	2202      	movs	r2, #2
 8009100:	0018      	movs	r0, r3
 8009102:	f000 fcb3 	bl	8009a6c <USBD_CtlSendData>
              break;
 8009106:	e083      	b.n	8009210 <USBD_StdEPReq+0x34e>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8009108:	230e      	movs	r3, #14
 800910a:	18fb      	adds	r3, r7, r3
 800910c:	781b      	ldrb	r3, [r3, #0]
 800910e:	b25b      	sxtb	r3, r3
 8009110:	2b00      	cmp	r3, #0
 8009112:	da15      	bge.n	8009140 <USBD_StdEPReq+0x27e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009114:	230e      	movs	r3, #14
 8009116:	18fb      	adds	r3, r7, r3
 8009118:	781b      	ldrb	r3, [r3, #0]
 800911a:	220f      	movs	r2, #15
 800911c:	401a      	ands	r2, r3
 800911e:	6879      	ldr	r1, [r7, #4]
 8009120:	0013      	movs	r3, r2
 8009122:	009b      	lsls	r3, r3, #2
 8009124:	189b      	adds	r3, r3, r2
 8009126:	009b      	lsls	r3, r3, #2
 8009128:	18cb      	adds	r3, r1, r3
 800912a:	3318      	adds	r3, #24
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d11e      	bne.n	8009170 <USBD_StdEPReq+0x2ae>
                {
                  USBD_CtlError(pdev, req);
 8009132:	683a      	ldr	r2, [r7, #0]
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	0011      	movs	r1, r2
 8009138:	0018      	movs	r0, r3
 800913a:	f000 fc18 	bl	800996e <USBD_CtlError>
                  break;
 800913e:	e067      	b.n	8009210 <USBD_StdEPReq+0x34e>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009140:	230e      	movs	r3, #14
 8009142:	18fb      	adds	r3, r7, r3
 8009144:	781b      	ldrb	r3, [r3, #0]
 8009146:	220f      	movs	r2, #15
 8009148:	401a      	ands	r2, r3
 800914a:	6878      	ldr	r0, [r7, #4]
 800914c:	23ac      	movs	r3, #172	; 0xac
 800914e:	0059      	lsls	r1, r3, #1
 8009150:	0013      	movs	r3, r2
 8009152:	009b      	lsls	r3, r3, #2
 8009154:	189b      	adds	r3, r3, r2
 8009156:	009b      	lsls	r3, r3, #2
 8009158:	18c3      	adds	r3, r0, r3
 800915a:	185b      	adds	r3, r3, r1
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d106      	bne.n	8009170 <USBD_StdEPReq+0x2ae>
                {
                  USBD_CtlError(pdev, req);
 8009162:	683a      	ldr	r2, [r7, #0]
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	0011      	movs	r1, r2
 8009168:	0018      	movs	r0, r3
 800916a:	f000 fc00 	bl	800996e <USBD_CtlError>
                  break;
 800916e:	e04f      	b.n	8009210 <USBD_StdEPReq+0x34e>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009170:	230e      	movs	r3, #14
 8009172:	18fb      	adds	r3, r7, r3
 8009174:	781b      	ldrb	r3, [r3, #0]
 8009176:	b25b      	sxtb	r3, r3
 8009178:	2b00      	cmp	r3, #0
 800917a:	da0d      	bge.n	8009198 <USBD_StdEPReq+0x2d6>
 800917c:	230e      	movs	r3, #14
 800917e:	18fb      	adds	r3, r7, r3
 8009180:	781b      	ldrb	r3, [r3, #0]
 8009182:	227f      	movs	r2, #127	; 0x7f
 8009184:	401a      	ands	r2, r3
 8009186:	0013      	movs	r3, r2
 8009188:	009b      	lsls	r3, r3, #2
 800918a:	189b      	adds	r3, r3, r2
 800918c:	009b      	lsls	r3, r3, #2
 800918e:	3310      	adds	r3, #16
 8009190:	687a      	ldr	r2, [r7, #4]
 8009192:	18d3      	adds	r3, r2, r3
 8009194:	3304      	adds	r3, #4
 8009196:	e00d      	b.n	80091b4 <USBD_StdEPReq+0x2f2>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009198:	230e      	movs	r3, #14
 800919a:	18fb      	adds	r3, r7, r3
 800919c:	781b      	ldrb	r3, [r3, #0]
 800919e:	227f      	movs	r2, #127	; 0x7f
 80091a0:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80091a2:	0013      	movs	r3, r2
 80091a4:	009b      	lsls	r3, r3, #2
 80091a6:	189b      	adds	r3, r3, r2
 80091a8:	009b      	lsls	r3, r3, #2
 80091aa:	3351      	adds	r3, #81	; 0x51
 80091ac:	33ff      	adds	r3, #255	; 0xff
 80091ae:	687a      	ldr	r2, [r7, #4]
 80091b0:	18d3      	adds	r3, r2, r3
 80091b2:	3304      	adds	r3, #4
 80091b4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80091b6:	230e      	movs	r3, #14
 80091b8:	18fb      	adds	r3, r7, r3
 80091ba:	781b      	ldrb	r3, [r3, #0]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d004      	beq.n	80091ca <USBD_StdEPReq+0x308>
 80091c0:	230e      	movs	r3, #14
 80091c2:	18fb      	adds	r3, r7, r3
 80091c4:	781b      	ldrb	r3, [r3, #0]
 80091c6:	2b80      	cmp	r3, #128	; 0x80
 80091c8:	d103      	bne.n	80091d2 <USBD_StdEPReq+0x310>
              {
                pep->status = 0x0000U;
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	2200      	movs	r2, #0
 80091ce:	601a      	str	r2, [r3, #0]
 80091d0:	e010      	b.n	80091f4 <USBD_StdEPReq+0x332>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 80091d2:	230e      	movs	r3, #14
 80091d4:	18fb      	adds	r3, r7, r3
 80091d6:	781a      	ldrb	r2, [r3, #0]
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	0011      	movs	r1, r2
 80091dc:	0018      	movs	r0, r3
 80091de:	f001 f8f0 	bl	800a3c2 <USBD_LL_IsStallEP>
 80091e2:	1e03      	subs	r3, r0, #0
 80091e4:	d003      	beq.n	80091ee <USBD_StdEPReq+0x32c>
              {
                pep->status = 0x0001U;
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	2201      	movs	r2, #1
 80091ea:	601a      	str	r2, [r3, #0]
 80091ec:	e002      	b.n	80091f4 <USBD_StdEPReq+0x332>
              }
              else
              {
                pep->status = 0x0000U;
 80091ee:	68bb      	ldr	r3, [r7, #8]
 80091f0:	2200      	movs	r2, #0
 80091f2:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80091f4:	68b9      	ldr	r1, [r7, #8]
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	2202      	movs	r2, #2
 80091fa:	0018      	movs	r0, r3
 80091fc:	f000 fc36 	bl	8009a6c <USBD_CtlSendData>
              break;
 8009200:	e006      	b.n	8009210 <USBD_StdEPReq+0x34e>

            default:
              USBD_CtlError(pdev, req);
 8009202:	683a      	ldr	r2, [r7, #0]
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	0011      	movs	r1, r2
 8009208:	0018      	movs	r0, r3
 800920a:	f000 fbb0 	bl	800996e <USBD_CtlError>
              break;
 800920e:	46c0      	nop			; (mov r8, r8)
          }
          break;
 8009210:	e006      	b.n	8009220 <USBD_StdEPReq+0x35e>

        default:
          USBD_CtlError(pdev, req);
 8009212:	683a      	ldr	r2, [r7, #0]
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	0011      	movs	r1, r2
 8009218:	0018      	movs	r0, r3
 800921a:	f000 fba8 	bl	800996e <USBD_CtlError>
          break;
 800921e:	46c0      	nop			; (mov r8, r8)
      }
      break;
 8009220:	e006      	b.n	8009230 <USBD_StdEPReq+0x36e>

    default:
      USBD_CtlError(pdev, req);
 8009222:	683a      	ldr	r2, [r7, #0]
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	0011      	movs	r1, r2
 8009228:	0018      	movs	r0, r3
 800922a:	f000 fba0 	bl	800996e <USBD_CtlError>
      break;
 800922e:	46c0      	nop			; (mov r8, r8)
  }

  return ret;
 8009230:	230f      	movs	r3, #15
 8009232:	18fb      	adds	r3, r7, r3
 8009234:	781b      	ldrb	r3, [r3, #0]
}
 8009236:	0018      	movs	r0, r3
 8009238:	46bd      	mov	sp, r7
 800923a:	b004      	add	sp, #16
 800923c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08009240 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b084      	sub	sp, #16
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800924a:	2308      	movs	r3, #8
 800924c:	18fb      	adds	r3, r7, r3
 800924e:	2200      	movs	r2, #0
 8009250:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 8009252:	2300      	movs	r3, #0
 8009254:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009256:	230b      	movs	r3, #11
 8009258:	18fb      	adds	r3, r7, r3
 800925a:	2200      	movs	r2, #0
 800925c:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 800925e:	683b      	ldr	r3, [r7, #0]
 8009260:	885b      	ldrh	r3, [r3, #2]
 8009262:	0a1b      	lsrs	r3, r3, #8
 8009264:	b29b      	uxth	r3, r3
 8009266:	2b07      	cmp	r3, #7
 8009268:	d900      	bls.n	800926c <USBD_GetDescriptor+0x2c>
 800926a:	e159      	b.n	8009520 <USBD_GetDescriptor+0x2e0>
 800926c:	009a      	lsls	r2, r3, #2
 800926e:	4bcc      	ldr	r3, [pc, #816]	; (80095a0 <USBD_GetDescriptor+0x360>)
 8009270:	18d3      	adds	r3, r2, r3
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	469f      	mov	pc, r3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009276:	687a      	ldr	r2, [r7, #4]
 8009278:	23ac      	movs	r3, #172	; 0xac
 800927a:	009b      	lsls	r3, r3, #2
 800927c:	58d3      	ldr	r3, [r2, r3]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	687a      	ldr	r2, [r7, #4]
 8009282:	7c12      	ldrb	r2, [r2, #16]
 8009284:	2108      	movs	r1, #8
 8009286:	1879      	adds	r1, r7, r1
 8009288:	0010      	movs	r0, r2
 800928a:	4798      	blx	r3
 800928c:	0003      	movs	r3, r0
 800928e:	60fb      	str	r3, [r7, #12]
      break;
 8009290:	e153      	b.n	800953a <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	7c1b      	ldrb	r3, [r3, #16]
 8009296:	2b00      	cmp	r3, #0
 8009298:	d10f      	bne.n	80092ba <USBD_GetDescriptor+0x7a>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800929a:	687a      	ldr	r2, [r7, #4]
 800929c:	23ad      	movs	r3, #173	; 0xad
 800929e:	009b      	lsls	r3, r3, #2
 80092a0:	58d3      	ldr	r3, [r2, r3]
 80092a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80092a4:	2208      	movs	r2, #8
 80092a6:	18ba      	adds	r2, r7, r2
 80092a8:	0010      	movs	r0, r2
 80092aa:	4798      	blx	r3
 80092ac:	0003      	movs	r3, r0
 80092ae:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	3301      	adds	r3, #1
 80092b4:	2202      	movs	r2, #2
 80092b6:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80092b8:	e13f      	b.n	800953a <USBD_GetDescriptor+0x2fa>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80092ba:	687a      	ldr	r2, [r7, #4]
 80092bc:	23ad      	movs	r3, #173	; 0xad
 80092be:	009b      	lsls	r3, r3, #2
 80092c0:	58d3      	ldr	r3, [r2, r3]
 80092c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092c4:	2208      	movs	r2, #8
 80092c6:	18ba      	adds	r2, r7, r2
 80092c8:	0010      	movs	r0, r2
 80092ca:	4798      	blx	r3
 80092cc:	0003      	movs	r3, r0
 80092ce:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	3301      	adds	r3, #1
 80092d4:	2202      	movs	r2, #2
 80092d6:	701a      	strb	r2, [r3, #0]
      break;
 80092d8:	e12f      	b.n	800953a <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	885b      	ldrh	r3, [r3, #2]
 80092de:	b2db      	uxtb	r3, r3
 80092e0:	2b05      	cmp	r3, #5
 80092e2:	d900      	bls.n	80092e6 <USBD_GetDescriptor+0xa6>
 80092e4:	e0d0      	b.n	8009488 <USBD_GetDescriptor+0x248>
 80092e6:	009a      	lsls	r2, r3, #2
 80092e8:	4bae      	ldr	r3, [pc, #696]	; (80095a4 <USBD_GetDescriptor+0x364>)
 80092ea:	18d3      	adds	r3, r2, r3
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80092f0:	687a      	ldr	r2, [r7, #4]
 80092f2:	23ac      	movs	r3, #172	; 0xac
 80092f4:	009b      	lsls	r3, r3, #2
 80092f6:	58d3      	ldr	r3, [r2, r3]
 80092f8:	685b      	ldr	r3, [r3, #4]
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d00d      	beq.n	800931a <USBD_GetDescriptor+0xda>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80092fe:	687a      	ldr	r2, [r7, #4]
 8009300:	23ac      	movs	r3, #172	; 0xac
 8009302:	009b      	lsls	r3, r3, #2
 8009304:	58d3      	ldr	r3, [r2, r3]
 8009306:	685b      	ldr	r3, [r3, #4]
 8009308:	687a      	ldr	r2, [r7, #4]
 800930a:	7c12      	ldrb	r2, [r2, #16]
 800930c:	2108      	movs	r1, #8
 800930e:	1879      	adds	r1, r7, r1
 8009310:	0010      	movs	r0, r2
 8009312:	4798      	blx	r3
 8009314:	0003      	movs	r3, r0
 8009316:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009318:	e0c3      	b.n	80094a2 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800931a:	683a      	ldr	r2, [r7, #0]
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	0011      	movs	r1, r2
 8009320:	0018      	movs	r0, r3
 8009322:	f000 fb24 	bl	800996e <USBD_CtlError>
            err++;
 8009326:	210b      	movs	r1, #11
 8009328:	187b      	adds	r3, r7, r1
 800932a:	781a      	ldrb	r2, [r3, #0]
 800932c:	187b      	adds	r3, r7, r1
 800932e:	3201      	adds	r2, #1
 8009330:	701a      	strb	r2, [r3, #0]
          break;
 8009332:	e0b6      	b.n	80094a2 <USBD_GetDescriptor+0x262>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009334:	687a      	ldr	r2, [r7, #4]
 8009336:	23ac      	movs	r3, #172	; 0xac
 8009338:	009b      	lsls	r3, r3, #2
 800933a:	58d3      	ldr	r3, [r2, r3]
 800933c:	689b      	ldr	r3, [r3, #8]
 800933e:	2b00      	cmp	r3, #0
 8009340:	d00d      	beq.n	800935e <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009342:	687a      	ldr	r2, [r7, #4]
 8009344:	23ac      	movs	r3, #172	; 0xac
 8009346:	009b      	lsls	r3, r3, #2
 8009348:	58d3      	ldr	r3, [r2, r3]
 800934a:	689b      	ldr	r3, [r3, #8]
 800934c:	687a      	ldr	r2, [r7, #4]
 800934e:	7c12      	ldrb	r2, [r2, #16]
 8009350:	2108      	movs	r1, #8
 8009352:	1879      	adds	r1, r7, r1
 8009354:	0010      	movs	r0, r2
 8009356:	4798      	blx	r3
 8009358:	0003      	movs	r3, r0
 800935a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800935c:	e0a1      	b.n	80094a2 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800935e:	683a      	ldr	r2, [r7, #0]
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	0011      	movs	r1, r2
 8009364:	0018      	movs	r0, r3
 8009366:	f000 fb02 	bl	800996e <USBD_CtlError>
            err++;
 800936a:	210b      	movs	r1, #11
 800936c:	187b      	adds	r3, r7, r1
 800936e:	781a      	ldrb	r2, [r3, #0]
 8009370:	187b      	adds	r3, r7, r1
 8009372:	3201      	adds	r2, #1
 8009374:	701a      	strb	r2, [r3, #0]
          break;
 8009376:	e094      	b.n	80094a2 <USBD_GetDescriptor+0x262>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009378:	687a      	ldr	r2, [r7, #4]
 800937a:	23ac      	movs	r3, #172	; 0xac
 800937c:	009b      	lsls	r3, r3, #2
 800937e:	58d3      	ldr	r3, [r2, r3]
 8009380:	68db      	ldr	r3, [r3, #12]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d00d      	beq.n	80093a2 <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009386:	687a      	ldr	r2, [r7, #4]
 8009388:	23ac      	movs	r3, #172	; 0xac
 800938a:	009b      	lsls	r3, r3, #2
 800938c:	58d3      	ldr	r3, [r2, r3]
 800938e:	68db      	ldr	r3, [r3, #12]
 8009390:	687a      	ldr	r2, [r7, #4]
 8009392:	7c12      	ldrb	r2, [r2, #16]
 8009394:	2108      	movs	r1, #8
 8009396:	1879      	adds	r1, r7, r1
 8009398:	0010      	movs	r0, r2
 800939a:	4798      	blx	r3
 800939c:	0003      	movs	r3, r0
 800939e:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80093a0:	e07f      	b.n	80094a2 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 80093a2:	683a      	ldr	r2, [r7, #0]
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	0011      	movs	r1, r2
 80093a8:	0018      	movs	r0, r3
 80093aa:	f000 fae0 	bl	800996e <USBD_CtlError>
            err++;
 80093ae:	210b      	movs	r1, #11
 80093b0:	187b      	adds	r3, r7, r1
 80093b2:	781a      	ldrb	r2, [r3, #0]
 80093b4:	187b      	adds	r3, r7, r1
 80093b6:	3201      	adds	r2, #1
 80093b8:	701a      	strb	r2, [r3, #0]
          break;
 80093ba:	e072      	b.n	80094a2 <USBD_GetDescriptor+0x262>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80093bc:	687a      	ldr	r2, [r7, #4]
 80093be:	23ac      	movs	r3, #172	; 0xac
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	58d3      	ldr	r3, [r2, r3]
 80093c4:	691b      	ldr	r3, [r3, #16]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d00d      	beq.n	80093e6 <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80093ca:	687a      	ldr	r2, [r7, #4]
 80093cc:	23ac      	movs	r3, #172	; 0xac
 80093ce:	009b      	lsls	r3, r3, #2
 80093d0:	58d3      	ldr	r3, [r2, r3]
 80093d2:	691b      	ldr	r3, [r3, #16]
 80093d4:	687a      	ldr	r2, [r7, #4]
 80093d6:	7c12      	ldrb	r2, [r2, #16]
 80093d8:	2108      	movs	r1, #8
 80093da:	1879      	adds	r1, r7, r1
 80093dc:	0010      	movs	r0, r2
 80093de:	4798      	blx	r3
 80093e0:	0003      	movs	r3, r0
 80093e2:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80093e4:	e05d      	b.n	80094a2 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 80093e6:	683a      	ldr	r2, [r7, #0]
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	0011      	movs	r1, r2
 80093ec:	0018      	movs	r0, r3
 80093ee:	f000 fabe 	bl	800996e <USBD_CtlError>
            err++;
 80093f2:	210b      	movs	r1, #11
 80093f4:	187b      	adds	r3, r7, r1
 80093f6:	781a      	ldrb	r2, [r3, #0]
 80093f8:	187b      	adds	r3, r7, r1
 80093fa:	3201      	adds	r2, #1
 80093fc:	701a      	strb	r2, [r3, #0]
          break;
 80093fe:	e050      	b.n	80094a2 <USBD_GetDescriptor+0x262>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009400:	687a      	ldr	r2, [r7, #4]
 8009402:	23ac      	movs	r3, #172	; 0xac
 8009404:	009b      	lsls	r3, r3, #2
 8009406:	58d3      	ldr	r3, [r2, r3]
 8009408:	695b      	ldr	r3, [r3, #20]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d00d      	beq.n	800942a <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800940e:	687a      	ldr	r2, [r7, #4]
 8009410:	23ac      	movs	r3, #172	; 0xac
 8009412:	009b      	lsls	r3, r3, #2
 8009414:	58d3      	ldr	r3, [r2, r3]
 8009416:	695b      	ldr	r3, [r3, #20]
 8009418:	687a      	ldr	r2, [r7, #4]
 800941a:	7c12      	ldrb	r2, [r2, #16]
 800941c:	2108      	movs	r1, #8
 800941e:	1879      	adds	r1, r7, r1
 8009420:	0010      	movs	r0, r2
 8009422:	4798      	blx	r3
 8009424:	0003      	movs	r3, r0
 8009426:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009428:	e03b      	b.n	80094a2 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800942a:	683a      	ldr	r2, [r7, #0]
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	0011      	movs	r1, r2
 8009430:	0018      	movs	r0, r3
 8009432:	f000 fa9c 	bl	800996e <USBD_CtlError>
            err++;
 8009436:	210b      	movs	r1, #11
 8009438:	187b      	adds	r3, r7, r1
 800943a:	781a      	ldrb	r2, [r3, #0]
 800943c:	187b      	adds	r3, r7, r1
 800943e:	3201      	adds	r2, #1
 8009440:	701a      	strb	r2, [r3, #0]
          break;
 8009442:	e02e      	b.n	80094a2 <USBD_GetDescriptor+0x262>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009444:	687a      	ldr	r2, [r7, #4]
 8009446:	23ac      	movs	r3, #172	; 0xac
 8009448:	009b      	lsls	r3, r3, #2
 800944a:	58d3      	ldr	r3, [r2, r3]
 800944c:	699b      	ldr	r3, [r3, #24]
 800944e:	2b00      	cmp	r3, #0
 8009450:	d00d      	beq.n	800946e <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009452:	687a      	ldr	r2, [r7, #4]
 8009454:	23ac      	movs	r3, #172	; 0xac
 8009456:	009b      	lsls	r3, r3, #2
 8009458:	58d3      	ldr	r3, [r2, r3]
 800945a:	699b      	ldr	r3, [r3, #24]
 800945c:	687a      	ldr	r2, [r7, #4]
 800945e:	7c12      	ldrb	r2, [r2, #16]
 8009460:	2108      	movs	r1, #8
 8009462:	1879      	adds	r1, r7, r1
 8009464:	0010      	movs	r0, r2
 8009466:	4798      	blx	r3
 8009468:	0003      	movs	r3, r0
 800946a:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800946c:	e019      	b.n	80094a2 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800946e:	683a      	ldr	r2, [r7, #0]
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	0011      	movs	r1, r2
 8009474:	0018      	movs	r0, r3
 8009476:	f000 fa7a 	bl	800996e <USBD_CtlError>
            err++;
 800947a:	210b      	movs	r1, #11
 800947c:	187b      	adds	r3, r7, r1
 800947e:	781a      	ldrb	r2, [r3, #0]
 8009480:	187b      	adds	r3, r7, r1
 8009482:	3201      	adds	r2, #1
 8009484:	701a      	strb	r2, [r3, #0]
          break;
 8009486:	e00c      	b.n	80094a2 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009488:	683a      	ldr	r2, [r7, #0]
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	0011      	movs	r1, r2
 800948e:	0018      	movs	r0, r3
 8009490:	f000 fa6d 	bl	800996e <USBD_CtlError>
          err++;
 8009494:	210b      	movs	r1, #11
 8009496:	187b      	adds	r3, r7, r1
 8009498:	781a      	ldrb	r2, [r3, #0]
 800949a:	187b      	adds	r3, r7, r1
 800949c:	3201      	adds	r2, #1
 800949e:	701a      	strb	r2, [r3, #0]
#endif
      }
      break;
 80094a0:	e04b      	b.n	800953a <USBD_GetDescriptor+0x2fa>
 80094a2:	e04a      	b.n	800953a <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	7c1b      	ldrb	r3, [r3, #16]
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d10b      	bne.n	80094c4 <USBD_GetDescriptor+0x284>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80094ac:	687a      	ldr	r2, [r7, #4]
 80094ae:	23ad      	movs	r3, #173	; 0xad
 80094b0:	009b      	lsls	r3, r3, #2
 80094b2:	58d3      	ldr	r3, [r2, r3]
 80094b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094b6:	2208      	movs	r2, #8
 80094b8:	18ba      	adds	r2, r7, r2
 80094ba:	0010      	movs	r0, r2
 80094bc:	4798      	blx	r3
 80094be:	0003      	movs	r3, r0
 80094c0:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80094c2:	e03a      	b.n	800953a <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 80094c4:	683a      	ldr	r2, [r7, #0]
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	0011      	movs	r1, r2
 80094ca:	0018      	movs	r0, r3
 80094cc:	f000 fa4f 	bl	800996e <USBD_CtlError>
        err++;
 80094d0:	210b      	movs	r1, #11
 80094d2:	187b      	adds	r3, r7, r1
 80094d4:	781a      	ldrb	r2, [r3, #0]
 80094d6:	187b      	adds	r3, r7, r1
 80094d8:	3201      	adds	r2, #1
 80094da:	701a      	strb	r2, [r3, #0]
      break;
 80094dc:	e02d      	b.n	800953a <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	7c1b      	ldrb	r3, [r3, #16]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d10f      	bne.n	8009506 <USBD_GetDescriptor+0x2c6>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80094e6:	687a      	ldr	r2, [r7, #4]
 80094e8:	23ad      	movs	r3, #173	; 0xad
 80094ea:	009b      	lsls	r3, r3, #2
 80094ec:	58d3      	ldr	r3, [r2, r3]
 80094ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094f0:	2208      	movs	r2, #8
 80094f2:	18ba      	adds	r2, r7, r2
 80094f4:	0010      	movs	r0, r2
 80094f6:	4798      	blx	r3
 80094f8:	0003      	movs	r3, r0
 80094fa:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	3301      	adds	r3, #1
 8009500:	2207      	movs	r2, #7
 8009502:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009504:	e019      	b.n	800953a <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 8009506:	683a      	ldr	r2, [r7, #0]
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	0011      	movs	r1, r2
 800950c:	0018      	movs	r0, r3
 800950e:	f000 fa2e 	bl	800996e <USBD_CtlError>
        err++;
 8009512:	210b      	movs	r1, #11
 8009514:	187b      	adds	r3, r7, r1
 8009516:	781a      	ldrb	r2, [r3, #0]
 8009518:	187b      	adds	r3, r7, r1
 800951a:	3201      	adds	r2, #1
 800951c:	701a      	strb	r2, [r3, #0]
      break;
 800951e:	e00c      	b.n	800953a <USBD_GetDescriptor+0x2fa>

    default:
      USBD_CtlError(pdev, req);
 8009520:	683a      	ldr	r2, [r7, #0]
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	0011      	movs	r1, r2
 8009526:	0018      	movs	r0, r3
 8009528:	f000 fa21 	bl	800996e <USBD_CtlError>
      err++;
 800952c:	210b      	movs	r1, #11
 800952e:	187b      	adds	r3, r7, r1
 8009530:	781a      	ldrb	r2, [r3, #0]
 8009532:	187b      	adds	r3, r7, r1
 8009534:	3201      	adds	r2, #1
 8009536:	701a      	strb	r2, [r3, #0]
      break;
 8009538:	46c0      	nop			; (mov r8, r8)
  }

  if (err != 0U)
 800953a:	230b      	movs	r3, #11
 800953c:	18fb      	adds	r3, r7, r3
 800953e:	781b      	ldrb	r3, [r3, #0]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d128      	bne.n	8009596 <USBD_GetDescriptor+0x356>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009544:	2308      	movs	r3, #8
 8009546:	18fb      	adds	r3, r7, r3
 8009548:	881b      	ldrh	r3, [r3, #0]
 800954a:	2b00      	cmp	r3, #0
 800954c:	d01a      	beq.n	8009584 <USBD_GetDescriptor+0x344>
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	88db      	ldrh	r3, [r3, #6]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d016      	beq.n	8009584 <USBD_GetDescriptor+0x344>
    {
      len = MIN(len, req->wLength);
 8009556:	683b      	ldr	r3, [r7, #0]
 8009558:	88da      	ldrh	r2, [r3, #6]
 800955a:	2308      	movs	r3, #8
 800955c:	18fb      	adds	r3, r7, r3
 800955e:	881b      	ldrh	r3, [r3, #0]
 8009560:	1c18      	adds	r0, r3, #0
 8009562:	1c11      	adds	r1, r2, #0
 8009564:	b28a      	uxth	r2, r1
 8009566:	b283      	uxth	r3, r0
 8009568:	429a      	cmp	r2, r3
 800956a:	d900      	bls.n	800956e <USBD_GetDescriptor+0x32e>
 800956c:	1c01      	adds	r1, r0, #0
 800956e:	b28a      	uxth	r2, r1
 8009570:	2108      	movs	r1, #8
 8009572:	187b      	adds	r3, r7, r1
 8009574:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009576:	187b      	adds	r3, r7, r1
 8009578:	881a      	ldrh	r2, [r3, #0]
 800957a:	68f9      	ldr	r1, [r7, #12]
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	0018      	movs	r0, r3
 8009580:	f000 fa74 	bl	8009a6c <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009584:	683b      	ldr	r3, [r7, #0]
 8009586:	88db      	ldrh	r3, [r3, #6]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d105      	bne.n	8009598 <USBD_GetDescriptor+0x358>
    {
      (void)USBD_CtlSendStatus(pdev);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	0018      	movs	r0, r3
 8009590:	f000 fad6 	bl	8009b40 <USBD_CtlSendStatus>
 8009594:	e000      	b.n	8009598 <USBD_GetDescriptor+0x358>
    return;
 8009596:	46c0      	nop			; (mov r8, r8)
    }
  }
}
 8009598:	46bd      	mov	sp, r7
 800959a:	b004      	add	sp, #16
 800959c:	bd80      	pop	{r7, pc}
 800959e:	46c0      	nop			; (mov r8, r8)
 80095a0:	0800a7f0 	.word	0x0800a7f0
 80095a4:	0800a810 	.word	0x0800a810

080095a8 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80095a8:	b590      	push	{r4, r7, lr}
 80095aa:	b085      	sub	sp, #20
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
 80095b0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	889b      	ldrh	r3, [r3, #4]
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d13d      	bne.n	8009636 <USBD_SetAddress+0x8e>
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	88db      	ldrh	r3, [r3, #6]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d139      	bne.n	8009636 <USBD_SetAddress+0x8e>
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	885b      	ldrh	r3, [r3, #2]
 80095c6:	2b7f      	cmp	r3, #127	; 0x7f
 80095c8:	d835      	bhi.n	8009636 <USBD_SetAddress+0x8e>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	885b      	ldrh	r3, [r3, #2]
 80095ce:	b2da      	uxtb	r2, r3
 80095d0:	230f      	movs	r3, #15
 80095d2:	18fb      	adds	r3, r7, r3
 80095d4:	217f      	movs	r1, #127	; 0x7f
 80095d6:	400a      	ands	r2, r1
 80095d8:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80095da:	687a      	ldr	r2, [r7, #4]
 80095dc:	23a7      	movs	r3, #167	; 0xa7
 80095de:	009b      	lsls	r3, r3, #2
 80095e0:	5cd3      	ldrb	r3, [r2, r3]
 80095e2:	2b03      	cmp	r3, #3
 80095e4:	d106      	bne.n	80095f4 <USBD_SetAddress+0x4c>
    {
      USBD_CtlError(pdev, req);
 80095e6:	683a      	ldr	r2, [r7, #0]
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	0011      	movs	r1, r2
 80095ec:	0018      	movs	r0, r3
 80095ee:	f000 f9be 	bl	800996e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80095f2:	e026      	b.n	8009642 <USBD_SetAddress+0x9a>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	240f      	movs	r4, #15
 80095f8:	193a      	adds	r2, r7, r4
 80095fa:	4914      	ldr	r1, [pc, #80]	; (800964c <USBD_SetAddress+0xa4>)
 80095fc:	7812      	ldrb	r2, [r2, #0]
 80095fe:	545a      	strb	r2, [r3, r1]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009600:	193b      	adds	r3, r7, r4
 8009602:	781a      	ldrb	r2, [r3, #0]
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	0011      	movs	r1, r2
 8009608:	0018      	movs	r0, r3
 800960a:	f000 ff0b 	bl	800a424 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	0018      	movs	r0, r3
 8009612:	f000 fa95 	bl	8009b40 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009616:	193b      	adds	r3, r7, r4
 8009618:	781b      	ldrb	r3, [r3, #0]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d005      	beq.n	800962a <USBD_SetAddress+0x82>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800961e:	687a      	ldr	r2, [r7, #4]
 8009620:	23a7      	movs	r3, #167	; 0xa7
 8009622:	009b      	lsls	r3, r3, #2
 8009624:	2102      	movs	r1, #2
 8009626:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009628:	e00b      	b.n	8009642 <USBD_SetAddress+0x9a>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800962a:	687a      	ldr	r2, [r7, #4]
 800962c:	23a7      	movs	r3, #167	; 0xa7
 800962e:	009b      	lsls	r3, r3, #2
 8009630:	2101      	movs	r1, #1
 8009632:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009634:	e005      	b.n	8009642 <USBD_SetAddress+0x9a>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009636:	683a      	ldr	r2, [r7, #0]
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	0011      	movs	r1, r2
 800963c:	0018      	movs	r0, r3
 800963e:	f000 f996 	bl	800996e <USBD_CtlError>
  }
}
 8009642:	46c0      	nop			; (mov r8, r8)
 8009644:	46bd      	mov	sp, r7
 8009646:	b005      	add	sp, #20
 8009648:	bd90      	pop	{r4, r7, pc}
 800964a:	46c0      	nop			; (mov r8, r8)
 800964c:	0000029e 	.word	0x0000029e

08009650 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009650:	b580      	push	{r7, lr}
 8009652:	b082      	sub	sp, #8
 8009654:	af00      	add	r7, sp, #0
 8009656:	6078      	str	r0, [r7, #4]
 8009658:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800965a:	683b      	ldr	r3, [r7, #0]
 800965c:	885b      	ldrh	r3, [r3, #2]
 800965e:	b2da      	uxtb	r2, r3
 8009660:	4b4c      	ldr	r3, [pc, #304]	; (8009794 <USBD_SetConfig+0x144>)
 8009662:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009664:	4b4b      	ldr	r3, [pc, #300]	; (8009794 <USBD_SetConfig+0x144>)
 8009666:	781b      	ldrb	r3, [r3, #0]
 8009668:	2b01      	cmp	r3, #1
 800966a:	d906      	bls.n	800967a <USBD_SetConfig+0x2a>
  {
    USBD_CtlError(pdev, req);
 800966c:	683a      	ldr	r2, [r7, #0]
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	0011      	movs	r1, r2
 8009672:	0018      	movs	r0, r3
 8009674:	f000 f97b 	bl	800996e <USBD_CtlError>
 8009678:	e088      	b.n	800978c <USBD_SetConfig+0x13c>
  }
  else
  {
    switch (pdev->dev_state)
 800967a:	687a      	ldr	r2, [r7, #4]
 800967c:	23a7      	movs	r3, #167	; 0xa7
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	5cd3      	ldrb	r3, [r2, r3]
 8009682:	2b02      	cmp	r3, #2
 8009684:	d002      	beq.n	800968c <USBD_SetConfig+0x3c>
 8009686:	2b03      	cmp	r3, #3
 8009688:	d029      	beq.n	80096de <USBD_SetConfig+0x8e>
 800968a:	e071      	b.n	8009770 <USBD_SetConfig+0x120>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800968c:	4b41      	ldr	r3, [pc, #260]	; (8009794 <USBD_SetConfig+0x144>)
 800968e:	781b      	ldrb	r3, [r3, #0]
 8009690:	2b00      	cmp	r3, #0
 8009692:	d01f      	beq.n	80096d4 <USBD_SetConfig+0x84>
        {
          pdev->dev_config = cfgidx;
 8009694:	4b3f      	ldr	r3, [pc, #252]	; (8009794 <USBD_SetConfig+0x144>)
 8009696:	781b      	ldrb	r3, [r3, #0]
 8009698:	001a      	movs	r2, r3
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800969e:	687a      	ldr	r2, [r7, #4]
 80096a0:	23a7      	movs	r3, #167	; 0xa7
 80096a2:	009b      	lsls	r3, r3, #2
 80096a4:	2103      	movs	r1, #3
 80096a6:	54d1      	strb	r1, [r2, r3]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80096a8:	4b3a      	ldr	r3, [pc, #232]	; (8009794 <USBD_SetConfig+0x144>)
 80096aa:	781a      	ldrb	r2, [r3, #0]
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	0011      	movs	r1, r2
 80096b0:	0018      	movs	r0, r3
 80096b2:	f7ff f8bc 	bl	800882e <USBD_SetClassConfig>
 80096b6:	0003      	movs	r3, r0
 80096b8:	2b02      	cmp	r3, #2
 80096ba:	d106      	bne.n	80096ca <USBD_SetConfig+0x7a>
          {
            USBD_CtlError(pdev, req);
 80096bc:	683a      	ldr	r2, [r7, #0]
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	0011      	movs	r1, r2
 80096c2:	0018      	movs	r0, r3
 80096c4:	f000 f953 	bl	800996e <USBD_CtlError>
            return;
 80096c8:	e060      	b.n	800978c <USBD_SetConfig+0x13c>
          }
          USBD_CtlSendStatus(pdev);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	0018      	movs	r0, r3
 80096ce:	f000 fa37 	bl	8009b40 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 80096d2:	e05b      	b.n	800978c <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	0018      	movs	r0, r3
 80096d8:	f000 fa32 	bl	8009b40 <USBD_CtlSendStatus>
        break;
 80096dc:	e056      	b.n	800978c <USBD_SetConfig+0x13c>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 80096de:	4b2d      	ldr	r3, [pc, #180]	; (8009794 <USBD_SetConfig+0x144>)
 80096e0:	781b      	ldrb	r3, [r3, #0]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d115      	bne.n	8009712 <USBD_SetConfig+0xc2>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80096e6:	687a      	ldr	r2, [r7, #4]
 80096e8:	23a7      	movs	r3, #167	; 0xa7
 80096ea:	009b      	lsls	r3, r3, #2
 80096ec:	2102      	movs	r1, #2
 80096ee:	54d1      	strb	r1, [r2, r3]
          pdev->dev_config = cfgidx;
 80096f0:	4b28      	ldr	r3, [pc, #160]	; (8009794 <USBD_SetConfig+0x144>)
 80096f2:	781b      	ldrb	r3, [r3, #0]
 80096f4:	001a      	movs	r2, r3
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 80096fa:	4b26      	ldr	r3, [pc, #152]	; (8009794 <USBD_SetConfig+0x144>)
 80096fc:	781a      	ldrb	r2, [r3, #0]
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	0011      	movs	r1, r2
 8009702:	0018      	movs	r0, r3
 8009704:	f7ff f8bb 	bl	800887e <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	0018      	movs	r0, r3
 800970c:	f000 fa18 	bl	8009b40 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009710:	e03c      	b.n	800978c <USBD_SetConfig+0x13c>
        else if (cfgidx != pdev->dev_config)
 8009712:	4b20      	ldr	r3, [pc, #128]	; (8009794 <USBD_SetConfig+0x144>)
 8009714:	781b      	ldrb	r3, [r3, #0]
 8009716:	001a      	movs	r2, r3
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	685b      	ldr	r3, [r3, #4]
 800971c:	429a      	cmp	r2, r3
 800971e:	d022      	beq.n	8009766 <USBD_SetConfig+0x116>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	685b      	ldr	r3, [r3, #4]
 8009724:	b2da      	uxtb	r2, r3
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	0011      	movs	r1, r2
 800972a:	0018      	movs	r0, r3
 800972c:	f7ff f8a7 	bl	800887e <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009730:	4b18      	ldr	r3, [pc, #96]	; (8009794 <USBD_SetConfig+0x144>)
 8009732:	781b      	ldrb	r3, [r3, #0]
 8009734:	001a      	movs	r2, r3
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800973a:	4b16      	ldr	r3, [pc, #88]	; (8009794 <USBD_SetConfig+0x144>)
 800973c:	781a      	ldrb	r2, [r3, #0]
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	0011      	movs	r1, r2
 8009742:	0018      	movs	r0, r3
 8009744:	f7ff f873 	bl	800882e <USBD_SetClassConfig>
 8009748:	0003      	movs	r3, r0
 800974a:	2b02      	cmp	r3, #2
 800974c:	d106      	bne.n	800975c <USBD_SetConfig+0x10c>
            USBD_CtlError(pdev, req);
 800974e:	683a      	ldr	r2, [r7, #0]
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	0011      	movs	r1, r2
 8009754:	0018      	movs	r0, r3
 8009756:	f000 f90a 	bl	800996e <USBD_CtlError>
            return;
 800975a:	e017      	b.n	800978c <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	0018      	movs	r0, r3
 8009760:	f000 f9ee 	bl	8009b40 <USBD_CtlSendStatus>
        break;
 8009764:	e012      	b.n	800978c <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	0018      	movs	r0, r3
 800976a:	f000 f9e9 	bl	8009b40 <USBD_CtlSendStatus>
        break;
 800976e:	e00d      	b.n	800978c <USBD_SetConfig+0x13c>

      default:
        USBD_CtlError(pdev, req);
 8009770:	683a      	ldr	r2, [r7, #0]
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	0011      	movs	r1, r2
 8009776:	0018      	movs	r0, r3
 8009778:	f000 f8f9 	bl	800996e <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800977c:	4b05      	ldr	r3, [pc, #20]	; (8009794 <USBD_SetConfig+0x144>)
 800977e:	781a      	ldrb	r2, [r3, #0]
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	0011      	movs	r1, r2
 8009784:	0018      	movs	r0, r3
 8009786:	f7ff f87a 	bl	800887e <USBD_ClrClassConfig>
        break;
 800978a:	46c0      	nop			; (mov r8, r8)
    }
  }
}
 800978c:	46bd      	mov	sp, r7
 800978e:	b002      	add	sp, #8
 8009790:	bd80      	pop	{r7, pc}
 8009792:	46c0      	nop			; (mov r8, r8)
 8009794:	200001e0 	.word	0x200001e0

08009798 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b082      	sub	sp, #8
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
 80097a0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80097a2:	683b      	ldr	r3, [r7, #0]
 80097a4:	88db      	ldrh	r3, [r3, #6]
 80097a6:	2b01      	cmp	r3, #1
 80097a8:	d006      	beq.n	80097b8 <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 80097aa:	683a      	ldr	r2, [r7, #0]
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	0011      	movs	r1, r2
 80097b0:	0018      	movs	r0, r3
 80097b2:	f000 f8dc 	bl	800996e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 80097b6:	e025      	b.n	8009804 <USBD_GetConfig+0x6c>
    switch (pdev->dev_state)
 80097b8:	687a      	ldr	r2, [r7, #4]
 80097ba:	23a7      	movs	r3, #167	; 0xa7
 80097bc:	009b      	lsls	r3, r3, #2
 80097be:	5cd3      	ldrb	r3, [r2, r3]
 80097c0:	2b01      	cmp	r3, #1
 80097c2:	db18      	blt.n	80097f6 <USBD_GetConfig+0x5e>
 80097c4:	2b02      	cmp	r3, #2
 80097c6:	dd02      	ble.n	80097ce <USBD_GetConfig+0x36>
 80097c8:	2b03      	cmp	r3, #3
 80097ca:	d00c      	beq.n	80097e6 <USBD_GetConfig+0x4e>
 80097cc:	e013      	b.n	80097f6 <USBD_GetConfig+0x5e>
        pdev->dev_default_config = 0U;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2200      	movs	r2, #0
 80097d2:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	3308      	adds	r3, #8
 80097d8:	0019      	movs	r1, r3
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	2201      	movs	r2, #1
 80097de:	0018      	movs	r0, r3
 80097e0:	f000 f944 	bl	8009a6c <USBD_CtlSendData>
        break;
 80097e4:	e00e      	b.n	8009804 <USBD_GetConfig+0x6c>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	1d19      	adds	r1, r3, #4
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2201      	movs	r2, #1
 80097ee:	0018      	movs	r0, r3
 80097f0:	f000 f93c 	bl	8009a6c <USBD_CtlSendData>
        break;
 80097f4:	e006      	b.n	8009804 <USBD_GetConfig+0x6c>
        USBD_CtlError(pdev, req);
 80097f6:	683a      	ldr	r2, [r7, #0]
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	0011      	movs	r1, r2
 80097fc:	0018      	movs	r0, r3
 80097fe:	f000 f8b6 	bl	800996e <USBD_CtlError>
        break;
 8009802:	46c0      	nop			; (mov r8, r8)
}
 8009804:	46c0      	nop			; (mov r8, r8)
 8009806:	46bd      	mov	sp, r7
 8009808:	b002      	add	sp, #8
 800980a:	bd80      	pop	{r7, pc}

0800980c <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	b082      	sub	sp, #8
 8009810:	af00      	add	r7, sp, #0
 8009812:	6078      	str	r0, [r7, #4]
 8009814:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009816:	687a      	ldr	r2, [r7, #4]
 8009818:	23a7      	movs	r3, #167	; 0xa7
 800981a:	009b      	lsls	r3, r3, #2
 800981c:	5cd3      	ldrb	r3, [r2, r3]
 800981e:	3b01      	subs	r3, #1
 8009820:	2b02      	cmp	r3, #2
 8009822:	d822      	bhi.n	800986a <USBD_GetStatus+0x5e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	88db      	ldrh	r3, [r3, #6]
 8009828:	2b02      	cmp	r3, #2
 800982a:	d006      	beq.n	800983a <USBD_GetStatus+0x2e>
      {
        USBD_CtlError(pdev, req);
 800982c:	683a      	ldr	r2, [r7, #0]
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	0011      	movs	r1, r2
 8009832:	0018      	movs	r0, r3
 8009834:	f000 f89b 	bl	800996e <USBD_CtlError>
        break;
 8009838:	e01e      	b.n	8009878 <USBD_GetStatus+0x6c>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2201      	movs	r2, #1
 800983e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009840:	687a      	ldr	r2, [r7, #4]
 8009842:	23a9      	movs	r3, #169	; 0xa9
 8009844:	009b      	lsls	r3, r3, #2
 8009846:	58d3      	ldr	r3, [r2, r3]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d005      	beq.n	8009858 <USBD_GetStatus+0x4c>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	68db      	ldr	r3, [r3, #12]
 8009850:	2202      	movs	r2, #2
 8009852:	431a      	orrs	r2, r3
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	330c      	adds	r3, #12
 800985c:	0019      	movs	r1, r3
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2202      	movs	r2, #2
 8009862:	0018      	movs	r0, r3
 8009864:	f000 f902 	bl	8009a6c <USBD_CtlSendData>
      break;
 8009868:	e006      	b.n	8009878 <USBD_GetStatus+0x6c>

    default:
      USBD_CtlError(pdev, req);
 800986a:	683a      	ldr	r2, [r7, #0]
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	0011      	movs	r1, r2
 8009870:	0018      	movs	r0, r3
 8009872:	f000 f87c 	bl	800996e <USBD_CtlError>
      break;
 8009876:	46c0      	nop			; (mov r8, r8)
  }
}
 8009878:	46c0      	nop			; (mov r8, r8)
 800987a:	46bd      	mov	sp, r7
 800987c:	b002      	add	sp, #8
 800987e:	bd80      	pop	{r7, pc}

08009880 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b082      	sub	sp, #8
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
 8009888:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	885b      	ldrh	r3, [r3, #2]
 800988e:	2b01      	cmp	r3, #1
 8009890:	d108      	bne.n	80098a4 <USBD_SetFeature+0x24>
  {
    pdev->dev_remote_wakeup = 1U;
 8009892:	687a      	ldr	r2, [r7, #4]
 8009894:	23a9      	movs	r3, #169	; 0xa9
 8009896:	009b      	lsls	r3, r3, #2
 8009898:	2101      	movs	r1, #1
 800989a:	50d1      	str	r1, [r2, r3]
    USBD_CtlSendStatus(pdev);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	0018      	movs	r0, r3
 80098a0:	f000 f94e 	bl	8009b40 <USBD_CtlSendStatus>
  }
}
 80098a4:	46c0      	nop			; (mov r8, r8)
 80098a6:	46bd      	mov	sp, r7
 80098a8:	b002      	add	sp, #8
 80098aa:	bd80      	pop	{r7, pc}

080098ac <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b082      	sub	sp, #8
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
 80098b4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80098b6:	687a      	ldr	r2, [r7, #4]
 80098b8:	23a7      	movs	r3, #167	; 0xa7
 80098ba:	009b      	lsls	r3, r3, #2
 80098bc:	5cd3      	ldrb	r3, [r2, r3]
 80098be:	3b01      	subs	r3, #1
 80098c0:	2b02      	cmp	r3, #2
 80098c2:	d80d      	bhi.n	80098e0 <USBD_ClrFeature+0x34>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80098c4:	683b      	ldr	r3, [r7, #0]
 80098c6:	885b      	ldrh	r3, [r3, #2]
 80098c8:	2b01      	cmp	r3, #1
 80098ca:	d110      	bne.n	80098ee <USBD_ClrFeature+0x42>
      {
        pdev->dev_remote_wakeup = 0U;
 80098cc:	687a      	ldr	r2, [r7, #4]
 80098ce:	23a9      	movs	r3, #169	; 0xa9
 80098d0:	009b      	lsls	r3, r3, #2
 80098d2:	2100      	movs	r1, #0
 80098d4:	50d1      	str	r1, [r2, r3]
        USBD_CtlSendStatus(pdev);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	0018      	movs	r0, r3
 80098da:	f000 f931 	bl	8009b40 <USBD_CtlSendStatus>
      }
      break;
 80098de:	e006      	b.n	80098ee <USBD_ClrFeature+0x42>

    default:
      USBD_CtlError(pdev, req);
 80098e0:	683a      	ldr	r2, [r7, #0]
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	0011      	movs	r1, r2
 80098e6:	0018      	movs	r0, r3
 80098e8:	f000 f841 	bl	800996e <USBD_CtlError>
      break;
 80098ec:	e000      	b.n	80098f0 <USBD_ClrFeature+0x44>
      break;
 80098ee:	46c0      	nop			; (mov r8, r8)
  }
}
 80098f0:	46c0      	nop			; (mov r8, r8)
 80098f2:	46bd      	mov	sp, r7
 80098f4:	b002      	add	sp, #8
 80098f6:	bd80      	pop	{r7, pc}

080098f8 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b082      	sub	sp, #8
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
 8009900:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	781a      	ldrb	r2, [r3, #0]
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	785a      	ldrb	r2, [r3, #1]
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009912:	683b      	ldr	r3, [r7, #0]
 8009914:	3302      	adds	r3, #2
 8009916:	781b      	ldrb	r3, [r3, #0]
 8009918:	b29a      	uxth	r2, r3
 800991a:	683b      	ldr	r3, [r7, #0]
 800991c:	3303      	adds	r3, #3
 800991e:	781b      	ldrb	r3, [r3, #0]
 8009920:	b29b      	uxth	r3, r3
 8009922:	021b      	lsls	r3, r3, #8
 8009924:	b29b      	uxth	r3, r3
 8009926:	18d3      	adds	r3, r2, r3
 8009928:	b29a      	uxth	r2, r3
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	3304      	adds	r3, #4
 8009932:	781b      	ldrb	r3, [r3, #0]
 8009934:	b29a      	uxth	r2, r3
 8009936:	683b      	ldr	r3, [r7, #0]
 8009938:	3305      	adds	r3, #5
 800993a:	781b      	ldrb	r3, [r3, #0]
 800993c:	b29b      	uxth	r3, r3
 800993e:	021b      	lsls	r3, r3, #8
 8009940:	b29b      	uxth	r3, r3
 8009942:	18d3      	adds	r3, r2, r3
 8009944:	b29a      	uxth	r2, r3
 8009946:	687b      	ldr	r3, [r7, #4]
 8009948:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800994a:	683b      	ldr	r3, [r7, #0]
 800994c:	3306      	adds	r3, #6
 800994e:	781b      	ldrb	r3, [r3, #0]
 8009950:	b29a      	uxth	r2, r3
 8009952:	683b      	ldr	r3, [r7, #0]
 8009954:	3307      	adds	r3, #7
 8009956:	781b      	ldrb	r3, [r3, #0]
 8009958:	b29b      	uxth	r3, r3
 800995a:	021b      	lsls	r3, r3, #8
 800995c:	b29b      	uxth	r3, r3
 800995e:	18d3      	adds	r3, r2, r3
 8009960:	b29a      	uxth	r2, r3
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	80da      	strh	r2, [r3, #6]

}
 8009966:	46c0      	nop			; (mov r8, r8)
 8009968:	46bd      	mov	sp, r7
 800996a:	b002      	add	sp, #8
 800996c:	bd80      	pop	{r7, pc}

0800996e <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800996e:	b580      	push	{r7, lr}
 8009970:	b082      	sub	sp, #8
 8009972:	af00      	add	r7, sp, #0
 8009974:	6078      	str	r0, [r7, #4]
 8009976:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	2180      	movs	r1, #128	; 0x80
 800997c:	0018      	movs	r0, r3
 800997e:	f000 fcc8 	bl	800a312 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	2100      	movs	r1, #0
 8009986:	0018      	movs	r0, r3
 8009988:	f000 fcc3 	bl	800a312 <USBD_LL_StallEP>
}
 800998c:	46c0      	nop			; (mov r8, r8)
 800998e:	46bd      	mov	sp, r7
 8009990:	b002      	add	sp, #8
 8009992:	bd80      	pop	{r7, pc}

08009994 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009994:	b590      	push	{r4, r7, lr}
 8009996:	b087      	sub	sp, #28
 8009998:	af00      	add	r7, sp, #0
 800999a:	60f8      	str	r0, [r7, #12]
 800999c:	60b9      	str	r1, [r7, #8]
 800999e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80099a0:	2317      	movs	r3, #23
 80099a2:	18fb      	adds	r3, r7, r3
 80099a4:	2200      	movs	r2, #0
 80099a6:	701a      	strb	r2, [r3, #0]

  if (desc != NULL)
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d03d      	beq.n	8009a2a <USBD_GetString+0x96>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	0018      	movs	r0, r3
 80099b2:	f000 f83e 	bl	8009a32 <USBD_GetLen>
 80099b6:	0003      	movs	r3, r0
 80099b8:	3301      	adds	r3, #1
 80099ba:	b29b      	uxth	r3, r3
 80099bc:	18db      	adds	r3, r3, r3
 80099be:	b29a      	uxth	r2, r3
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80099c4:	2017      	movs	r0, #23
 80099c6:	183b      	adds	r3, r7, r0
 80099c8:	781b      	ldrb	r3, [r3, #0]
 80099ca:	183a      	adds	r2, r7, r0
 80099cc:	1c59      	adds	r1, r3, #1
 80099ce:	7011      	strb	r1, [r2, #0]
 80099d0:	001a      	movs	r2, r3
 80099d2:	68bb      	ldr	r3, [r7, #8]
 80099d4:	189b      	adds	r3, r3, r2
 80099d6:	687a      	ldr	r2, [r7, #4]
 80099d8:	7812      	ldrb	r2, [r2, #0]
 80099da:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80099dc:	183b      	adds	r3, r7, r0
 80099de:	781b      	ldrb	r3, [r3, #0]
 80099e0:	183a      	adds	r2, r7, r0
 80099e2:	1c59      	adds	r1, r3, #1
 80099e4:	7011      	strb	r1, [r2, #0]
 80099e6:	001a      	movs	r2, r3
 80099e8:	68bb      	ldr	r3, [r7, #8]
 80099ea:	189b      	adds	r3, r3, r2
 80099ec:	2203      	movs	r2, #3
 80099ee:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 80099f0:	e017      	b.n	8009a22 <USBD_GetString+0x8e>
    {
      unicode[idx++] = *desc++;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	1c5a      	adds	r2, r3, #1
 80099f6:	60fa      	str	r2, [r7, #12]
 80099f8:	2417      	movs	r4, #23
 80099fa:	193a      	adds	r2, r7, r4
 80099fc:	7812      	ldrb	r2, [r2, #0]
 80099fe:	1939      	adds	r1, r7, r4
 8009a00:	1c50      	adds	r0, r2, #1
 8009a02:	7008      	strb	r0, [r1, #0]
 8009a04:	0011      	movs	r1, r2
 8009a06:	68ba      	ldr	r2, [r7, #8]
 8009a08:	1852      	adds	r2, r2, r1
 8009a0a:	781b      	ldrb	r3, [r3, #0]
 8009a0c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8009a0e:	193b      	adds	r3, r7, r4
 8009a10:	781b      	ldrb	r3, [r3, #0]
 8009a12:	193a      	adds	r2, r7, r4
 8009a14:	1c59      	adds	r1, r3, #1
 8009a16:	7011      	strb	r1, [r2, #0]
 8009a18:	001a      	movs	r2, r3
 8009a1a:	68bb      	ldr	r3, [r7, #8]
 8009a1c:	189b      	adds	r3, r3, r2
 8009a1e:	2200      	movs	r2, #0
 8009a20:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	781b      	ldrb	r3, [r3, #0]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d1e3      	bne.n	80099f2 <USBD_GetString+0x5e>
    }
  }
}
 8009a2a:	46c0      	nop			; (mov r8, r8)
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	b007      	add	sp, #28
 8009a30:	bd90      	pop	{r4, r7, pc}

08009a32 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009a32:	b580      	push	{r7, lr}
 8009a34:	b084      	sub	sp, #16
 8009a36:	af00      	add	r7, sp, #0
 8009a38:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009a3a:	230f      	movs	r3, #15
 8009a3c:	18fb      	adds	r3, r7, r3
 8009a3e:	2200      	movs	r2, #0
 8009a40:	701a      	strb	r2, [r3, #0]

  while (*buf != '\0')
 8009a42:	e008      	b.n	8009a56 <USBD_GetLen+0x24>
  {
    len++;
 8009a44:	210f      	movs	r1, #15
 8009a46:	187b      	adds	r3, r7, r1
 8009a48:	781a      	ldrb	r2, [r3, #0]
 8009a4a:	187b      	adds	r3, r7, r1
 8009a4c:	3201      	adds	r2, #1
 8009a4e:	701a      	strb	r2, [r3, #0]
    buf++;
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	3301      	adds	r3, #1
 8009a54:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	781b      	ldrb	r3, [r3, #0]
 8009a5a:	2b00      	cmp	r3, #0
 8009a5c:	d1f2      	bne.n	8009a44 <USBD_GetLen+0x12>
  }

  return len;
 8009a5e:	230f      	movs	r3, #15
 8009a60:	18fb      	adds	r3, r7, r3
 8009a62:	781b      	ldrb	r3, [r3, #0]
}
 8009a64:	0018      	movs	r0, r3
 8009a66:	46bd      	mov	sp, r7
 8009a68:	b004      	add	sp, #16
 8009a6a:	bd80      	pop	{r7, pc}

08009a6c <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009a6c:	b580      	push	{r7, lr}
 8009a6e:	b084      	sub	sp, #16
 8009a70:	af00      	add	r7, sp, #0
 8009a72:	60f8      	str	r0, [r7, #12]
 8009a74:	60b9      	str	r1, [r7, #8]
 8009a76:	1dbb      	adds	r3, r7, #6
 8009a78:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009a7a:	68fa      	ldr	r2, [r7, #12]
 8009a7c:	23a5      	movs	r3, #165	; 0xa5
 8009a7e:	009b      	lsls	r3, r3, #2
 8009a80:	2102      	movs	r1, #2
 8009a82:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 8009a84:	1dbb      	adds	r3, r7, #6
 8009a86:	881a      	ldrh	r2, [r3, #0]
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009a8c:	1dbb      	adds	r3, r7, #6
 8009a8e:	881a      	ldrh	r2, [r3, #0]
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009a94:	1dbb      	adds	r3, r7, #6
 8009a96:	881b      	ldrh	r3, [r3, #0]
 8009a98:	68ba      	ldr	r2, [r7, #8]
 8009a9a:	68f8      	ldr	r0, [r7, #12]
 8009a9c:	2100      	movs	r1, #0
 8009a9e:	f000 fced 	bl	800a47c <USBD_LL_Transmit>

  return USBD_OK;
 8009aa2:	2300      	movs	r3, #0
}
 8009aa4:	0018      	movs	r0, r3
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	b004      	add	sp, #16
 8009aaa:	bd80      	pop	{r7, pc}

08009aac <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b084      	sub	sp, #16
 8009ab0:	af00      	add	r7, sp, #0
 8009ab2:	60f8      	str	r0, [r7, #12]
 8009ab4:	60b9      	str	r1, [r7, #8]
 8009ab6:	1dbb      	adds	r3, r7, #6
 8009ab8:	801a      	strh	r2, [r3, #0]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009aba:	1dbb      	adds	r3, r7, #6
 8009abc:	881b      	ldrh	r3, [r3, #0]
 8009abe:	68ba      	ldr	r2, [r7, #8]
 8009ac0:	68f8      	ldr	r0, [r7, #12]
 8009ac2:	2100      	movs	r1, #0
 8009ac4:	f000 fcda 	bl	800a47c <USBD_LL_Transmit>

  return USBD_OK;
 8009ac8:	2300      	movs	r3, #0
}
 8009aca:	0018      	movs	r0, r3
 8009acc:	46bd      	mov	sp, r7
 8009ace:	b004      	add	sp, #16
 8009ad0:	bd80      	pop	{r7, pc}

08009ad2 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009ad2:	b580      	push	{r7, lr}
 8009ad4:	b084      	sub	sp, #16
 8009ad6:	af00      	add	r7, sp, #0
 8009ad8:	60f8      	str	r0, [r7, #12]
 8009ada:	60b9      	str	r1, [r7, #8]
 8009adc:	1dbb      	adds	r3, r7, #6
 8009ade:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009ae0:	68fa      	ldr	r2, [r7, #12]
 8009ae2:	23a5      	movs	r3, #165	; 0xa5
 8009ae4:	009b      	lsls	r3, r3, #2
 8009ae6:	2103      	movs	r1, #3
 8009ae8:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 8009aea:	1dbb      	adds	r3, r7, #6
 8009aec:	8819      	ldrh	r1, [r3, #0]
 8009aee:	68fa      	ldr	r2, [r7, #12]
 8009af0:	23ae      	movs	r3, #174	; 0xae
 8009af2:	005b      	lsls	r3, r3, #1
 8009af4:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].rem_length   = len;
 8009af6:	1dbb      	adds	r3, r7, #6
 8009af8:	8819      	ldrh	r1, [r3, #0]
 8009afa:	68fa      	ldr	r2, [r7, #12]
 8009afc:	23b0      	movs	r3, #176	; 0xb0
 8009afe:	005b      	lsls	r3, r3, #1
 8009b00:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009b02:	1dbb      	adds	r3, r7, #6
 8009b04:	881b      	ldrh	r3, [r3, #0]
 8009b06:	68ba      	ldr	r2, [r7, #8]
 8009b08:	68f8      	ldr	r0, [r7, #12]
 8009b0a:	2100      	movs	r1, #0
 8009b0c:	f000 fcee 	bl	800a4ec <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009b10:	2300      	movs	r3, #0
}
 8009b12:	0018      	movs	r0, r3
 8009b14:	46bd      	mov	sp, r7
 8009b16:	b004      	add	sp, #16
 8009b18:	bd80      	pop	{r7, pc}

08009b1a <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009b1a:	b580      	push	{r7, lr}
 8009b1c:	b084      	sub	sp, #16
 8009b1e:	af00      	add	r7, sp, #0
 8009b20:	60f8      	str	r0, [r7, #12]
 8009b22:	60b9      	str	r1, [r7, #8]
 8009b24:	1dbb      	adds	r3, r7, #6
 8009b26:	801a      	strh	r2, [r3, #0]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009b28:	1dbb      	adds	r3, r7, #6
 8009b2a:	881b      	ldrh	r3, [r3, #0]
 8009b2c:	68ba      	ldr	r2, [r7, #8]
 8009b2e:	68f8      	ldr	r0, [r7, #12]
 8009b30:	2100      	movs	r1, #0
 8009b32:	f000 fcdb 	bl	800a4ec <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009b36:	2300      	movs	r3, #0
}
 8009b38:	0018      	movs	r0, r3
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	b004      	add	sp, #16
 8009b3e:	bd80      	pop	{r7, pc}

08009b40 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009b40:	b580      	push	{r7, lr}
 8009b42:	b082      	sub	sp, #8
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009b48:	687a      	ldr	r2, [r7, #4]
 8009b4a:	23a5      	movs	r3, #165	; 0xa5
 8009b4c:	009b      	lsls	r3, r3, #2
 8009b4e:	2104      	movs	r1, #4
 8009b50:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009b52:	6878      	ldr	r0, [r7, #4]
 8009b54:	2300      	movs	r3, #0
 8009b56:	2200      	movs	r2, #0
 8009b58:	2100      	movs	r1, #0
 8009b5a:	f000 fc8f 	bl	800a47c <USBD_LL_Transmit>

  return USBD_OK;
 8009b5e:	2300      	movs	r3, #0
}
 8009b60:	0018      	movs	r0, r3
 8009b62:	46bd      	mov	sp, r7
 8009b64:	b002      	add	sp, #8
 8009b66:	bd80      	pop	{r7, pc}

08009b68 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009b68:	b580      	push	{r7, lr}
 8009b6a:	b082      	sub	sp, #8
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009b70:	687a      	ldr	r2, [r7, #4]
 8009b72:	23a5      	movs	r3, #165	; 0xa5
 8009b74:	009b      	lsls	r3, r3, #2
 8009b76:	2105      	movs	r1, #5
 8009b78:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009b7a:	6878      	ldr	r0, [r7, #4]
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	2200      	movs	r2, #0
 8009b80:	2100      	movs	r1, #0
 8009b82:	f000 fcb3 	bl	800a4ec <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009b86:	2300      	movs	r3, #0
}
 8009b88:	0018      	movs	r0, r3
 8009b8a:	46bd      	mov	sp, r7
 8009b8c:	b002      	add	sp, #8
 8009b8e:	bd80      	pop	{r7, pc}

08009b90 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009b90:	b580      	push	{r7, lr}
 8009b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009b94:	4914      	ldr	r1, [pc, #80]	; (8009be8 <MX_USB_DEVICE_Init+0x58>)
 8009b96:	4b15      	ldr	r3, [pc, #84]	; (8009bec <MX_USB_DEVICE_Init+0x5c>)
 8009b98:	2200      	movs	r2, #0
 8009b9a:	0018      	movs	r0, r3
 8009b9c:	f7fe fddf 	bl	800875e <USBD_Init>
 8009ba0:	1e03      	subs	r3, r0, #0
 8009ba2:	d001      	beq.n	8009ba8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009ba4:	f7f7 f85c 	bl	8000c60 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009ba8:	4a11      	ldr	r2, [pc, #68]	; (8009bf0 <MX_USB_DEVICE_Init+0x60>)
 8009baa:	4b10      	ldr	r3, [pc, #64]	; (8009bec <MX_USB_DEVICE_Init+0x5c>)
 8009bac:	0011      	movs	r1, r2
 8009bae:	0018      	movs	r0, r3
 8009bb0:	f7fe fe06 	bl	80087c0 <USBD_RegisterClass>
 8009bb4:	1e03      	subs	r3, r0, #0
 8009bb6:	d001      	beq.n	8009bbc <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
 8009bb8:	f7f7 f852 	bl	8000c60 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009bbc:	4a0d      	ldr	r2, [pc, #52]	; (8009bf4 <MX_USB_DEVICE_Init+0x64>)
 8009bbe:	4b0b      	ldr	r3, [pc, #44]	; (8009bec <MX_USB_DEVICE_Init+0x5c>)
 8009bc0:	0011      	movs	r1, r2
 8009bc2:	0018      	movs	r0, r3
 8009bc4:	f7fe fd1a 	bl	80085fc <USBD_CDC_RegisterInterface>
 8009bc8:	1e03      	subs	r3, r0, #0
 8009bca:	d001      	beq.n	8009bd0 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 8009bcc:	f7f7 f848 	bl	8000c60 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009bd0:	4b06      	ldr	r3, [pc, #24]	; (8009bec <MX_USB_DEVICE_Init+0x5c>)
 8009bd2:	0018      	movs	r0, r3
 8009bd4:	f7fe fe15 	bl	8008802 <USBD_Start>
 8009bd8:	1e03      	subs	r3, r0, #0
 8009bda:	d001      	beq.n	8009be0 <MX_USB_DEVICE_Init+0x50>
  {
    Error_Handler();
 8009bdc:	f7f7 f840 	bl	8000c60 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009be0:	46c0      	nop			; (mov r8, r8)
 8009be2:	46bd      	mov	sp, r7
 8009be4:	bd80      	pop	{r7, pc}
 8009be6:	46c0      	nop			; (mov r8, r8)
 8009be8:	20000130 	.word	0x20000130
 8009bec:	200005c4 	.word	0x200005c4
 8009bf0:	2000001c 	.word	0x2000001c
 8009bf4:	20000120 	.word	0x20000120

08009bf8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009bfc:	4907      	ldr	r1, [pc, #28]	; (8009c1c <CDC_Init_FS+0x24>)
 8009bfe:	4b08      	ldr	r3, [pc, #32]	; (8009c20 <CDC_Init_FS+0x28>)
 8009c00:	2200      	movs	r2, #0
 8009c02:	0018      	movs	r0, r3
 8009c04:	f7fe fd16 	bl	8008634 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009c08:	4a06      	ldr	r2, [pc, #24]	; (8009c24 <CDC_Init_FS+0x2c>)
 8009c0a:	4b05      	ldr	r3, [pc, #20]	; (8009c20 <CDC_Init_FS+0x28>)
 8009c0c:	0011      	movs	r1, r2
 8009c0e:	0018      	movs	r0, r3
 8009c10:	f7fe fd2c 	bl	800866c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009c14:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009c16:	0018      	movs	r0, r3
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	bd80      	pop	{r7, pc}
 8009c1c:	20000c70 	.word	0x20000c70
 8009c20:	200005c4 	.word	0x200005c4
 8009c24:	20000888 	.word	0x20000888

08009c28 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009c2c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009c2e:	0018      	movs	r0, r3
 8009c30:	46bd      	mov	sp, r7
 8009c32:	bd80      	pop	{r7, pc}

08009c34 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b082      	sub	sp, #8
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6039      	str	r1, [r7, #0]
 8009c3c:	0011      	movs	r1, r2
 8009c3e:	1dfb      	adds	r3, r7, #7
 8009c40:	1c02      	adds	r2, r0, #0
 8009c42:	701a      	strb	r2, [r3, #0]
 8009c44:	1d3b      	adds	r3, r7, #4
 8009c46:	1c0a      	adds	r2, r1, #0
 8009c48:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009c4a:	1dfb      	adds	r3, r7, #7
 8009c4c:	781b      	ldrb	r3, [r3, #0]
 8009c4e:	2b23      	cmp	r3, #35	; 0x23
 8009c50:	d804      	bhi.n	8009c5c <CDC_Control_FS+0x28>
 8009c52:	009a      	lsls	r2, r3, #2
 8009c54:	4b04      	ldr	r3, [pc, #16]	; (8009c68 <CDC_Control_FS+0x34>)
 8009c56:	18d3      	adds	r3, r2, r3
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	469f      	mov	pc, r3
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009c5c:	46c0      	nop			; (mov r8, r8)
  }

  return (USBD_OK);
 8009c5e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009c60:	0018      	movs	r0, r3
 8009c62:	46bd      	mov	sp, r7
 8009c64:	b002      	add	sp, #8
 8009c66:	bd80      	pop	{r7, pc}
 8009c68:	0800a828 	.word	0x0800a828

08009c6c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b082      	sub	sp, #8
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
 8009c74:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009c76:	687a      	ldr	r2, [r7, #4]
 8009c78:	4b0a      	ldr	r3, [pc, #40]	; (8009ca4 <CDC_Receive_FS+0x38>)
 8009c7a:	0011      	movs	r1, r2
 8009c7c:	0018      	movs	r0, r3
 8009c7e:	f7fe fcf5 	bl	800866c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009c82:	4b08      	ldr	r3, [pc, #32]	; (8009ca4 <CDC_Receive_FS+0x38>)
 8009c84:	0018      	movs	r0, r3
 8009c86:	f7fe fd3c 	bl	8008702 <USBD_CDC_ReceivePacket>

  usb_addToQueue(&usb_Q, Buf, *Len);
 8009c8a:	683b      	ldr	r3, [r7, #0]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	b2da      	uxtb	r2, r3
 8009c90:	6879      	ldr	r1, [r7, #4]
 8009c92:	4b05      	ldr	r3, [pc, #20]	; (8009ca8 <CDC_Receive_FS+0x3c>)
 8009c94:	0018      	movs	r0, r3
 8009c96:	f7f7 f973 	bl	8000f80 <usb_addToQueue>
  return (USBD_OK);
 8009c9a:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009c9c:	0018      	movs	r0, r3
 8009c9e:	46bd      	mov	sp, r7
 8009ca0:	b002      	add	sp, #8
 8009ca2:	bd80      	pop	{r7, pc}
 8009ca4:	200005c4 	.word	0x200005c4
 8009ca8:	20000414 	.word	0x20000414

08009cac <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8009cac:	b5b0      	push	{r4, r5, r7, lr}
 8009cae:	b084      	sub	sp, #16
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
 8009cb4:	000a      	movs	r2, r1
 8009cb6:	1cbb      	adds	r3, r7, #2
 8009cb8:	801a      	strh	r2, [r3, #0]
  uint8_t result = USBD_OK;
 8009cba:	230f      	movs	r3, #15
 8009cbc:	18fb      	adds	r3, r7, r3
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8009cc2:	4a11      	ldr	r2, [pc, #68]	; (8009d08 <CDC_Transmit_FS+0x5c>)
 8009cc4:	23ae      	movs	r3, #174	; 0xae
 8009cc6:	009b      	lsls	r3, r3, #2
 8009cc8:	58d3      	ldr	r3, [r2, r3]
 8009cca:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8009ccc:	68ba      	ldr	r2, [r7, #8]
 8009cce:	2385      	movs	r3, #133	; 0x85
 8009cd0:	009b      	lsls	r3, r3, #2
 8009cd2:	58d3      	ldr	r3, [r2, r3]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d001      	beq.n	8009cdc <CDC_Transmit_FS+0x30>
    return USBD_BUSY;
 8009cd8:	2301      	movs	r3, #1
 8009cda:	e010      	b.n	8009cfe <CDC_Transmit_FS+0x52>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8009cdc:	1cbb      	adds	r3, r7, #2
 8009cde:	881a      	ldrh	r2, [r3, #0]
 8009ce0:	6879      	ldr	r1, [r7, #4]
 8009ce2:	4b09      	ldr	r3, [pc, #36]	; (8009d08 <CDC_Transmit_FS+0x5c>)
 8009ce4:	0018      	movs	r0, r3
 8009ce6:	f7fe fca5 	bl	8008634 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8009cea:	250f      	movs	r5, #15
 8009cec:	197c      	adds	r4, r7, r5
 8009cee:	4b06      	ldr	r3, [pc, #24]	; (8009d08 <CDC_Transmit_FS+0x5c>)
 8009cf0:	0018      	movs	r0, r3
 8009cf2:	f7fe fccf 	bl	8008694 <USBD_CDC_TransmitPacket>
 8009cf6:	0003      	movs	r3, r0
 8009cf8:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 7 */
  return result;
 8009cfa:	197b      	adds	r3, r7, r5
 8009cfc:	781b      	ldrb	r3, [r3, #0]
}
 8009cfe:	0018      	movs	r0, r3
 8009d00:	46bd      	mov	sp, r7
 8009d02:	b004      	add	sp, #16
 8009d04:	bdb0      	pop	{r4, r5, r7, pc}
 8009d06:	46c0      	nop			; (mov r8, r8)
 8009d08:	200005c4 	.word	0x200005c4

08009d0c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b082      	sub	sp, #8
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	0002      	movs	r2, r0
 8009d14:	6039      	str	r1, [r7, #0]
 8009d16:	1dfb      	adds	r3, r7, #7
 8009d18:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009d1a:	683b      	ldr	r3, [r7, #0]
 8009d1c:	2212      	movs	r2, #18
 8009d1e:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009d20:	4b02      	ldr	r3, [pc, #8]	; (8009d2c <USBD_FS_DeviceDescriptor+0x20>)
}
 8009d22:	0018      	movs	r0, r3
 8009d24:	46bd      	mov	sp, r7
 8009d26:	b002      	add	sp, #8
 8009d28:	bd80      	pop	{r7, pc}
 8009d2a:	46c0      	nop			; (mov r8, r8)
 8009d2c:	2000014c 	.word	0x2000014c

08009d30 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009d30:	b580      	push	{r7, lr}
 8009d32:	b082      	sub	sp, #8
 8009d34:	af00      	add	r7, sp, #0
 8009d36:	0002      	movs	r2, r0
 8009d38:	6039      	str	r1, [r7, #0]
 8009d3a:	1dfb      	adds	r3, r7, #7
 8009d3c:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	2204      	movs	r2, #4
 8009d42:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8009d44:	4b02      	ldr	r3, [pc, #8]	; (8009d50 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8009d46:	0018      	movs	r0, r3
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	b002      	add	sp, #8
 8009d4c:	bd80      	pop	{r7, pc}
 8009d4e:	46c0      	nop			; (mov r8, r8)
 8009d50:	20000160 	.word	0x20000160

08009d54 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b082      	sub	sp, #8
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	0002      	movs	r2, r0
 8009d5c:	6039      	str	r1, [r7, #0]
 8009d5e:	1dfb      	adds	r3, r7, #7
 8009d60:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 8009d62:	1dfb      	adds	r3, r7, #7
 8009d64:	781b      	ldrb	r3, [r3, #0]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d106      	bne.n	8009d78 <USBD_FS_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009d6a:	683a      	ldr	r2, [r7, #0]
 8009d6c:	4908      	ldr	r1, [pc, #32]	; (8009d90 <USBD_FS_ProductStrDescriptor+0x3c>)
 8009d6e:	4b09      	ldr	r3, [pc, #36]	; (8009d94 <USBD_FS_ProductStrDescriptor+0x40>)
 8009d70:	0018      	movs	r0, r3
 8009d72:	f7ff fe0f 	bl	8009994 <USBD_GetString>
 8009d76:	e005      	b.n	8009d84 <USBD_FS_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8009d78:	683a      	ldr	r2, [r7, #0]
 8009d7a:	4905      	ldr	r1, [pc, #20]	; (8009d90 <USBD_FS_ProductStrDescriptor+0x3c>)
 8009d7c:	4b05      	ldr	r3, [pc, #20]	; (8009d94 <USBD_FS_ProductStrDescriptor+0x40>)
 8009d7e:	0018      	movs	r0, r3
 8009d80:	f7ff fe08 	bl	8009994 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009d84:	4b02      	ldr	r3, [pc, #8]	; (8009d90 <USBD_FS_ProductStrDescriptor+0x3c>)
}
 8009d86:	0018      	movs	r0, r3
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	b002      	add	sp, #8
 8009d8c:	bd80      	pop	{r7, pc}
 8009d8e:	46c0      	nop			; (mov r8, r8)
 8009d90:	20001058 	.word	0x20001058
 8009d94:	0800a6bc 	.word	0x0800a6bc

08009d98 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b082      	sub	sp, #8
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	0002      	movs	r2, r0
 8009da0:	6039      	str	r1, [r7, #0]
 8009da2:	1dfb      	adds	r3, r7, #7
 8009da4:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009da6:	683a      	ldr	r2, [r7, #0]
 8009da8:	4904      	ldr	r1, [pc, #16]	; (8009dbc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8009daa:	4b05      	ldr	r3, [pc, #20]	; (8009dc0 <USBD_FS_ManufacturerStrDescriptor+0x28>)
 8009dac:	0018      	movs	r0, r3
 8009dae:	f7ff fdf1 	bl	8009994 <USBD_GetString>
  return USBD_StrDesc;
 8009db2:	4b02      	ldr	r3, [pc, #8]	; (8009dbc <USBD_FS_ManufacturerStrDescriptor+0x24>)
}
 8009db4:	0018      	movs	r0, r3
 8009db6:	46bd      	mov	sp, r7
 8009db8:	b002      	add	sp, #8
 8009dba:	bd80      	pop	{r7, pc}
 8009dbc:	20001058 	.word	0x20001058
 8009dc0:	0800a6d4 	.word	0x0800a6d4

08009dc4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b082      	sub	sp, #8
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	0002      	movs	r2, r0
 8009dcc:	6039      	str	r1, [r7, #0]
 8009dce:	1dfb      	adds	r3, r7, #7
 8009dd0:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	221a      	movs	r2, #26
 8009dd6:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009dd8:	f000 f84c 	bl	8009e74 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009ddc:	4b02      	ldr	r3, [pc, #8]	; (8009de8 <USBD_FS_SerialStrDescriptor+0x24>)
}
 8009dde:	0018      	movs	r0, r3
 8009de0:	46bd      	mov	sp, r7
 8009de2:	b002      	add	sp, #8
 8009de4:	bd80      	pop	{r7, pc}
 8009de6:	46c0      	nop			; (mov r8, r8)
 8009de8:	20000164 	.word	0x20000164

08009dec <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009dec:	b580      	push	{r7, lr}
 8009dee:	b082      	sub	sp, #8
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	0002      	movs	r2, r0
 8009df4:	6039      	str	r1, [r7, #0]
 8009df6:	1dfb      	adds	r3, r7, #7
 8009df8:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 8009dfa:	1dfb      	adds	r3, r7, #7
 8009dfc:	781b      	ldrb	r3, [r3, #0]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d106      	bne.n	8009e10 <USBD_FS_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009e02:	683a      	ldr	r2, [r7, #0]
 8009e04:	4908      	ldr	r1, [pc, #32]	; (8009e28 <USBD_FS_ConfigStrDescriptor+0x3c>)
 8009e06:	4b09      	ldr	r3, [pc, #36]	; (8009e2c <USBD_FS_ConfigStrDescriptor+0x40>)
 8009e08:	0018      	movs	r0, r3
 8009e0a:	f7ff fdc3 	bl	8009994 <USBD_GetString>
 8009e0e:	e005      	b.n	8009e1c <USBD_FS_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009e10:	683a      	ldr	r2, [r7, #0]
 8009e12:	4905      	ldr	r1, [pc, #20]	; (8009e28 <USBD_FS_ConfigStrDescriptor+0x3c>)
 8009e14:	4b05      	ldr	r3, [pc, #20]	; (8009e2c <USBD_FS_ConfigStrDescriptor+0x40>)
 8009e16:	0018      	movs	r0, r3
 8009e18:	f7ff fdbc 	bl	8009994 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009e1c:	4b02      	ldr	r3, [pc, #8]	; (8009e28 <USBD_FS_ConfigStrDescriptor+0x3c>)
}
 8009e1e:	0018      	movs	r0, r3
 8009e20:	46bd      	mov	sp, r7
 8009e22:	b002      	add	sp, #8
 8009e24:	bd80      	pop	{r7, pc}
 8009e26:	46c0      	nop			; (mov r8, r8)
 8009e28:	20001058 	.word	0x20001058
 8009e2c:	0800a6e8 	.word	0x0800a6e8

08009e30 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b082      	sub	sp, #8
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	0002      	movs	r2, r0
 8009e38:	6039      	str	r1, [r7, #0]
 8009e3a:	1dfb      	adds	r3, r7, #7
 8009e3c:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 8009e3e:	1dfb      	adds	r3, r7, #7
 8009e40:	781b      	ldrb	r3, [r3, #0]
 8009e42:	2b00      	cmp	r3, #0
 8009e44:	d106      	bne.n	8009e54 <USBD_FS_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009e46:	683a      	ldr	r2, [r7, #0]
 8009e48:	4908      	ldr	r1, [pc, #32]	; (8009e6c <USBD_FS_InterfaceStrDescriptor+0x3c>)
 8009e4a:	4b09      	ldr	r3, [pc, #36]	; (8009e70 <USBD_FS_InterfaceStrDescriptor+0x40>)
 8009e4c:	0018      	movs	r0, r3
 8009e4e:	f7ff fda1 	bl	8009994 <USBD_GetString>
 8009e52:	e005      	b.n	8009e60 <USBD_FS_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8009e54:	683a      	ldr	r2, [r7, #0]
 8009e56:	4905      	ldr	r1, [pc, #20]	; (8009e6c <USBD_FS_InterfaceStrDescriptor+0x3c>)
 8009e58:	4b05      	ldr	r3, [pc, #20]	; (8009e70 <USBD_FS_InterfaceStrDescriptor+0x40>)
 8009e5a:	0018      	movs	r0, r3
 8009e5c:	f7ff fd9a 	bl	8009994 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009e60:	4b02      	ldr	r3, [pc, #8]	; (8009e6c <USBD_FS_InterfaceStrDescriptor+0x3c>)
}
 8009e62:	0018      	movs	r0, r3
 8009e64:	46bd      	mov	sp, r7
 8009e66:	b002      	add	sp, #8
 8009e68:	bd80      	pop	{r7, pc}
 8009e6a:	46c0      	nop			; (mov r8, r8)
 8009e6c:	20001058 	.word	0x20001058
 8009e70:	0800a6f4 	.word	0x0800a6f4

08009e74 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009e74:	b580      	push	{r7, lr}
 8009e76:	b084      	sub	sp, #16
 8009e78:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009e7a:	4b10      	ldr	r3, [pc, #64]	; (8009ebc <Get_SerialNum+0x48>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8009e80:	4b0f      	ldr	r3, [pc, #60]	; (8009ec0 <Get_SerialNum+0x4c>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009e86:	4b0f      	ldr	r3, [pc, #60]	; (8009ec4 <Get_SerialNum+0x50>)
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009e8c:	68fa      	ldr	r2, [r7, #12]
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	18d3      	adds	r3, r2, r3
 8009e92:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d00b      	beq.n	8009eb2 <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009e9a:	490b      	ldr	r1, [pc, #44]	; (8009ec8 <Get_SerialNum+0x54>)
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	2208      	movs	r2, #8
 8009ea0:	0018      	movs	r0, r3
 8009ea2:	f000 f815 	bl	8009ed0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009ea6:	4909      	ldr	r1, [pc, #36]	; (8009ecc <Get_SerialNum+0x58>)
 8009ea8:	68bb      	ldr	r3, [r7, #8]
 8009eaa:	2204      	movs	r2, #4
 8009eac:	0018      	movs	r0, r3
 8009eae:	f000 f80f 	bl	8009ed0 <IntToUnicode>
  }
}
 8009eb2:	46c0      	nop			; (mov r8, r8)
 8009eb4:	46bd      	mov	sp, r7
 8009eb6:	b004      	add	sp, #16
 8009eb8:	bd80      	pop	{r7, pc}
 8009eba:	46c0      	nop			; (mov r8, r8)
 8009ebc:	1ffff7ac 	.word	0x1ffff7ac
 8009ec0:	1ffff7b0 	.word	0x1ffff7b0
 8009ec4:	1ffff7b4 	.word	0x1ffff7b4
 8009ec8:	20000166 	.word	0x20000166
 8009ecc:	20000176 	.word	0x20000176

08009ed0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b086      	sub	sp, #24
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	60f8      	str	r0, [r7, #12]
 8009ed8:	60b9      	str	r1, [r7, #8]
 8009eda:	1dfb      	adds	r3, r7, #7
 8009edc:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 8009ede:	2117      	movs	r1, #23
 8009ee0:	187b      	adds	r3, r7, r1
 8009ee2:	2200      	movs	r2, #0
 8009ee4:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 8009ee6:	187b      	adds	r3, r7, r1
 8009ee8:	2200      	movs	r2, #0
 8009eea:	701a      	strb	r2, [r3, #0]
 8009eec:	e02f      	b.n	8009f4e <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	0f1b      	lsrs	r3, r3, #28
 8009ef2:	2b09      	cmp	r3, #9
 8009ef4:	d80d      	bhi.n	8009f12 <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	0f1b      	lsrs	r3, r3, #28
 8009efa:	b2da      	uxtb	r2, r3
 8009efc:	2317      	movs	r3, #23
 8009efe:	18fb      	adds	r3, r7, r3
 8009f00:	781b      	ldrb	r3, [r3, #0]
 8009f02:	005b      	lsls	r3, r3, #1
 8009f04:	0019      	movs	r1, r3
 8009f06:	68bb      	ldr	r3, [r7, #8]
 8009f08:	185b      	adds	r3, r3, r1
 8009f0a:	3230      	adds	r2, #48	; 0x30
 8009f0c:	b2d2      	uxtb	r2, r2
 8009f0e:	701a      	strb	r2, [r3, #0]
 8009f10:	e00c      	b.n	8009f2c <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	0f1b      	lsrs	r3, r3, #28
 8009f16:	b2da      	uxtb	r2, r3
 8009f18:	2317      	movs	r3, #23
 8009f1a:	18fb      	adds	r3, r7, r3
 8009f1c:	781b      	ldrb	r3, [r3, #0]
 8009f1e:	005b      	lsls	r3, r3, #1
 8009f20:	0019      	movs	r1, r3
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	185b      	adds	r3, r3, r1
 8009f26:	3237      	adds	r2, #55	; 0x37
 8009f28:	b2d2      	uxtb	r2, r2
 8009f2a:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	011b      	lsls	r3, r3, #4
 8009f30:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009f32:	2117      	movs	r1, #23
 8009f34:	187b      	adds	r3, r7, r1
 8009f36:	781b      	ldrb	r3, [r3, #0]
 8009f38:	005b      	lsls	r3, r3, #1
 8009f3a:	3301      	adds	r3, #1
 8009f3c:	68ba      	ldr	r2, [r7, #8]
 8009f3e:	18d3      	adds	r3, r2, r3
 8009f40:	2200      	movs	r2, #0
 8009f42:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8009f44:	187b      	adds	r3, r7, r1
 8009f46:	781a      	ldrb	r2, [r3, #0]
 8009f48:	187b      	adds	r3, r7, r1
 8009f4a:	3201      	adds	r2, #1
 8009f4c:	701a      	strb	r2, [r3, #0]
 8009f4e:	2317      	movs	r3, #23
 8009f50:	18fa      	adds	r2, r7, r3
 8009f52:	1dfb      	adds	r3, r7, #7
 8009f54:	7812      	ldrb	r2, [r2, #0]
 8009f56:	781b      	ldrb	r3, [r3, #0]
 8009f58:	429a      	cmp	r2, r3
 8009f5a:	d3c8      	bcc.n	8009eee <IntToUnicode+0x1e>
  }
}
 8009f5c:	46c0      	nop			; (mov r8, r8)
 8009f5e:	46bd      	mov	sp, r7
 8009f60:	b006      	add	sp, #24
 8009f62:	bd80      	pop	{r7, pc}

08009f64 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8009f64:	b580      	push	{r7, lr}
 8009f66:	b084      	sub	sp, #16
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	4a0e      	ldr	r2, [pc, #56]	; (8009fac <HAL_PCD_MspInit+0x48>)
 8009f72:	4293      	cmp	r3, r2
 8009f74:	d115      	bne.n	8009fa2 <HAL_PCD_MspInit+0x3e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8009f76:	4b0e      	ldr	r3, [pc, #56]	; (8009fb0 <HAL_PCD_MspInit+0x4c>)
 8009f78:	69da      	ldr	r2, [r3, #28]
 8009f7a:	4b0d      	ldr	r3, [pc, #52]	; (8009fb0 <HAL_PCD_MspInit+0x4c>)
 8009f7c:	2180      	movs	r1, #128	; 0x80
 8009f7e:	0409      	lsls	r1, r1, #16
 8009f80:	430a      	orrs	r2, r1
 8009f82:	61da      	str	r2, [r3, #28]
 8009f84:	4b0a      	ldr	r3, [pc, #40]	; (8009fb0 <HAL_PCD_MspInit+0x4c>)
 8009f86:	69da      	ldr	r2, [r3, #28]
 8009f88:	2380      	movs	r3, #128	; 0x80
 8009f8a:	041b      	lsls	r3, r3, #16
 8009f8c:	4013      	ands	r3, r2
 8009f8e:	60fb      	str	r3, [r7, #12]
 8009f90:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 8009f92:	2200      	movs	r2, #0
 8009f94:	2100      	movs	r1, #0
 8009f96:	201f      	movs	r0, #31
 8009f98:	f7f8 fac0 	bl	800251c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 8009f9c:	201f      	movs	r0, #31
 8009f9e:	f7f8 fad2 	bl	8002546 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8009fa2:	46c0      	nop			; (mov r8, r8)
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	b004      	add	sp, #16
 8009fa8:	bd80      	pop	{r7, pc}
 8009faa:	46c0      	nop			; (mov r8, r8)
 8009fac:	40005c00 	.word	0x40005c00
 8009fb0:	40021000 	.word	0x40021000

08009fb4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009fb4:	b580      	push	{r7, lr}
 8009fb6:	b082      	sub	sp, #8
 8009fb8:	af00      	add	r7, sp, #0
 8009fba:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8009fbc:	687a      	ldr	r2, [r7, #4]
 8009fbe:	23bc      	movs	r3, #188	; 0xbc
 8009fc0:	009b      	lsls	r3, r3, #2
 8009fc2:	58d2      	ldr	r2, [r2, r3]
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	21ac      	movs	r1, #172	; 0xac
 8009fc8:	0089      	lsls	r1, r1, #2
 8009fca:	468c      	mov	ip, r1
 8009fcc:	4463      	add	r3, ip
 8009fce:	0019      	movs	r1, r3
 8009fd0:	0010      	movs	r0, r2
 8009fd2:	f7fe fc6b 	bl	80088ac <USBD_LL_SetupStage>
}
 8009fd6:	46c0      	nop			; (mov r8, r8)
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	b002      	add	sp, #8
 8009fdc:	bd80      	pop	{r7, pc}

08009fde <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009fde:	b590      	push	{r4, r7, lr}
 8009fe0:	b083      	sub	sp, #12
 8009fe2:	af00      	add	r7, sp, #0
 8009fe4:	6078      	str	r0, [r7, #4]
 8009fe6:	000a      	movs	r2, r1
 8009fe8:	1cfb      	adds	r3, r7, #3
 8009fea:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8009fec:	687a      	ldr	r2, [r7, #4]
 8009fee:	23bc      	movs	r3, #188	; 0xbc
 8009ff0:	009b      	lsls	r3, r3, #2
 8009ff2:	58d4      	ldr	r4, [r2, r3]
 8009ff4:	1cfb      	adds	r3, r7, #3
 8009ff6:	781a      	ldrb	r2, [r3, #0]
 8009ff8:	6878      	ldr	r0, [r7, #4]
 8009ffa:	23be      	movs	r3, #190	; 0xbe
 8009ffc:	0059      	lsls	r1, r3, #1
 8009ffe:	0013      	movs	r3, r2
 800a000:	009b      	lsls	r3, r3, #2
 800a002:	189b      	adds	r3, r3, r2
 800a004:	00db      	lsls	r3, r3, #3
 800a006:	18c3      	adds	r3, r0, r3
 800a008:	185b      	adds	r3, r3, r1
 800a00a:	681a      	ldr	r2, [r3, #0]
 800a00c:	1cfb      	adds	r3, r7, #3
 800a00e:	781b      	ldrb	r3, [r3, #0]
 800a010:	0019      	movs	r1, r3
 800a012:	0020      	movs	r0, r4
 800a014:	f7fe fca6 	bl	8008964 <USBD_LL_DataOutStage>
}
 800a018:	46c0      	nop			; (mov r8, r8)
 800a01a:	46bd      	mov	sp, r7
 800a01c:	b003      	add	sp, #12
 800a01e:	bd90      	pop	{r4, r7, pc}

0800a020 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b082      	sub	sp, #8
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
 800a028:	000a      	movs	r2, r1
 800a02a:	1cfb      	adds	r3, r7, #3
 800a02c:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a02e:	687a      	ldr	r2, [r7, #4]
 800a030:	23bc      	movs	r3, #188	; 0xbc
 800a032:	009b      	lsls	r3, r3, #2
 800a034:	58d0      	ldr	r0, [r2, r3]
 800a036:	1cfb      	adds	r3, r7, #3
 800a038:	781a      	ldrb	r2, [r3, #0]
 800a03a:	6879      	ldr	r1, [r7, #4]
 800a03c:	0013      	movs	r3, r2
 800a03e:	009b      	lsls	r3, r3, #2
 800a040:	189b      	adds	r3, r3, r2
 800a042:	00db      	lsls	r3, r3, #3
 800a044:	18cb      	adds	r3, r1, r3
 800a046:	333c      	adds	r3, #60	; 0x3c
 800a048:	681a      	ldr	r2, [r3, #0]
 800a04a:	1cfb      	adds	r3, r7, #3
 800a04c:	781b      	ldrb	r3, [r3, #0]
 800a04e:	0019      	movs	r1, r3
 800a050:	f7fe fd0a 	bl	8008a68 <USBD_LL_DataInStage>
}
 800a054:	46c0      	nop			; (mov r8, r8)
 800a056:	46bd      	mov	sp, r7
 800a058:	b002      	add	sp, #8
 800a05a:	bd80      	pop	{r7, pc}

0800a05c <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b082      	sub	sp, #8
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a064:	687a      	ldr	r2, [r7, #4]
 800a066:	23bc      	movs	r3, #188	; 0xbc
 800a068:	009b      	lsls	r3, r3, #2
 800a06a:	58d3      	ldr	r3, [r2, r3]
 800a06c:	0018      	movs	r0, r3
 800a06e:	f7fe fe41 	bl	8008cf4 <USBD_LL_SOF>
}
 800a072:	46c0      	nop			; (mov r8, r8)
 800a074:	46bd      	mov	sp, r7
 800a076:	b002      	add	sp, #8
 800a078:	bd80      	pop	{r7, pc}

0800a07a <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a07a:	b580      	push	{r7, lr}
 800a07c:	b084      	sub	sp, #16
 800a07e:	af00      	add	r7, sp, #0
 800a080:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a082:	230f      	movs	r3, #15
 800a084:	18fb      	adds	r3, r7, r3
 800a086:	2201      	movs	r2, #1
 800a088:	701a      	strb	r2, [r3, #0]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	689b      	ldr	r3, [r3, #8]
 800a08e:	2b02      	cmp	r3, #2
 800a090:	d001      	beq.n	800a096 <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 800a092:	f7f6 fde5 	bl	8000c60 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a096:	687a      	ldr	r2, [r7, #4]
 800a098:	23bc      	movs	r3, #188	; 0xbc
 800a09a:	009b      	lsls	r3, r3, #2
 800a09c:	58d2      	ldr	r2, [r2, r3]
 800a09e:	230f      	movs	r3, #15
 800a0a0:	18fb      	adds	r3, r7, r3
 800a0a2:	781b      	ldrb	r3, [r3, #0]
 800a0a4:	0019      	movs	r1, r3
 800a0a6:	0010      	movs	r0, r2
 800a0a8:	f7fe fde3 	bl	8008c72 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a0ac:	687a      	ldr	r2, [r7, #4]
 800a0ae:	23bc      	movs	r3, #188	; 0xbc
 800a0b0:	009b      	lsls	r3, r3, #2
 800a0b2:	58d3      	ldr	r3, [r2, r3]
 800a0b4:	0018      	movs	r0, r3
 800a0b6:	f7fe fd94 	bl	8008be2 <USBD_LL_Reset>
}
 800a0ba:	46c0      	nop			; (mov r8, r8)
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	b004      	add	sp, #16
 800a0c0:	bd80      	pop	{r7, pc}
	...

0800a0c4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a0c4:	b580      	push	{r7, lr}
 800a0c6:	b082      	sub	sp, #8
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a0cc:	687a      	ldr	r2, [r7, #4]
 800a0ce:	23bc      	movs	r3, #188	; 0xbc
 800a0d0:	009b      	lsls	r3, r3, #2
 800a0d2:	58d3      	ldr	r3, [r2, r3]
 800a0d4:	0018      	movs	r0, r3
 800a0d6:	f7fe fddd 	bl	8008c94 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	699b      	ldr	r3, [r3, #24]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d005      	beq.n	800a0ee <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a0e2:	4b05      	ldr	r3, [pc, #20]	; (800a0f8 <HAL_PCD_SuspendCallback+0x34>)
 800a0e4:	691a      	ldr	r2, [r3, #16]
 800a0e6:	4b04      	ldr	r3, [pc, #16]	; (800a0f8 <HAL_PCD_SuspendCallback+0x34>)
 800a0e8:	2106      	movs	r1, #6
 800a0ea:	430a      	orrs	r2, r1
 800a0ec:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
}
 800a0ee:	46c0      	nop			; (mov r8, r8)
 800a0f0:	46bd      	mov	sp, r7
 800a0f2:	b002      	add	sp, #8
 800a0f4:	bd80      	pop	{r7, pc}
 800a0f6:	46c0      	nop			; (mov r8, r8)
 800a0f8:	e000ed00 	.word	0xe000ed00

0800a0fc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b082      	sub	sp, #8
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	699b      	ldr	r3, [r3, #24]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d007      	beq.n	800a11c <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a10c:	4b09      	ldr	r3, [pc, #36]	; (800a134 <HAL_PCD_ResumeCallback+0x38>)
 800a10e:	691a      	ldr	r2, [r3, #16]
 800a110:	4b08      	ldr	r3, [pc, #32]	; (800a134 <HAL_PCD_ResumeCallback+0x38>)
 800a112:	2106      	movs	r1, #6
 800a114:	438a      	bics	r2, r1
 800a116:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 800a118:	f000 fa4a 	bl	800a5b0 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a11c:	687a      	ldr	r2, [r7, #4]
 800a11e:	23bc      	movs	r3, #188	; 0xbc
 800a120:	009b      	lsls	r3, r3, #2
 800a122:	58d3      	ldr	r3, [r2, r3]
 800a124:	0018      	movs	r0, r3
 800a126:	f7fe fdcd 	bl	8008cc4 <USBD_LL_Resume>
}
 800a12a:	46c0      	nop			; (mov r8, r8)
 800a12c:	46bd      	mov	sp, r7
 800a12e:	b002      	add	sp, #8
 800a130:	bd80      	pop	{r7, pc}
 800a132:	46c0      	nop			; (mov r8, r8)
 800a134:	e000ed00 	.word	0xe000ed00

0800a138 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a138:	b580      	push	{r7, lr}
 800a13a:	b082      	sub	sp, #8
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800a140:	4a2d      	ldr	r2, [pc, #180]	; (800a1f8 <USBD_LL_Init+0xc0>)
 800a142:	23bc      	movs	r3, #188	; 0xbc
 800a144:	009b      	lsls	r3, r3, #2
 800a146:	6879      	ldr	r1, [r7, #4]
 800a148:	50d1      	str	r1, [r2, r3]
  pdev->pData = &hpcd_USB_FS;
 800a14a:	687a      	ldr	r2, [r7, #4]
 800a14c:	23b0      	movs	r3, #176	; 0xb0
 800a14e:	009b      	lsls	r3, r3, #2
 800a150:	4929      	ldr	r1, [pc, #164]	; (800a1f8 <USBD_LL_Init+0xc0>)
 800a152:	50d1      	str	r1, [r2, r3]

  hpcd_USB_FS.Instance = USB;
 800a154:	4b28      	ldr	r3, [pc, #160]	; (800a1f8 <USBD_LL_Init+0xc0>)
 800a156:	4a29      	ldr	r2, [pc, #164]	; (800a1fc <USBD_LL_Init+0xc4>)
 800a158:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a15a:	4b27      	ldr	r3, [pc, #156]	; (800a1f8 <USBD_LL_Init+0xc0>)
 800a15c:	2208      	movs	r2, #8
 800a15e:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a160:	4b25      	ldr	r3, [pc, #148]	; (800a1f8 <USBD_LL_Init+0xc0>)
 800a162:	2202      	movs	r2, #2
 800a164:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a166:	4b24      	ldr	r3, [pc, #144]	; (800a1f8 <USBD_LL_Init+0xc0>)
 800a168:	2202      	movs	r2, #2
 800a16a:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a16c:	4b22      	ldr	r3, [pc, #136]	; (800a1f8 <USBD_LL_Init+0xc0>)
 800a16e:	2200      	movs	r2, #0
 800a170:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a172:	4b21      	ldr	r3, [pc, #132]	; (800a1f8 <USBD_LL_Init+0xc0>)
 800a174:	2200      	movs	r2, #0
 800a176:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a178:	4b1f      	ldr	r3, [pc, #124]	; (800a1f8 <USBD_LL_Init+0xc0>)
 800a17a:	2200      	movs	r2, #0
 800a17c:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a17e:	4b1e      	ldr	r3, [pc, #120]	; (800a1f8 <USBD_LL_Init+0xc0>)
 800a180:	0018      	movs	r0, r3
 800a182:	f7f8 fd7f 	bl	8002c84 <HAL_PCD_Init>
 800a186:	1e03      	subs	r3, r0, #0
 800a188:	d001      	beq.n	800a18e <USBD_LL_Init+0x56>
  {
    Error_Handler( );
 800a18a:	f7f6 fd69 	bl	8000c60 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a18e:	687a      	ldr	r2, [r7, #4]
 800a190:	23b0      	movs	r3, #176	; 0xb0
 800a192:	009b      	lsls	r3, r3, #2
 800a194:	58d0      	ldr	r0, [r2, r3]
 800a196:	2318      	movs	r3, #24
 800a198:	2200      	movs	r2, #0
 800a19a:	2100      	movs	r1, #0
 800a19c:	f7fa f990 	bl	80044c0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a1a0:	687a      	ldr	r2, [r7, #4]
 800a1a2:	23b0      	movs	r3, #176	; 0xb0
 800a1a4:	009b      	lsls	r3, r3, #2
 800a1a6:	58d0      	ldr	r0, [r2, r3]
 800a1a8:	2358      	movs	r3, #88	; 0x58
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	2180      	movs	r1, #128	; 0x80
 800a1ae:	f7fa f987 	bl	80044c0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800a1b2:	687a      	ldr	r2, [r7, #4]
 800a1b4:	23b0      	movs	r3, #176	; 0xb0
 800a1b6:	009b      	lsls	r3, r3, #2
 800a1b8:	58d0      	ldr	r0, [r2, r3]
 800a1ba:	23c0      	movs	r3, #192	; 0xc0
 800a1bc:	2200      	movs	r2, #0
 800a1be:	2181      	movs	r1, #129	; 0x81
 800a1c0:	f7fa f97e 	bl	80044c0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800a1c4:	687a      	ldr	r2, [r7, #4]
 800a1c6:	23b0      	movs	r3, #176	; 0xb0
 800a1c8:	009b      	lsls	r3, r3, #2
 800a1ca:	58d0      	ldr	r0, [r2, r3]
 800a1cc:	2388      	movs	r3, #136	; 0x88
 800a1ce:	005b      	lsls	r3, r3, #1
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	2101      	movs	r1, #1
 800a1d4:	f7fa f974 	bl	80044c0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800a1d8:	687a      	ldr	r2, [r7, #4]
 800a1da:	23b0      	movs	r3, #176	; 0xb0
 800a1dc:	009b      	lsls	r3, r3, #2
 800a1de:	58d0      	ldr	r0, [r2, r3]
 800a1e0:	2380      	movs	r3, #128	; 0x80
 800a1e2:	005b      	lsls	r3, r3, #1
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	2182      	movs	r1, #130	; 0x82
 800a1e8:	f7fa f96a 	bl	80044c0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800a1ec:	2300      	movs	r3, #0
}
 800a1ee:	0018      	movs	r0, r3
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	b002      	add	sp, #8
 800a1f4:	bd80      	pop	{r7, pc}
 800a1f6:	46c0      	nop			; (mov r8, r8)
 800a1f8:	20001258 	.word	0x20001258
 800a1fc:	40005c00 	.word	0x40005c00

0800a200 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a200:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a202:	b085      	sub	sp, #20
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a208:	210f      	movs	r1, #15
 800a20a:	187b      	adds	r3, r7, r1
 800a20c:	2200      	movs	r2, #0
 800a20e:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a210:	260e      	movs	r6, #14
 800a212:	19bb      	adds	r3, r7, r6
 800a214:	2200      	movs	r2, #0
 800a216:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a218:	687a      	ldr	r2, [r7, #4]
 800a21a:	23b0      	movs	r3, #176	; 0xb0
 800a21c:	009b      	lsls	r3, r3, #2
 800a21e:	58d3      	ldr	r3, [r2, r3]
 800a220:	000d      	movs	r5, r1
 800a222:	187c      	adds	r4, r7, r1
 800a224:	0018      	movs	r0, r3
 800a226:	f7f8 fe3d 	bl	8002ea4 <HAL_PCD_Start>
 800a22a:	0003      	movs	r3, r0
 800a22c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a22e:	19bc      	adds	r4, r7, r6
 800a230:	0029      	movs	r1, r5
 800a232:	187b      	adds	r3, r7, r1
 800a234:	781b      	ldrb	r3, [r3, #0]
 800a236:	0018      	movs	r0, r3
 800a238:	f000 f9c1 	bl	800a5be <USBD_Get_USB_Status>
 800a23c:	0003      	movs	r3, r0
 800a23e:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800a240:	19bb      	adds	r3, r7, r6
 800a242:	781b      	ldrb	r3, [r3, #0]
}
 800a244:	0018      	movs	r0, r3
 800a246:	46bd      	mov	sp, r7
 800a248:	b005      	add	sp, #20
 800a24a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a24c <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a24c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a24e:	b085      	sub	sp, #20
 800a250:	af00      	add	r7, sp, #0
 800a252:	6078      	str	r0, [r7, #4]
 800a254:	000c      	movs	r4, r1
 800a256:	0010      	movs	r0, r2
 800a258:	0019      	movs	r1, r3
 800a25a:	1cfb      	adds	r3, r7, #3
 800a25c:	1c22      	adds	r2, r4, #0
 800a25e:	701a      	strb	r2, [r3, #0]
 800a260:	1cbb      	adds	r3, r7, #2
 800a262:	1c02      	adds	r2, r0, #0
 800a264:	701a      	strb	r2, [r3, #0]
 800a266:	003b      	movs	r3, r7
 800a268:	1c0a      	adds	r2, r1, #0
 800a26a:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a26c:	260f      	movs	r6, #15
 800a26e:	19bb      	adds	r3, r7, r6
 800a270:	2200      	movs	r2, #0
 800a272:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a274:	250e      	movs	r5, #14
 800a276:	197b      	adds	r3, r7, r5
 800a278:	2200      	movs	r2, #0
 800a27a:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a27c:	687a      	ldr	r2, [r7, #4]
 800a27e:	23b0      	movs	r3, #176	; 0xb0
 800a280:	009b      	lsls	r3, r3, #2
 800a282:	58d0      	ldr	r0, [r2, r3]
 800a284:	19bc      	adds	r4, r7, r6
 800a286:	1cbb      	adds	r3, r7, #2
 800a288:	781d      	ldrb	r5, [r3, #0]
 800a28a:	003b      	movs	r3, r7
 800a28c:	881a      	ldrh	r2, [r3, #0]
 800a28e:	1cfb      	adds	r3, r7, #3
 800a290:	7819      	ldrb	r1, [r3, #0]
 800a292:	002b      	movs	r3, r5
 800a294:	f7f8 ffd3 	bl	800323e <HAL_PCD_EP_Open>
 800a298:	0003      	movs	r3, r0
 800a29a:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a29c:	250e      	movs	r5, #14
 800a29e:	197c      	adds	r4, r7, r5
 800a2a0:	19bb      	adds	r3, r7, r6
 800a2a2:	781b      	ldrb	r3, [r3, #0]
 800a2a4:	0018      	movs	r0, r3
 800a2a6:	f000 f98a 	bl	800a5be <USBD_Get_USB_Status>
 800a2aa:	0003      	movs	r3, r0
 800a2ac:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800a2ae:	197b      	adds	r3, r7, r5
 800a2b0:	781b      	ldrb	r3, [r3, #0]
}
 800a2b2:	0018      	movs	r0, r3
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	b005      	add	sp, #20
 800a2b8:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a2ba <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a2ba:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a2bc:	b085      	sub	sp, #20
 800a2be:	af00      	add	r7, sp, #0
 800a2c0:	6078      	str	r0, [r7, #4]
 800a2c2:	000a      	movs	r2, r1
 800a2c4:	1cfb      	adds	r3, r7, #3
 800a2c6:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a2c8:	210f      	movs	r1, #15
 800a2ca:	187b      	adds	r3, r7, r1
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a2d0:	260e      	movs	r6, #14
 800a2d2:	19bb      	adds	r3, r7, r6
 800a2d4:	2200      	movs	r2, #0
 800a2d6:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a2d8:	687a      	ldr	r2, [r7, #4]
 800a2da:	23b0      	movs	r3, #176	; 0xb0
 800a2dc:	009b      	lsls	r3, r3, #2
 800a2de:	58d2      	ldr	r2, [r2, r3]
 800a2e0:	000d      	movs	r5, r1
 800a2e2:	187c      	adds	r4, r7, r1
 800a2e4:	1cfb      	adds	r3, r7, #3
 800a2e6:	781b      	ldrb	r3, [r3, #0]
 800a2e8:	0019      	movs	r1, r3
 800a2ea:	0010      	movs	r0, r2
 800a2ec:	f7f9 f81f 	bl	800332e <HAL_PCD_EP_Close>
 800a2f0:	0003      	movs	r3, r0
 800a2f2:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a2f4:	19bc      	adds	r4, r7, r6
 800a2f6:	0029      	movs	r1, r5
 800a2f8:	187b      	adds	r3, r7, r1
 800a2fa:	781b      	ldrb	r3, [r3, #0]
 800a2fc:	0018      	movs	r0, r3
 800a2fe:	f000 f95e 	bl	800a5be <USBD_Get_USB_Status>
 800a302:	0003      	movs	r3, r0
 800a304:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800a306:	19bb      	adds	r3, r7, r6
 800a308:	781b      	ldrb	r3, [r3, #0]
}
 800a30a:	0018      	movs	r0, r3
 800a30c:	46bd      	mov	sp, r7
 800a30e:	b005      	add	sp, #20
 800a310:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a312 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a312:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a314:	b085      	sub	sp, #20
 800a316:	af00      	add	r7, sp, #0
 800a318:	6078      	str	r0, [r7, #4]
 800a31a:	000a      	movs	r2, r1
 800a31c:	1cfb      	adds	r3, r7, #3
 800a31e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a320:	210f      	movs	r1, #15
 800a322:	187b      	adds	r3, r7, r1
 800a324:	2200      	movs	r2, #0
 800a326:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a328:	260e      	movs	r6, #14
 800a32a:	19bb      	adds	r3, r7, r6
 800a32c:	2200      	movs	r2, #0
 800a32e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a330:	687a      	ldr	r2, [r7, #4]
 800a332:	23b0      	movs	r3, #176	; 0xb0
 800a334:	009b      	lsls	r3, r3, #2
 800a336:	58d2      	ldr	r2, [r2, r3]
 800a338:	000d      	movs	r5, r1
 800a33a:	187c      	adds	r4, r7, r1
 800a33c:	1cfb      	adds	r3, r7, #3
 800a33e:	781b      	ldrb	r3, [r3, #0]
 800a340:	0019      	movs	r1, r3
 800a342:	0010      	movs	r0, r2
 800a344:	f7f9 f8ea 	bl	800351c <HAL_PCD_EP_SetStall>
 800a348:	0003      	movs	r3, r0
 800a34a:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a34c:	19bc      	adds	r4, r7, r6
 800a34e:	0029      	movs	r1, r5
 800a350:	187b      	adds	r3, r7, r1
 800a352:	781b      	ldrb	r3, [r3, #0]
 800a354:	0018      	movs	r0, r3
 800a356:	f000 f932 	bl	800a5be <USBD_Get_USB_Status>
 800a35a:	0003      	movs	r3, r0
 800a35c:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800a35e:	19bb      	adds	r3, r7, r6
 800a360:	781b      	ldrb	r3, [r3, #0]
}
 800a362:	0018      	movs	r0, r3
 800a364:	46bd      	mov	sp, r7
 800a366:	b005      	add	sp, #20
 800a368:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a36a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a36a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a36c:	b085      	sub	sp, #20
 800a36e:	af00      	add	r7, sp, #0
 800a370:	6078      	str	r0, [r7, #4]
 800a372:	000a      	movs	r2, r1
 800a374:	1cfb      	adds	r3, r7, #3
 800a376:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a378:	210f      	movs	r1, #15
 800a37a:	187b      	adds	r3, r7, r1
 800a37c:	2200      	movs	r2, #0
 800a37e:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a380:	260e      	movs	r6, #14
 800a382:	19bb      	adds	r3, r7, r6
 800a384:	2200      	movs	r2, #0
 800a386:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a388:	687a      	ldr	r2, [r7, #4]
 800a38a:	23b0      	movs	r3, #176	; 0xb0
 800a38c:	009b      	lsls	r3, r3, #2
 800a38e:	58d2      	ldr	r2, [r2, r3]
 800a390:	000d      	movs	r5, r1
 800a392:	187c      	adds	r4, r7, r1
 800a394:	1cfb      	adds	r3, r7, #3
 800a396:	781b      	ldrb	r3, [r3, #0]
 800a398:	0019      	movs	r1, r3
 800a39a:	0010      	movs	r0, r2
 800a39c:	f7f9 f91a 	bl	80035d4 <HAL_PCD_EP_ClrStall>
 800a3a0:	0003      	movs	r3, r0
 800a3a2:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a3a4:	19bc      	adds	r4, r7, r6
 800a3a6:	0029      	movs	r1, r5
 800a3a8:	187b      	adds	r3, r7, r1
 800a3aa:	781b      	ldrb	r3, [r3, #0]
 800a3ac:	0018      	movs	r0, r3
 800a3ae:	f000 f906 	bl	800a5be <USBD_Get_USB_Status>
 800a3b2:	0003      	movs	r3, r0
 800a3b4:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800a3b6:	19bb      	adds	r3, r7, r6
 800a3b8:	781b      	ldrb	r3, [r3, #0]
}
 800a3ba:	0018      	movs	r0, r3
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	b005      	add	sp, #20
 800a3c0:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a3c2 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a3c2:	b580      	push	{r7, lr}
 800a3c4:	b084      	sub	sp, #16
 800a3c6:	af00      	add	r7, sp, #0
 800a3c8:	6078      	str	r0, [r7, #4]
 800a3ca:	000a      	movs	r2, r1
 800a3cc:	1cfb      	adds	r3, r7, #3
 800a3ce:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a3d0:	687a      	ldr	r2, [r7, #4]
 800a3d2:	23b0      	movs	r3, #176	; 0xb0
 800a3d4:	009b      	lsls	r3, r3, #2
 800a3d6:	58d3      	ldr	r3, [r2, r3]
 800a3d8:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a3da:	1cfb      	adds	r3, r7, #3
 800a3dc:	781b      	ldrb	r3, [r3, #0]
 800a3de:	b25b      	sxtb	r3, r3
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	da0d      	bge.n	800a400 <USBD_LL_IsStallEP+0x3e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a3e4:	1cfb      	adds	r3, r7, #3
 800a3e6:	781b      	ldrb	r3, [r3, #0]
 800a3e8:	227f      	movs	r2, #127	; 0x7f
 800a3ea:	4013      	ands	r3, r2
 800a3ec:	68f9      	ldr	r1, [r7, #12]
 800a3ee:	1c5a      	adds	r2, r3, #1
 800a3f0:	0013      	movs	r3, r2
 800a3f2:	009b      	lsls	r3, r3, #2
 800a3f4:	189b      	adds	r3, r3, r2
 800a3f6:	00db      	lsls	r3, r3, #3
 800a3f8:	18cb      	adds	r3, r1, r3
 800a3fa:	3302      	adds	r3, #2
 800a3fc:	781b      	ldrb	r3, [r3, #0]
 800a3fe:	e00d      	b.n	800a41c <USBD_LL_IsStallEP+0x5a>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a400:	1cfb      	adds	r3, r7, #3
 800a402:	781b      	ldrb	r3, [r3, #0]
 800a404:	227f      	movs	r2, #127	; 0x7f
 800a406:	401a      	ands	r2, r3
 800a408:	68f8      	ldr	r0, [r7, #12]
 800a40a:	23b5      	movs	r3, #181	; 0xb5
 800a40c:	0059      	lsls	r1, r3, #1
 800a40e:	0013      	movs	r3, r2
 800a410:	009b      	lsls	r3, r3, #2
 800a412:	189b      	adds	r3, r3, r2
 800a414:	00db      	lsls	r3, r3, #3
 800a416:	18c3      	adds	r3, r0, r3
 800a418:	185b      	adds	r3, r3, r1
 800a41a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a41c:	0018      	movs	r0, r3
 800a41e:	46bd      	mov	sp, r7
 800a420:	b004      	add	sp, #16
 800a422:	bd80      	pop	{r7, pc}

0800a424 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a424:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a426:	b085      	sub	sp, #20
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
 800a42c:	000a      	movs	r2, r1
 800a42e:	1cfb      	adds	r3, r7, #3
 800a430:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a432:	210f      	movs	r1, #15
 800a434:	187b      	adds	r3, r7, r1
 800a436:	2200      	movs	r2, #0
 800a438:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a43a:	260e      	movs	r6, #14
 800a43c:	19bb      	adds	r3, r7, r6
 800a43e:	2200      	movs	r2, #0
 800a440:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a442:	687a      	ldr	r2, [r7, #4]
 800a444:	23b0      	movs	r3, #176	; 0xb0
 800a446:	009b      	lsls	r3, r3, #2
 800a448:	58d2      	ldr	r2, [r2, r3]
 800a44a:	000d      	movs	r5, r1
 800a44c:	187c      	adds	r4, r7, r1
 800a44e:	1cfb      	adds	r3, r7, #3
 800a450:	781b      	ldrb	r3, [r3, #0]
 800a452:	0019      	movs	r1, r3
 800a454:	0010      	movs	r0, r2
 800a456:	f7f8 fec7 	bl	80031e8 <HAL_PCD_SetAddress>
 800a45a:	0003      	movs	r3, r0
 800a45c:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a45e:	19bc      	adds	r4, r7, r6
 800a460:	0029      	movs	r1, r5
 800a462:	187b      	adds	r3, r7, r1
 800a464:	781b      	ldrb	r3, [r3, #0]
 800a466:	0018      	movs	r0, r3
 800a468:	f000 f8a9 	bl	800a5be <USBD_Get_USB_Status>
 800a46c:	0003      	movs	r3, r0
 800a46e:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800a470:	19bb      	adds	r3, r7, r6
 800a472:	781b      	ldrb	r3, [r3, #0]
}
 800a474:	0018      	movs	r0, r3
 800a476:	46bd      	mov	sp, r7
 800a478:	b005      	add	sp, #20
 800a47a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a47c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a47c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a47e:	b087      	sub	sp, #28
 800a480:	af00      	add	r7, sp, #0
 800a482:	60f8      	str	r0, [r7, #12]
 800a484:	0008      	movs	r0, r1
 800a486:	607a      	str	r2, [r7, #4]
 800a488:	0019      	movs	r1, r3
 800a48a:	230b      	movs	r3, #11
 800a48c:	18fb      	adds	r3, r7, r3
 800a48e:	1c02      	adds	r2, r0, #0
 800a490:	701a      	strb	r2, [r3, #0]
 800a492:	2408      	movs	r4, #8
 800a494:	193b      	adds	r3, r7, r4
 800a496:	1c0a      	adds	r2, r1, #0
 800a498:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a49a:	2117      	movs	r1, #23
 800a49c:	187b      	adds	r3, r7, r1
 800a49e:	2200      	movs	r2, #0
 800a4a0:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a4a2:	2516      	movs	r5, #22
 800a4a4:	197b      	adds	r3, r7, r5
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a4aa:	68fa      	ldr	r2, [r7, #12]
 800a4ac:	23b0      	movs	r3, #176	; 0xb0
 800a4ae:	009b      	lsls	r3, r3, #2
 800a4b0:	58d0      	ldr	r0, [r2, r3]
 800a4b2:	193b      	adds	r3, r7, r4
 800a4b4:	881d      	ldrh	r5, [r3, #0]
 800a4b6:	000e      	movs	r6, r1
 800a4b8:	187c      	adds	r4, r7, r1
 800a4ba:	687a      	ldr	r2, [r7, #4]
 800a4bc:	230b      	movs	r3, #11
 800a4be:	18fb      	adds	r3, r7, r3
 800a4c0:	7819      	ldrb	r1, [r3, #0]
 800a4c2:	002b      	movs	r3, r5
 800a4c4:	f7f8 ffe1 	bl	800348a <HAL_PCD_EP_Transmit>
 800a4c8:	0003      	movs	r3, r0
 800a4ca:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a4cc:	2516      	movs	r5, #22
 800a4ce:	197c      	adds	r4, r7, r5
 800a4d0:	0031      	movs	r1, r6
 800a4d2:	187b      	adds	r3, r7, r1
 800a4d4:	781b      	ldrb	r3, [r3, #0]
 800a4d6:	0018      	movs	r0, r3
 800a4d8:	f000 f871 	bl	800a5be <USBD_Get_USB_Status>
 800a4dc:	0003      	movs	r3, r0
 800a4de:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800a4e0:	197b      	adds	r3, r7, r5
 800a4e2:	781b      	ldrb	r3, [r3, #0]
}
 800a4e4:	0018      	movs	r0, r3
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	b007      	add	sp, #28
 800a4ea:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a4ec <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a4ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4ee:	b087      	sub	sp, #28
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	60f8      	str	r0, [r7, #12]
 800a4f4:	0008      	movs	r0, r1
 800a4f6:	607a      	str	r2, [r7, #4]
 800a4f8:	0019      	movs	r1, r3
 800a4fa:	230b      	movs	r3, #11
 800a4fc:	18fb      	adds	r3, r7, r3
 800a4fe:	1c02      	adds	r2, r0, #0
 800a500:	701a      	strb	r2, [r3, #0]
 800a502:	2408      	movs	r4, #8
 800a504:	193b      	adds	r3, r7, r4
 800a506:	1c0a      	adds	r2, r1, #0
 800a508:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a50a:	2117      	movs	r1, #23
 800a50c:	187b      	adds	r3, r7, r1
 800a50e:	2200      	movs	r2, #0
 800a510:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a512:	2516      	movs	r5, #22
 800a514:	197b      	adds	r3, r7, r5
 800a516:	2200      	movs	r2, #0
 800a518:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a51a:	68fa      	ldr	r2, [r7, #12]
 800a51c:	23b0      	movs	r3, #176	; 0xb0
 800a51e:	009b      	lsls	r3, r3, #2
 800a520:	58d0      	ldr	r0, [r2, r3]
 800a522:	193b      	adds	r3, r7, r4
 800a524:	881d      	ldrh	r5, [r3, #0]
 800a526:	000e      	movs	r6, r1
 800a528:	187c      	adds	r4, r7, r1
 800a52a:	687a      	ldr	r2, [r7, #4]
 800a52c:	230b      	movs	r3, #11
 800a52e:	18fb      	adds	r3, r7, r3
 800a530:	7819      	ldrb	r1, [r3, #0]
 800a532:	002b      	movs	r3, r5
 800a534:	f7f8 ff4c 	bl	80033d0 <HAL_PCD_EP_Receive>
 800a538:	0003      	movs	r3, r0
 800a53a:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a53c:	2516      	movs	r5, #22
 800a53e:	197c      	adds	r4, r7, r5
 800a540:	0031      	movs	r1, r6
 800a542:	187b      	adds	r3, r7, r1
 800a544:	781b      	ldrb	r3, [r3, #0]
 800a546:	0018      	movs	r0, r3
 800a548:	f000 f839 	bl	800a5be <USBD_Get_USB_Status>
 800a54c:	0003      	movs	r3, r0
 800a54e:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800a550:	197b      	adds	r3, r7, r5
 800a552:	781b      	ldrb	r3, [r3, #0]
}
 800a554:	0018      	movs	r0, r3
 800a556:	46bd      	mov	sp, r7
 800a558:	b007      	add	sp, #28
 800a55a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a55c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b082      	sub	sp, #8
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
 800a564:	000a      	movs	r2, r1
 800a566:	1cfb      	adds	r3, r7, #3
 800a568:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a56a:	687a      	ldr	r2, [r7, #4]
 800a56c:	23b0      	movs	r3, #176	; 0xb0
 800a56e:	009b      	lsls	r3, r3, #2
 800a570:	58d2      	ldr	r2, [r2, r3]
 800a572:	1cfb      	adds	r3, r7, #3
 800a574:	781b      	ldrb	r3, [r3, #0]
 800a576:	0019      	movs	r1, r3
 800a578:	0010      	movs	r0, r2
 800a57a:	f7f8 ff6d 	bl	8003458 <HAL_PCD_EP_GetRxCount>
 800a57e:	0003      	movs	r3, r0
}
 800a580:	0018      	movs	r0, r3
 800a582:	46bd      	mov	sp, r7
 800a584:	b002      	add	sp, #8
 800a586:	bd80      	pop	{r7, pc}

0800a588 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b082      	sub	sp, #8
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a590:	4b02      	ldr	r3, [pc, #8]	; (800a59c <USBD_static_malloc+0x14>)
}
 800a592:	0018      	movs	r0, r3
 800a594:	46bd      	mov	sp, r7
 800a596:	b002      	add	sp, #8
 800a598:	bd80      	pop	{r7, pc}
 800a59a:	46c0      	nop			; (mov r8, r8)
 800a59c:	200001e4 	.word	0x200001e4

0800a5a0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a5a0:	b580      	push	{r7, lr}
 800a5a2:	b082      	sub	sp, #8
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	6078      	str	r0, [r7, #4]

}
 800a5a8:	46c0      	nop			; (mov r8, r8)
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	b002      	add	sp, #8
 800a5ae:	bd80      	pop	{r7, pc}

0800a5b0 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB Resume CallBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800a5b0:	b580      	push	{r7, lr}
 800a5b2:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800a5b4:	f7f6 f8f2 	bl	800079c <SystemClock_Config>
}
 800a5b8:	46c0      	nop			; (mov r8, r8)
 800a5ba:	46bd      	mov	sp, r7
 800a5bc:	bd80      	pop	{r7, pc}

0800a5be <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a5be:	b580      	push	{r7, lr}
 800a5c0:	b084      	sub	sp, #16
 800a5c2:	af00      	add	r7, sp, #0
 800a5c4:	0002      	movs	r2, r0
 800a5c6:	1dfb      	adds	r3, r7, #7
 800a5c8:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5ca:	230f      	movs	r3, #15
 800a5cc:	18fb      	adds	r3, r7, r3
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 800a5d2:	1dfb      	adds	r3, r7, #7
 800a5d4:	781b      	ldrb	r3, [r3, #0]
 800a5d6:	2b01      	cmp	r3, #1
 800a5d8:	d00d      	beq.n	800a5f6 <USBD_Get_USB_Status+0x38>
 800a5da:	dc02      	bgt.n	800a5e2 <USBD_Get_USB_Status+0x24>
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d005      	beq.n	800a5ec <USBD_Get_USB_Status+0x2e>
 800a5e0:	e018      	b.n	800a614 <USBD_Get_USB_Status+0x56>
 800a5e2:	2b02      	cmp	r3, #2
 800a5e4:	d00c      	beq.n	800a600 <USBD_Get_USB_Status+0x42>
 800a5e6:	2b03      	cmp	r3, #3
 800a5e8:	d00f      	beq.n	800a60a <USBD_Get_USB_Status+0x4c>
 800a5ea:	e013      	b.n	800a614 <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a5ec:	230f      	movs	r3, #15
 800a5ee:	18fb      	adds	r3, r7, r3
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	701a      	strb	r2, [r3, #0]
    break;
 800a5f4:	e013      	b.n	800a61e <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a5f6:	230f      	movs	r3, #15
 800a5f8:	18fb      	adds	r3, r7, r3
 800a5fa:	2202      	movs	r2, #2
 800a5fc:	701a      	strb	r2, [r3, #0]
    break;
 800a5fe:	e00e      	b.n	800a61e <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a600:	230f      	movs	r3, #15
 800a602:	18fb      	adds	r3, r7, r3
 800a604:	2201      	movs	r2, #1
 800a606:	701a      	strb	r2, [r3, #0]
    break;
 800a608:	e009      	b.n	800a61e <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a60a:	230f      	movs	r3, #15
 800a60c:	18fb      	adds	r3, r7, r3
 800a60e:	2202      	movs	r2, #2
 800a610:	701a      	strb	r2, [r3, #0]
    break;
 800a612:	e004      	b.n	800a61e <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 800a614:	230f      	movs	r3, #15
 800a616:	18fb      	adds	r3, r7, r3
 800a618:	2202      	movs	r2, #2
 800a61a:	701a      	strb	r2, [r3, #0]
    break;
 800a61c:	46c0      	nop			; (mov r8, r8)
  }
  return usb_status;
 800a61e:	230f      	movs	r3, #15
 800a620:	18fb      	adds	r3, r7, r3
 800a622:	781b      	ldrb	r3, [r3, #0]
}
 800a624:	0018      	movs	r0, r3
 800a626:	46bd      	mov	sp, r7
 800a628:	b004      	add	sp, #16
 800a62a:	bd80      	pop	{r7, pc}

0800a62c <__libc_init_array>:
 800a62c:	b570      	push	{r4, r5, r6, lr}
 800a62e:	2600      	movs	r6, #0
 800a630:	4d0c      	ldr	r5, [pc, #48]	; (800a664 <__libc_init_array+0x38>)
 800a632:	4c0d      	ldr	r4, [pc, #52]	; (800a668 <__libc_init_array+0x3c>)
 800a634:	1b64      	subs	r4, r4, r5
 800a636:	10a4      	asrs	r4, r4, #2
 800a638:	42a6      	cmp	r6, r4
 800a63a:	d109      	bne.n	800a650 <__libc_init_array+0x24>
 800a63c:	2600      	movs	r6, #0
 800a63e:	f000 f821 	bl	800a684 <_init>
 800a642:	4d0a      	ldr	r5, [pc, #40]	; (800a66c <__libc_init_array+0x40>)
 800a644:	4c0a      	ldr	r4, [pc, #40]	; (800a670 <__libc_init_array+0x44>)
 800a646:	1b64      	subs	r4, r4, r5
 800a648:	10a4      	asrs	r4, r4, #2
 800a64a:	42a6      	cmp	r6, r4
 800a64c:	d105      	bne.n	800a65a <__libc_init_array+0x2e>
 800a64e:	bd70      	pop	{r4, r5, r6, pc}
 800a650:	00b3      	lsls	r3, r6, #2
 800a652:	58eb      	ldr	r3, [r5, r3]
 800a654:	4798      	blx	r3
 800a656:	3601      	adds	r6, #1
 800a658:	e7ee      	b.n	800a638 <__libc_init_array+0xc>
 800a65a:	00b3      	lsls	r3, r6, #2
 800a65c:	58eb      	ldr	r3, [r5, r3]
 800a65e:	4798      	blx	r3
 800a660:	3601      	adds	r6, #1
 800a662:	e7f2      	b.n	800a64a <__libc_init_array+0x1e>
 800a664:	0800a8b8 	.word	0x0800a8b8
 800a668:	0800a8b8 	.word	0x0800a8b8
 800a66c:	0800a8b8 	.word	0x0800a8b8
 800a670:	0800a8bc 	.word	0x0800a8bc

0800a674 <memset>:
 800a674:	0003      	movs	r3, r0
 800a676:	1812      	adds	r2, r2, r0
 800a678:	4293      	cmp	r3, r2
 800a67a:	d100      	bne.n	800a67e <memset+0xa>
 800a67c:	4770      	bx	lr
 800a67e:	7019      	strb	r1, [r3, #0]
 800a680:	3301      	adds	r3, #1
 800a682:	e7f9      	b.n	800a678 <memset+0x4>

0800a684 <_init>:
 800a684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a686:	46c0      	nop			; (mov r8, r8)
 800a688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a68a:	bc08      	pop	{r3}
 800a68c:	469e      	mov	lr, r3
 800a68e:	4770      	bx	lr

0800a690 <_fini>:
 800a690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a692:	46c0      	nop			; (mov r8, r8)
 800a694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a696:	bc08      	pop	{r3}
 800a698:	469e      	mov	lr, r3
 800a69a:	4770      	bx	lr
