Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: DataPath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DataPath.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DataPath"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : DataPath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\MUXPackage.vhd" into library work
Parsing package <MUXPackage>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\MUX.vhd" into library work
Parsing entity <MUX>.
Parsing architecture <Behavioral> of entity <mux>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\FlopRPackage.vhd" into library work
Parsing package <FlopRPackage>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\FlopR.vhd" into library work
Parsing entity <FlopR>.
Parsing architecture <Behavioral> of entity <flopr>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\DecoderPackage.vhd" into library work
Parsing package <DecoderPackage>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\Decoder.vhd" into library work
Parsing entity <Decoder>.
Parsing architecture <Behavioral> of entity <decoder>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\BranchShiftPackage.vhd" into library work
Parsing package <BranchShiftPackage>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\BranchShift.vhd" into library work
Parsing entity <BranchShift>.
Parsing architecture <Behavioral> of entity <branchshift>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\BranchAddPackage.vhd" into library work
Parsing package <BranchAddPackage>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\BranchAdd.vhd" into library work
Parsing entity <BranchAdd>.
Parsing architecture <Behavioral> of entity <branchadd>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\SignExtenderPackage.vhd" into library work
Parsing package <SignExtenderPackage>.
Parsing package body <SignExtenderPackage>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\SignExtender.vhd" into library work
Parsing entity <SignExtender>.
Parsing architecture <Behavioral> of entity <signextender>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\RegisterFilePackage.vhd" into library work
Parsing package <RegisterFilePackage>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\RegisterFile.vhd" into library work
Parsing entity <registerfile>.
Parsing architecture <Behavioral> of entity <registerfile>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\ProgramCounterPackage.vhd" into library work
Parsing package <ProgramCounterPackage>.
Parsing package body <ProgramCounterPackage>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\ProgramCounter.vhd" into library work
Parsing entity <ProgramCounter>.
Parsing architecture <Behavioral> of entity <programcounter>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\MUX5Package.vhd" into library work
Parsing package <MUX5Package>.
Parsing package body <MUX5Package>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\MUX5.vhd" into library work
Parsing entity <MUX5>.
Parsing architecture <Behavioral> of entity <mux5>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\MUX4Package.vhd" into library work
Parsing package <MUX4Package>.
Parsing package body <MUX4Package>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\MUX2_3Package.vhd" into library work
Parsing package <MUX2_3Package>.
Parsing package body <MUX2_3Package>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\MUX2_3.vhd" into library work
Parsing entity <MUX2_3>.
Parsing architecture <Behavioral> of entity <mux2_3>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\MUX1Package.vhd" into library work
Parsing package <MUX1Package>.
Parsing package body <MUX1Package>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\MUX1.vhd" into library work
Parsing entity <MUX1>.
Parsing architecture <Behavioral> of entity <mux1>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\JumpPCPackage.vhd" into library work
Parsing package <JumpPCPackage>.
Parsing package body <JumpPCPackage>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\JumpPC.vhd" into library work
Parsing entity <JumpPC>.
Parsing architecture <Behavioral> of entity <jumppc>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\BranchPCPackage.vhd" into library work
Parsing package <BranchPCPackage>.
Parsing package body <BranchPCPackage>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\BranchPC.vhd" into library work
Parsing entity <BranchPC>.
Parsing architecture <Behavioral> of entity <branchpc>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\ALUPackage.vhd" into library work
Parsing package <ALUPackage>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\DataPath.vhd" into library work
Parsing entity <DataPath>.
Parsing architecture <Behavioral> of entity <datapath>.
WARNING:HDLCompiler:946 - "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\DataPath.vhd" Line 83: Actual for formal port sel is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <DataPath> (architecture <Behavioral>) from library <work>.

Elaborating entity <FlopR> (architecture <Behavioral>) from library <work>.

Elaborating entity <ProgramCounter> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX1> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\MUX1.vhd" Line 26: inst should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\MUX1.vhd" Line 28: inst should be on the sensitivity list of the process

Elaborating entity <registerfile> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <SignExtender> (architecture <Behavioral>) from library <work>.

Elaborating entity <BranchPC> (architecture <Behavioral>) from library <work>.

Elaborating entity <BranchShift> (architecture <Behavioral>) from library <work>.

Elaborating entity <BranchAdd> (architecture <Behavioral>) from library <work>.

Elaborating entity <JumpPC> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX2_3> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX5> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\MUX5.vhd" Line 22: in2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\MUX5.vhd" Line 24: in1 should be on the sensitivity list of the process

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DataPath>.
    Related source file is "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\DataPath.vhd".
    Summary:
	no macro.
Unit <DataPath> synthesized.

Synthesizing Unit <FlopR>.
    Related source file is "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\FlopR.vhd".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <FlopR> synthesized.

Synthesizing Unit <ProgramCounter>.
    Related source file is "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\ProgramCounter.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit adder for signal <NewPC> created at line 16.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <ProgramCounter> synthesized.

Synthesizing Unit <MUX1>.
    Related source file is "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\MUX1.vhd".
WARNING:Xst:647 - Input <Inst<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Inst<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX1> synthesized.

Synthesizing Unit <registerfile>.
    Related source file is "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\RegisterFile.vhd".
INFO:Xst:3210 - "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\RegisterFile.vhd" line 128: Output port <z0> of the instance <DecMap> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <registerfile> synthesized.

Synthesizing Unit <MUX>.
    Related source file is "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\MUX.vhd".
    Found 32-bit register for signal <data>.
    Found 32-bit 32-to-1 multiplexer for signal <data[31]_z0[31]_mux_63_OUT> created at line 53.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <MUX> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\Decoder.vhd".
    Found 32-bit register for signal <at>.
    Found 32-bit register for signal <v0>.
    Found 32-bit register for signal <v1>.
    Found 32-bit register for signal <a0>.
    Found 32-bit register for signal <a1>.
    Found 32-bit register for signal <a2>.
    Found 32-bit register for signal <a3>.
    Found 32-bit register for signal <t0>.
    Found 32-bit register for signal <t1>.
    Found 32-bit register for signal <t2>.
    Found 32-bit register for signal <t3>.
    Found 32-bit register for signal <t4>.
    Found 32-bit register for signal <t5>.
    Found 32-bit register for signal <t6>.
    Found 32-bit register for signal <t7>.
    Found 32-bit register for signal <s0>.
    Found 32-bit register for signal <s1>.
    Found 32-bit register for signal <s2>.
    Found 32-bit register for signal <s3>.
    Found 32-bit register for signal <s4>.
    Found 32-bit register for signal <s5>.
    Found 32-bit register for signal <s6>.
    Found 32-bit register for signal <s7>.
    Found 32-bit register for signal <t8>.
    Found 32-bit register for signal <t9>.
    Found 32-bit register for signal <k0>.
    Found 32-bit register for signal <k1>.
    Found 32-bit register for signal <gp>.
    Found 32-bit register for signal <sp>.
    Found 32-bit register for signal <fp>.
    Found 32-bit register for signal <ra>.
    Found 32-bit register for signal <z0>.
    Summary:
	inferred 1024 D-type flip-flop(s).
Unit <Decoder> synthesized.

Synthesizing Unit <SignExtender>.
    Related source file is "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\SignExtender.vhd".
WARNING:Xst:647 - Input <Inst<31:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <SignExtender> synthesized.

Synthesizing Unit <BranchPC>.
    Related source file is "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\BranchPC.vhd".
    Summary:
	no macro.
Unit <BranchPC> synthesized.

Synthesizing Unit <BranchShift>.
    Related source file is "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\BranchShift.vhd".
WARNING:Xst:647 - Input <ShiftIn<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <BranchShift> synthesized.

Synthesizing Unit <BranchAdd>.
    Related source file is "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\BranchAdd.vhd".
    Found 32-bit adder for signal <Output> created at line 16.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <BranchAdd> synthesized.

Synthesizing Unit <JumpPC>.
    Related source file is "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\JumpPC.vhd".
WARNING:Xst:647 - Input <Inst<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PC<27:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <JumpPC> synthesized.

Synthesizing Unit <MUX2_3>.
    Related source file is "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\MUX2_3.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2_3> synthesized.

Synthesizing Unit <MUX5>.
    Related source file is "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\MUX5.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX5> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\Xilinx\Xilinx\Projects\FullPhase1(2)\ALU.vhd".
    Found 32-bit adder for signal <data1[31]_data2[31]_add_13_OUT> created at line 21.
    Found 32-bit subtractor for signal <GND_66_o_GND_66_o_sub_12_OUT<31:0>> created at line 22.
    Found 32-bit 8-to-1 multiplexer for signal <_n0042> created at line 15.
    Found 32-bit comparator greater for signal <data1[31]_data2[31]_LessThan_7_o> created at line 24
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <ALU> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 67
 32-bit register                                       : 67
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 19
 32-bit 2-to-1 multiplexer                             : 16
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <Q_31> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_30> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_29> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_28> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_27> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_26> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_25> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_24> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_23> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_22> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_21> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_20> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_19> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_18> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_17> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_16> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_15> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_14> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_13> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_12> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_11> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_10> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_9> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_8> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_7> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_6> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_5> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_4> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_3> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_2> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_1> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Q_0> (without init value) has a constant value of 0 in block <z0>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit addsub                                         : 1
# Registers                                            : 2144
 Flip-Flops                                            : 2144
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 19
 32-bit 2-to-1 multiplexer                             : 16
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FlopR> ...

Optimizing unit <registerfile> ...

Optimizing unit <DataPath> ...

Optimizing unit <ALU> ...

Optimizing unit <Decoder> ...
WARNING:Xst:1710 - FF/Latch <RegFileRead/z0/Q_15> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_16> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_17> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_18> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_19> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_20> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_21> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_22> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_23> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_24> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_25> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_26> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_27> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_28> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_29> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_30> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_31> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCFlop/Q_1> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PCFlop/Q_0> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_0> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_1> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_2> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_3> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_4> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_5> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_6> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_7> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_8> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_9> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_10> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_11> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_12> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_13> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <RegFileRead/z0/Q_14> (without init value) has a constant value of 0 in block <DataPath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_31> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_30> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_29> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_28> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_27> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_26> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_25> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_24> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_23> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_22> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_21> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_20> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_19> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_18> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_17> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_16> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_15> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_14> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_13> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_12> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_11> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_10> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_9> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_8> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_7> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_6> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_5> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_4> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_3> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_2> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_1> of sequential type is unconnected in block <DataPath>.
WARNING:Xst:2677 - Node <RegFileRead/DecMap/z0_0> of sequential type is unconnected in block <DataPath>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DataPath, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2078
 Flip-Flops                                            : 2078

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DataPath.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1233
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 29
#      LUT2                        : 62
#      LUT3                        : 37
#      LUT4                        : 68
#      LUT5                        : 69
#      LUT6                        : 704
#      MUXCY                       : 105
#      MUXF7                       : 64
#      VCC                         : 1
#      XORCY                       : 92
# FlipFlops/Latches                : 2078
#      FD                          : 64
#      FDC                         : 1022
#      FDE                         : 992
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 165
#      IBUF                        : 69
#      OBUF                        : 96

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2078  out of  126800     1%  
 Number of Slice LUTs:                  970  out of  63400     1%  
    Number used as Logic:               970  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2952
   Number with an unused Flip Flop:     874  out of   2952    29%  
   Number with an unused LUT:          1982  out of   2952    67%  
   Number of fully used LUT-FF pairs:    96  out of   2952     3%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                         172
 Number of bonded IOBs:                 166  out of    210    79%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    128     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 2078  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.714ns (Maximum Frequency: 175.004MHz)
   Minimum input arrival time before clock: 5.580ns
   Maximum output required time after clock: 4.951ns
   Maximum combinational path delay: 4.817ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 5.714ns (frequency: 175.004MHz)
  Total number of paths / destination ports: 636762 / 2078
-------------------------------------------------------------------------
Delay:               5.714ns (Levels of Logic = 48)
  Source:            RegFileRead/Mux2Map/data_0 (FF)
  Destination:       PCFlop/Q_31 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: RegFileRead/Mux2Map/data_0 to PCFlop/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.295  RegFileRead/Mux2Map/data_0 (RegFileRead/Mux2Map/data_0)
     LUT3:I2->O            5   0.097   0.575  Mux_2/Mmux_MuxOut11 (OutMux2<0>)
     LUT4:I0->O            1   0.097   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_lut<0> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<0> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<1> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<2> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<3> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<4> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<5> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<6> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<7> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<8> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<9> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<10> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<11> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<12> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<13> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<14> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<14>)
     MUXCY:CI->O           2   0.253   0.299  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<15> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<15>)
     LUT4:I3->O            1   0.097   0.000  ALUUnit/Mmux__n00427_rs_lut<0> (ALUUnit/Mmux__n00427_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  ALUUnit/Mmux__n00427_rs_cy<0> (ALUUnit/Mmux__n00427_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<1> (ALUUnit/Mmux__n00427_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<2> (ALUUnit/Mmux__n00427_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<3> (ALUUnit/Mmux__n00427_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<4> (ALUUnit/Mmux__n00427_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<5> (ALUUnit/Mmux__n00427_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<6> (ALUUnit/Mmux__n00427_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<7> (ALUUnit/Mmux__n00427_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<8> (ALUUnit/Mmux__n00427_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<9> (ALUUnit/Mmux__n00427_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<10> (ALUUnit/Mmux__n00427_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<11> (ALUUnit/Mmux__n00427_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<12> (ALUUnit/Mmux__n00427_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<13> (ALUUnit/Mmux__n00427_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<14> (ALUUnit/Mmux__n00427_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<15> (ALUUnit/Mmux__n00427_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<16> (ALUUnit/Mmux__n00427_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<17> (ALUUnit/Mmux__n00427_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<18> (ALUUnit/Mmux__n00427_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<19> (ALUUnit/Mmux__n00427_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<20> (ALUUnit/Mmux__n00427_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<21> (ALUUnit/Mmux__n00427_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<22> (ALUUnit/Mmux__n00427_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<23> (ALUUnit/Mmux__n00427_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<24> (ALUUnit/Mmux__n00427_rs_cy<24>)
     XORCY:CI->O           3   0.370   0.693  ALUUnit/Mmux__n00427_rs_xor<25> (ALUUnit/Mmux__n00427_split<25>)
     LUT6:I1->O            1   0.097   0.295  ALUUnit/zflag<31>7_SW0 (N22)
     LUT6:I5->O           30   0.097   0.402  ALUUnit/zflag<31>7 (ZeroFlag)
     LUT6:I5->O            1   0.097   0.000  Mux_5/Mmux_MuxOut101 (NewPC<18>)
     FDC:D                     0.008          PCFlop/Q_18
    ----------------------------------------
    Total                      5.714ns (3.154ns logic, 2.560ns route)
                                       (55.2% logic, 44.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clk'
  Total number of paths / destination ports: 874613 / 3100
-------------------------------------------------------------------------
Offset:              5.580ns (Levels of Logic = 49)
  Source:            Inst<0> (PAD)
  Destination:       PCFlop/Q_31 (FF)
  Destination Clock: Clk rising

  Data Path: Inst<0> to PCFlop/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.521  Inst_0_IBUF (Inst_0_IBUF)
     LUT3:I0->O            5   0.097   0.575  Mux_2/Mmux_MuxOut11 (OutMux2<0>)
     LUT4:I0->O            1   0.097   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_lut<0> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<0> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<1> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<2> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<3> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<4> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<5> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<6> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<7> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<8> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<9> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<10> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<11> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<12> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<13> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<14> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<14>)
     MUXCY:CI->O           2   0.253   0.299  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<15> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<15>)
     LUT4:I3->O            1   0.097   0.000  ALUUnit/Mmux__n00427_rs_lut<0> (ALUUnit/Mmux__n00427_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  ALUUnit/Mmux__n00427_rs_cy<0> (ALUUnit/Mmux__n00427_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<1> (ALUUnit/Mmux__n00427_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<2> (ALUUnit/Mmux__n00427_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<3> (ALUUnit/Mmux__n00427_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<4> (ALUUnit/Mmux__n00427_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<5> (ALUUnit/Mmux__n00427_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<6> (ALUUnit/Mmux__n00427_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<7> (ALUUnit/Mmux__n00427_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<8> (ALUUnit/Mmux__n00427_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<9> (ALUUnit/Mmux__n00427_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<10> (ALUUnit/Mmux__n00427_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<11> (ALUUnit/Mmux__n00427_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<12> (ALUUnit/Mmux__n00427_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<13> (ALUUnit/Mmux__n00427_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<14> (ALUUnit/Mmux__n00427_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<15> (ALUUnit/Mmux__n00427_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<16> (ALUUnit/Mmux__n00427_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<17> (ALUUnit/Mmux__n00427_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<18> (ALUUnit/Mmux__n00427_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<19> (ALUUnit/Mmux__n00427_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<20> (ALUUnit/Mmux__n00427_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<21> (ALUUnit/Mmux__n00427_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<22> (ALUUnit/Mmux__n00427_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<23> (ALUUnit/Mmux__n00427_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<24> (ALUUnit/Mmux__n00427_rs_cy<24>)
     XORCY:CI->O           3   0.370   0.693  ALUUnit/Mmux__n00427_rs_xor<25> (ALUUnit/Mmux__n00427_split<25>)
     LUT6:I1->O            1   0.097   0.295  ALUUnit/zflag<31>7_SW0 (N22)
     LUT6:I5->O           30   0.097   0.402  ALUUnit/zflag<31>7 (ZeroFlag)
     LUT6:I5->O            1   0.097   0.000  Mux_5/Mmux_MuxOut101 (NewPC<18>)
     FDC:D                     0.008          PCFlop/Q_18
    ----------------------------------------
    Total                      5.580ns (2.794ns logic, 2.786ns route)
                                       (50.1% logic, 49.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 20632 / 94
-------------------------------------------------------------------------
Offset:              4.951ns (Levels of Logic = 53)
  Source:            RegFileRead/Mux2Map/data_0 (FF)
  Destination:       WriteData<31> (PAD)
  Source Clock:      Clk rising

  Data Path: RegFileRead/Mux2Map/data_0 to WriteData<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.295  RegFileRead/Mux2Map/data_0 (RegFileRead/Mux2Map/data_0)
     LUT3:I2->O            5   0.097   0.575  Mux_2/Mmux_MuxOut11 (OutMux2<0>)
     LUT4:I0->O            1   0.097   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_lut<0> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<0> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<1> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<2> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<3> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<4> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<5> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<6> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<7> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<8> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<9> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<10> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<11> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<12> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<13> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<14> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<14>)
     MUXCY:CI->O           2   0.253   0.299  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<15> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<15>)
     LUT4:I3->O            1   0.097   0.000  ALUUnit/Mmux__n00427_rs_lut<0> (ALUUnit/Mmux__n00427_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  ALUUnit/Mmux__n00427_rs_cy<0> (ALUUnit/Mmux__n00427_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<1> (ALUUnit/Mmux__n00427_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<2> (ALUUnit/Mmux__n00427_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<3> (ALUUnit/Mmux__n00427_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<4> (ALUUnit/Mmux__n00427_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<5> (ALUUnit/Mmux__n00427_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<6> (ALUUnit/Mmux__n00427_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<7> (ALUUnit/Mmux__n00427_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<8> (ALUUnit/Mmux__n00427_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<9> (ALUUnit/Mmux__n00427_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<10> (ALUUnit/Mmux__n00427_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<11> (ALUUnit/Mmux__n00427_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<12> (ALUUnit/Mmux__n00427_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<13> (ALUUnit/Mmux__n00427_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<14> (ALUUnit/Mmux__n00427_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<15> (ALUUnit/Mmux__n00427_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<16> (ALUUnit/Mmux__n00427_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<17> (ALUUnit/Mmux__n00427_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<18> (ALUUnit/Mmux__n00427_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<19> (ALUUnit/Mmux__n00427_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<20> (ALUUnit/Mmux__n00427_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<21> (ALUUnit/Mmux__n00427_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<22> (ALUUnit/Mmux__n00427_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<23> (ALUUnit/Mmux__n00427_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<24> (ALUUnit/Mmux__n00427_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<25> (ALUUnit/Mmux__n00427_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<26> (ALUUnit/Mmux__n00427_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<27> (ALUUnit/Mmux__n00427_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<28> (ALUUnit/Mmux__n00427_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<29> (ALUUnit/Mmux__n00427_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<30> (ALUUnit/Mmux__n00427_rs_cy<30>)
     XORCY:CI->O           3   0.370   0.305  ALUUnit/Mmux__n00427_rs_xor<31> (ALUUnit/Mmux__n00427_split<31>)
     LUT4:I3->O           32   0.097   0.386  Mux_3/Mmux_MuxOut251 (WriteData_31_OBUF)
     OBUF:I->O                 0.000          WriteData_31_OBUF (WriteData<31>)
    ----------------------------------------
    Total                      4.951ns (3.090ns logic, 1.861ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 28074 / 64
-------------------------------------------------------------------------
Delay:               4.817ns (Levels of Logic = 54)
  Source:            Inst<0> (PAD)
  Destination:       WriteData<31> (PAD)

  Data Path: Inst<0> to WriteData<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.521  Inst_0_IBUF (Inst_0_IBUF)
     LUT3:I0->O            5   0.097   0.575  Mux_2/Mmux_MuxOut11 (OutMux2<0>)
     LUT4:I0->O            1   0.097   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_lut<0> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<0> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<1> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<2> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<3> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<4> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<5> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<6> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<7> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<8> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<9> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<10> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<11> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<12> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<13> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<14> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<14>)
     MUXCY:CI->O           2   0.253   0.299  ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<15> (ALUUnit/Mcompar_data1[31]_data2[31]_LessThan_7_o_cy<15>)
     LUT4:I3->O            1   0.097   0.000  ALUUnit/Mmux__n00427_rs_lut<0> (ALUUnit/Mmux__n00427_rs_lut<0>)
     MUXCY:S->O            1   0.353   0.000  ALUUnit/Mmux__n00427_rs_cy<0> (ALUUnit/Mmux__n00427_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<1> (ALUUnit/Mmux__n00427_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<2> (ALUUnit/Mmux__n00427_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<3> (ALUUnit/Mmux__n00427_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<4> (ALUUnit/Mmux__n00427_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<5> (ALUUnit/Mmux__n00427_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<6> (ALUUnit/Mmux__n00427_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<7> (ALUUnit/Mmux__n00427_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<8> (ALUUnit/Mmux__n00427_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<9> (ALUUnit/Mmux__n00427_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<10> (ALUUnit/Mmux__n00427_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<11> (ALUUnit/Mmux__n00427_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<12> (ALUUnit/Mmux__n00427_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<13> (ALUUnit/Mmux__n00427_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<14> (ALUUnit/Mmux__n00427_rs_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<15> (ALUUnit/Mmux__n00427_rs_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<16> (ALUUnit/Mmux__n00427_rs_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<17> (ALUUnit/Mmux__n00427_rs_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<18> (ALUUnit/Mmux__n00427_rs_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<19> (ALUUnit/Mmux__n00427_rs_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<20> (ALUUnit/Mmux__n00427_rs_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<21> (ALUUnit/Mmux__n00427_rs_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<22> (ALUUnit/Mmux__n00427_rs_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<23> (ALUUnit/Mmux__n00427_rs_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<24> (ALUUnit/Mmux__n00427_rs_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<25> (ALUUnit/Mmux__n00427_rs_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<26> (ALUUnit/Mmux__n00427_rs_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<27> (ALUUnit/Mmux__n00427_rs_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<28> (ALUUnit/Mmux__n00427_rs_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<29> (ALUUnit/Mmux__n00427_rs_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  ALUUnit/Mmux__n00427_rs_cy<30> (ALUUnit/Mmux__n00427_rs_cy<30>)
     XORCY:CI->O           3   0.370   0.305  ALUUnit/Mmux__n00427_rs_xor<31> (ALUUnit/Mmux__n00427_split<31>)
     LUT4:I3->O           32   0.097   0.386  Mux_3/Mmux_MuxOut251 (WriteData_31_OBUF)
     OBUF:I->O                 0.000          WriteData_31_OBUF (WriteData<31>)
    ----------------------------------------
    Total                      4.817ns (2.730ns logic, 2.087ns route)
                                       (56.7% logic, 43.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    5.714|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.69 secs
 
--> 

Total memory usage is 4701784 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  110 (   0 filtered)
Number of infos    :    2 (   0 filtered)

