# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ip_clk_wiz.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v" \
"../../../../../rtl/ip_clk_wiz.v" \
"../../../../../sim/tb/tb_ip_clk_wiz.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
