<div id="pf139" class="pf w0 h0" data-page-no="139"><div class="pc pc139 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg139.png"/><div class="t m0 x9 he y1c7 ff1 fs1 fc0 sc0 ls0 ws0">19.31.10<span class="_ _b"> </span>Authentication Status Register (MTB_AUTHSTAT)</div><div class="t m0 x9 hf y1c8 ff3 fs5 fc0 sc0 ls0 ws0">The Authentication Status Register reports the required security level and current status</div><div class="t m0 x9 hf y9de ff3 fs5 fc0 sc0 ls0 ws0">of the security enable bit pairs. Where functionality changes on a given security level,</div><div class="t m0 x9 hf y9df ff3 fs5 fc0 sc0 ls0 ws0">this change must be reported in this register. It is connected to specific signals used</div><div class="t m0 x9 hf y15ad ff3 fs5 fc0 sc0 ls0 ws0">during the auto-discovery process by an external debug agent.</div><div class="t m0 x9 hf y9e1 ff3 fs5 fc0 sc0 ls0 ws0">MTB_AUTHSTAT[3:2] indicates if nonsecure, noninvasive debug is enabled or</div><div class="t m0 x9 hf y9e2 ff3 fs5 fc0 sc0 ls0 ws0">disabled, while MTB_AUTHSTAT[1:0] indicates the enabled/disabled state of</div><div class="t m0 x9 hf y1c20 ff3 fs5 fc0 sc0 ls0 ws0">nonsecure, invasive debug. For both 2-bit fields, 0b10 indicates the functionality is</div><div class="t m0 x9 hf y1c21 ff3 fs5 fc0 sc0 ls0 ws0">disabled and 0b11 indicates it is enabled.</div><div class="t m0 x9 h7 y1c22 ff2 fs4 fc0 sc0 ls0 ws0">Address: F000_0000h base + FB8h offset = F000_0FB8h</div><div class="t m0 xb9 h1d y1c23 ff2 fsd fc0 sc0 ls0 ws24f">Bit<span class="_ _187"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16</div><div class="t m0 x50 h71 y1c24 ff2 fsd fc0 sc0 ls1b3">R<span class="fs4 ls0 v11">0</span></div><div class="t m0 x91 h1d y1c25 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y1c26 ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 xb9 h72 y1c27 ff2 fsd fc0 sc0 ls0 ws253">Bit <span class="ws24f v0">15 14 13 12 11 10<span class="_ _142"> </span>9<span class="_ _163"> </span>8<span class="_ _163"> </span>7<span class="_ _5b"> </span>6<span class="_ _163"> </span>5<span class="_ _5b"> </span>4<span class="_ _163"> </span>3<span class="_ _163"> </span>2<span class="_ _5b"> </span>1<span class="_ _163"> </span>0</span></div><div class="t m0 x50 h71 y1c28 ff2 fsd fc0 sc0 ls1b6">R<span class="fs4 ls0 ws2fe v11">0<span class="_ _c0"> </span>1 BIT2 1 BIT0</span></div><div class="t m0 x91 h1d y1c29 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y1c2a ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x30 h9 y1c2b ff1 fs2 fc0 sc0 ls0 ws0">MTB_AUTHSTAT field descriptions</div><div class="t m0 x12c h10 y13a3 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x3a h7 y1c2c ff2 fs4 fc0 sc0 ls0">31â€“4</div><div class="t m0 x91 h7 y1c2d ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1c2c ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y1c2d ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y1c2e ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x91 h7 y1c2f ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1c2e ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 1.</div><div class="t m0 x97 h7 y12a4 ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x12c h7 y1c30 ff2 fs4 fc0 sc0 ls0">BIT2</div><div class="t m0 x83 h7 y12a4 ff2 fs4 fc0 sc0 ls0 ws0">Connected to NIDEN or DBGEN signal.</div><div class="t m0 x97 h7 y1c31 ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x91 h7 y1c32 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1c31 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 1.</div><div class="t m0 x97 h7 y1c33 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x12c h7 y161d ff2 fs4 fc0 sc0 ls0">BIT0</div><div class="t m0 x83 h7 y1c33 ff2 fs4 fc0 sc0 ls0 ws0">Connected to DBGEN.</div><div class="t m0 x80 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 19 Micro Trace Buffer (MTB)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>313</div><a class="l" href="#pf139" data-dest-detail='[313,"XYZ",null,323.05,null]'><div class="d m1" style="border-style:none;position:absolute;left:318.322000px;bottom:477.050000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf139" data-dest-detail='[313,"XYZ",null,323.05,null]'><div class="d m1" style="border-style:none;position:absolute;left:259.027000px;bottom:406.800000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf139" data-dest-detail='[313,"XYZ",null,296.55,null]'><div class="d m1" style="border-style:none;position:absolute;left:451.733000px;bottom:406.800000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf139" data-dest-detail='[313,"XYZ",null,270.05,null]'><div class="d m1" style="border-style:none;position:absolute;left:474.378000px;bottom:406.800000px;width:19.008000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf139" data-dest-detail='[313,"XYZ",null,243.55,null]'><div class="d m1" style="border-style:none;position:absolute;left:511.027000px;bottom:406.800000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf139" data-dest-detail='[313,"XYZ",null,217.05,null]'><div class="d m1" style="border-style:none;position:absolute;left:533.673000px;bottom:406.800000px;width:19.008000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
