/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [5:0] celloutsig_0_29z;
  reg [16:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire [22:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  reg [7:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  reg [11:0] celloutsig_1_12z;
  wire [20:0] celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~(celloutsig_1_13z[20] & celloutsig_1_8z[0]);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? celloutsig_1_1z : celloutsig_1_0z);
  assign celloutsig_0_4z = !(celloutsig_0_3z[4] ? in_data[3] : celloutsig_0_2z[1]);
  assign celloutsig_0_0z = ~((in_data[62] | in_data[54]) & (in_data[57] | in_data[94]));
  assign celloutsig_1_3z = celloutsig_1_2z | celloutsig_1_1z;
  assign celloutsig_1_9z = in_data[131] | celloutsig_1_8z[5];
  assign celloutsig_0_18z = celloutsig_0_12z[10] | celloutsig_0_9z[4];
  assign celloutsig_0_24z = celloutsig_0_19z | celloutsig_0_8z;
  assign celloutsig_0_38z = celloutsig_0_29z[2:0] / { 1'h1, celloutsig_0_11z, celloutsig_0_16z };
  assign celloutsig_0_34z = celloutsig_0_29z >= celloutsig_0_20z[5:0];
  assign celloutsig_0_37z = { celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_30z, celloutsig_0_0z } >= { celloutsig_0_35z[17:16], celloutsig_0_23z, celloutsig_0_31z };
  assign celloutsig_1_6z = { in_data[184:173], celloutsig_1_1z, celloutsig_1_4z } >= { in_data[118:107], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_17z = { celloutsig_0_10z[4:2], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z } >= { celloutsig_0_12z[3:2], celloutsig_0_15z, celloutsig_0_5z };
  assign celloutsig_0_26z = in_data[62:56] >= { celloutsig_0_9z[6:1], celloutsig_0_11z };
  assign celloutsig_1_5z = in_data[156:154] <= { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_6z = { celloutsig_0_5z[6:3], celloutsig_0_0z } <= celloutsig_0_2z[16:12];
  assign celloutsig_1_0z = in_data[112:102] && in_data[116:106];
  assign celloutsig_1_7z = celloutsig_1_5z ? { in_data[112:109], 1'h1, celloutsig_1_1z } : { 2'h0, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, 1'h0 };
  assign celloutsig_1_13z = celloutsig_1_8z[5] ? { in_data[130:111], celloutsig_1_3z } : { celloutsig_1_10z[12:9], celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_29z = celloutsig_0_3z[7] ? celloutsig_0_10z[6:1] : { 1'h0, celloutsig_0_3z[6], celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_22z };
  assign celloutsig_1_14z = - { celloutsig_1_12z[4:0], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_8z = | { celloutsig_0_5z[5:1], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_19z = | { celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z[13:4] };
  assign celloutsig_0_25z = | { celloutsig_0_22z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_3z[4:0] };
  assign celloutsig_0_14z = ~^ { celloutsig_0_5z[0], celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_1_4z = ^ { in_data[184:179], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_18z = ^ { in_data[175:171], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_11z = ^ { celloutsig_0_5z[1], celloutsig_0_10z };
  assign celloutsig_0_13z = ^ in_data[60:52];
  assign celloutsig_0_1z = ^ in_data[40:25];
  assign celloutsig_0_30z = ^ { celloutsig_0_29z[5:3], celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_35z = { in_data[54:39], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_34z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_25z } >> { in_data[93:72], celloutsig_0_24z };
  assign celloutsig_1_8z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z } >> { celloutsig_1_7z[3:1], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z } >> in_data[112:100];
  assign celloutsig_1_19z = { celloutsig_1_8z[1], celloutsig_1_14z } >> { celloutsig_1_13z[18:13], celloutsig_1_16z, celloutsig_1_1z };
  assign celloutsig_0_5z = in_data[80:74] <<< celloutsig_0_3z[7:1];
  assign celloutsig_0_9z = celloutsig_0_5z <<< in_data[21:15];
  assign celloutsig_0_20z = { celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_16z } - { celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_10z = { celloutsig_0_5z[6:1], celloutsig_0_7z } ~^ { celloutsig_0_9z[6:2], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_2z[10:0], celloutsig_0_1z, celloutsig_0_0z } ~^ in_data[84:72];
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[137]) | in_data[110]);
  assign celloutsig_0_7z = ~((in_data[88] & celloutsig_0_5z[6]) | celloutsig_0_6z);
  assign celloutsig_0_16z = ~((celloutsig_0_7z & celloutsig_0_9z[2]) | celloutsig_0_9z[6]);
  assign celloutsig_0_22z = ~((celloutsig_0_20z[6] & celloutsig_0_2z[11]) | celloutsig_0_0z);
  assign celloutsig_0_23z = ~((celloutsig_0_4z & celloutsig_0_9z[1]) | celloutsig_0_5z[6]);
  assign celloutsig_0_27z = ~((celloutsig_0_10z[0] & celloutsig_0_0z) | celloutsig_0_5z[6]);
  assign celloutsig_0_31z = ~((celloutsig_0_23z & celloutsig_0_9z[2]) | celloutsig_0_10z[3]);
  always_latch
    if (clkin_data[96]) celloutsig_0_3z = 8'h00;
    else if (!clkin_data[0]) celloutsig_0_3z = { in_data[63:58], celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_12z = 12'h000;
    else if (!clkin_data[64]) celloutsig_1_12z = in_data[172:161];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_15z = 3'h0;
    else if (!clkin_data[32]) celloutsig_0_15z = celloutsig_0_2z[11:9];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_2z = 17'h00000;
    else if (clkin_data[32]) celloutsig_0_2z = in_data[22:6];
  assign { out_data[128], out_data[103:96], out_data[32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
