module ALU(
    input [7:0] a,
    input [7:0] b,
    output reg [7:0] out,
    input [1:0] op
    );
    always @ (op or a or b)begin
    if (op == 0)begin
        out = a + b;
    end
    if (op == 1)begin
        out = a - b;
    end    
end    

endmodule
