<us-patent-grant lang="EN" dtd-version="v4.2 2006-08-23" file="US07298173-20071120.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20071106" date-publ="20071120">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>07298173</doc-number>
<kind>B1</kind>
<date>20071120</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>11122444</doc-number>
<date>20050505</date>
</document-id>
</application-reference>
<us-application-series-code>11</us-application-series-code>
<us-term-of-grant>
<us-term-extension>211</us-term-extension>
</us-term-of-grant>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>H</section>
<class>03</class>
<subclass>K</subclass>
<main-group>19</main-group>
<subgroup>0175</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20071120</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>326 83</main-classification>
<further-classification>326 82</further-classification>
</classification-national>
<invention-title id="d0e53">Slew rate control circuit for small computer system interface (SCSI) differential driver</invention-title>
<references-cited>
<citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>3543009</doc-number>
<kind>A</kind>
<name>Voelcker, Jr.</name>
<date>19701100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>4112253</doc-number>
<kind>A</kind>
<name>Wilhelm</name>
<date>19780900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>4131767</doc-number>
<kind>A</kind>
<name>Weinstein</name>
<date>19781200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>4152541</doc-number>
<kind>A</kind>
<name>Yuen</name>
<date>19790500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00005">
<document-id>
<country>US</country>
<doc-number>RE30111</doc-number>
<kind>E</kind>
<name>Blood, Jr.</name>
<date>19791000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00006">
<document-id>
<country>US</country>
<doc-number>4362909</doc-number>
<kind>A</kind>
<name>Snijders et al.</name>
<date>19821200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00007">
<document-id>
<country>US</country>
<doc-number>4393494</doc-number>
<kind>A</kind>
<name>Belforte et al.</name>
<date>19830700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00008">
<document-id>
<country>US</country>
<doc-number>4727566</doc-number>
<kind>A</kind>
<name>Dahlqvist</name>
<date>19880200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00009">
<document-id>
<country>US</country>
<doc-number>4888762</doc-number>
<kind>A</kind>
<name>Arai</name>
<date>19891200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00010">
<document-id>
<country>US</country>
<doc-number>4935919</doc-number>
<kind>A</kind>
<name>Hiraguchi</name>
<date>19900600</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00011">
<document-id>
<country>US</country>
<doc-number>4947171</doc-number>
<kind>A</kind>
<name>Pfeifer et al.</name>
<date>19900800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00012">
<document-id>
<country>US</country>
<doc-number>4999830</doc-number>
<kind>A</kind>
<name>Agazzi</name>
<date>19910300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00013">
<document-id>
<country>US</country>
<doc-number>5222084</doc-number>
<kind>A</kind>
<name>Takahashi</name>
<date>19930600</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00014">
<document-id>
<country>US</country>
<doc-number>5305379</doc-number>
<kind>A</kind>
<name>Takeuchi</name>
<date>19940400</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00015">
<document-id>
<country>US</country>
<doc-number>5307405</doc-number>
<kind>A</kind>
<name>Sih</name>
<date>19940400</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00016">
<document-id>
<country>US</country>
<doc-number>5323157</doc-number>
<kind>A</kind>
<name>Ledzius et al.</name>
<date>19940600</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00017">
<document-id>
<country>US</country>
<doc-number>5357145</doc-number>
<kind>A</kind>
<name>Segaram</name>
<date>19941000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00018">
<document-id>
<country>US</country>
<doc-number>5388092</doc-number>
<kind>A</kind>
<name>Koyama et al.</name>
<date>19950200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00019">
<document-id>
<country>US</country>
<doc-number>5418478</doc-number>
<kind>A</kind>
<name>Van Brunt et al.</name>
<date>19950500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00020">
<document-id>
<country>US</country>
<doc-number>5465272</doc-number>
<kind>A</kind>
<name>Smith</name>
<date>19951100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00021">
<document-id>
<country>US</country>
<doc-number>5471665</doc-number>
<kind>A</kind>
<name>Pace et al.</name>
<date>19951100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00022">
<document-id>
<country>US</country>
<doc-number>5489873</doc-number>
<kind>A</kind>
<name>Kamato et al.</name>
<date>19960200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00023">
<document-id>
<country>US</country>
<doc-number>5508656</doc-number>
<kind>A</kind>
<name>Jafford et al.</name>
<date>19960400</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00024">
<document-id>
<country>US</country>
<doc-number>5517141</doc-number>
<kind>A</kind>
<name>Abdi et al.</name>
<date>19960500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00025">
<document-id>
<country>US</country>
<doc-number>5517435</doc-number>
<kind>A</kind>
<name>Sugiyama</name>
<date>19960500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00026">
<document-id>
<country>US</country>
<doc-number>5539773</doc-number>
<kind>A</kind>
<name>Knee et al.</name>
<date>19960700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00027">
<document-id>
<country>US</country>
<doc-number>5572158</doc-number>
<kind>A</kind>
<name>Lee et al.</name>
<date>19961100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00028">
<document-id>
<country>US</country>
<doc-number>5587681</doc-number>
<kind>A</kind>
<name>Fobbester</name>
<date>19961200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00029">
<document-id>
<country>US</country>
<doc-number>5596439</doc-number>
<kind>A</kind>
<name>Dankberg et al.</name>
<date>19970100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00030">
<document-id>
<country>US</country>
<doc-number>5625357</doc-number>
<kind>A</kind>
<name>Cabler</name>
<date>19970400</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00031">
<document-id>
<country>US</country>
<doc-number>5648738</doc-number>
<kind>A</kind>
<name>Welland et al.</name>
<date>19970700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00032">
<document-id>
<country>US</country>
<doc-number>5651029</doc-number>
<kind>A</kind>
<name>Yang et al.</name>
<date>19970700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00033">
<document-id>
<country>US</country>
<doc-number>5659609</doc-number>
<kind>A</kind>
<name>Koizumi et al.</name>
<date>19970800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00034">
<document-id>
<country>US</country>
<doc-number>5663728</doc-number>
<kind>A</kind>
<name>Essenwanger</name>
<date>19970900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00035">
<document-id>
<country>US</country>
<doc-number>5666354</doc-number>
<kind>A</kind>
<name>Cecchi et al.</name>
<date>19970900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00036">
<document-id>
<country>US</country>
<doc-number>5757219</doc-number>
<kind>A</kind>
<name>Weedon et al.</name>
<date>19980500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00037">
<document-id>
<country>US</country>
<doc-number>5796725</doc-number>
<kind>A</kind>
<name>Muraoka</name>
<date>19980800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00038">
<document-id>
<country>US</country>
<doc-number>5798664</doc-number>
<kind>A</kind>
<name>Nagahari et al.</name>
<date>19980800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00039">
<document-id>
<country>US</country>
<doc-number>5822426</doc-number>
<kind>A</kind>
<name>Rasmus et al.</name>
<date>19981000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00040">
<document-id>
<country>US</country>
<doc-number>5825819</doc-number>
<kind>A</kind>
<name>Cogburn</name>
<date>19981000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00041">
<document-id>
<country>US</country>
<doc-number>5844439</doc-number>
<kind>A</kind>
<name>Zortea</name>
<date>19981200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00042">
<document-id>
<country>US</country>
<doc-number>5864587</doc-number>
<kind>A</kind>
<name>Hunt</name>
<date>19990100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00043">
<document-id>
<country>US</country>
<doc-number>5880615</doc-number>
<kind>A</kind>
<name>Bazes</name>
<date>19990300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00044">
<document-id>
<country>US</country>
<doc-number>5936450</doc-number>
<kind>A</kind>
<name>Unger</name>
<date>19990800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00045">
<document-id>
<country>US</country>
<doc-number>5940442</doc-number>
<kind>A</kind>
<name>Wong et al.</name>
<date>19990800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00046">
<document-id>
<country>US</country>
<doc-number>5940498</doc-number>
<kind>A</kind>
<name>Bardl</name>
<date>19990800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00047">
<document-id>
<country>US</country>
<doc-number>6043766</doc-number>
<kind>A</kind>
<name>Hee et al.</name>
<date>20000300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00048">
<document-id>
<country>US</country>
<doc-number>6044489</doc-number>
<kind>A</kind>
<name>Hee et al.</name>
<date>20000300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00049">
<document-id>
<country>US</country>
<doc-number>6067327</doc-number>
<kind>A</kind>
<name>Creigh et al.</name>
<date>20000500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00050">
<document-id>
<country>US</country>
<doc-number>6121831</doc-number>
<kind>A</kind>
<name>Mack</name>
<date>20000900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00051">
<document-id>
<country>US</country>
<doc-number>6140857</doc-number>
<kind>A</kind>
<name>Bazes</name>
<date>20001000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00052">
<document-id>
<country>US</country>
<doc-number>6148025</doc-number>
<kind>A</kind>
<name>Shirani et al.</name>
<date>20001100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00053">
<document-id>
<country>US</country>
<doc-number>6172634</doc-number>
<kind>B1</kind>
<name>Leonowich et al.</name>
<date>20010100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00054">
<document-id>
<country>US</country>
<doc-number>6185263</doc-number>
<kind>B1</kind>
<name>Chan</name>
<date>20010200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00055">
<document-id>
<country>US</country>
<doc-number>6188282</doc-number>
<kind>B1</kind>
<name>Montalvo</name>
<date>20010200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00056">
<document-id>
<country>US</country>
<doc-number>6249164</doc-number>
<kind>B1</kind>
<name>Cranford, Jr. et al.</name>
<date>20010600</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00057">
<document-id>
<country>US</country>
<doc-number>6259680</doc-number>
<kind>B1</kind>
<name>Blackwell et al.</name>
<date>20010700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00058">
<document-id>
<country>US</country>
<doc-number>6259745</doc-number>
<kind>B1</kind>
<name>Chan</name>
<date>20010700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00059">
<document-id>
<country>US</country>
<doc-number>6275098</doc-number>
<kind>B1</kind>
<name>Uehara et al.</name>
<date>20010800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00060">
<document-id>
<country>US</country>
<doc-number>6288604</doc-number>
<kind>B1</kind>
<name>Shih et al.</name>
<date>20010900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00061">
<document-id>
<country>US</country>
<doc-number>6332004</doc-number>
<kind>B1</kind>
<name>Chan</name>
<date>20011200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00062">
<document-id>
<country>US</country>
<doc-number>RE37619</doc-number>
<kind>E</kind>
<name>Mercer et al.</name>
<date>20020400</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00063">
<document-id>
<country>US</country>
<doc-number>6373908</doc-number>
<kind>B2</kind>
<name>Chan</name>
<date>20020400</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00064">
<document-id>
<country>US</country>
<doc-number>6389077</doc-number>
<kind>B1</kind>
<name>Chan</name>
<date>20020500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00065">
<document-id>
<country>US</country>
<doc-number>6411647</doc-number>
<kind>B1</kind>
<name>Chan</name>
<date>20020600</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00066">
<document-id>
<country>US</country>
<doc-number>6433608</doc-number>
<kind>B1</kind>
<name>Huang</name>
<date>20020800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00067">
<document-id>
<country>US</country>
<doc-number>6462688</doc-number>
<kind>B1</kind>
<name>Sutardja</name>
<date>20021000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00068">
<document-id>
<country>US</country>
<doc-number>6477200</doc-number>
<kind>B1</kind>
<name>Agazzi et al.</name>
<date>20021100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00069">
<document-id>
<country>US</country>
<doc-number>6509857</doc-number>
<kind>B1</kind>
<name>Nakao</name>
<date>20030100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00070">
<document-id>
<country>US</country>
<doc-number>6570931</doc-number>
<kind>B1</kind>
<name>Song</name>
<date>20030500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00071">
<document-id>
<country>US</country>
<doc-number>6594304</doc-number>
<kind>B2</kind>
<name>Chan</name>
<date>20030700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00072">
<document-id>
<country>US</country>
<doc-number>6597233</doc-number>
<kind>B2</kind>
<name>Ray</name>
<date>20030700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00073">
<document-id>
<country>US</country>
<doc-number>6687286</doc-number>
<kind>B1</kind>
<name>Leonowich et al.</name>
<date>20040200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00074">
<document-id>
<country>US</country>
<doc-number>6690742</doc-number>
<kind>B2</kind>
<name>Chan</name>
<date>20040200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00075">
<document-id>
<country>US</country>
<doc-number>6710617</doc-number>
<kind>B2</kind>
<name>Humphrey</name>
<date>20040300</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>326 30</main-classification></classification-national>
</citation>
<citation>
<patcit num="00076">
<document-id>
<country>US</country>
<doc-number>6744831</doc-number>
<kind>B2</kind>
<name>Chan</name>
<date>20040600</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00077">
<document-id>
<country>US</country>
<doc-number>6882216</doc-number>
<kind>B2</kind>
<name>Kang</name>
<date>20050400</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00078">
<document-id>
<country>US</country>
<doc-number>2001/0050585</doc-number>
<kind>A1</kind>
<name>Carr</name>
<date>20011200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00079">
<document-id>
<country>US</country>
<doc-number>2002/0136321</doc-number>
<kind>A1</kind>
<name>Chan</name>
<date>20020900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00080">
<document-id>
<country>US</country>
<doc-number>2002/0181601</doc-number>
<kind>A1</kind>
<name>Huang et al.</name>
<date>20021200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00081">
<document-id>
<country>US</country>
<doc-number>2003/0002570</doc-number>
<kind>A1</kind>
<name>Chan</name>
<date>20030100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00082">
<document-id>
<country>US</country>
<doc-number>2004/0005015</doc-number>
<kind>A1</kind>
<name>Chan</name>
<date>20040100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00083">
<document-id>
<country>US</country>
<doc-number>2004/0090981</doc-number>
<kind>A1</kind>
<name>Lin et al.</name>
<date>20040500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00084">
<document-id>
<country>US</country>
<doc-number>2004/0091071</doc-number>
<kind>A1</kind>
<name>Lin et al.</name>
<date>20040500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00085">
<document-id>
<country>US</country>
<doc-number>2004/0105504</doc-number>
<kind>A1</kind>
<name>Chan</name>
<date>20040600</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00086">
<document-id>
<country>US</country>
<doc-number>2004/0208312</doc-number>
<kind>A1</kind>
<name>Okuda</name>
<date>20041000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00087">
<document-id>
<country>US</country>
<doc-number>2005/0025266</doc-number>
<kind>A1</kind>
<name>Chan</name>
<date>20050200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00088">
<document-id>
<country>US</country>
<doc-number>2006/0038596</doc-number>
<kind>A1</kind>
<name>Wang</name>
<date>20060200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>327158</main-classification></classification-national>
</citation>
<citation>
<patcit num="00089">
<document-id>
<country>DE</country>
<doc-number>10 2004 017 497</doc-number>
<date>20041100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00090">
<document-id>
<country>EP</country>
<doc-number>0 800 278</doc-number>
<date>19970800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00091">
<document-id>
<country>JP</country>
<doc-number>58-111415</doc-number>
<date>19830700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00092">
<document-id>
<country>JP</country>
<doc-number>3-273704</doc-number>
<date>19911200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00093">
<document-id>
<country>JP</country>
<doc-number>4-293306</doc-number>
<date>19921000</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00094">
<document-id>
<country>JP</country>
<doc-number>4-351109</doc-number>
<date>19921200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00095">
<document-id>
<country>JP</country>
<doc-number>7-131260</doc-number>
<date>19950500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00096">
<document-id>
<country>JP</country>
<doc-number>10-126183</doc-number>
<date>19980500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00097">
<document-id>
<country>TW</country>
<doc-number>0497334</doc-number>
<date>20020800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00098">
<document-id>
<country>TW</country>
<doc-number>0512608</doc-number>
<date>20021200</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00099">
<document-id>
<country>TW</country>
<doc-number>0545016</doc-number>
<date>20030800</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00100">
<document-id>
<country>WO</country>
<doc-number>WO 99/46867</doc-number>
<date>19990900</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00101">
<document-id>
<country>WO</country>
<doc-number>WO 00/27079</doc-number>
<date>20000500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00102">
<document-id>
<country>WO</country>
<doc-number>WO 00/28663</doc-number>
<date>20000500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00103">
<document-id>
<country>WO</country>
<doc-number>WO 00/28668</doc-number>
<date>20000500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00104">
<document-id>
<country>WO</country>
<doc-number>WO 00/28691</doc-number>
<date>20000500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00105">
<document-id>
<country>WO</country>
<doc-number>WO 00/28712</doc-number>
<date>20000500</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00106">
<document-id>
<country>WO</country>
<doc-number>WO 00/35094</doc-number>
<date>20000600</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00107">
<othercit>U.S. Appl. No. 60/106,265, filed Oct. 30, 1998, Chan.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00108">
<othercit>Bertolaccini, Mario, et al., A Precision Baseline Offset and Drift Corrector for Low-Frequency Applications, IEEE Transactions on Instrumentation and Measurement, vol. IM-34, No. 3, Sep. 1985, pp. 405-412.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00109">
<othercit>Everitt, James, et al., “A CMOS Transceiver for 10-Mb/s and 100-Mb/s Ethernet,” IEEE Journal of Solid<sub>—</sub>State Circuits, vol. 33, No. 12, Dec. 1998, pp. 2169-2177.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00110">
<othercit>Gigabit Ethernet Alliance, “Gigabit Ethernet 1000BASE-T Whitepaper”, copyright 1997.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00111">
<othercit>Goldberg, Lee, “Gigabit Ethernet PHY Chip Sets LAN Speed Record for CopperStory,” TECH Insights, Nov. 16, 1998.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00112">
<othercit>H4000 Digital Ethernet Transceiver Technical Manual, Distributed Systems, Chapter 3, pp. 3-1 to 3-11, copyright 1982 by Digital Equipment Corporation.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00113">
<othercit>IEEE Standards 802.3ab-2002, “Part 3: Carrier sense multiple access with collision detection (CSMA/CD) access method and physical layer specifications”, pp. 147-249.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00114">
<othercit>Kelly, N. Patrick, et al., “WA 18.5—A Mixed-Signal DFE/FFE Receiver for 100Base-TX Applications,” ISSCC 2000/Session 18/Wireline Communications/Paper WA 18.5, 2000 IEEE International Solid-State Circuits Conference, pp. 310-311.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00115">
<othercit>Linear Technology, High Speed Modem Solutions, InfoCard 20, Linear Technology Corporation, no date.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00116">
<othercit>Linear Technology, LT1355/LT1356, Dual and Quad 12MHz, 400V/us Op Amps, Linear Technology Corporation, pp. 1-16, no date.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00117">
<othercit>Linear Technology, LT1358/LT 1359, Dual and Quad 25MHz, 600V/us Op Amps, Linear Technology Corporation, pp. 1-12, no date.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00118">
<othercit>Linear Technology, LT1361/LT 1362, Dual and Quad 50MHz, 800V/us Op Amps, Linear Technology Corporation, pp. 1-12, no date.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00119">
<othercit>Linear Technology, LT1364/LT 1365, Dual and Quad 70MHz, 1000V/us Op Amps, Linear Technology Corporation, pp. 1-12, no date.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00120">
<othercit>Linear Technology, LT1813/LT 1814, Dual and Quad 3mA, 100MHz, 750V/us Operational Amplifiers, Linear Technology Corporation, pp. 1-16, no date.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00121">
<othercit>Mueller, K.H., “Combining Echo Cancellation and Decision Feedback Equalization,” The Bell System Technical Journal, vol. 58, No. 2, Feb. 1979, pp. 491-500.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00122">
<othercit>Sedra, Adel S and Smith, Kenneth C. “Microelectronic Circuits”. Saunders College Publishing, Third Edition, Chapter 2, Section 2.4, 1991, pp. 61-63.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00123">
<othercit>Song, Bang-Sup, et al., “FP 12.1: NRZ Timing Recovery Technique for Band-Limited Channels,” ISSCC 96/Session 12/Serial Data Communications/Paper FP 12.1, 1996 IEEE International Solid State Circuits Conference pp. 194-196.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00124">
<othercit>Stonick, John T. et al., “An Adaptive PAM-4 5-Gb/s Backplane Transceiver in .025- um CMOS.” IEEE Journal of Solid State Circuits, vol. 38, No. 3, Mar. 2003.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00125">
<othercit>The Electrical Engineering Handbook, Chapter 31, “D/A and A/D Converters,” Richard C. Dorf, editor, CRC Press 1993.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00126">
<othercit>Uda, et al., “125Mbit/s Fiber Optic Transmitter/Receiver with Duplex Connector”, Fiber Optic Communications Development Div., NEC Corporation, NEC Engineering, Ltd. and English Language Translation, no date.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00127">
<othercit>Yamaguchi, et al., “400Mbit/s Submarine Optical Repeater Using Integrated Circuits,” Fujitsu Laboratories, Ltd. and English Language Translation, no date.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
</references-cited>
<number-of-claims>40</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>326 82</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>326 83</main-classification>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>6</number-of-drawing-sheets>
<number-of-figures>9</number-of-figures>
</figures>
<us-related-documents>
<us-provisional-application>
<document-id>
<country>US</country>
<doc-number>60622195</doc-number>
<kind>00</kind>
<date>20041026</date>
</document-id>
</us-provisional-application>
</us-related-documents>
<parties>
<applicants>
<applicant sequence="001" app-type="applicant-inventor" designation="us-only">
<addressbook>
<last-name>Jiang</last-name>
<first-name>Bin</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
<nationality>
<country>SG</country>
</nationality>
<residence>
<country>SG</country>
</residence>
</applicant>
<applicant sequence="002" app-type="applicant-inventor" designation="us-only">
<addressbook>
<last-name>Chan</last-name>
<first-name>Sang Kong</first-name>
<address>
<city>Singapore</city>
<country>SG</country>
</address>
</addressbook>
<nationality>
<country>SG</country>
</nationality>
<residence>
<country>SG</country>
</residence>
</applicant>
</applicants>
</parties>
<assignees>
<assignee>
<addressbook>
<orgname>Marvell International Ltd.</orgname>
<role>03</role>
<address>
<city>Hamilton</city>
<country>BM</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Barnie</last-name>
<first-name>Rexford</first-name>
<department>2819</department>
</primary-examiner>
<assistant-examiner>
<last-name>Tran</last-name>
<first-name>Thienvu</first-name>
</assistant-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">A small computer system interface (SCSI) driver circuit having a programmable slew rate comprises N cascaded delay cells each including a data bit input, a delayed data bit output that communicates with the data bit input of an adjacent one of the N cascaded delay cells, and a delay time input that receives a programmable delay time value for setting a variable delay between receiving data at the data bit input and generating the delayed data bit output. N predrivers receive an output enable signal and a corresponding one of the N delayed data bit outputs and generate a predriver output signal based on the output enable and the corresponding one of the N delayed data bit outputs. N drivers have inputs that receive predriver output signals from corresponding ones of the N predrivers. An output port communicates with outputs of the N drivers.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="113.54mm" wi="170.01mm" file="US07298173-20071120-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="201.42mm" wi="182.20mm" file="US07298173-20071120-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="123.44mm" wi="176.95mm" file="US07298173-20071120-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00003" num="00003">
<img id="EMI-D00003" he="220.13mm" wi="197.61mm" file="US07298173-20071120-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00004" num="00004">
<img id="EMI-D00004" he="234.61mm" wi="189.82mm" file="US07298173-20071120-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00005" num="00005">
<img id="EMI-D00005" he="214.97mm" wi="139.45mm" file="US07298173-20071120-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00006" num="00006">
<img id="EMI-D00006" he="239.01mm" wi="174.84mm" file="US07298173-20071120-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?RELAPP description="Other Patent Relations" end="lead"?>
<heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATIONS</heading>
<p id="p-0002" num="0001">This application claims priority of U.S. Provisional Patent Application Ser. No. 60/622,195, filed on Oct. 26, 2004, which is hereby incorporated herein by reference in its entirety.</p>
<?RELAPP description="Other Patent Relations" end="tail"?>
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0002" level="1">FIELD OF THE INVENTION</heading>
<p id="p-0003" num="0002">The present invention relates to electrical circuits that provide an output port having a programmable slew rate.</p>
<heading id="h-0003" level="1">BACKGROUND OF THE INVENTION</heading>
<p id="p-0004" num="0003">Referring now to <figref idref="DRAWINGS">FIG. 1</figref>, a computer system <b>10</b> is shown. A plurality of computing devices <b>12</b>-<b>1</b>, <b>12</b>-<b>2</b>, . . . , <b>12</b>-M, collectively referred to as computing devices <b>12</b>, are connected by a communication cable <b>14</b>. The communication cable <b>14</b> connects to differential signal bus interfaces <b>16</b>-<b>1</b>, <b>16</b>-<b>2</b>, . . . , <b>16</b>-M, such as small computer system interfaces (SCSI interfaces), associated with respective computing devices <b>12</b>. The interfaces <b>16</b>-<b>1</b>, <b>16</b>-<b>2</b>, . . . , <b>16</b>-M are collectively referred to as the interfaces <b>16</b>. The computing devices <b>12</b> may include a host controller, disk drive and/or any other device having a compatible SCSI interface. Terminators T-<b>1</b> and T-<b>2</b> include terminating bias resistors <b>18</b>-<b>1</b> and <b>18</b>-<b>2</b>, referred to collectively as bias resistors <b>18</b>, which are connected across conductors at opposite ends of the communication cable <b>14</b>. In some applications, a single terminator T is used at one end of the communication cable <b>14</b>. In practice, a plurality of cables <b>14</b> and terminating bias resistors <b>18</b> would connect the interfaces <b>16</b> to form a parallel data bus <b>20</b>. The data bus <b>20</b> may have several channels that each carry a bit of data per cycle. The data bus <b>20</b> may include additional channels for control signals. For purposes of clarity, only one channel of the parallel data bus <b>20</b> is described herein.</p>
<p id="p-0005" num="0004">Turning now to <figref idref="DRAWINGS">FIG. 2</figref>, an output driver <b>22</b> of the prior art is shown. The output driver <b>22</b> provides an output port <b>24</b> that connects to the communication cable <b>14</b> and the bias resistor <b>18</b>. A p-channel field effect transistor (PFET) Q<b>1</b> has a gate connected to a PFET predriver <b>26</b>. A drain of the PFET Q<b>1</b> is connected to a voltage source VDD. A source of the PFET Q<b>1</b> is connected to a drain of an n-channel field effect transistor (NFET) Q<b>2</b>. A gate of the NFET Q<b>2</b> is connected to an NFET predriver <b>28</b>. A source of the NFET Q<b>2</b> is connected to a reference voltage VSS. The connection between the source of the PFET Q<b>1</b> and the drain of the NFET Q<b>2</b> provides one node of the output port <b>24</b>. A PFET Q<b>3</b> has a gate connected to a PFET predriver <b>30</b>. A drain of the PFET Q<b>3</b> is connected to the voltage source VDD. A source of the PFET Q<b>3</b> is connected to a drain of an NFET Q<b>4</b>. A gate of the NFET Q<b>4</b> is connected to an NFET predriver <b>32</b>. A source of the NFET Q<b>4</b> is connected to the reference voltage VSS. The connection between the source of the PFET Q<b>3</b> and the drain of the NFET Q<b>4</b> provides the second node of the output port <b>24</b>. Such an arrangement of the PFETs and NFETs Q<b>1</b>-Q<b>4</b> may be referred to as an “H-bridge.”</p>
<p id="p-0006" num="0005">When the PFET Q<b>1</b> and the NFET Q<b>4</b> are turned on, and the PFET Q<b>3</b> and the NFET Q<b>2</b> are turned off, then current flows in a first direction through the output port <b>24</b>. When the PFET Q<b>1</b> and the NFET Q<b>4</b> are turned off, and the PFET Q<b>3</b> and the NFET Q<b>2</b> are turned on, then current flows in a second direction through the output port <b>24</b>. As the current flows through the output port <b>24</b> in the first and second directions, high and low voltages are developed across the bias resistor <b>18</b>. The high and low voltages typically range from +0.5V to 0.5V, and provide a data signal representing digital ones and zeros on the communication cable <b>14</b>. Drive voltages applied to the gates of the PFETS and NFETS Q<b>1</b>-Q<b>4</b> by the PFET and NFET predrivers <b>26</b>, <b>28</b>, <b>30</b>, and <b>32</b>, may be adjusted. The drive voltages determine a slew rate during transitions between the high and low voltages across the bias resistor <b>18</b>. Such a configuration is described in U.S. Pat. No. 6,597,233, the specification of which is incorporated herein by reference. While the output port <b>24</b> of the prior art provides an adjustable slew rate, the actual slew rate obtained may vary undesirably depending on variables such as a length of the communication cable <b>14</b> and manufacturing variables of the PFETs and NFETs Q<b>1</b>-Q<b>4</b>.</p>
<heading id="h-0004" level="1">SUMMARY OF THE INVENTION</heading>
<p id="p-0007" num="0006">A small computer system interface (SCSI) driver circuit having a programmable slew rate comprises N cascaded delay cells each including a data bit input, a delayed data bit output that communicates with the data bit input of an adjacent one of the N cascaded delay cells, and a delay time input that receives a programmable delay time value for setting a variable delay between receiving data at the data bit input and generating the delayed data bit output. N predrivers receive an output enable signal and a corresponding one of the N delayed data bit outputs and generate a predriver output signal based on the output enable and the corresponding one of the N delayed data bit outputs. N drivers have inputs that receive predriver output signals from corresponding ones of the N predrivers. An output port communicates with outputs of the N drivers.</p>
<p id="p-0008" num="0007">In other features, a delay control module generates the delay times for the N cascaded delay cells. A bit of data input to a first of the N data bit inputs cascades through the N cascaded delay cells. The N drivers sequentially respond to the outputs of the N predrivers to provide the predetermined slew rate at the output port. The delay control module includes a digital-to-analog converter (DAC) that receives a digital delay signal and that generates an analog delay signal and a bias generator that receives the analog delay signal and that biases the N cascaded delay cells.</p>
<p id="p-0009" num="0008">In still other features, each of the N cascaded delay cells further comprise a charge storage device that is charged by the output voltage and that provides the delay time. The charge storage device includes a capacitor. The N drivers include H-bridges. Each of the N drivers further comprises a current source. Each of the N drivers further comprises a reference current source that provides a reference current for the current sources. A computing device comprises a plurality of the SCSI drivers. Each of the N predrivers includes an enable input, a predriver output, and a mapping circuit that maps a corresponding one of the N delayed data bit outputs and the enable input to a corresponding predriver output signal.</p>
<p id="p-0010" num="0009">Further areas of applicability of the present invention will become apparent from the detailed description provided hereinafter. It should be understood that the detailed description and specific examples, while indicating the preferred embodiment(s) of the invention, are intended for purposes of illustration only and are not intended to limit the scope of the invention.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0005" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading>
<p id="p-0011" num="0010">The present invention will become more fully understood from the detailed description and the accompanying drawings, wherein:</p>
<p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. 1</figref> is a functional block diagram of computing devices connected by a communication cable;</p>
<p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. 2</figref> is a schematic diagram of a driver of the prior art;</p>
<p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. 3</figref> is a functional block diagram of an output port circuit for connection to a communication bus;</p>
<p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. 4</figref> is a schematic diagram of driver stages of an output port circuit;</p>
<p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. 5</figref> is a truth table of a predriver stage;</p>
<p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. 6</figref> is a schematic diagram of a bias-voltage generator of a delay stage;</p>
<p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. 7</figref> is a schematic diagram of a delay cell of a delay stage;</p>
<p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. 8</figref> illustrates signal diagrams of an output driver circuit; and</p>
<p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. 9</figref> illustrates a family of output signals of an output port.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0006" level="1">DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading>
<p id="p-0021" num="0020">The following description of the preferred embodiment(s) is merely exemplary in nature and is in no way intended to limit the invention, its application, or uses. For purposes of clarity, the same reference numbers will be used in the drawings to identify similar elements. As used herein, the term module and/or device refers to an Application Specific Integrated Circuit (ASIC), an electronic circuit, a processor (shared, dedicated, or group), and memory that execute one or more software or firmware programs, a combinational logic circuit, and/or other suitable components that provide the described functionality. For purposes of clarity, the same reference numerals will be used to identify similar elements. References to logical 1, true, and on are equivalent to each other, and references to logical 0, false, and off are equivalent to each other, unless otherwise noted. Parts or all of the invention may also be implemented with equivalent embodiments using logic that is inverted from that disclosed.</p>
<p id="p-0022" num="0021">Referring now to <figref idref="DRAWINGS">FIG. 3</figref>, an output port circuit <b>40</b> is shown. The output port circuit <b>40</b> is connected to the bias resistor <b>18</b> by the communication cable <b>14</b>. An output port <b>42</b> provides an output signal having a predetermined slew rate. A delay setting module <b>43</b> programmably sets slew rate by applying a delay signal to a delay time input <b>44</b>. The delay setting module <b>43</b> may program all of the delay modules individually to two or more delay values and/or collectively to a common delay value. 1 to N conductors may be used to connect the delay setting module to the delay to the delay cells <b>46</b>. In some implementations, the delay time input <b>44</b> may be a 3-bit wide parallel binary input providing 2<sup>3</sup>=8 unique slew rates. Cascaded delay cells <b>46</b>-<b>1</b>, <b>46</b>-<b>2</b>, . . . , <b>46</b>-N, referred to collectively as the cascaded delay cells <b>46</b>, each receive the delay signal. Each of the cascaded delay cells <b>46</b> has an input <b>48</b>-<b>1</b>, <b>48</b>-<b>2</b>, . . . , <b>48</b>-N, referred to collectively as the data inputs <b>48</b>, that receive a data bit. Each of the cascaded delay cells <b>46</b> also has a delayed data output <b>50</b>-<b>1</b>, <b>50</b>-<b>2</b>, . . . , <b>50</b>-N, referred to collectively as the delayed data outputs <b>50</b>. Each of the data inputs <b>48</b>-<b>2</b> through <b>48</b>-N is connected to a delayed data output <b>50</b>-<b>1</b>, <b>50</b>-<b>2</b>, <b>50</b>-(N−1) of the preceding cascaded delay cell <b>46</b>. The data input <b>48</b>-<b>1</b> of the first cascaded delay cell <b>46</b>-<b>1</b> receives a data bit from an associated computing device <b>12</b>. Each cascaded delay cell <b>46</b> propagates its data bit from its input <b>48</b> to its delayed data output <b>50</b> after the delay time. Therefore, the data bit applied to the first input <b>48</b>-<b>1</b> propagates to the last delayed data output <b>50</b>-N after N multiples of the delay time. In a preferred embodiment, N=8 and each cascaded delay cell <b>46</b> provides a delay time between about 125 picoseconds and 375 picoseconds. The preferred embodiment thereby provides a slew rate adjustable between about 1 nanosecond and 3 nanoseconds, although other delay ranges can be used.</p>
<p id="p-0023" num="0022">An output enable line <b>52</b> is active high and connected to a plurality of predrivers <b>54</b>-<b>1</b>, <b>54</b>-<b>2</b>, . . . , <b>54</b>-N, referred to collectively as the predrivers <b>54</b>. Each of the predrivers <b>54</b> has a data input connected to the delayed data output <b>50</b> of a respective one of the cascaded delay cells <b>46</b>. Each of the predrivers <b>54</b> implements a truth table, described later herein. The truth table uses the output enable line <b>52</b> and the delayed data output <b>50</b> to generate four output signals. The four output signals are communicated over output lines <b>56</b>-<b>1</b>, <b>56</b>-<b>2</b>, . . . , <b>56</b>-N, referred to collectively as output lines <b>56</b>, of each respective predriver <b>54</b>.</p>
<p id="p-0024" num="0023">The output lines <b>56</b> of each predriver <b>54</b> are connected to a respective driver <b>58</b>-<b>1</b>, <b>58</b>-<b>2</b>, . . . , <b>58</b>-N, referred to collectively as the drivers <b>58</b>. Each of the drivers <b>58</b> has an input for a reference current signal <b>60</b> and a driver output port <b>62</b>. The driver output ports <b>62</b> are connected in parallel to form the output port <b>42</b>. When the output enable line <b>52</b> is high, a data bit propagates through the cascaded delay cells <b>46</b> and causes the driver output ports <b>62</b> to turn on or off in succession. As each output port <b>62</b> turns on or off, a magnitude of a signal appearing at the output port <b>42</b> increases or decreases, respectively, thereby providing a predetermined slew rate.</p>
<p id="p-0025" num="0024">Turning now to <figref idref="DRAWINGS">FIG. 4</figref>, a partial schematic diagram is shown of the output port circuit <b>40</b>. The three lines of delay time input <b>44</b> are shown individually as <b>44</b>-<b>1</b>, <b>44</b>-<b>2</b>, and <b>44</b>-<b>3</b>. The delay time input <b>44</b> is connected to a digital-to-analog converter (current DAC) <b>63</b>. A current output of the DAC <b>63</b> is applied to a bias voltage generator <b>64</b>. The DAC <b>63</b> receives the delay signal and converts it to a current as is described later. The bias voltage generator <b>64</b> converts the current to a positive bias voltage <b>66</b> and a negative bias voltage <b>68</b>. The positive and negative bias voltages <b>66</b>, <b>68</b> are applied to each of the cascaded delay cells <b>46</b>. The cascaded delay cells <b>46</b> use the positive and negative bias voltages <b>66</b>, <b>68</b> to operate internal circuitry as described later.</p>
<p id="p-0026" num="0025">Circuitry of the drivers <b>58</b> will now be described. For the purpose of clarity, only the driver <b>58</b>-N will be described. The four output signals <b>56</b> from the predriver <b>54</b> are connected to an H-bridge. An output signal PP is connected to a gate of a PFET Q<b>5</b>. An output signal NP is connected to a gate of an NFET Q<b>6</b>. An output signal NN is connected to a gate of an NFET Q<b>7</b>. An output signal PN is connected to a gate of a PFET Q<b>8</b>. A source of the NFET Q<b>6</b> is connected to a source of the NFET Q<b>7</b>. A source of the PFET Q<b>5</b> is connected to a source of PFET Q<b>8</b>. A drain of the NFET Q<b>6</b> is connected to a drain of the PFET Q<b>5</b> and provides a negative node of the driver output port <b>62</b>. A drain of the NFET Q<b>7</b> is connected to a drain of the PFET Q<b>8</b> and provides a positive node of the driver output port <b>62</b>. An NFET Q<b>9</b> is configured as a current mirror and has a drain connected to the sources of the NFETs Q<b>6</b> and Q<b>7</b>. A PFET Q<b>10</b> is configured as a current mirror and has a drain connected to the sources of the PFETs Q<b>5</b> and Q<b>8</b>.</p>
<p id="p-0027" num="0026">A current source is formed from NFETs Q<b>11</b>, Q<b>12</b>, and a PFET Q<b>13</b>. A gate and a drain of the NFET Q<b>11</b> are connected to the reference current source <b>60</b> and a gate of the NFET Q<b>12</b>. A source of the NFET Q<b>11</b> is connected to a source of the NFET Q<b>12</b>. A drain of the NFET Q<b>12</b> is connected to a drain and a gate of the PFET Q<b>13</b>. The sources of the NFETs Q<b>11</b> and Q<b>12</b> are connected to a source of each NFET Q<b>9</b> in the drivers <b>58</b>. A source of the PFET Q<b>13</b> is connected to a source of each PFET Q<b>10</b> in the drivers <b>58</b>. The NFET Q<b>12</b> and the PFET Q<b>13</b> mirror the reference current signal <b>60</b> flowing through the NFET Q<b>11</b> and provide current to the drivers <b>58</b>. The NFET Q<b>9</b> and PFET Q<b>10</b> assure that the driver circuit output has a predetermined source impedance substantially free from influences resulting from process variations in manufacturing the NFETs and PFETs.</p>
<p id="p-0028" num="0027">Turning now to <figref idref="DRAWINGS">FIG. 5</figref>, a truth table <b>70</b> is shown. The truth table <b>70</b> has a first input column for the delayed data bit appearing at the delayed data output <b>50</b>. A second input column is has a state of the output enable (OE) line <b>52</b>. Four predriver output columns are provided, one for each of the predriver output signals PP, NN, PN, and NP. Entries in the four columns parenthetically indicate whether the associated PFET or NFET Q<b>5</b>-Q<b>8</b> is turned on or turned off. A rightmost output column indicates a logic state appearing at the driver output port <b>62</b>. The OE line <b>52</b> is a active high signal. When the OE line <b>52</b> is low, or zero, the PFETs and NFETs Q<b>5</b>-Q<b>8</b> are turned off and the driver output port <b>62</b> is electrically open (3-state). When the OE line <b>52</b> is high and the delayed data bit is low, or logical 0, the PFET Q<b>5</b> and the NFET Q<b>7</b> are turned off, and the PFET Q<b>8</b> and the NFET Q<b>6</b> are turned on. This combination results in a logical 0 appearing at the driver output port <b>62</b>. When the OE signal is high and the delayed data bit is high, or logical 1, the PFET Q<b>5</b> and the NFET Q<b>7</b> are turned on, and the PFET Q<b>8</b> and the NFET Q<b>6</b> are turned off. This combination results in a logical 1 appearing at the driver output port <b>62</b>. Conventional combinatorial logic may be used to implement the truth table <b>70</b> in each of the predrivers <b>54</b>.</p>
<p id="p-0029" num="0028">Turning now to <figref idref="DRAWINGS">FIG. 6</figref>, a schematic diagram is shown of the current DAC <b>63</b> and the bias voltage generator <b>64</b>. The current DAC <b>63</b> has an operational transconductance amplifier (OTA) with an output connected to gates of PFETs Q<b>14</b>, Q<b>15</b>, Q<b>16</b>, Q<b>17</b>, and Q<b>18</b>. An inverting input <b>74</b> of the OTA <b>72</b> is connected to a constant voltage source VREF. A non-inverting input <b>76</b> of the OTA <b>72</b> is connected to a drain of the PFET Q<b>14</b> and to one end of a resistor <b>65</b>. The other end of the resistor <b>65</b> is connected to the reference voltage VSS. The output of the OTA <b>72</b> provides a current proportional to a voltage difference across the non-inverting <b>74</b> and inverting <b>76</b> inputs. A drain of the PFET Q<b>15</b> is connected to the supply voltage VDD and to the drains of the PFETs Q<b>15</b>, Q<b>16</b>, and Q<b>18</b>. The three lines of the delay time input <b>44</b> are connected to gates of PFETs Q<b>19</b>, Q<b>20</b>, and Q<b>21</b>, respectively. A source of the PFET Q<b>19</b> is connected to a drain of the PFET Q<b>15</b>. A source of the PFET Q<b>20</b> is connected to a drain of the PFET Q<b>16</b>. A source of the PFET Q<b>21</b> is connected to a drain of the PFET Q<b>17</b>. Drains of the PFETs Q<b>18</b>-Q<b>21</b> are connected together and provide a programmable current output <b>78</b>.</p>
<p id="p-0030" num="0029">Operation of the current DAC <b>63</b> will now be described. The PFET Q<b>14</b> mirrors a current provided by the output of the OTA <b>72</b>. A magnitude of the current is established by adjusting a resistance of the resistor <b>65</b>. When the PFET Q<b>19</b> is turned on by the first delay time input line <b>44</b>-<b>1</b>, the PFET Q<b>15</b> mirrors the current flowing through the PFET Q<b>14</b>. When the PFET Q<b>20</b> is turned on by the second delay time input line <b>44</b>-<b>2</b>, the PFET Q<b>16</b> mirrors the current flowing through the PFET Q<b>14</b>. When the PFET Q<b>21</b> is turned on by the third delay time input line <b>44</b>-<b>3</b>, the PFET Q<b>17</b> mirrors the current flowing through the PFET Q<b>14</b>. As the number of PFETs Q<b>19</b>-Q<b>21</b> being turned on by the delay time input lines <b>44</b> increases, an increasing current flow is established through the programmable current output <b>78</b>. The sizes of PFETs Q<b>15</b>-Q<b>18</b> can be unequal to provide up to eight discrete levels of current flow through the programmable current output <b>78</b> in accordance with delay time input lines <b>44</b> turning on/off the PFETs Q<b>19</b>, Q<b>20</b>, and Q<b>21</b>.</p>
<p id="p-0031" num="0030">In the bias voltage generator <b>64</b>, the current flow from the programmable current output <b>78</b> is applied to a drain and a gate of an NFET Q<b>22</b>. A source of the NFET Q<b>22</b> is connected to the reference voltage VSS, a source of an NFET Q<b>23</b>, and a source of an NFET Q<b>24</b>. A drain of the NFET Q<b>23</b> is connected to a drain and a gate of a PFET Q<b>25</b>. A source of the PFET Q<b>25</b> is connected to the voltage source VDD. A drain and a gate of the NFET Q<b>24</b> are connected to a drain of a PFET Q<b>26</b>. A gate of the PFET Q<b>26</b> is connected to the gate and the drain of the PFET Q<b>25</b>. A source of the PFET Q<b>26</b> is connected to the supply voltage VDD. The drain of the PFET Q<b>25</b> provides the positive bias voltage <b>66</b>, and the drain of the NFET Q<b>24</b> provides the negative bias voltage <b>68</b>.</p>
<p id="p-0032" num="0031">Operation of the bias voltage generator <b>64</b> will now be described. The current flow from the programmable current output <b>78</b> is mirrored by the NFET Q<b>22</b>. The NFET Q<b>23</b> mirrors the current flowing through the NFET Q<b>22</b>. The PFET Q<b>25</b> drops a voltage across its source and drain as it mirrors the current flowing through the NFET Q<b>23</b>. The drain of the PFET Q<b>25</b> thereby provides the positive voltage <b>66</b> with VDD less the voltage dropped across PFET Q<b>25</b>. The PFET Q<b>26</b> mirrors the current flowing through the PFET Q<b>25</b>. The NFET Q<b>24</b> drops a voltage across its source and drain as it mirrors the current flowing through the PFET Q<b>26</b>. The drain of the NFET Q<b>24</b> thereby provides the negative voltage <b>68</b> with a voltage equal to its source-drain voltage drop. The positive <b>66</b> and negative <b>68</b> bias voltages are applied to the delay cells <b>46</b>.</p>
<p id="p-0033" num="0032">Turning now to <figref idref="DRAWINGS">FIG. 7</figref>, a schematic diagram of a delay cell <b>46</b> is shown. A source of a PFET Q<b>27</b> is connected to the supply voltage VDD. A gate of the PFET Q<b>27</b> is connected to the positive bias voltage <b>66</b>. A drain of the PFET Q<b>27</b> is connected to a source of a PFET Q<b>28</b>. A gate of the PFET Q<b>28</b> is connected to the data bit input <b>48</b> of the delay cell <b>46</b>. A drain of the PFET Q<b>28</b> is connected to a drain of an NFET Q<b>29</b>, to one end of a capacitor C<b>1</b>, and to an input of an inverter <b>80</b>. The other end of the capacitor C<b>1</b> is connected to the reference voltage VSS. A source of the NFET Q<b>29</b> is connected to a drain of an NFET Q<b>30</b>. A gate of the NFET Q<b>29</b> is connected to the data bit input <b>48</b> of the delay cell <b>46</b>. A source of the NFET Q<b>30</b> is connected to the reference voltage VSS. A gate of the NFET Q<b>30</b> is connected to the negative bias voltage <b>68</b>. An output of the inverter <b>80</b> provides the delayed data output <b>50</b>.</p>
<p id="p-0034" num="0033">Operation of the delay cell <b>46</b> will now be described. A magnitude of the positive <b>66</b> and negative <b>68</b> bias voltages establishes drain-source resistances of the PFET Q<b>27</b> and the NFET Q<b>30</b>. If a logical 1 is applied to the data bit input <b>48</b>, the PFET Q<b>28</b> turns off and the NFET Q<b>29</b> turns on, thereby allowing the capacitor C<b>1</b> to discharge through the NFETs Q<b>29</b> and Q<b>30</b>. A rate of discharge is determined by the magnitude of the negative bias voltage <b>68</b>. With the capacitor C<b>1</b> discharged, a logical 0 appears at the input of the inverter <b>80</b> and a logical 1 appears at the output of the inverter <b>80</b>. The rate of discharge determines the delay time for the delay cell <b>46</b>. Alternatively, if a logical 0 is applied to the data bit input <b>48</b>, the NFET Q<b>29</b> turns off and the PFET Q<b>28</b> turns on, thereby allowing the capacitor C<b>1</b> to charge through the PFETs Q<b>27</b> and Q<b>28</b>. A rate of charge is determined by the magnitude of the positive bias voltage <b>66</b>. When capacitor C<b>1</b> is charged, a logical 1 appears at the input of the inverter <b>80</b> and a logical 0 appears at the output of the inverter <b>80</b>. The rate of charge is preferably equal to the rate of discharge.</p>
<p id="p-0035" num="0034">Turning now to <figref idref="DRAWINGS">FIG. 8</figref>, waveforms are shown for an example output port circuit <b>40</b> having N=8 cascaded delay cells <b>46</b>, predrivers <b>54</b>, and drivers <b>58</b>. A horizontal axis of each plot indicates time in nanoseconds and a vertical axis of each plot represents volts. The column of plots at a left side of <figref idref="DRAWINGS">FIG. 8</figref> shows waveforms for a rising edge at the output port <b>42</b> caused by a logical 1 being applied to the data input <b>48</b>-<b>1</b> while the OE input <b>52</b> is high.</p>
<p id="p-0036" num="0035">A plot <b>82</b> shows a set of time correlated curves <b>84</b> representing the output signals NN from the predrivers <b>54</b>. Each output signal NN begins rising after its associated cascaded delay cell <b>46</b> propagates the logical 1 data bit.</p>
<p id="p-0037" num="0036">A plot <b>86</b> shows a set of time correlated curves <b>88</b> representing the output signals PP from the predrivers <b>54</b>. Each output signal PP begins falling after its associated cascaded delay cell <b>46</b> propagates the logical 1 data bit.</p>
<p id="p-0038" num="0037">A plot <b>90</b> shows a set of time correlated curves <b>92</b> representing the output signals NP from the predrivers <b>54</b>. Each output signal NP begins falling after its associated cascaded delay cell <b>46</b> propagates the logical 1 data bit.</p>
<p id="p-0039" num="0038">A plot <b>94</b> shows a set of time correlated curves <b>96</b> representing the output signals PN from the predrivers <b>54</b>. Each output signal PN begins rising after its associated cascaded delay cell <b>46</b> propagates the logical 1 data bit.</p>
<p id="p-0040" num="0039">A plot <b>98</b> shows a signal voltage <b>100</b> rising at a controlled slew rate in unison with each driver output port <b>62</b> applying the logical 1 date bit to the output port <b>42</b>. The signal voltage <b>100</b> rises as the drivers <b>58</b> activate in succession according to the output signals NN, PP, NP, and PN.</p>
<p id="p-0041" num="0040">The column of plots at a right side of <figref idref="DRAWINGS">FIG. 8</figref> shows waveforms for a falling edge at the output port <b>42</b> caused by a logical 0 being applied to the data input <b>48</b>-<b>1</b> while the OE input <b>52</b> is high.</p>
<p id="p-0042" num="0041">A plot <b>102</b> shows a set of time correlated curves <b>104</b> representing the output signals NN from the predrivers <b>54</b>. Each output signal NN begins falling after its associated cascaded delay cell <b>46</b> propagates the logical 0 data bit.</p>
<p id="p-0043" num="0042">A plot <b>106</b> shows a set of time correlated curves <b>108</b> representing the output signals PP from the predrivers <b>54</b>. Each output signal PP begins rising after its associated cascaded delay cell <b>46</b> propagates the logical 0 data bit.</p>
<p id="p-0044" num="0043">A plot <b>110</b> shows a set of time correlated curves <b>112</b> representing the output signals NP from the predrivers <b>54</b>. Each output signal NP begins rising after its associated cascaded delay cell <b>46</b> propagates the logical 0 data bit.</p>
<p id="p-0045" num="0044">A plot <b>114</b> shows a set of time correlated curves <b>116</b> representing the output signals PN from the predrivers <b>54</b>. Each output signal PN begins falling after its associated cascaded delay cell <b>46</b> propagates the logical 0 data bit.</p>
<p id="p-0046" num="0045">A plot <b>118</b> shows a signal voltage <b>120</b> falling at a controlled slew rate in unison with each driver output port <b>62</b> applying the logical 0 data bit to the output port <b>42</b>. The signal voltage <b>120</b> falls as the drivers <b>58</b> activate in succession according to the output signals NN, PP, NP, and PN.</p>
<p id="p-0047" num="0046">A time between each successive rising edge and/or each successive falling edge in the families of curves is equal to the delay time of the cascaded delay cells <b>46</b>.</p>
<p id="p-0048" num="0047">Turning now to <figref idref="DRAWINGS">FIG. 9</figref>, families of waveforms are shown for the example output port circuit <b>40</b> having N=8 cascaded delay cells <b>46</b>, predrivers <b>54</b>, and drivers <b>58</b>. Each of the cascaded delay cells <b>46</b> provide the delay time in accordance with the delay time signal <b>44</b>. A horizontal axis of each plot indicates time in nanoseconds and a vertical axis of each plot represents volts. A plot <b>122</b> shows a family of eight rising edge waveforms <b>124</b>. Each rising edge waveform is generated at the output port <b>42</b> with the cascaded delay cells <b>46</b> using a different one of eight discrete delay times. It can be seen from the family of rising edge waveforms <b>124</b> that increasing the delay time decreases the slew rate of the output port <b>42</b>.</p>
<p id="p-0049" num="0048">A plot <b>126</b> shows a family of eight falling edge waveforms <b>128</b>. Each falling edge waveform is generated at the output port <b>42</b> with the cascaded delay cells using a different one of the eight discrete delay times. It can be seen from the family of rising edge waveforms <b>124</b> that decreasing the delay time increases the slew rate of the output port.</p>
<p id="p-0050" num="0049">Those skilled in the art can now appreciate from the foregoing description that the broad teachings of the present invention can be implemented in a variety of forms. Therefore, while this invention has been described in connection with particular examples thereof, the true scope of the invention should not be so limited since other modifications will become apparent to the skilled practitioner upon a study of the drawings, the specification and the following claims.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. A small computer system interface (SCSI) driver circuit having a programmable slew rate, comprising:
<claim-text>N cascaded delay cells, each including:
<claim-text>a data bit input,</claim-text>
<claim-text>a delayed data bit output that communicates with said data bit input of an adjacent one of said N cascaded delay cells, and</claim-text>
<claim-text>a delay time input that receives a programmable delay time value for setting a variable delay between receiving data at said data bit input and generating said delayed data bit output;</claim-text>
</claim-text>
<claim-text>N predrivers that receive an output enable signal, which is independent of said data bit input, and a corresponding one of said N delayed data bit outputs and that generate a predriver output signal based on said output enable and said corresponding one of said N delayed data bit outputs;</claim-text>
<claim-text>N drivers that have inputs that receive predriver output signals from corresponding ones of said N predrivers;</claim-text>
<claim-text>an output port that communicates with outputs of said N drivers.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The SCSI driver circuit of <claim-ref idref="CLM-00001">claim 1</claim-ref> further comprising a delay control module that generates said delay times for said N cascaded delay cells.</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The SCSI driver circuit of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein a bit of data input to a first of said N data bit inputs cascades through said N cascaded delay cells.</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The SCSI driver circuit of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein said N drivers sequentially respond to said outputs of said N predrivers to provide said predetermined slew rate at said output port.</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. The SCSI driver circuit of <claim-ref idref="CLM-00002">claim 2</claim-ref> wherein said delay control module includes:
<claim-text>a digital-to-analog converter (DAC) that receives a digital delay signal and that generates an analog delay signal; and</claim-text>
<claim-text>a bias generator that receives said analog delay signal and that biases said N cascaded delay cells.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. The SCSI driver circuit of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein each of said N cascaded delay cells further comprise a charge storage device that provides said delay time.</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. The SCSI driver circuit of <claim-ref idref="CLM-00006">claim 6</claim-ref> wherein said charge storage device includes a capacitor.</claim-text>
</claim>
<claim id="CLM-00008" num="00008">
<claim-text>8. The SCSI driver circuit of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein said N drivers include H-bridges.</claim-text>
</claim>
<claim id="CLM-00009" num="00009">
<claim-text>9. The SCSI driver circuit of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein each of said N drivers further comprises a current source.</claim-text>
</claim>
<claim id="CLM-00010" num="00010">
<claim-text>10. The SCSI driver circuit of <claim-ref idref="CLM-00009">claim 9</claim-ref> wherein each of said N drivers further comprise a reference current source that provides a reference current for said current sources.</claim-text>
</claim>
<claim id="CLM-00011" num="00011">
<claim-text>11. A computing device comprising a plurality of the SCSI drivers of <claim-ref idref="CLM-00001">claim 1</claim-ref>.</claim-text>
</claim>
<claim id="CLM-00012" num="00012">
<claim-text>12. The SCSI driver circuit of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein each of said N predrivers includes:
<claim-text>an enable input;</claim-text>
<claim-text>a predriver output; and</claim-text>
<claim-text>a mapping circuit that maps a corresponding one of said N delayed data bit outputs and said enable input to a corresponding predriver output signal.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00013" num="00013">
<claim-text>13. A method for operating a small computer system interface (SCSI) driver circuit having a programmable slew rate, comprising:
<claim-text>providing N cascaded delay cells each including a data bit input, a delayed data bit output that communicates with said data bit input of an adjacent one of said N cascaded delay cells, and a delay time input;</claim-text>
<claim-text>programming a delay time value for setting a variable delay between receiving data at said data bit input and generating said delayed data bit output;</claim-text>
<claim-text>receiving an output enable signal, which is independent of said data bit input, and a corresponding one of said N delayed data bit outputs and generating a predriver output signal based on said output enable and said corresponding one of said N delayed data bit outputs;</claim-text>
<claim-text>coupling inputs of N drivers to predriver output signals from corresponding ones of said N predrivers; and</claim-text>
<claim-text>coupling an output port with outputs of said N drivers.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00014" num="00014">
<claim-text>14. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref> further comprising generating said delay times for said N cascaded delay cells.</claim-text>
</claim>
<claim id="CLM-00015" num="00015">
<claim-text>15. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref> further comprising cascading a bit of data input to a first of said N data bit inputs through said N cascaded delay cells.</claim-text>
</claim>
<claim id="CLM-00016" num="00016">
<claim-text>16. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref> further comprising sequentially responding to said outputs of said N predrivers to provide said predetermined slew rate at said output port.</claim-text>
</claim>
<claim id="CLM-00017" num="00017">
<claim-text>17. The method of <claim-ref idref="CLM-00014">claim 14</claim-ref> further comprising:
<claim-text>receiving a digital delay signal;</claim-text>
<claim-text>generating an analog delay signal; and</claim-text>
<claim-text>receiving said analog delay signal and biasing said N cascaded delay cells based thereon.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00018" num="00018">
<claim-text>18. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref> further comprising using a charge storage device to produce said delay time.</claim-text>
</claim>
<claim id="CLM-00019" num="00019">
<claim-text>19. The method of <claim-ref idref="CLM-00017">claim 17</claim-ref> wherein said charge storage device includes a capacitor.</claim-text>
</claim>
<claim id="CLM-00020" num="00020">
<claim-text>20. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref> wherein said N drivers include H-bridges.</claim-text>
</claim>
<claim id="CLM-00021" num="00021">
<claim-text>21. The method of <claim-ref idref="CLM-00013">claim 13</claim-ref> further comprising mapping a corresponding one of said N delayed data bit outputs and said enable input to a corresponding predriver output signal.</claim-text>
</claim>
<claim id="CLM-00022" num="00022">
<claim-text>22. A small computer system interface (SCSI) driver circuit having a programmable slew rate, comprising:
<claim-text>N cascaded delay means for delaying, each including:
<claim-text>a data bit input,</claim-text>
<claim-text>a delayed data bit output that communicates with said data bit input of an adjacent one of said N cascaded delay means, and</claim-text>
<claim-text>a delay time input that receives a programmable delay time value for setting a variable delay between receiving data at said data bit input and generating said delayed data bit output;</claim-text>
</claim-text>
<claim-text>N predriving means for receiving an output enable signal, which is independent of said data bit input, and a corresponding one of said N delayed data bit outputs and for generating a predriver output signal based on said output enable and said corresponding one of said N delayed data bit outputs;</claim-text>
<claim-text>N driving means for driving that have inputs that receive predriver output signals from corresponding ones of said N predriving means;</claim-text>
<claim-text>an output port that communicates with outputs of said N driving means.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00023" num="00023">
<claim-text>23. The SCSI driver circuit of <claim-ref idref="CLM-00022">claim 22</claim-ref> further comprising delay control means for generating said delay times for said N cascaded delay means.</claim-text>
</claim>
<claim id="CLM-00024" num="00024">
<claim-text>24. The SCSI driver circuit of <claim-ref idref="CLM-00022">claim 22</claim-ref> wherein a bit of data input to a first of said N data bit inputs cascades through said N cascaded delay means.</claim-text>
</claim>
<claim id="CLM-00025" num="00025">
<claim-text>25. The SCSI driver circuit of <claim-ref idref="CLM-00022">claim 22</claim-ref> wherein said N driving means sequentially respond to said outputs of said N predriving means to provide said predetermined slew rate at said output port.</claim-text>
</claim>
<claim id="CLM-00026" num="00026">
<claim-text>26. The SCSI driver circuit of <claim-ref idref="CLM-00023">claim 23</claim-ref> wherein said delay control means includes:
<claim-text>converting means for receiving a digital delay signal and for generating an analog delay signal; and</claim-text>
<claim-text>bias generating means for receiving said analog delay signal and for biasing said N cascaded delay means.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00027" num="00027">
<claim-text>27. The SCSI driver circuit of <claim-ref idref="CLM-00022">claim 22</claim-ref> wherein each of said N cascaded delay means further comprise charge storing means for providing said delay time.</claim-text>
</claim>
<claim id="CLM-00028" num="00028">
<claim-text>28. The SCSI driver circuit of <claim-ref idref="CLM-00027">claim 27</claim-ref> wherein said charge storage means includes a capacitor.</claim-text>
</claim>
<claim id="CLM-00029" num="00029">
<claim-text>29. The SCSI driver circuit of <claim-ref idref="CLM-00022">claim 22</claim-ref> wherein said N driving means include H-bridges.</claim-text>
</claim>
<claim id="CLM-00030" num="00030">
<claim-text>30. The SCSI driver circuit of <claim-ref idref="CLM-00022">claim 22</claim-ref> wherein each of said N driving means further comprises current means for supplying current.</claim-text>
</claim>
<claim id="CLM-00031" num="00031">
<claim-text>31. The SCSI driver circuit of <claim-ref idref="CLM-00030">claim 30</claim-ref> wherein each of said N driving means further comprise reference current means for providing a reference current for said current means.</claim-text>
</claim>
<claim id="CLM-00032" num="00032">
<claim-text>32. A computing device comprising a plurality of the SCSI driver circuits of <claim-ref idref="CLM-00022">claim 22</claim-ref>.</claim-text>
</claim>
<claim id="CLM-00033" num="00033">
<claim-text>33. The SCSI driver circuit of <claim-ref idref="CLM-00022">claim 22</claim-ref> wherein each of said N predriving means includes:
<claim-text>an enable input;</claim-text>
<claim-text>a predriver output; and</claim-text>
<claim-text>mapping means for mapping a corresponding one of said N delayed data bit outputs and said enable input to a corresponding predrivers output signal.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00034" num="00034">
<claim-text>34. A driver circuit having a programmable slew rate, comprising:
<claim-text>N cascaded delay means for delaying, each including:
<claim-text>a data bit input,</claim-text>
<claim-text>a delayed data bit output that communicates with said data bit input of an adjacent one of said N cascaded delay means, and</claim-text>
<claim-text>a delay time input that receives a programmable delay time value for setting a variable delay between receiving data at said data bit input and generating said delayed data bit output;</claim-text>
</claim-text>
<claim-text>N predriving means for receiving an output enable signal, which is independent of said data bit input, and a corresponding one of said N delayed data bit outputs and for generating a predriver output signal based on said output enable and said corresponding one of said N delayed data bit outputs;</claim-text>
<claim-text>N driving means for driving that have inputs that receive predriver output signals from corresponding ones of said N predriving means;</claim-text>
<claim-text>an output port that communicates with outputs of said N driving means.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00035" num="00035">
<claim-text>35. A driver circuit having a programmable slew rate, comprising:
<claim-text>N cascaded delay cells, each including:</claim-text>
<claim-text>a data bit input,</claim-text>
<claim-text>a delayed data bit output that communicates with said data bit input of an adjacent one of said N cascaded delay cells, and</claim-text>
<claim-text>a delay time input that receives a programmable delay time value for setting a variable delay between receiving data at said data bit input and generating said delayed data bit output;</claim-text>
<claim-text>N predrivers that receive an output enable signal, which is independent of said data bit input, and a corresponding one of said N delayed data bit outputs and that generate a predriver output signal based on said output enable and said corresponding one of said N delayed data bit outputs;</claim-text>
<claim-text>N drivers that have inputs that receive predriver output signals from corresponding ones of said N predrivers;</claim-text>
<claim-text>an output port that communicates with outputs of said N drivers.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00036" num="00036">
<claim-text>36. A method for operating a driver circuit having programmable slew rate, comprising:
<claim-text>providing N cascaded delay cells each including a data bit input, a delayed data bit output that communicates with said data bit input of an adjacent one of said N cascaded delay cells, and a delay time input;</claim-text>
<claim-text>programming a delay time value for setting a variable delay between receiving data at said data bit input and generating said delayed data bit output;</claim-text>
<claim-text>receiving an output enable signal, which is independent of said data bit input, and a corresponding one of said N delayed data bit outputs and generating a predriver output signal based on said output enable and said corresponding one of said N delayed data bit outputs;</claim-text>
<claim-text>coupling inputs of N drivers to predriver output signals from corresponding ones of said N predrivers; and</claim-text>
<claim-text>coupling an output port with outputs of said N drivers.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00037" num="00037">
<claim-text>37. The SCSI driver circuit of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein each of said N predrivers generate a plurality of predriver output signals based on said output enable signal and one of said N delayed data bit outputs.</claim-text>
</claim>
<claim id="CLM-00038" num="00038">
<claim-text>38. The SCSI driver circuit of <claim-ref idref="CLM-00037">claim 37</claim-ref> wherein each of said N drivers receive said plurality of predriver output signals.</claim-text>
</claim>
<claim id="CLM-00039" num="00039">
<claim-text>39. The SCSI driver circuit of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein said N drivers operate in a 3-state or a binary state based on said output enable signal.</claim-text>
</claim>
<claim id="CLM-00040" num="00040">
<claim-text>40. The SCSI driver circuit of <claim-ref idref="CLM-00001">claim 1</claim-ref> wherein said predriver output signal is the same as one of said N delayed data bit outputs or one of said N predrivers are in a 3-state based on said output enable signal.</claim-text>
</claim>
</claims>
</us-patent-grant>
