

================================================================
== Vitis HLS Report for 'v_hcresampler_core'
================================================================
* Date:           Mon Aug 29 12:25:36 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.907 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min    |    max    | min |     max    |   Type  |
    +---------+------------+-----------+-----------+-----+------------+---------+
    |        3|  1073971195|  16.875 ns|  6.041 sec|    3|  1073971195|       no|
    +---------+------------+-----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152  |v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2  |        6|    32772|  33.750 ns|  0.184 ms|    6|  32772|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                     |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_1634_1  |        0|  1073971192|  2 ~ 32776|          -|          -|  0 ~ 32767|        no|
        +---------------------+---------+------------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 7 
7 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.05>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 8 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05191009_lcssa1031 = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_0_0_0_05191009_lcssa1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01011_lcssa1034 = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_1_0_0_01011_lcssa1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_2_0_0_01013_lcssa1037 = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_2_0_0_01013_lcssa1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05191015_lcssa1040 = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_0_0_0_05191015_lcssa1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01017_lcssa1043 = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_1_0_0_01017_lcssa1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_1_0_0_01021_lcssa1046 = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_1_0_0_01021_lcssa1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_lcssa1066 = alloca i32 1"   --->   Operation 15 'alloca' 'p_lcssa1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_lcssa10541072 = alloca i32 1"   --->   Operation 16 'alloca' 'p_lcssa10541072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_lcssa10561078 = alloca i32 1"   --->   Operation 17 'alloca' 'p_lcssa10561078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_lcssa10571081 = alloca i32 1"   --->   Operation 18 'alloca' 'p_lcssa10571081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0511_21058_lcssa1084 = alloca i32 1"   --->   Operation 19 'alloca' 'p_0_0_0_0_0511_21058_lcssa1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_21061_lcssa1087 = alloca i32 1"   --->   Operation 20 'alloca' 'p_0_0_0_0_0_21061_lcssa1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V = alloca i32 1"   --->   Operation 21 'alloca' 'pixbuf_y_val_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_15 = alloca i32 1"   --->   Operation 22 'alloca' 'pixbuf_y_val_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_16 = alloca i32 1"   --->   Operation 23 'alloca' 'pixbuf_y_val_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_17 = alloca i32 1"   --->   Operation 24 'alloca' 'pixbuf_y_val_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_18 = alloca i32 1"   --->   Operation 25 'alloca' 'pixbuf_y_val_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.05ns)   --->   "%p_read_4 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 26 'read' 'p_read_4' <Predicate = true> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_20_loc = alloca i64 1"   --->   Operation 27 'alloca' 'pixbuf_y_val_V_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln1634 = store i15 0, i15 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 28 'store' 'store_ln1634' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%WidthIn_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %WidthIn" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632]   --->   Operation 29 'read' 'WidthIn_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node loopWidth)   --->   "%select_ln1632_2 = select i1 %p_read_4, i16 0, i16 5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632]   --->   Operation 30 'select' 'select_ln1632_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.07ns) (out node of the LUT)   --->   "%loopWidth = add i16 %WidthIn_read, i16 %select_ln1632_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632]   --->   Operation 31 'add' 'loopWidth' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln1597 = trunc i16 %loopWidth" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1597]   --->   Operation 32 'trunc' 'trunc_ln1597' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.42>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %WidthIn, void "   --->   Operation 33 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i16 %Height, void "   --->   Operation 34 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_upsampled, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in, void @empty_11, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%loopHeight = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %Height" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1596]   --->   Operation 37 'read' 'loopHeight' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.98ns)   --->   "%select_ln1632 = select i1 %p_read_4, i3 0, i3 5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632]   --->   Operation 38 'select' 'select_ln1632' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (2.42ns)   --->   "%cmp361000 = icmp_sgt  i16 %loopWidth, i16 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1632]   --->   Operation 39 'icmp' 'cmp361000' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln1634 = br void %VITIS_LOOP_1636_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 40 'br' 'br_ln1634' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.42>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%y_3 = load i15 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 41 'load' 'y_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1634 = zext i15 %y_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 42 'zext' 'zext_ln1634' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (2.42ns)   --->   "%icmp_ln1634 = icmp_slt  i16 %zext_ln1634, i16 %loopHeight" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 43 'icmp' 'icmp_ln1634' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32767, i64 0"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.94ns)   --->   "%y_4 = add i15 %y_3, i15 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 45 'add' 'y_4' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln1634 = br i1 %icmp_ln1634, void %for.end455.loopexit, void %VITIS_LOOP_1636_2.split" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 46 'br' 'br_ln1634' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln1610 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1610]   --->   Operation 47 'specloopname' 'specloopname_ln1610' <Predicate = (icmp_ln1634)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1636 = br i1 %cmp361000, void %for.inc453, void %for.body37.preheader" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1636]   --->   Operation 48 'br' 'br_ln1636' <Predicate = (icmp_ln1634)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_16_load = load i8 %pixbuf_y_val_V_16"   --->   Operation 49 'load' 'pixbuf_y_val_V_16_load' <Predicate = (icmp_ln1634 & cmp361000)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_17_load = load i8 %pixbuf_y_val_V_17"   --->   Operation 50 'load' 'pixbuf_y_val_V_17_load' <Predicate = (icmp_ln1634 & cmp361000)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_18_load = load i8 %pixbuf_y_val_V_18"   --->   Operation 51 'load' 'pixbuf_y_val_V_18_load' <Predicate = (icmp_ln1634 & cmp361000)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 52 'wait' 'empty' <Predicate = (icmp_ln1634 & cmp361000)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln1792 = ret" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1792]   --->   Operation 53 'ret' 'ret_ln1792' <Predicate = (!icmp_ln1634)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.90>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%p_0_0_0_0_05191015_lcssa1040_load = load i8 %p_0_0_0_0_05191015_lcssa1040"   --->   Operation 54 'load' 'p_0_0_0_0_05191015_lcssa1040_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_load = load i8 %pixbuf_y_val_V"   --->   Operation 55 'load' 'pixbuf_y_val_V_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [2/2] (3.90ns)   --->   "%call_ln1597 = call void @v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2, i8 %pixbuf_y_val_V_18_load, i8 %pixbuf_y_val_V_17_load, i8 %pixbuf_y_val_V_16_load, i8 %pixbuf_y_val_V_load, i8 %p_0_0_0_0_05191015_lcssa1040_load, i15 %trunc_ln1597, i3 %select_ln1632, i16 %WidthIn_read, i24 %stream_in, i24 %stream_upsampled, i1 %p_read_4, i8 %pixbuf_y_val_V_18, i8 %pixbuf_y_val_V_17, i8 %pixbuf_y_val_V_16, i8 %pixbuf_y_val_V_15, i8 %pixbuf_y_val_V_20_loc, i8 %p_0_0_0_0_0_21061_lcssa1087, i8 %p_0_0_0_0_0511_21058_lcssa1084, i8 %p_lcssa10571081, i8 %p_lcssa10561078, i8 %p_lcssa10541072, i8 %p_lcssa1066, i8 %p_0_1_0_0_01021_lcssa1046, i8 %p_0_1_0_0_01017_lcssa1043, i8 %p_0_2_0_0_01013_lcssa1037, i8 %p_0_1_0_0_01011_lcssa1034, i8 %p_0_0_0_0_05191009_lcssa1031" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1597]   --->   Operation 56 'call' 'call_ln1597' <Predicate = true> <Delay = 3.90> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln1597 = call void @v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2, i8 %pixbuf_y_val_V_18_load, i8 %pixbuf_y_val_V_17_load, i8 %pixbuf_y_val_V_16_load, i8 %pixbuf_y_val_V_load, i8 %p_0_0_0_0_05191015_lcssa1040_load, i15 %trunc_ln1597, i3 %select_ln1632, i16 %WidthIn_read, i24 %stream_in, i24 %stream_upsampled, i1 %p_read_4, i8 %pixbuf_y_val_V_18, i8 %pixbuf_y_val_V_17, i8 %pixbuf_y_val_V_16, i8 %pixbuf_y_val_V_15, i8 %pixbuf_y_val_V_20_loc, i8 %p_0_0_0_0_0_21061_lcssa1087, i8 %p_0_0_0_0_0511_21058_lcssa1084, i8 %p_lcssa10571081, i8 %p_lcssa10561078, i8 %p_lcssa10541072, i8 %p_lcssa1066, i8 %p_0_1_0_0_01021_lcssa1046, i8 %p_0_1_0_0_01017_lcssa1043, i8 %p_0_2_0_0_01013_lcssa1037, i8 %p_0_1_0_0_01011_lcssa1034, i8 %p_0_0_0_0_05191009_lcssa1031" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1597]   --->   Operation 57 'call' 'call_ln1597' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_20_loc_load = load i8 %pixbuf_y_val_V_20_loc"   --->   Operation 58 'load' 'pixbuf_y_val_V_20_loc_load' <Predicate = (cmp361000)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_20_loc_load, i8 %pixbuf_y_val_V"   --->   Operation 59 'store' 'store_ln0' <Predicate = (cmp361000)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_20_loc_load, i8 %p_0_0_0_0_05191015_lcssa1040"   --->   Operation 60 'store' 'store_ln0' <Predicate = (cmp361000)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc453"   --->   Operation 61 'br' 'br_ln0' <Predicate = (cmp361000)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln1634 = store i15 %y_4, i15 %y" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 62 'store' 'store_ln1634' <Predicate = true> <Delay = 1.58>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln1634 = br void %VITIS_LOOP_1636_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hsc_0_synth_1/prj/sol/.autopilot/db/v_hscaler.cpp:1634]   --->   Operation 63 'br' 'br_ln1634' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ WidthIn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_upsampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                                 (alloca           ) [ 01111111]
p_0_0_0_0_05191009_lcssa1031      (alloca           ) [ 00111111]
p_0_1_0_0_01011_lcssa1034         (alloca           ) [ 00111111]
p_0_2_0_0_01013_lcssa1037         (alloca           ) [ 00111111]
p_0_0_0_0_05191015_lcssa1040      (alloca           ) [ 00111111]
p_0_1_0_0_01017_lcssa1043         (alloca           ) [ 00111111]
p_0_1_0_0_01021_lcssa1046         (alloca           ) [ 00111111]
p_lcssa1066                       (alloca           ) [ 00111111]
p_lcssa10541072                   (alloca           ) [ 00111111]
p_lcssa10561078                   (alloca           ) [ 00111111]
p_lcssa10571081                   (alloca           ) [ 00111111]
p_0_0_0_0_0511_21058_lcssa1084    (alloca           ) [ 00111111]
p_0_0_0_0_0_21061_lcssa1087       (alloca           ) [ 00111111]
pixbuf_y_val_V                    (alloca           ) [ 00111111]
pixbuf_y_val_V_15                 (alloca           ) [ 00111111]
pixbuf_y_val_V_16                 (alloca           ) [ 00111111]
pixbuf_y_val_V_17                 (alloca           ) [ 00111111]
pixbuf_y_val_V_18                 (alloca           ) [ 00111111]
p_read_4                          (read             ) [ 00111111]
pixbuf_y_val_V_20_loc             (alloca           ) [ 00111111]
store_ln1634                      (store            ) [ 00000000]
WidthIn_read                      (read             ) [ 00011111]
select_ln1632_2                   (select           ) [ 00000000]
loopWidth                         (add              ) [ 00010000]
trunc_ln1597                      (trunc            ) [ 00011111]
specstablecontent_ln0             (specstablecontent) [ 00000000]
specstablecontent_ln0             (specstablecontent) [ 00000000]
specinterface_ln0                 (specinterface    ) [ 00000000]
specinterface_ln0                 (specinterface    ) [ 00000000]
loopHeight                        (read             ) [ 00001111]
select_ln1632                     (select           ) [ 00001111]
cmp361000                         (icmp             ) [ 00001111]
br_ln1634                         (br               ) [ 00000000]
y_3                               (load             ) [ 00000000]
zext_ln1634                       (zext             ) [ 00000000]
icmp_ln1634                       (icmp             ) [ 00001111]
speclooptripcount_ln0             (speclooptripcount) [ 00000000]
y_4                               (add              ) [ 00000111]
br_ln1634                         (br               ) [ 00000000]
specloopname_ln1610               (specloopname     ) [ 00000000]
br_ln1636                         (br               ) [ 00000000]
pixbuf_y_val_V_16_load            (load             ) [ 00000110]
pixbuf_y_val_V_17_load            (load             ) [ 00000110]
pixbuf_y_val_V_18_load            (load             ) [ 00000110]
empty                             (wait             ) [ 00000000]
ret_ln1792                        (ret              ) [ 00000000]
p_0_0_0_0_05191015_lcssa1040_load (load             ) [ 00000010]
pixbuf_y_val_V_load               (load             ) [ 00000010]
call_ln1597                       (call             ) [ 00000000]
pixbuf_y_val_V_20_loc_load        (load             ) [ 00000000]
store_ln0                         (store            ) [ 00000000]
store_ln0                         (store            ) [ 00000000]
br_ln0                            (br               ) [ 00000000]
store_ln1634                      (store            ) [ 00000000]
br_ln1634                         (br               ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="WidthIn">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WidthIn"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_upsampled">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_upsampled"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="y_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_0_0_0_0_05191009_lcssa1031_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_05191009_lcssa1031/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_0_1_0_0_01011_lcssa1034_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_01011_lcssa1034/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_0_2_0_0_01013_lcssa1037_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_2_0_0_01013_lcssa1037/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_0_0_0_0_05191015_lcssa1040_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_05191015_lcssa1040/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_0_1_0_0_01017_lcssa1043_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_01017_lcssa1043/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_0_1_0_0_01021_lcssa1046_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_01021_lcssa1046/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_lcssa1066_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa1066/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_lcssa10541072_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa10541072/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_lcssa10561078_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa10561078/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_lcssa10571081_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa10571081/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="p_0_0_0_0_0511_21058_lcssa1084_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0511_21058_lcssa1084/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_0_0_0_0_0_21061_lcssa1087_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0_21061_lcssa1087/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="pixbuf_y_val_V_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="pixbuf_y_val_V_15_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_15/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="pixbuf_y_val_V_16_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_16/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="pixbuf_y_val_V_17_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_17/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="pixbuf_y_val_V_18_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_18/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="pixbuf_y_val_V_20_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_val_V_20_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read_4_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="WidthIn_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="WidthIn_read/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="loopHeight_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopHeight/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="2"/>
<pin id="155" dir="0" index="2" bw="8" slack="2"/>
<pin id="156" dir="0" index="3" bw="8" slack="2"/>
<pin id="157" dir="0" index="4" bw="8" slack="0"/>
<pin id="158" dir="0" index="5" bw="8" slack="0"/>
<pin id="159" dir="0" index="6" bw="15" slack="3"/>
<pin id="160" dir="0" index="7" bw="3" slack="2"/>
<pin id="161" dir="0" index="8" bw="16" slack="3"/>
<pin id="162" dir="0" index="9" bw="24" slack="0"/>
<pin id="163" dir="0" index="10" bw="24" slack="0"/>
<pin id="164" dir="0" index="11" bw="1" slack="4"/>
<pin id="165" dir="0" index="12" bw="8" slack="4"/>
<pin id="166" dir="0" index="13" bw="8" slack="4"/>
<pin id="167" dir="0" index="14" bw="8" slack="4"/>
<pin id="168" dir="0" index="15" bw="8" slack="4"/>
<pin id="169" dir="0" index="16" bw="8" slack="4"/>
<pin id="170" dir="0" index="17" bw="8" slack="4"/>
<pin id="171" dir="0" index="18" bw="8" slack="4"/>
<pin id="172" dir="0" index="19" bw="8" slack="4"/>
<pin id="173" dir="0" index="20" bw="8" slack="4"/>
<pin id="174" dir="0" index="21" bw="8" slack="4"/>
<pin id="175" dir="0" index="22" bw="8" slack="4"/>
<pin id="176" dir="0" index="23" bw="8" slack="4"/>
<pin id="177" dir="0" index="24" bw="8" slack="4"/>
<pin id="178" dir="0" index="25" bw="8" slack="4"/>
<pin id="179" dir="0" index="26" bw="8" slack="4"/>
<pin id="180" dir="0" index="27" bw="8" slack="4"/>
<pin id="181" dir="1" index="28" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1597/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln1634_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="15" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1634/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="select_ln1632_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="1"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="4" slack="0"/>
<pin id="194" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1632_2/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="loopWidth_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="4" slack="0"/>
<pin id="200" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loopWidth/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="trunc_ln1597_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1597/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="select_ln1632_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="2"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="3" slack="0"/>
<pin id="211" dir="1" index="3" bw="3" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1632/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="cmp361000_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="1"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp361000/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="y_3_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="15" slack="3"/>
<pin id="221" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_3/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln1634_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="15" slack="0"/>
<pin id="224" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1634/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln1634_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="15" slack="0"/>
<pin id="228" dir="0" index="1" bw="16" slack="1"/>
<pin id="229" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1634/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="y_4_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="15" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_4/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="pixbuf_y_val_V_16_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="3"/>
<pin id="239" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_16_load/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="pixbuf_y_val_V_17_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="3"/>
<pin id="242" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_17_load/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="pixbuf_y_val_V_18_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="3"/>
<pin id="245" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_18_load/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_0_0_0_0_05191015_lcssa1040_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="4"/>
<pin id="248" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_05191015_lcssa1040_load/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="pixbuf_y_val_V_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="4"/>
<pin id="252" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_load/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="pixbuf_y_val_V_20_loc_load_load_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="6"/>
<pin id="256" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_val_V_20_loc_load/7 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln0_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="8" slack="6"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln0_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="6"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/7 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln1634_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="15" slack="3"/>
<pin id="269" dir="0" index="1" bw="15" slack="6"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1634/7 "/>
</bind>
</comp>

<comp id="271" class="1005" name="y_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="15" slack="0"/>
<pin id="273" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="278" class="1005" name="p_0_0_0_0_05191009_lcssa1031_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="4"/>
<pin id="280" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_05191009_lcssa1031 "/>
</bind>
</comp>

<comp id="283" class="1005" name="p_0_1_0_0_01011_lcssa1034_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="4"/>
<pin id="285" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_01011_lcssa1034 "/>
</bind>
</comp>

<comp id="288" class="1005" name="p_0_2_0_0_01013_lcssa1037_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="4"/>
<pin id="290" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_01013_lcssa1037 "/>
</bind>
</comp>

<comp id="293" class="1005" name="p_0_0_0_0_05191015_lcssa1040_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="4"/>
<pin id="295" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_05191015_lcssa1040 "/>
</bind>
</comp>

<comp id="299" class="1005" name="p_0_1_0_0_01017_lcssa1043_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="4"/>
<pin id="301" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_01017_lcssa1043 "/>
</bind>
</comp>

<comp id="304" class="1005" name="p_0_1_0_0_01021_lcssa1046_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="4"/>
<pin id="306" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_01021_lcssa1046 "/>
</bind>
</comp>

<comp id="309" class="1005" name="p_lcssa1066_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="4"/>
<pin id="311" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_lcssa1066 "/>
</bind>
</comp>

<comp id="314" class="1005" name="p_lcssa10541072_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="4"/>
<pin id="316" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_lcssa10541072 "/>
</bind>
</comp>

<comp id="319" class="1005" name="p_lcssa10561078_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="4"/>
<pin id="321" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_lcssa10561078 "/>
</bind>
</comp>

<comp id="324" class="1005" name="p_lcssa10571081_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="4"/>
<pin id="326" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_lcssa10571081 "/>
</bind>
</comp>

<comp id="329" class="1005" name="p_0_0_0_0_0511_21058_lcssa1084_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="4"/>
<pin id="331" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0511_21058_lcssa1084 "/>
</bind>
</comp>

<comp id="334" class="1005" name="p_0_0_0_0_0_21061_lcssa1087_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="4"/>
<pin id="336" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0_21061_lcssa1087 "/>
</bind>
</comp>

<comp id="339" class="1005" name="pixbuf_y_val_V_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="4"/>
<pin id="341" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V "/>
</bind>
</comp>

<comp id="345" class="1005" name="pixbuf_y_val_V_15_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="4"/>
<pin id="347" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_15 "/>
</bind>
</comp>

<comp id="350" class="1005" name="pixbuf_y_val_V_16_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="3"/>
<pin id="352" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_16 "/>
</bind>
</comp>

<comp id="356" class="1005" name="pixbuf_y_val_V_17_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="8" slack="3"/>
<pin id="358" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_17 "/>
</bind>
</comp>

<comp id="362" class="1005" name="pixbuf_y_val_V_18_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="3"/>
<pin id="364" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_18 "/>
</bind>
</comp>

<comp id="368" class="1005" name="p_read_4_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="1"/>
<pin id="370" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="375" class="1005" name="pixbuf_y_val_V_20_loc_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="4"/>
<pin id="377" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_20_loc "/>
</bind>
</comp>

<comp id="381" class="1005" name="WidthIn_read_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="3"/>
<pin id="383" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="WidthIn_read "/>
</bind>
</comp>

<comp id="386" class="1005" name="loopWidth_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="1"/>
<pin id="388" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="391" class="1005" name="trunc_ln1597_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="15" slack="3"/>
<pin id="393" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln1597 "/>
</bind>
</comp>

<comp id="396" class="1005" name="loopHeight_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="1"/>
<pin id="398" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="loopHeight "/>
</bind>
</comp>

<comp id="401" class="1005" name="select_ln1632_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="3" slack="2"/>
<pin id="403" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln1632 "/>
</bind>
</comp>

<comp id="406" class="1005" name="cmp361000_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp361000 "/>
</bind>
</comp>

<comp id="413" class="1005" name="y_4_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="15" slack="3"/>
<pin id="415" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="y_4 "/>
</bind>
</comp>

<comp id="418" class="1005" name="pixbuf_y_val_V_16_load_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="2"/>
<pin id="420" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_16_load "/>
</bind>
</comp>

<comp id="423" class="1005" name="pixbuf_y_val_V_17_load_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="8" slack="2"/>
<pin id="425" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_17_load "/>
</bind>
</comp>

<comp id="428" class="1005" name="pixbuf_y_val_V_18_load_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="2"/>
<pin id="430" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_val_V_18_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="182"><net_src comp="56" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="152" pin=9"/></net>

<net id="184"><net_src comp="8" pin="0"/><net_sink comp="152" pin=10"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="140" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="38" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="20" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="219" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="219" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="48" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="152" pin=5"/></net>

<net id="253"><net_src comp="250" pin="1"/><net_sink comp="152" pin=4"/></net>

<net id="261"><net_src comp="254" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="254" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="274"><net_src comp="58" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="276"><net_src comp="271" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="277"><net_src comp="271" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="281"><net_src comp="62" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="152" pin=27"/></net>

<net id="286"><net_src comp="66" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="152" pin=26"/></net>

<net id="291"><net_src comp="70" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="152" pin=25"/></net>

<net id="296"><net_src comp="74" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="302"><net_src comp="78" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="152" pin=24"/></net>

<net id="307"><net_src comp="82" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="152" pin=23"/></net>

<net id="312"><net_src comp="86" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="152" pin=22"/></net>

<net id="317"><net_src comp="90" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="152" pin=21"/></net>

<net id="322"><net_src comp="94" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="152" pin=20"/></net>

<net id="327"><net_src comp="98" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="152" pin=19"/></net>

<net id="332"><net_src comp="102" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="152" pin=18"/></net>

<net id="337"><net_src comp="106" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="152" pin=17"/></net>

<net id="342"><net_src comp="110" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="348"><net_src comp="114" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="152" pin=15"/></net>

<net id="353"><net_src comp="118" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="152" pin=14"/></net>

<net id="359"><net_src comp="122" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="152" pin=13"/></net>

<net id="365"><net_src comp="126" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="152" pin=12"/></net>

<net id="371"><net_src comp="134" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="152" pin=11"/></net>

<net id="378"><net_src comp="130" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="152" pin=16"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="384"><net_src comp="140" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="152" pin=8"/></net>

<net id="389"><net_src comp="197" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="394"><net_src comp="203" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="152" pin=6"/></net>

<net id="399"><net_src comp="146" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="404"><net_src comp="207" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="152" pin=7"/></net>

<net id="409"><net_src comp="214" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="416"><net_src comp="231" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="421"><net_src comp="237" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="152" pin=3"/></net>

<net id="426"><net_src comp="240" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="431"><net_src comp="243" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="152" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_upsampled | {5 6 }
 - Input state : 
	Port: v_hcresampler_core : stream_in | {5 6 }
	Port: v_hcresampler_core : Height | {3 }
	Port: v_hcresampler_core : WidthIn | {2 }
	Port: v_hcresampler_core : p_read | {1 }
  - Chain level:
	State 1
		store_ln1634 : 1
	State 2
		loopWidth : 1
		trunc_ln1597 : 2
	State 3
	State 4
		zext_ln1634 : 1
		icmp_ln1634 : 2
		y_4 : 1
		br_ln1634 : 3
	State 5
		call_ln1597 : 1
	State 6
	State 7
		store_ln0 : 1
		store_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|
| Operation|                      Functional Unit                     |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|
|   call   | grp_v_hcresampler_core_Pipeline_VITIS_LOOP_1636_2_fu_152 |  1.588  |   142   |   248   |
|----------|----------------------------------------------------------|---------|---------|---------|
|    add   |                     loopWidth_fu_197                     |    0    |    0    |    23   |
|          |                        y_4_fu_231                        |    0    |    0    |    20   |
|----------|----------------------------------------------------------|---------|---------|---------|
|   icmp   |                     cmp361000_fu_214                     |    0    |    0    |    13   |
|          |                    icmp_ln1634_fu_226                    |    0    |    0    |    13   |
|----------|----------------------------------------------------------|---------|---------|---------|
|  select  |                  select_ln1632_2_fu_190                  |    0    |    0    |    4    |
|          |                   select_ln1632_fu_207                   |    0    |    0    |    3    |
|----------|----------------------------------------------------------|---------|---------|---------|
|          |                   p_read_4_read_fu_134                   |    0    |    0    |    0    |
|   read   |                 WidthIn_read_read_fu_140                 |    0    |    0    |    0    |
|          |                  loopHeight_read_fu_146                  |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   trunc  |                    trunc_ln1597_fu_203                   |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   zext   |                    zext_ln1634_fu_222                    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|
|   Total  |                                                          |  1.588  |   142   |   324   |
|----------|----------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|         WidthIn_read_reg_381         |   16   |
|           cmp361000_reg_406          |    1   |
|          loopHeight_reg_396          |   16   |
|           loopWidth_reg_386          |   16   |
|p_0_0_0_0_0511_21058_lcssa1084_reg_329|    8   |
| p_0_0_0_0_05191009_lcssa1031_reg_278 |    8   |
| p_0_0_0_0_05191015_lcssa1040_reg_293 |    8   |
|  p_0_0_0_0_0_21061_lcssa1087_reg_334 |    8   |
|   p_0_1_0_0_01011_lcssa1034_reg_283  |    8   |
|   p_0_1_0_0_01017_lcssa1043_reg_299  |    8   |
|   p_0_1_0_0_01021_lcssa1046_reg_304  |    8   |
|   p_0_2_0_0_01013_lcssa1037_reg_288  |    8   |
|        p_lcssa10541072_reg_314       |    8   |
|        p_lcssa10561078_reg_319       |    8   |
|        p_lcssa10571081_reg_324       |    8   |
|          p_lcssa1066_reg_309         |    8   |
|           p_read_4_reg_368           |    1   |
|       pixbuf_y_val_V_15_reg_345      |    8   |
|    pixbuf_y_val_V_16_load_reg_418    |    8   |
|       pixbuf_y_val_V_16_reg_350      |    8   |
|    pixbuf_y_val_V_17_load_reg_423    |    8   |
|       pixbuf_y_val_V_17_reg_356      |    8   |
|    pixbuf_y_val_V_18_load_reg_428    |    8   |
|       pixbuf_y_val_V_18_reg_362      |    8   |
|     pixbuf_y_val_V_20_loc_reg_375    |    8   |
|        pixbuf_y_val_V_reg_339        |    8   |
|         select_ln1632_reg_401        |    3   |
|         trunc_ln1597_reg_391         |   15   |
|              y_4_reg_413             |   15   |
|               y_reg_271              |   15   |
+--------------------------------------+--------+
|                 Total                |   266  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   142  |   324  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   266  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   408  |   324  |
+-----------+--------+--------+--------+
