#
# Clocking
#
NET  clk_trc	      	LOC="AH15";  # Bank 4, Vcco=3.3V, No DCI
NET  clk_trc		IOSTANDARD="LVCMOS33";
NET  clk_trc		TNM_NET = "clk_trc";

TIMESPEC TS_clk = PERIOD "clk_trc" 10 ns HIGH 50 %;

#
# CPU Reset
#
NET  rst_in_n		LOC="E9";    # Bank 20, Vcco=3.3V, DCI using 49.9 ohm
NET  rst_in_n		IOSTANDARD="LVCMOS33";
NET  rst_in_n		PULLUP;

#
# LED line
#
NET  led<0>		LOC="H18";   # Bank 3, Vcco=2.5V, No DCI
NET  led<1>           	LOC="L18";   # Bank 3, Vcco=2.5V, No DCI
NET  led<2>           	LOC="G15";   # Bank 3, Vcco=2.5V, No DCI
NET  led<3>           	LOC="AD26";  # Bank 21, Vcco=1.8V, DCI using 49.9 ohm
NET  led<4>           	LOC="G16";   # Bank 3, Vcco=2.5V, No DCI
NET  led<5>           	LOC="AD25";  # Bank 21, Vcco=1.8V, DCI using 49.9 ohm
NET  led<6>           	LOC="AD24";  # Bank 21, Vcco=1.8V, DCI using 49.9 ohm
NET  led<7>           	LOC="AE24";  # Bank 21, Vcco=1.8V, DCI using 49.9 ohm
NET  led<0>		IOSTANDARD="LVCMOS25";
NET  led<1>		IOSTANDARD="LVCMOS25";
NET  led<2>		IOSTANDARD="LVCMOS25";
NET  led<3>		IOSTANDARD="LVCMOS18";
NET  led<4>		IOSTANDARD="LVCMOS25";
NET  led<5>		IOSTANDARD="LVCMOS18";
NET  led<6>		IOSTANDARD="LVCMOS18";
NET  led<7>		IOSTANDARD="LVCMOS18";
NET  led[*]		SLEW=SLOW;

#########
# Tracing
#########


NET  CLK_FPGA_N           LOC="K19";   # Bank 3, Vcco=2.5V, No DCI      
NET  CLK_FPGA_P           LOC="L19";   # Bank 3, Vcco=2.5V, No DCI      
NET "CLK_FPGA_*" 	  IOSTANDARD = "LVDS_25";
NET  CLK_FPGA_P   	  TNM_NET    = "clk_fpga";

TIMESPEC TS_clk_fpga = PERIOD "clk_fpga" 5 ns HIGH 50 %;

# clk_sys is derived from clk_cpga. Translate generates new group "ethclockgen_clk_125mhz".

# Cross Clock Timing Specification
TIMESPEC "TS_cross1" = FROM "ethclockgen_clk_125mhz" TO "clk_trc" 10 ns;
TIMESPEC "TS_cross2" = FROM "clk_trc" TO "ethclockgen_clk_125mhz" 10 ns;

# NET "PHY_TXCLK" CLOCK_DEDICATED_ROUTE = FALSE;

#
# Ethernet PHY
#
# Set Jumper J20 to 3-5 & 4-6 to select 2.5 V for VCCO_EXP (Bank 11 and 13)
#
NET  PHY_COL              LOC="B32";   # Bank 11, Vcco=2.5V or 3.3V user selectable by J20      
NET  PHY_CRS              LOC="E34";   # Bank 11, Vcco=2.5V or 3.3V user selectable by J20      
NET  PHY_INT              LOC="H20";   # Bank 3, Vcco=2.5V, No DCI      
NET  PHY_MDC              LOC="H19";   # Bank 3, Vcco=2.5V, No DCI      
NET  PHY_MDIO             LOC="H13";   # Bank 3, Vcco=2.5V, No DCI      
NET  PHY_RESET            LOC="J14";   # Bank 3, Vcco=2.5V, No DCI      
NET  PHY_RXCLK            LOC="H17";   # Bank 3, Vcco=2.5V, No DCI      
NET  PHY_RXCTL_RXDV       LOC="E32";   # Bank 11, Vcco=2.5V or 3.3V user selectable by J20      
NET  PHY_RXD<0>           LOC="A33";   # Bank 11, Vcco=2.5V or 3.3V user selectable by J20      
NET  PHY_RXD<1>           LOC="B33";   # Bank 11, Vcco=2.5V or 3.3V user selectable by J20      
NET  PHY_RXD<2>           LOC="C33";   # Bank 11, Vcco=2.5V or 3.3V user selectable by J20      
NET  PHY_RXD<3>           LOC="C32";   # Bank 11, Vcco=2.5V or 3.3V user selectable by J20
NET  PHY_RXD<4>           LOC="D32";   # Bank 11, Vcco=2.5V or 3.3V user selectable by J20
NET  PHY_RXD<5>           LOC="C34";   # Bank 11, Vcco=2.5V or 3.3V user selectable by J20
NET  PHY_RXD<6>           LOC="D34";   # Bank 11, Vcco=2.5V or 3.3V user selectable by J20
NET  PHY_RXD<7>           LOC="F33";   # Bank 11, Vcco=2.5V or 3.3V user selectable by J20
NET  PHY_RXER             LOC="E33";   # Bank 11, Vcco=2.5V or 3.3V user selectable by J20
NET  PHY_TXC_GTXCLK       LOC="J16";   # Bank 3, Vcco=2.5V, No DCI
NET  PHY_TXCLK            LOC="K17";   # Bank 3, Vcco=2.5V, No DCI
NET  PHY_TXCTL_TXEN       LOC="AJ10";  # Bank 22, Vcco=3.3V, DCI using 49.9 ohm resistors
NET  PHY_TXD<0>           LOC="AF11";  # Bank 22, Vcco=3.3V, DCI using 49.9 ohm resistors
NET  PHY_TXD<1>           LOC="AE11";  # Bank 22, Vcco=3.3V, DCI using 49.9 ohm resistors
NET  PHY_TXD<2>           LOC="AH9";   # Bank 22, Vcco=3.3V, DCI using 49.9 ohm resistors
NET  PHY_TXD<3>           LOC="AH10";  # Bank 22, Vcco=3.3V, DCI using 49.9 ohm resistors
NET  PHY_TXD<4>           LOC="AG8";   # Bank 22, Vcco=3.3V, DCI using 49.9 ohm resistors
NET  PHY_TXD<5>           LOC="AH8";   # Bank 22, Vcco=3.3V, DCI using 49.9 ohm resistors
NET  PHY_TXD<6>           LOC="AG10";  # Bank 22, Vcco=3.3V, DCI using 49.9 ohm resistors
NET  PHY_TXD<7>           LOC="AG11";  # Bank 22, Vcco=3.3V, DCI using 49.9 ohm resistors      
NET  PHY_TXER             LOC="AJ9";   # Bank 22, Vcco=3.3V, DCI using 49.9 ohm resistors      

NET "PHY_*"		  IOSTANDARD = "LVCMOS25" | SLEW = FAST;

NET PHY_RXCLK             TNM_NET = "phy_rxclk";
NET PHY_RXD[*]		  TNM     = "phy_rx";
NET PHY_RXER		  TNM     = "phy_rx";
NET PHY_RXCTL_RXDV	  TNM     = "phy_rx";

TIMESPEC TS_phy_rxclk = PERIOD "phy_rxclk" 8 ns HIGH 50%;

# According to IEEE 802.3 clause 35.4.2.3:
# t_SETUP(RCVR) = 2.0 ns, t_HOLD(RCVR) = 0.0 ns
TIMEGRP "phy_rx" OFFSET = IN 2.0 VALID 2.0 ns BEFORE "PHY_RXCLK";

# Select appropiate delay controller
INST "*dlyctrl0"         LOC = "IDELAYCTRL_X1Y4";
INST "*dlyctrl1"         LOC = "IDELAYCTRL_X0Y3";

# Set the IDELAY values on the data inputs.
# Please modify so that above timing constraint is fulfilled.
INST "*gmii0?ideldv"  IDELAY_VALUE = 38;
INST "*gmii0?ideld0"  IDELAY_VALUE = 38;
INST "*gmii0?ideld1"  IDELAY_VALUE = 38;
INST "*gmii0?ideld2"  IDELAY_VALUE = 38;
INST "*gmii0?ideld3"  IDELAY_VALUE = 38;
INST "*gmii0?ideld4"  IDELAY_VALUE = 38;
INST "*gmii0?ideld5"  IDELAY_VALUE = 38;
INST "*gmii0?ideld6"  IDELAY_VALUE = 38;
INST "*gmii0?ideld7"  IDELAY_VALUE = 38;
INST "*gmii0?ideler"  IDELAY_VALUE = 38;
# Place BUFG to prevent placement skewing IODELAY value
INST "*bufg_gmii_rx"         LOC = "BUFGCTRL_X0Y31";

INST "*delay_phy_rxclk" IDELAY_VALUE = 0;
INST "*delay_phy_rxclk" SIGNAL_PATTERN = CLOCK;

# GMII Receiver Constraints:  place flip-flops in IOB
# Might also be enforced by XST option "-iob true"
INST "*gmii0?RXD_TO_MAC*"    IOB = true;
INST "*gmii0?RX_DV_TO_MAC"   IOB = true;
INST "*gmii0?RX_ER_TO_MAC"   IOB = true;

INST "*gmii0?GMII_TXD_?"     IOB = true;
INST "*gmii0?GMII_TX_EN"     IOB = true;
INST "*gmii0?GMII_TX_ER"     IOB = true;

##################################
# LocalLink Level constraints
#
# taken from ethmac_example_design.ucf
#
# - Adjusted clock names
##################################


# EMAC0 LocalLink client FIFO constraints.

INST "*client_side_FIFO_emac0?tx_fifo_i?rd_tran_frame_tog"    TNM = "tx_fifo_rd_to_wr_0";
INST "*client_side_FIFO_emac0?tx_fifo_i?rd_retran_frame_tog"  TNM = "tx_fifo_rd_to_wr_0";
INST "*client_side_FIFO_emac0?tx_fifo_i?rd_col_window_pipe_1" TNM = "tx_fifo_rd_to_wr_0";
INST "*client_side_FIFO_emac0?tx_fifo_i?rd_addr_txfer*"       TNM = "tx_fifo_rd_to_wr_0";
INST "*client_side_FIFO_emac0?tx_fifo_i?rd_txfer_tog"         TNM = "tx_fifo_rd_to_wr_0";
INST "*client_side_FIFO_emac0?tx_fifo_i?wr_frame_in_fifo"     TNM = "tx_fifo_wr_to_rd_0";


TIMESPEC "TS_tx_fifo_rd_to_wr_0" = FROM "tx_fifo_rd_to_wr_0" TO "ethclockgen_clk_125mhz" 8000 ps DATAPATHONLY;
TIMESPEC "TS_tx_fifo_wr_to_rd_0" = FROM "tx_fifo_wr_to_rd_0" TO "ethclockgen_clk_125mhz" 8000 ps DATAPATHONLY;

# Reduce clock period to allow 3 ns for metastability settling time
INST "*client_side_FIFO_emac0?tx_fifo_i?wr_tran_frame_tog"    TNM = "tx_metastable_0";
INST "*client_side_FIFO_emac0?tx_fifo_i?wr_rd_addr*"          TNM = "tx_metastable_0";
INST "*client_side_FIFO_emac0?tx_fifo_i?wr_txfer_tog"         TNM = "tx_metastable_0";
INST "*client_side_FIFO_emac0?tx_fifo_i?frame_in_fifo"        TNM = "tx_metastable_0";
INST "*client_side_FIFO_emac0?tx_fifo_i?wr_retran_frame_tog*" TNM = "tx_metastable_0";
INST "*client_side_FIFO_emac0?tx_fifo_i?wr_col_window_pipe_0" TNM = "tx_metastable_0";

TIMESPEC "ts_tx_meta_protect_0" = FROM "tx_metastable_0" 5 ns DATAPATHONLY;

INST "*client_side_FIFO_emac0?tx_fifo_i?rd_addr_txfer*"       TNM = "tx_addr_rd_0";
INST "*client_side_FIFO_emac0?tx_fifo_i?wr_rd_addr*"          TNM = "tx_addr_wr_0";
TIMESPEC "TS_tx_fifo_addr_0" = FROM "tx_addr_rd_0" TO "tx_addr_wr_0" 10ns;

## RX Client FIFO
# Group the clock crossing signals into timing groups
INST "*client_side_FIFO_emac0?rx_fifo_i?wr_store_frame_tog"   TNM = "rx_fifo_wr_to_rd_0";
INST "*client_side_FIFO_emac0?rx_fifo_i?rd_addr_gray*"        TNM = "rx_fifo_rd_to_wr_0";


TIMESPEC "TS_rx_fifo_wr_to_rd_0" = FROM "rx_fifo_wr_to_rd_0" TO "ethclockgen_clk_125mhz" 8000 ps DATAPATHONLY;
TIMESPEC "TS_rx_fifo_rd_to_wr_0" = FROM "rx_fifo_rd_to_wr_0" TO "phy_rxclk" 8000 ps DATAPATHONLY;

# Reduce clock period to allow for metastability settling time
INST "*client_side_FIFO_emac0?rx_fifo_i?wr_rd_addr_gray_sync*" TNM = "rx_metastable_0";
INST "*client_side_FIFO_emac0?rx_fifo_i?rd_store_frame_tog"    TNM = "rx_metastable_0";

TIMESPEC "ts_rx_meta_protect_0" = FROM "rx_metastable_0" 5 ns;
