<stg><name>L1_data_Uplane</name>


<trans_list>

<trans id="137" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4">
<![CDATA[
:10  %data_src_state_load = load i4* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="data_src_state_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 82380544)

]]></Node>
<StgValue><ssdm name="write_ln654"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 855638017)

]]></Node>
<StgValue><ssdm name="write_ln664"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:4  store i4 -1, i4* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln685"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 81331968)

]]></Node>
<StgValue><ssdm name="write_ln606"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 855638017)

]]></Node>
<StgValue><ssdm name="write_ln616"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:4  store i4 -2, i4* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln639"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 80283392)

]]></Node>
<StgValue><ssdm name="write_ln556"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 855638017)

]]></Node>
<StgValue><ssdm name="write_ln567"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:4  store i4 -3, i4* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln591"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 79234816)

]]></Node>
<StgValue><ssdm name="write_ln509"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 855638017)

]]></Node>
<StgValue><ssdm name="write_ln519"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:4  store i4 -4, i4* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln541"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 78186240)

]]></Node>
<StgValue><ssdm name="write_ln463"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 855638017)

]]></Node>
<StgValue><ssdm name="write_ln473"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:4  store i4 -5, i4* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln494"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 77137664)

]]></Node>
<StgValue><ssdm name="write_ln419"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 855638017)

]]></Node>
<StgValue><ssdm name="write_ln429"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:4  store i4 -6, i4* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln450"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 76089088)

]]></Node>
<StgValue><ssdm name="write_ln373"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 855638017)

]]></Node>
<StgValue><ssdm name="write_ln383"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:4  store i4 -7, i4* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln404"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 75040512)

]]></Node>
<StgValue><ssdm name="write_ln329"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 855638016)

]]></Node>
<StgValue><ssdm name="write_ln337"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:4  store i4 -8, i4* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln358"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 72943360)

]]></Node>
<StgValue><ssdm name="write_ln247"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 553648132)

]]></Node>
<StgValue><ssdm name="write_ln257"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:4  store i4 6, i4* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln278"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 71894784)

]]></Node>
<StgValue><ssdm name="write_ln201"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 553648132)

]]></Node>
<StgValue><ssdm name="write_ln211"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:4  store i4 5, i4* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 70846208)

]]></Node>
<StgValue><ssdm name="write_ln156"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 553648132)

]]></Node>
<StgValue><ssdm name="write_ln166"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:4  store i4 4, i4* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln187"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 69797632)

]]></Node>
<StgValue><ssdm name="write_ln109"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 553648132)

]]></Node>
<StgValue><ssdm name="write_ln119"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:4  store i4 3, i4* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 68749056)

]]></Node>
<StgValue><ssdm name="write_ln63"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 553648132)

]]></Node>
<StgValue><ssdm name="write_ln73"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:4  store i4 2, i4* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln95"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:13  switch i4 %data_src_state_load, label %._crit_edge [
    i4 1, label %1
    i4 2, label %2
    i4 3, label %3
    i4 4, label %4
    i4 5, label %5
    i4 6, label %6
    i4 7, label %7
    i4 -8, label %8
    i4 -7, label %9
    i4 -6, label %10
    i4 -5, label %11
    i4 -4, label %12
    i4 -3, label %13
    i4 -2, label %14
    i4 -1, label %15
  ]

]]></Node>
<StgValue><ssdm name="switch_ln51"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:0  store i4 1, i4* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln690"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln691"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 419639305)

]]></Node>
<StgValue><ssdm name="write_ln674"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln688"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 419639305)

]]></Node>
<StgValue><ssdm name="write_ln627"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln642"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 419639305)

]]></Node>
<StgValue><ssdm name="write_ln578"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln594"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 419639305)

]]></Node>
<StgValue><ssdm name="write_ln529"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln544"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 100872200)

]]></Node>
<StgValue><ssdm name="write_ln483"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 100872200)

]]></Node>
<StgValue><ssdm name="write_ln439"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln452"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 100872200)

]]></Node>
<StgValue><ssdm name="write_ln393"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln407"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 100872200)

]]></Node>
<StgValue><ssdm name="write_ln347"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln361"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %app_out_V_V, i32 73991936)

]]></Node>
<StgValue><ssdm name="write_ln293"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48">
<![CDATA[
:1  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 956301319)

]]></Node>
<StgValue><ssdm name="write_ln303"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="4">
<![CDATA[
:3  store i4 7, i4* @data_src_state, align 1

]]></Node>
<StgValue><ssdm name="store_ln314"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln317"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 402788358)

]]></Node>
<StgValue><ssdm name="write_ln267"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln281"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 402788358)

]]></Node>
<StgValue><ssdm name="write_ln221"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln235"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 402788355)

]]></Node>
<StgValue><ssdm name="write_ln176"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 402788355)

]]></Node>
<StgValue><ssdm name="write_ln130"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 402788355)

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %app_out_V_V), !map !65

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="48">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i48* %sec_out_V_V), !map !69

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %L1_state_out), !map !73

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @L1_data_Uplane_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln8"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32* %app_out_V_V, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln11"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i48* %sec_out_V_V, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln12"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i8* %L1_state_out, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln13"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln14"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32" op_3_bw="0">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecReset(i4* @data_src_state, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln47"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="4">
<![CDATA[
:11  %zext_ln49 = zext i4 %data_src_state_load to i8

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_none.i8P(i8* %L1_state_out, i8 %zext_ln49)

]]></Node>
<StgValue><ssdm name="write_ln49"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3305422850)

]]></Node>
<StgValue><ssdm name="write_ln684"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3305422850)

]]></Node>
<StgValue><ssdm name="write_ln638"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3305422850)

]]></Node>
<StgValue><ssdm name="write_ln589"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3305422850)

]]></Node>
<StgValue><ssdm name="write_ln539"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)

]]></Node>
<StgValue><ssdm name="write_ln493"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)

]]></Node>
<StgValue><ssdm name="write_ln449"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)

]]></Node>
<StgValue><ssdm name="write_ln403"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)

]]></Node>
<StgValue><ssdm name="write_ln357"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:2  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)

]]></Node>
<StgValue><ssdm name="write_ln313"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)

]]></Node>
<StgValue><ssdm name="write_ln277"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)

]]></Node>
<StgValue><ssdm name="write_ln231"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)

]]></Node>
<StgValue><ssdm name="write_ln186"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)

]]></Node>
<StgValue><ssdm name="write_ln141"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="data_src_state_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="48" op_3_bw="0">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i48P(i48* %sec_out_V_V, i48 3624112133)

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0">
<![CDATA[
._crit_edge:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln695"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
