

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config16_s'
================================================================
* Date:           Wed Apr  2 21:06:41 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        WOMBAT_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.25 ns|  4.082 ns|     1.69 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  12.500 ns|  12.500 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.04>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read3163 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31"   --->   Operation 4 'read' 'p_read3163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read3062 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30"   --->   Operation 5 'read' 'p_read3062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_314 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read29"   --->   Operation 6 'read' 'p_read_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_315 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read28"   --->   Operation 7 'read' 'p_read_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_316 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read27"   --->   Operation 8 'read' 'p_read_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_317 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read26"   --->   Operation 9 'read' 'p_read_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_318 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read25"   --->   Operation 10 'read' 'p_read_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_319 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read24"   --->   Operation 11 'read' 'p_read_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_320 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read23"   --->   Operation 12 'read' 'p_read_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read2254 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read22"   --->   Operation 13 'read' 'p_read2254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read2153 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read21"   --->   Operation 14 'read' 'p_read2153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read2052 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read20"   --->   Operation 15 'read' 'p_read2052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_321 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read19"   --->   Operation 16 'read' 'p_read_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_322 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read18"   --->   Operation 17 'read' 'p_read_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_323 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read17"   --->   Operation 18 'read' 'p_read_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_324 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read16"   --->   Operation 19 'read' 'p_read_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read_325 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read15"   --->   Operation 20 'read' 'p_read_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read_326 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read14"   --->   Operation 21 'read' 'p_read_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read_327 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read13"   --->   Operation 22 'read' 'p_read_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read1244 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read12"   --->   Operation 23 'read' 'p_read1244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read1143 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read11"   --->   Operation 24 'read' 'p_read1143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_read1042 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10"   --->   Operation 25 'read' 'p_read1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_read941 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read9"   --->   Operation 26 'read' 'p_read941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_read840 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read8"   --->   Operation 27 'read' 'p_read840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_read739 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read7"   --->   Operation 28 'read' 'p_read739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_read638 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read6"   --->   Operation 29 'read' 'p_read638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_read537 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read5"   --->   Operation 30 'read' 'p_read537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_read436 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read4"   --->   Operation 31 'read' 'p_read436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_read335 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 32 'read' 'p_read335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_read234 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 33 'read' 'p_read234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_read133 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 34 'read' 'p_read133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_read32 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 35 'read' 'p_read32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i16 %p_read32"   --->   Operation 36 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i16 %p_read32"   --->   Operation 37 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (3.72ns)   --->   "%mul_ln1171 = mul i21 %sext_ln1171, i21 13"   --->   Operation 38 'mul' 'mul_ln1171' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171, i32 6, i32 20"   --->   Operation 39 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (3.72ns)   --->   "%mul_ln717 = mul i22 %sext_ln717, i22 101"   --->   Operation 40 'mul' 'mul_ln717' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln717_163 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717, i32 6, i32 21"   --->   Operation 41 'partselect' 'trunc_ln717_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (3.72ns)   --->   "%mul_ln1171_19 = mul i21 %sext_ln1171, i21 2097139"   --->   Operation 42 'mul' 'mul_ln1171_19' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln717_164 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_19, i32 6, i32 20"   --->   Operation 43 'partselect' 'trunc_ln717_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1171_96 = sext i16 %p_read133"   --->   Operation 44 'sext' 'sext_ln1171_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln1171_97 = sext i16 %p_read133"   --->   Operation 45 'sext' 'sext_ln1171_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1171_98 = sext i16 %p_read133"   --->   Operation 46 'sext' 'sext_ln1171_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (3.72ns)   --->   "%mul_ln1171_20 = mul i21 %sext_ln1171_98, i21 2097141"   --->   Operation 47 'mul' 'mul_ln1171_20' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln717_165 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_20, i32 6, i32 20"   --->   Operation 48 'partselect' 'trunc_ln717_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln1171_81 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read133, i4 0"   --->   Operation 49 'bitconcatenate' 'shl_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1171_99 = sext i20 %shl_ln1171_81"   --->   Operation 50 'sext' 'sext_ln1171_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_38 = sub i21 0, i21 %sext_ln1171_99"   --->   Operation 51 'sub' 'sub_ln1171_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln1171_82 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read133, i2 0"   --->   Operation 52 'bitconcatenate' 'shl_ln1171_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1171_100 = sext i18 %shl_ln1171_82"   --->   Operation 53 'sext' 'sext_ln1171_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1171_101 = sext i18 %shl_ln1171_82"   --->   Operation 54 'sext' 'sext_ln1171_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (2.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_39 = sub i21 %sub_ln1171_38, i21 %sext_ln1171_101"   --->   Operation 55 'sub' 'sub_ln1171_39' <Predicate = true> <Delay = 2.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln717_166 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_39, i32 6, i32 20"   --->   Operation 56 'partselect' 'trunc_ln717_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.33ns)   --->   "%add_ln1171 = add i19 %sext_ln1171_100, i19 %sext_ln1171_97"   --->   Operation 57 'add' 'add_ln1171' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln717_167 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %add_ln1171, i32 6, i32 18"   --->   Operation 58 'partselect' 'trunc_ln717_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1171_102 = sext i13 %trunc_ln717_167"   --->   Operation 59 'sext' 'sext_ln1171_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln1171 = trunc i16 %p_read133"   --->   Operation 60 'trunc' 'trunc_ln1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln1171_83 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %trunc_ln1171, i7 0"   --->   Operation 61 'bitconcatenate' 'shl_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.38ns)   --->   "%sub_ln1171_40 = sub i22 %shl_ln1171_83, i22 %sext_ln1171_96"   --->   Operation 62 'sub' 'sub_ln1171_40' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln717_168 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_40, i32 6, i32 21"   --->   Operation 63 'partselect' 'trunc_ln717_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1171_103 = sext i16 %p_read234"   --->   Operation 64 'sext' 'sext_ln1171_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1171_104 = sext i16 %p_read234"   --->   Operation 65 'sext' 'sext_ln1171_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (3.72ns)   --->   "%mul_ln717_1 = mul i22 %sext_ln1171_104, i22 4194221"   --->   Operation 66 'mul' 'mul_ln717_1' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln717_169 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_1, i32 6, i32 21"   --->   Operation 67 'partselect' 'trunc_ln717_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (3.72ns)   --->   "%mul_ln1171_21 = mul i21 %sext_ln1171_103, i21 2097141"   --->   Operation 68 'mul' 'mul_ln1171_21' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln717_170 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_21, i32 6, i32 20"   --->   Operation 69 'partselect' 'trunc_ln717_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (3.72ns)   --->   "%mul_ln717_2 = mul i22 %sext_ln1171_104, i22 108"   --->   Operation 70 'mul' 'mul_ln717_2' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln717_171 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_2, i32 6, i32 21"   --->   Operation 71 'partselect' 'trunc_ln717_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1171_84 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read234, i4 0"   --->   Operation 72 'bitconcatenate' 'shl_ln1171_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1171_105 = sext i20 %shl_ln1171_84"   --->   Operation 73 'sext' 'sext_ln1171_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%shl_ln1171_85 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read234, i1 0"   --->   Operation 74 'bitconcatenate' 'shl_ln1171_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1171_106 = sext i17 %shl_ln1171_85"   --->   Operation 75 'sext' 'sext_ln1171_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.36ns)   --->   "%add_ln1171_1 = add i21 %sext_ln1171_105, i21 %sext_ln1171_106"   --->   Operation 76 'add' 'add_ln1171_1' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln717_172 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_1, i32 6, i32 20"   --->   Operation 77 'partselect' 'trunc_ln717_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln717_82 = sext i16 %p_read335"   --->   Operation 78 'sext' 'sext_ln717_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln1171_86 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read335, i3 0"   --->   Operation 79 'bitconcatenate' 'shl_ln1171_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1171_107 = sext i19 %shl_ln1171_86"   --->   Operation 80 'sext' 'sext_ln1171_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_41 = sub i20 0, i20 %sext_ln1171_107"   --->   Operation 81 'sub' 'sub_ln1171_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%shl_ln1171_87 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read335, i1 0"   --->   Operation 82 'bitconcatenate' 'shl_ln1171_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1171_108 = sext i17 %shl_ln1171_87"   --->   Operation 83 'sext' 'sext_ln1171_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (2.09ns) (root node of TernaryAdder)   --->   "%sub_ln1171_42 = sub i20 %sub_ln1171_41, i20 %sext_ln1171_108"   --->   Operation 84 'sub' 'sub_ln1171_42' <Predicate = true> <Delay = 2.09> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln717_173 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_42, i32 6, i32 19"   --->   Operation 85 'partselect' 'trunc_ln717_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln717_83 = sext i14 %trunc_ln717_173"   --->   Operation 86 'sext' 'sext_ln717_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln1171_88 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read335, i4 0"   --->   Operation 87 'bitconcatenate' 'shl_ln1171_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1171_109 = sext i20 %shl_ln1171_88"   --->   Operation 88 'sext' 'sext_ln1171_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln1171_89 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read335, i2 0"   --->   Operation 89 'bitconcatenate' 'shl_ln1171_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1171_110 = sext i18 %shl_ln1171_89"   --->   Operation 90 'sext' 'sext_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (1.36ns)   --->   "%add_ln1171_2 = add i21 %sext_ln1171_109, i21 %sext_ln1171_110"   --->   Operation 91 'add' 'add_ln1171_2' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln717_174 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_2, i32 6, i32 20"   --->   Operation 92 'partselect' 'trunc_ln717_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (3.72ns)   --->   "%mul_ln717_3 = mul i22 %sext_ln717_82, i22 102"   --->   Operation 93 'mul' 'mul_ln717_3' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln717_175 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_3, i32 6, i32 21"   --->   Operation 94 'partselect' 'trunc_ln717_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (3.72ns)   --->   "%mul_ln1171_22 = mul i22 %sext_ln717_82, i22 22"   --->   Operation 95 'mul' 'mul_ln1171_22' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln717_176 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_22, i32 6, i32 21"   --->   Operation 96 'partselect' 'trunc_ln717_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln717_85 = sext i16 %p_read436"   --->   Operation 97 'sext' 'sext_ln717_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (3.72ns)   --->   "%mul_ln1171_23 = mul i22 %sext_ln717_85, i22 26"   --->   Operation 98 'mul' 'mul_ln1171_23' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln717_178 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_23, i32 6, i32 21"   --->   Operation 99 'partselect' 'trunc_ln717_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (3.72ns)   --->   "%mul_ln717_4 = mul i22 %sext_ln717_85, i22 39"   --->   Operation 100 'mul' 'mul_ln717_4' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln717_179 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_4, i32 6, i32 21"   --->   Operation 101 'partselect' 'trunc_ln717_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1171_113 = sext i16 %p_read537"   --->   Operation 102 'sext' 'sext_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (3.72ns)   --->   "%mul_ln717_5 = mul i22 %sext_ln1171_113, i22 41"   --->   Operation 103 'mul' 'mul_ln717_5' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln717_180 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_5, i32 6, i32 21"   --->   Operation 104 'partselect' 'trunc_ln717_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (3.72ns)   --->   "%mul_ln717_6 = mul i22 %sext_ln1171_113, i22 4194251"   --->   Operation 105 'mul' 'mul_ln717_6' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln717_181 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_6, i32 6, i32 21"   --->   Operation 106 'partselect' 'trunc_ln717_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln1171_4 = trunc i16 %p_read537"   --->   Operation 107 'trunc' 'trunc_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln1171_92 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %trunc_ln1171_4, i7 0"   --->   Operation 108 'bitconcatenate' 'shl_ln1171_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.38ns)   --->   "%sub_ln1171_44 = sub i22 %shl_ln1171_92, i22 %sext_ln1171_113"   --->   Operation 109 'sub' 'sub_ln1171_44' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln717_182 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_44, i32 6, i32 21"   --->   Operation 110 'partselect' 'trunc_ln717_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (3.72ns)   --->   "%mul_ln717_7 = mul i22 %sext_ln1171_113, i22 4194257"   --->   Operation 111 'mul' 'mul_ln717_7' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln717_183 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_7, i32 6, i32 21"   --->   Operation 112 'partselect' 'trunc_ln717_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1171_114 = sext i16 %p_read638"   --->   Operation 113 'sext' 'sext_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln717_86 = sext i16 %p_read638"   --->   Operation 114 'sext' 'sext_ln717_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (3.72ns)   --->   "%mul_ln717_8 = mul i22 %sext_ln717_86, i22 50"   --->   Operation 115 'mul' 'mul_ln717_8' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln717_184 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_8, i32 6, i32 21"   --->   Operation 116 'partselect' 'trunc_ln717_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (3.72ns)   --->   "%mul_ln1171_24 = mul i21 %sext_ln1171_114, i21 2097141"   --->   Operation 117 'mul' 'mul_ln1171_24' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln717_185 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_24, i32 6, i32 20"   --->   Operation 118 'partselect' 'trunc_ln717_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln1171_95 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read638, i4 0"   --->   Operation 119 'bitconcatenate' 'shl_ln1171_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln1171_116 = sext i20 %shl_ln1171_95"   --->   Operation 120 'sext' 'sext_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.36ns)   --->   "%add_ln1171_3 = add i21 %sext_ln1171_116, i21 %sext_ln1171_114"   --->   Operation 121 'add' 'add_ln1171_3' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln717_187 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_3, i32 6, i32 20"   --->   Operation 122 'partselect' 'trunc_ln717_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln1171_96 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read739, i3 0"   --->   Operation 123 'bitconcatenate' 'shl_ln1171_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln1171_117 = sext i19 %shl_ln1171_96"   --->   Operation 124 'sext' 'sext_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (1.34ns)   --->   "%sub_ln1171_46 = sub i20 0, i20 %sext_ln1171_117"   --->   Operation 125 'sub' 'sub_ln1171_46' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln717_188 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_46, i32 6, i32 19"   --->   Operation 126 'partselect' 'trunc_ln717_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1171_118 = sext i14 %trunc_ln717_188"   --->   Operation 127 'sext' 'sext_ln1171_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln1171_97 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read739, i1 0"   --->   Operation 128 'bitconcatenate' 'shl_ln1171_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1171_119 = sext i17 %shl_ln1171_97"   --->   Operation 129 'sext' 'sext_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.34ns)   --->   "%add_ln1171_4 = add i20 %sext_ln1171_117, i20 %sext_ln1171_119"   --->   Operation 130 'add' 'add_ln1171_4' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln717_189 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %add_ln1171_4, i32 6, i32 19"   --->   Operation 131 'partselect' 'trunc_ln717_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln717_89 = sext i14 %trunc_ln717_189"   --->   Operation 132 'sext' 'sext_ln717_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1171_120 = sext i16 %p_read739"   --->   Operation 133 'sext' 'sext_ln1171_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (3.72ns)   --->   "%mul_ln717_9 = mul i22 %sext_ln1171_120, i22 87"   --->   Operation 134 'mul' 'mul_ln717_9' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln717_190 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_9, i32 6, i32 21"   --->   Operation 135 'partselect' 'trunc_ln717_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (3.72ns)   --->   "%mul_ln717_10 = mul i22 %sext_ln1171_120, i22 84"   --->   Operation 136 'mul' 'mul_ln717_10' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln717_191 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_10, i32 6, i32 21"   --->   Operation 137 'partselect' 'trunc_ln717_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln717_90 = sext i16 %p_read840"   --->   Operation 138 'sext' 'sext_ln717_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (3.72ns)   --->   "%mul_ln717_11 = mul i22 %sext_ln717_90, i22 94"   --->   Operation 139 'mul' 'mul_ln717_11' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%trunc_ln717_192 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_11, i32 6, i32 21"   --->   Operation 140 'partselect' 'trunc_ln717_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (3.72ns)   --->   "%mul_ln717_12 = mul i22 %sext_ln717_90, i22 75"   --->   Operation 141 'mul' 'mul_ln717_12' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln717_193 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_12, i32 6, i32 21"   --->   Operation 142 'partselect' 'trunc_ln717_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln1171_98 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read840, i6 0"   --->   Operation 143 'bitconcatenate' 'shl_ln1171_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_47 = sub i22 0, i22 %shl_ln1171_98"   --->   Operation 144 'sub' 'sub_ln1171_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln1171_99 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read840, i1 0"   --->   Operation 145 'bitconcatenate' 'shl_ln1171_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln1171_121 = sext i17 %shl_ln1171_99"   --->   Operation 146 'sext' 'sext_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (2.12ns) (root node of TernaryAdder)   --->   "%sub_ln1171_48 = sub i22 %sub_ln1171_47, i22 %sext_ln1171_121"   --->   Operation 147 'sub' 'sub_ln1171_48' <Predicate = true> <Delay = 2.12> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln717_194 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_48, i32 6, i32 21"   --->   Operation 148 'partselect' 'trunc_ln717_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (3.72ns)   --->   "%mul_ln717_13 = mul i22 %sext_ln717_90, i22 4194269"   --->   Operation 149 'mul' 'mul_ln717_13' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln717_195 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_13, i32 6, i32 21"   --->   Operation 150 'partselect' 'trunc_ln717_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln717_91 = sext i16 %p_read941"   --->   Operation 151 'sext' 'sext_ln717_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1171_122 = sext i16 %p_read941"   --->   Operation 152 'sext' 'sext_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln1171_100 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read941, i5 0"   --->   Operation 153 'bitconcatenate' 'shl_ln1171_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln1171_123 = sext i21 %shl_ln1171_100"   --->   Operation 154 'sext' 'sext_ln1171_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%shl_ln1171_101 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read941, i2 0"   --->   Operation 155 'bitconcatenate' 'shl_ln1171_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1171_124 = sext i18 %shl_ln1171_101"   --->   Operation 156 'sext' 'sext_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (1.37ns)   --->   "%add_ln1171_5 = add i22 %sext_ln1171_123, i22 %sext_ln1171_124"   --->   Operation 157 'add' 'add_ln1171_5' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln717_196 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln1171_5, i32 6, i32 21"   --->   Operation 158 'partselect' 'trunc_ln717_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (3.72ns)   --->   "%mul_ln1171_25 = mul i22 %sext_ln717_91, i22 4194285"   --->   Operation 159 'mul' 'mul_ln1171_25' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln717_197 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_25, i32 6, i32 21"   --->   Operation 160 'partselect' 'trunc_ln717_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (3.72ns)   --->   "%mul_ln717_14 = mul i22 %sext_ln717_91, i22 113"   --->   Operation 161 'mul' 'mul_ln717_14' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln717_198 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_14, i32 6, i32 21"   --->   Operation 162 'partselect' 'trunc_ln717_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read941, i3 0"   --->   Operation 163 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln1171_190 = sext i19 %tmp_s"   --->   Operation 164 'sext' 'sext_ln1171_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.34ns)   --->   "%sub_ln1171_89 = sub i20 %sext_ln1171_122, i20 %sext_ln1171_190"   --->   Operation 165 'sub' 'sub_ln1171_89' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln717_199 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_89, i32 6, i32 19"   --->   Operation 166 'partselect' 'trunc_ln717_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln717_92 = sext i14 %trunc_ln717_199"   --->   Operation 167 'sext' 'sext_ln717_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln717_93 = sext i16 %p_read1042"   --->   Operation 168 'sext' 'sext_ln717_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (3.72ns)   --->   "%mul_ln717_15 = mul i22 %sext_ln717_93, i22 35"   --->   Operation 169 'mul' 'mul_ln717_15' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln717_200 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_15, i32 6, i32 21"   --->   Operation 170 'partselect' 'trunc_ln717_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln717_201 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %p_read1042, i32 6, i32 15"   --->   Operation 171 'partselect' 'trunc_ln717_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln717_94 = sext i10 %trunc_ln717_201"   --->   Operation 172 'sext' 'sext_ln717_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (3.72ns)   --->   "%mul_ln717_16 = mul i22 %sext_ln717_93, i22 99"   --->   Operation 173 'mul' 'mul_ln717_16' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln717_202 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_16, i32 6, i32 21"   --->   Operation 174 'partselect' 'trunc_ln717_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln1171_102 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read1042, i3 0"   --->   Operation 175 'bitconcatenate' 'shl_ln1171_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1171_125 = sext i19 %shl_ln1171_102"   --->   Operation 176 'sext' 'sext_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (1.34ns)   --->   "%sub_ln1171_49 = sub i20 0, i20 %sext_ln1171_125"   --->   Operation 177 'sub' 'sub_ln1171_49' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln717_203 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_49, i32 6, i32 19"   --->   Operation 178 'partselect' 'trunc_ln717_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln717_95 = sext i14 %trunc_ln717_203"   --->   Operation 179 'sext' 'sext_ln717_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln717_96 = sext i16 %p_read1143"   --->   Operation 180 'sext' 'sext_ln717_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (3.72ns)   --->   "%mul_ln717_17 = mul i22 %sext_ln717_96, i22 70"   --->   Operation 181 'mul' 'mul_ln717_17' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln717_204 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_17, i32 6, i32 21"   --->   Operation 182 'partselect' 'trunc_ln717_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (3.72ns)   --->   "%mul_ln1171_26 = mul i22 %sext_ln717_96, i22 27"   --->   Operation 183 'mul' 'mul_ln1171_26' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln717_205 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_26, i32 6, i32 21"   --->   Operation 184 'partselect' 'trunc_ln717_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (3.72ns)   --->   "%mul_ln717_18 = mul i22 %sext_ln717_96, i22 35"   --->   Operation 185 'mul' 'mul_ln717_18' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln717_206 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_18, i32 6, i32 21"   --->   Operation 186 'partselect' 'trunc_ln717_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1171_126 = sext i16 %p_read1244"   --->   Operation 187 'sext' 'sext_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (3.72ns)   --->   "%mul_ln717_19 = mul i22 %sext_ln1171_126, i22 4194202"   --->   Operation 188 'mul' 'mul_ln717_19' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln717_207 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_19, i32 6, i32 21"   --->   Operation 189 'partselect' 'trunc_ln717_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%shl_ln1171_103 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read1244, i5 0"   --->   Operation 190 'bitconcatenate' 'shl_ln1171_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1171_127 = sext i21 %shl_ln1171_103"   --->   Operation 191 'sext' 'sext_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (1.37ns)   --->   "%add_ln1171_6 = add i22 %sext_ln1171_127, i22 %sext_ln1171_126"   --->   Operation 192 'add' 'add_ln1171_6' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln717_208 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln1171_6, i32 6, i32 21"   --->   Operation 193 'partselect' 'trunc_ln717_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (3.72ns)   --->   "%mul_ln717_20 = mul i22 %sext_ln1171_126, i22 92"   --->   Operation 194 'mul' 'mul_ln717_20' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln717_209 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_20, i32 6, i32 21"   --->   Operation 195 'partselect' 'trunc_ln717_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln1171_104 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read1244, i2 0"   --->   Operation 196 'bitconcatenate' 'shl_ln1171_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln1171_128 = sext i18 %shl_ln1171_104"   --->   Operation 197 'sext' 'sext_ln1171_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (1.33ns)   --->   "%sub_ln1171_50 = sub i19 0, i19 %sext_ln1171_128"   --->   Operation 198 'sub' 'sub_ln1171_50' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln717_210 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_50, i32 6, i32 18"   --->   Operation 199 'partselect' 'trunc_ln717_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln717_97 = sext i13 %trunc_ln717_210"   --->   Operation 200 'sext' 'sext_ln717_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln717_98 = sext i16 %p_read_327"   --->   Operation 201 'sext' 'sext_ln717_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln1171_105 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_327, i6 0"   --->   Operation 202 'bitconcatenate' 'shl_ln1171_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln1171_106 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_327, i4 0"   --->   Operation 203 'bitconcatenate' 'shl_ln1171_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1171_129 = sext i20 %shl_ln1171_106"   --->   Operation 204 'sext' 'sext_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1171_130 = sext i20 %shl_ln1171_106"   --->   Operation 205 'sext' 'sext_ln1171_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (1.38ns)   --->   "%add_ln1171_7 = add i22 %shl_ln1171_105, i22 %sext_ln1171_130"   --->   Operation 206 'add' 'add_ln1171_7' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%trunc_ln717_211 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln1171_7, i32 6, i32 21"   --->   Operation 207 'partselect' 'trunc_ln717_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln1171_107 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_327, i1 0"   --->   Operation 208 'bitconcatenate' 'shl_ln1171_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln1171_131 = sext i17 %shl_ln1171_107"   --->   Operation 209 'sext' 'sext_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (1.36ns)   --->   "%sub_ln1171_51 = sub i21 %sext_ln1171_129, i21 %sext_ln1171_131"   --->   Operation 210 'sub' 'sub_ln1171_51' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln717_212 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_51, i32 6, i32 20"   --->   Operation 211 'partselect' 'trunc_ln717_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (3.72ns)   --->   "%mul_ln1171_27 = mul i22 %sext_ln717_98, i22 22"   --->   Operation 212 'mul' 'mul_ln1171_27' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln717_213 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_27, i32 6, i32 21"   --->   Operation 213 'partselect' 'trunc_ln717_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (3.72ns)   --->   "%mul_ln717_21 = mul i22 %sext_ln717_98, i22 35"   --->   Operation 214 'mul' 'mul_ln717_21' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln717_214 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_21, i32 6, i32 21"   --->   Operation 215 'partselect' 'trunc_ln717_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln717_100 = sext i16 %p_read_326"   --->   Operation 216 'sext' 'sext_ln717_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln1171_108 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_326, i6 0"   --->   Operation 217 'bitconcatenate' 'shl_ln1171_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%shl_ln1171_109 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_326, i2 0"   --->   Operation 218 'bitconcatenate' 'shl_ln1171_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1171_132 = sext i18 %shl_ln1171_109"   --->   Operation 219 'sext' 'sext_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (1.38ns)   --->   "%sub_ln1171_52 = sub i22 %sext_ln1171_132, i22 %shl_ln1171_108"   --->   Operation 220 'sub' 'sub_ln1171_52' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln717_215 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_52, i32 6, i32 21"   --->   Operation 221 'partselect' 'trunc_ln717_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (3.72ns)   --->   "%mul_ln717_22 = mul i22 %sext_ln717_100, i22 81"   --->   Operation 222 'mul' 'mul_ln717_22' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln717_216 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_22, i32 6, i32 21"   --->   Operation 223 'partselect' 'trunc_ln717_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (3.72ns)   --->   "%mul_ln717_23 = mul i22 %sext_ln717_100, i22 102"   --->   Operation 224 'mul' 'mul_ln717_23' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln717_217 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_23, i32 6, i32 21"   --->   Operation 225 'partselect' 'trunc_ln717_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (3.72ns)   --->   "%mul_ln717_24 = mul i22 %sext_ln717_100, i22 4194259"   --->   Operation 226 'mul' 'mul_ln717_24' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln717_218 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_24, i32 6, i32 21"   --->   Operation 227 'partselect' 'trunc_ln717_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln1171_110 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_325, i3 0"   --->   Operation 228 'bitconcatenate' 'shl_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln1171_133 = sext i19 %shl_ln1171_110"   --->   Operation 229 'sext' 'sext_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1171_134 = sext i19 %shl_ln1171_110"   --->   Operation 230 'sext' 'sext_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln1171_111 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_325, i1 0"   --->   Operation 231 'bitconcatenate' 'shl_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1171_135 = sext i17 %shl_ln1171_111"   --->   Operation 232 'sext' 'sext_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (1.34ns)   --->   "%sub_ln1171_53 = sub i20 %sext_ln1171_134, i20 %sext_ln1171_135"   --->   Operation 233 'sub' 'sub_ln1171_53' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln717_219 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_53, i32 6, i32 19"   --->   Operation 234 'partselect' 'trunc_ln717_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1171_136 = sext i14 %trunc_ln717_219"   --->   Operation 235 'sext' 'sext_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (1.34ns)   --->   "%sub_ln1171_54 = sub i20 0, i20 %sext_ln1171_134"   --->   Operation 236 'sub' 'sub_ln1171_54' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln717_220 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_54, i32 6, i32 19"   --->   Operation 237 'partselect' 'trunc_ln717_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1171_137 = sext i14 %trunc_ln717_220"   --->   Operation 238 'sext' 'sext_ln1171_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln1171_112 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_325, i4 0"   --->   Operation 239 'bitconcatenate' 'shl_ln1171_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln1171_138 = sext i20 %shl_ln1171_112"   --->   Operation 240 'sext' 'sext_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%shl_ln1171_113 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_325, i2 0"   --->   Operation 241 'bitconcatenate' 'shl_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln1171_139 = sext i18 %shl_ln1171_113"   --->   Operation 242 'sext' 'sext_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (1.36ns)   --->   "%sub_ln1171_55 = sub i21 %sext_ln1171_139, i21 %sext_ln1171_138"   --->   Operation 243 'sub' 'sub_ln1171_55' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln717_221 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_55, i32 6, i32 20"   --->   Operation 244 'partselect' 'trunc_ln717_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln717_101 = sext i15 %trunc_ln717_221"   --->   Operation 245 'sext' 'sext_ln717_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln1171_5 = trunc i16 %p_read_325"   --->   Operation 246 'trunc' 'trunc_ln1171_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%shl_ln1171_114 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %trunc_ln1171_5, i7 0"   --->   Operation 247 'bitconcatenate' 'shl_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (1.38ns)   --->   "%sub_ln1171_56 = sub i22 %shl_ln1171_114, i22 %sext_ln1171_133"   --->   Operation 248 'sub' 'sub_ln1171_56' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln717_222 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_56, i32 6, i32 21"   --->   Operation 249 'partselect' 'trunc_ln717_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln717_102 = sext i16 %p_read_324"   --->   Operation 250 'sext' 'sext_ln717_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (3.72ns)   --->   "%mul_ln717_25 = mul i22 %sext_ln717_102, i22 97"   --->   Operation 251 'mul' 'mul_ln717_25' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln717_223 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_25, i32 6, i32 21"   --->   Operation 252 'partselect' 'trunc_ln717_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%shl_ln1171_115 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_324, i3 0"   --->   Operation 253 'bitconcatenate' 'shl_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1171_140 = sext i19 %shl_ln1171_115"   --->   Operation 254 'sext' 'sext_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1171_141 = sext i19 %shl_ln1171_115"   --->   Operation 255 'sext' 'sext_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln1171_116 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_324, i1 0"   --->   Operation 256 'bitconcatenate' 'shl_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1171_142 = sext i17 %shl_ln1171_116"   --->   Operation 257 'sext' 'sext_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (1.34ns)   --->   "%sub_ln1171_57 = sub i20 %sext_ln1171_141, i20 %sext_ln1171_142"   --->   Operation 258 'sub' 'sub_ln1171_57' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln717_224 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_57, i32 6, i32 19"   --->   Operation 259 'partselect' 'trunc_ln717_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln717_103 = sext i14 %trunc_ln717_224"   --->   Operation 260 'sext' 'sext_ln717_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (3.72ns)   --->   "%mul_ln717_26 = mul i22 %sext_ln717_102, i22 4194258"   --->   Operation 261 'mul' 'mul_ln717_26' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln717_225 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_26, i32 6, i32 21"   --->   Operation 262 'partselect' 'trunc_ln717_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%shl_ln1171_117 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_324, i5 0"   --->   Operation 263 'bitconcatenate' 'shl_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1171_143 = sext i21 %shl_ln1171_117"   --->   Operation 264 'sext' 'sext_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (1.37ns)   --->   "%sub_ln1171_58 = sub i22 %sext_ln1171_143, i22 %sext_ln1171_140"   --->   Operation 265 'sub' 'sub_ln1171_58' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln717_226 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_58, i32 6, i32 21"   --->   Operation 266 'partselect' 'trunc_ln717_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln717_104 = sext i16 %p_read_323"   --->   Operation 267 'sext' 'sext_ln717_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%shl_ln1171_118 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_323, i5 0"   --->   Operation 268 'bitconcatenate' 'shl_ln1171_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1171_144 = sext i21 %shl_ln1171_118"   --->   Operation 269 'sext' 'sext_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (1.37ns)   --->   "%sub_ln1171_59 = sub i22 %sext_ln1171_144, i22 %sext_ln717_104"   --->   Operation 270 'sub' 'sub_ln1171_59' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln717_227 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_59, i32 6, i32 21"   --->   Operation 271 'partselect' 'trunc_ln717_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (3.72ns)   --->   "%mul_ln717_27 = mul i22 %sext_ln717_104, i22 79"   --->   Operation 272 'mul' 'mul_ln717_27' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%trunc_ln717_228 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_27, i32 6, i32 21"   --->   Operation 273 'partselect' 'trunc_ln717_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (3.72ns)   --->   "%mul_ln1171_28 = mul i22 %sext_ln717_104, i22 21"   --->   Operation 274 'mul' 'mul_ln1171_28' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln717_229 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_28, i32 6, i32 21"   --->   Operation 275 'partselect' 'trunc_ln717_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (3.72ns)   --->   "%mul_ln717_28 = mul i22 %sext_ln717_104, i22 4194247"   --->   Operation 276 'mul' 'mul_ln717_28' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln717_230 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_28, i32 6, i32 21"   --->   Operation 277 'partselect' 'trunc_ln717_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln717_105 = sext i16 %p_read_322"   --->   Operation 278 'sext' 'sext_ln717_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1171_145 = sext i16 %p_read_322"   --->   Operation 279 'sext' 'sext_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln1171_119 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_322, i3 0"   --->   Operation 280 'bitconcatenate' 'shl_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1171_146 = sext i19 %shl_ln1171_119"   --->   Operation 281 'sext' 'sext_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (1.34ns)   --->   "%sub_ln1171_60 = sub i20 %sext_ln1171_146, i20 %sext_ln1171_145"   --->   Operation 282 'sub' 'sub_ln1171_60' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln717_231 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_60, i32 6, i32 19"   --->   Operation 283 'partselect' 'trunc_ln717_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1171_147 = sext i14 %trunc_ln717_231"   --->   Operation 284 'sext' 'sext_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%shl_ln1171_120 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_322, i6 0"   --->   Operation 285 'bitconcatenate' 'shl_ln1171_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln1171_121 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_322, i2 0"   --->   Operation 286 'bitconcatenate' 'shl_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1171_148 = sext i18 %shl_ln1171_121"   --->   Operation 287 'sext' 'sext_ln1171_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (1.38ns)   --->   "%sub_ln1171_61 = sub i22 %shl_ln1171_120, i22 %sext_ln1171_148"   --->   Operation 288 'sub' 'sub_ln1171_61' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%trunc_ln717_232 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_61, i32 6, i32 21"   --->   Operation 289 'partselect' 'trunc_ln717_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (3.72ns)   --->   "%mul_ln717_29 = mul i22 %sext_ln717_105, i22 78"   --->   Operation 290 'mul' 'mul_ln717_29' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln717_233 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_29, i32 6, i32 21"   --->   Operation 291 'partselect' 'trunc_ln717_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln717_106 = sext i16 %p_read_321"   --->   Operation 292 'sext' 'sext_ln717_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln1171_149 = sext i16 %p_read_321"   --->   Operation 293 'sext' 'sext_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%shl_ln1171_122 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_321, i4 0"   --->   Operation 294 'bitconcatenate' 'shl_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%sext_ln1171_150 = sext i20 %shl_ln1171_122"   --->   Operation 295 'sext' 'sext_ln1171_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (1.36ns)   --->   "%add_ln1171_8 = add i21 %sext_ln1171_150, i21 %sext_ln1171_149"   --->   Operation 296 'add' 'add_ln1171_8' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln717_234 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_8, i32 6, i32 20"   --->   Operation 297 'partselect' 'trunc_ln717_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln717_107 = sext i15 %trunc_ln717_234"   --->   Operation 298 'sext' 'sext_ln717_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln1171_6 = trunc i16 %p_read_321"   --->   Operation 299 'trunc' 'trunc_ln1171_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%shl_ln1171_123 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %trunc_ln1171_6, i7 0"   --->   Operation 300 'bitconcatenate' 'shl_ln1171_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (1.38ns)   --->   "%sub_ln1171_62 = sub i22 %shl_ln1171_123, i22 %sext_ln717_106"   --->   Operation 301 'sub' 'sub_ln1171_62' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln717_235 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_62, i32 6, i32 21"   --->   Operation 302 'partselect' 'trunc_ln717_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%shl_ln1171_124 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_321, i3 0"   --->   Operation 303 'bitconcatenate' 'shl_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1171_151 = sext i19 %shl_ln1171_124"   --->   Operation 304 'sext' 'sext_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_63 = sub i20 0, i20 %sext_ln1171_151"   --->   Operation 305 'sub' 'sub_ln1171_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%shl_ln1171_125 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_321, i1 0"   --->   Operation 306 'bitconcatenate' 'shl_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln1171_152 = sext i17 %shl_ln1171_125"   --->   Operation 307 'sext' 'sext_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (2.09ns) (root node of TernaryAdder)   --->   "%sub_ln1171_64 = sub i20 %sub_ln1171_63, i20 %sext_ln1171_152"   --->   Operation 308 'sub' 'sub_ln1171_64' <Predicate = true> <Delay = 2.09> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln717_236 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_64, i32 6, i32 19"   --->   Operation 309 'partselect' 'trunc_ln717_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (3.72ns)   --->   "%mul_ln717_30 = mul i22 %sext_ln717_106, i22 4194199"   --->   Operation 310 'mul' 'mul_ln717_30' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln717_237 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_30, i32 6, i32 21"   --->   Operation 311 'partselect' 'trunc_ln717_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln717_109 = sext i16 %p_read2052"   --->   Operation 312 'sext' 'sext_ln717_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%shl_ln1171_126 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read2052, i3 0"   --->   Operation 313 'bitconcatenate' 'shl_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1171_153 = sext i19 %shl_ln1171_126"   --->   Operation 314 'sext' 'sext_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%shl_ln1171_127 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read2052, i1 0"   --->   Operation 315 'bitconcatenate' 'shl_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln1171_154 = sext i17 %shl_ln1171_127"   --->   Operation 316 'sext' 'sext_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (1.34ns)   --->   "%sub_ln1171_65 = sub i20 %sext_ln1171_154, i20 %sext_ln1171_153"   --->   Operation 317 'sub' 'sub_ln1171_65' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln717_238 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_65, i32 6, i32 19"   --->   Operation 318 'partselect' 'trunc_ln717_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1171_155 = sext i14 %trunc_ln717_238"   --->   Operation 319 'sext' 'sext_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (3.72ns)   --->   "%mul_ln717_31 = mul i22 %sext_ln717_109, i22 114"   --->   Operation 320 'mul' 'mul_ln717_31' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln717_241 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_31, i32 6, i32 21"   --->   Operation 321 'partselect' 'trunc_ln717_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln717_111 = sext i16 %p_read2153"   --->   Operation 322 'sext' 'sext_ln717_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1171_160 = sext i16 %p_read2153"   --->   Operation 323 'sext' 'sext_ln1171_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1171_161 = sext i16 %p_read2153"   --->   Operation 324 'sext' 'sext_ln1171_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln1171_7 = trunc i16 %p_read2153"   --->   Operation 325 'trunc' 'trunc_ln1171_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%shl_ln1171_131 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %trunc_ln1171_7, i7 0"   --->   Operation 326 'bitconcatenate' 'shl_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (1.38ns)   --->   "%sub_ln1171_68 = sub i22 %shl_ln1171_131, i22 %sext_ln717_111"   --->   Operation 327 'sub' 'sub_ln1171_68' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln717_242 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_68, i32 6, i32 21"   --->   Operation 328 'partselect' 'trunc_ln717_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln1171_132 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read2153, i2 0"   --->   Operation 329 'bitconcatenate' 'shl_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1171_162 = sext i18 %shl_ln1171_132"   --->   Operation 330 'sext' 'sext_ln1171_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_69 = sub i19 0, i19 %sext_ln1171_162"   --->   Operation 331 'sub' 'sub_ln1171_69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 332 [1/1] (2.08ns) (root node of TernaryAdder)   --->   "%sub_ln1171_70 = sub i19 %sub_ln1171_69, i19 %sext_ln1171_161"   --->   Operation 332 'sub' 'sub_ln1171_70' <Predicate = true> <Delay = 2.08> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%trunc_ln717_243 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_70, i32 6, i32 18"   --->   Operation 333 'partselect' 'trunc_ln717_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln717_112 = sext i13 %trunc_ln717_243"   --->   Operation 334 'sext' 'sext_ln717_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (3.72ns)   --->   "%mul_ln717_32 = mul i22 %sext_ln717_111, i22 4194193"   --->   Operation 335 'mul' 'mul_ln717_32' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln717_244 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_32, i32 6, i32 21"   --->   Operation 336 'partselect' 'trunc_ln717_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (3.72ns)   --->   "%mul_ln1171_29 = mul i21 %sext_ln1171_160, i21 11"   --->   Operation 337 'mul' 'mul_ln1171_29' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln717_245 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_29, i32 6, i32 20"   --->   Operation 338 'partselect' 'trunc_ln717_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%sext_ln717_114 = sext i16 %p_read2254"   --->   Operation 339 'sext' 'sext_ln717_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln1171_163 = sext i16 %p_read2254"   --->   Operation 340 'sext' 'sext_ln1171_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%trunc_ln1171_8 = trunc i16 %p_read2254"   --->   Operation 341 'trunc' 'trunc_ln1171_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%shl_ln1171_133 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %trunc_ln1171_8, i7 0"   --->   Operation 342 'bitconcatenate' 'shl_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (1.38ns)   --->   "%sub_ln1171_71 = sub i22 %shl_ln1171_133, i22 %sext_ln717_114"   --->   Operation 343 'sub' 'sub_ln1171_71' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln717_246 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_71, i32 6, i32 21"   --->   Operation 344 'partselect' 'trunc_ln717_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (3.72ns)   --->   "%mul_ln1171_30 = mul i22 %sext_ln717_114, i22 23"   --->   Operation 345 'mul' 'mul_ln1171_30' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln717_247 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_30, i32 6, i32 21"   --->   Operation 346 'partselect' 'trunc_ln717_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (1.38ns)   --->   "%sub_ln717 = sub i22 %sext_ln717_114, i22 %shl_ln1171_133"   --->   Operation 347 'sub' 'sub_ln717' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln717_248 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln717, i32 6, i32 21"   --->   Operation 348 'partselect' 'trunc_ln717_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (3.72ns)   --->   "%mul_ln1171_31 = mul i21 %sext_ln1171_163, i21 2097141"   --->   Operation 349 'mul' 'mul_ln1171_31' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln717_249 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_31, i32 6, i32 20"   --->   Operation 350 'partselect' 'trunc_ln717_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln1171_164 = sext i16 %p_read_320"   --->   Operation 351 'sext' 'sext_ln1171_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%trunc_ln1171_9 = trunc i16 %p_read_320"   --->   Operation 352 'trunc' 'trunc_ln1171_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (3.72ns)   --->   "%mul_ln717_33 = mul i22 %sext_ln1171_164, i22 4194266"   --->   Operation 353 'mul' 'mul_ln717_33' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%trunc_ln717_252 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_33, i32 6, i32 21"   --->   Operation 354 'partselect' 'trunc_ln717_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (3.72ns)   --->   "%mul_ln717_34 = mul i22 %sext_ln1171_164, i22 58"   --->   Operation 355 'mul' 'mul_ln717_34' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln717_253 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_34, i32 6, i32 21"   --->   Operation 356 'partselect' 'trunc_ln717_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln1171_167 = sext i16 %p_read_319"   --->   Operation 357 'sext' 'sext_ln1171_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln1171_168 = sext i16 %p_read_319"   --->   Operation 358 'sext' 'sext_ln1171_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%shl_ln1171_138 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_319, i3 0"   --->   Operation 359 'bitconcatenate' 'shl_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln1171_169 = sext i19 %shl_ln1171_138"   --->   Operation 360 'sext' 'sext_ln1171_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln1171_170 = sext i19 %shl_ln1171_138"   --->   Operation 361 'sext' 'sext_ln1171_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (1.34ns)   --->   "%sub_ln1171_74 = sub i20 %sext_ln1171_170, i20 %sext_ln1171_168"   --->   Operation 362 'sub' 'sub_ln1171_74' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln717_254 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_74, i32 6, i32 19"   --->   Operation 363 'partselect' 'trunc_ln717_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%sext_ln717_116 = sext i14 %trunc_ln717_254"   --->   Operation 364 'sext' 'sext_ln717_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%trunc_ln717_255 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_319, i32 3, i32 15"   --->   Operation 365 'partselect' 'trunc_ln717_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln1171_171 = sext i13 %trunc_ln717_255"   --->   Operation 366 'sext' 'sext_ln1171_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (3.72ns)   --->   "%mul_ln1171_32 = mul i22 %sext_ln1171_167, i22 25"   --->   Operation 367 'mul' 'mul_ln1171_32' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln717_256 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_32, i32 6, i32 21"   --->   Operation 368 'partselect' 'trunc_ln717_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%trunc_ln1171_10 = trunc i16 %p_read_319"   --->   Operation 369 'trunc' 'trunc_ln1171_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%shl_ln1171_139 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %trunc_ln1171_10, i7 0"   --->   Operation 370 'bitconcatenate' 'shl_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (1.38ns)   --->   "%sub_ln1171_75 = sub i22 %shl_ln1171_139, i22 %sext_ln1171_169"   --->   Operation 371 'sub' 'sub_ln1171_75' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln717_257 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_75, i32 6, i32 21"   --->   Operation 372 'partselect' 'trunc_ln717_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln717_117 = sext i16 %p_read_318"   --->   Operation 373 'sext' 'sext_ln717_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (3.72ns)   --->   "%mul_ln1171_33 = mul i22 %sext_ln717_117, i22 21"   --->   Operation 374 'mul' 'mul_ln1171_33' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln717_258 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_33, i32 6, i32 21"   --->   Operation 375 'partselect' 'trunc_ln717_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln1171_11 = trunc i16 %p_read_318"   --->   Operation 376 'trunc' 'trunc_ln1171_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%shl_ln1171_140 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %trunc_ln1171_11, i7 0"   --->   Operation 377 'bitconcatenate' 'shl_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (1.38ns)   --->   "%sub_ln1171_76 = sub i22 %shl_ln1171_140, i22 %sext_ln717_117"   --->   Operation 378 'sub' 'sub_ln1171_76' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln717_259 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_76, i32 6, i32 21"   --->   Operation 379 'partselect' 'trunc_ln717_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln717_260 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %p_read_318, i32 5, i32 15"   --->   Operation 380 'partselect' 'trunc_ln717_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%sext_ln717_118 = sext i11 %trunc_ln717_260"   --->   Operation 381 'sext' 'sext_ln717_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (3.72ns)   --->   "%mul_ln717_35 = mul i22 %sext_ln717_117, i22 4194219"   --->   Operation 382 'mul' 'mul_ln717_35' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%trunc_ln717_261 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_35, i32 6, i32 21"   --->   Operation 383 'partselect' 'trunc_ln717_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln717_119 = sext i16 %p_read_317"   --->   Operation 384 'sext' 'sext_ln717_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1171_172 = sext i16 %p_read_317"   --->   Operation 385 'sext' 'sext_ln1171_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (3.72ns)   --->   "%mul_ln717_36 = mul i22 %sext_ln717_119, i22 4194201"   --->   Operation 386 'mul' 'mul_ln717_36' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln717_262 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_36, i32 6, i32 21"   --->   Operation 387 'partselect' 'trunc_ln717_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%shl_ln1171_141 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_317, i4 0"   --->   Operation 388 'bitconcatenate' 'shl_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%sext_ln1171_173 = sext i20 %shl_ln1171_141"   --->   Operation 389 'sext' 'sext_ln1171_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_77 = sub i21 0, i21 %sext_ln1171_173"   --->   Operation 390 'sub' 'sub_ln1171_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%shl_ln1171_142 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_317, i2 0"   --->   Operation 391 'bitconcatenate' 'shl_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln1171_174 = sext i18 %shl_ln1171_142"   --->   Operation 392 'sext' 'sext_ln1171_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (2.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_78 = sub i21 %sub_ln1171_77, i21 %sext_ln1171_174"   --->   Operation 393 'sub' 'sub_ln1171_78' <Predicate = true> <Delay = 2.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln717_263 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_78, i32 6, i32 20"   --->   Operation 394 'partselect' 'trunc_ln717_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%sext_ln717_120 = sext i15 %trunc_ln717_263"   --->   Operation 395 'sext' 'sext_ln717_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln1171_12 = trunc i16 %p_read_317"   --->   Operation 396 'trunc' 'trunc_ln1171_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%shl_ln1171_143 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %trunc_ln1171_12, i7 0"   --->   Operation 397 'bitconcatenate' 'shl_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (1.38ns)   --->   "%sub_ln1171_79 = sub i22 %shl_ln1171_143, i22 %sext_ln717_119"   --->   Operation 398 'sub' 'sub_ln1171_79' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%trunc_ln717_264 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_79, i32 6, i32 21"   --->   Operation 399 'partselect' 'trunc_ln717_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (1.36ns)   --->   "%add_ln1171_9 = add i21 %sext_ln1171_173, i21 %sext_ln1171_172"   --->   Operation 400 'add' 'add_ln1171_9' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln717_265 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %add_ln1171_9, i32 6, i32 20"   --->   Operation 401 'partselect' 'trunc_ln717_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%sext_ln1171_175 = sext i16 %p_read_316"   --->   Operation 402 'sext' 'sext_ln1171_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln1171_176 = sext i16 %p_read_316"   --->   Operation 403 'sext' 'sext_ln1171_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (1.30ns)   --->   "%sub_ln1171_80 = sub i17 0, i17 %sext_ln1171_176"   --->   Operation 404 'sub' 'sub_ln1171_80' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%trunc_ln717_266 = partselect i11 @_ssdm_op_PartSelect.i11.i17.i32.i32, i17 %sub_ln1171_80, i32 6, i32 16"   --->   Operation 405 'partselect' 'trunc_ln717_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln1171_177 = sext i11 %trunc_ln717_266"   --->   Operation 406 'sext' 'sext_ln1171_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%shl_ln1171_144 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read_316, i4 0"   --->   Operation 407 'bitconcatenate' 'shl_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln1171_178 = sext i20 %shl_ln1171_144"   --->   Operation 408 'sext' 'sext_ln1171_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (1.36ns)   --->   "%sub_ln1171_81 = sub i21 0, i21 %sext_ln1171_178"   --->   Operation 409 'sub' 'sub_ln1171_81' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%shl_ln1171_145 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read_316, i1 0"   --->   Operation 410 'bitconcatenate' 'shl_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln1171_179 = sext i17 %shl_ln1171_145"   --->   Operation 411 'sext' 'sext_ln1171_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (1.37ns)   --->   "%sub_ln1171_82 = sub i21 %sub_ln1171_81, i21 %sext_ln1171_179"   --->   Operation 412 'sub' 'sub_ln1171_82' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%trunc_ln717_267 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_82, i32 6, i32 20"   --->   Operation 413 'partselect' 'trunc_ln717_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%sext_ln717_122 = sext i15 %trunc_ln717_267"   --->   Operation 414 'sext' 'sext_ln717_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln717_268 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_81, i32 6, i32 20"   --->   Operation 415 'partselect' 'trunc_ln717_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln717_123 = sext i15 %trunc_ln717_268"   --->   Operation 416 'sext' 'sext_ln717_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln1171_13 = trunc i16 %p_read_316"   --->   Operation 417 'trunc' 'trunc_ln1171_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%shl_ln1171_146 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %trunc_ln1171_13, i7 0"   --->   Operation 418 'bitconcatenate' 'shl_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (1.38ns)   --->   "%sub_ln1171_83 = sub i22 %shl_ln1171_146, i22 %sext_ln1171_175"   --->   Operation 419 'sub' 'sub_ln1171_83' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln717_269 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_83, i32 6, i32 21"   --->   Operation 420 'partselect' 'trunc_ln717_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln717_124 = sext i16 %p_read_315"   --->   Operation 421 'sext' 'sext_ln717_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln717_125 = sext i16 %p_read_315"   --->   Operation 422 'sext' 'sext_ln717_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln717_270 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %p_read_315, i32 3, i32 15"   --->   Operation 423 'partselect' 'trunc_ln717_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%sext_ln1171_180 = sext i13 %trunc_ln717_270"   --->   Operation 424 'sext' 'sext_ln1171_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_315, i2 0"   --->   Operation 425 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln1171_191 = sext i18 %tmp_1"   --->   Operation 426 'sext' 'sext_ln1171_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (1.33ns)   --->   "%sub_ln1171_90 = sub i19 %sext_ln717_125, i19 %sext_ln1171_191"   --->   Operation 427 'sub' 'sub_ln1171_90' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%trunc_ln717_271 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_90, i32 6, i32 18"   --->   Operation 428 'partselect' 'trunc_ln717_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln1171_181 = sext i13 %trunc_ln717_271"   --->   Operation 429 'sext' 'sext_ln1171_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln1171_14 = trunc i16 %p_read_315"   --->   Operation 430 'trunc' 'trunc_ln1171_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%shl_ln1171_147 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %trunc_ln1171_14, i7 0"   --->   Operation 431 'bitconcatenate' 'shl_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (1.38ns)   --->   "%sub_ln1171_84 = sub i22 %shl_ln1171_147, i22 %sext_ln717_124"   --->   Operation 432 'sub' 'sub_ln1171_84' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln717_272 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_84, i32 6, i32 21"   --->   Operation 433 'partselect' 'trunc_ln717_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (3.72ns)   --->   "%mul_ln1171_34 = mul i22 %sext_ln717_124, i22 4194275"   --->   Operation 434 'mul' 'mul_ln1171_34' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln717_273 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln1171_34, i32 6, i32 21"   --->   Operation 435 'partselect' 'trunc_ln717_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln717_126 = sext i16 %p_read_314"   --->   Operation 436 'sext' 'sext_ln717_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%shl_ln1171_148 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_314, i6 0"   --->   Operation 437 'bitconcatenate' 'shl_ln1171_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%shl_ln1171_149 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read_314, i2 0"   --->   Operation 438 'bitconcatenate' 'shl_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%sext_ln1171_182 = sext i18 %shl_ln1171_149"   --->   Operation 439 'sext' 'sext_ln1171_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (1.38ns)   --->   "%add_ln1171_10 = add i22 %shl_ln1171_148, i22 %sext_ln1171_182"   --->   Operation 440 'add' 'add_ln1171_10' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%trunc_ln717_274 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln1171_10, i32 6, i32 21"   --->   Operation 441 'partselect' 'trunc_ln717_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (3.72ns)   --->   "%mul_ln717_37 = mul i22 %sext_ln717_126, i22 35"   --->   Operation 442 'mul' 'mul_ln717_37' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%trunc_ln717_275 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_37, i32 6, i32 21"   --->   Operation 443 'partselect' 'trunc_ln717_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (3.72ns)   --->   "%mul_ln717_38 = mul i22 %sext_ln717_126, i22 4194218"   --->   Operation 444 'mul' 'mul_ln717_38' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln717_276 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_38, i32 6, i32 21"   --->   Operation 445 'partselect' 'trunc_ln717_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (3.72ns)   --->   "%mul_ln717_39 = mul i22 %sext_ln717_126, i22 83"   --->   Operation 446 'mul' 'mul_ln717_39' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln717_277 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_39, i32 6, i32 21"   --->   Operation 447 'partselect' 'trunc_ln717_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln717_127 = sext i16 %p_read3062"   --->   Operation 448 'sext' 'sext_ln717_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln1171_183 = sext i16 %p_read3062"   --->   Operation 449 'sext' 'sext_ln1171_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (3.72ns)   --->   "%mul_ln717_40 = mul i22 %sext_ln717_127, i22 79"   --->   Operation 450 'mul' 'mul_ln717_40' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln717_278 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_40, i32 6, i32 21"   --->   Operation 451 'partselect' 'trunc_ln717_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%shl_ln1171_150 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read3062, i4 0"   --->   Operation 452 'bitconcatenate' 'shl_ln1171_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%sext_ln1171_184 = sext i20 %shl_ln1171_150"   --->   Operation 453 'sext' 'sext_ln1171_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (1.36ns)   --->   "%sub_ln1171_85 = sub i21 0, i21 %sext_ln1171_184"   --->   Operation 454 'sub' 'sub_ln1171_85' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln717_279 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_85, i32 6, i32 20"   --->   Operation 455 'partselect' 'trunc_ln717_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln717_128 = sext i15 %trunc_ln717_279"   --->   Operation 456 'sext' 'sext_ln717_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%shl_ln1171_151 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read3062, i2 0"   --->   Operation 457 'bitconcatenate' 'shl_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln1171_185 = sext i18 %shl_ln1171_151"   --->   Operation 458 'sext' 'sext_ln1171_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (1.33ns)   --->   "%sub_ln1171_86 = sub i19 %sext_ln1171_185, i19 %sext_ln1171_183"   --->   Operation 459 'sub' 'sub_ln1171_86' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln717_280 = partselect i13 @_ssdm_op_PartSelect.i13.i19.i32.i32, i19 %sub_ln1171_86, i32 6, i32 18"   --->   Operation 460 'partselect' 'trunc_ln717_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln717_129 = sext i13 %trunc_ln717_280"   --->   Operation 461 'sext' 'sext_ln717_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (3.72ns)   --->   "%mul_ln717_41 = mul i22 %sext_ln717_127, i22 38"   --->   Operation 462 'mul' 'mul_ln717_41' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln717_281 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_41, i32 6, i32 21"   --->   Operation 463 'partselect' 'trunc_ln717_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln717_130 = sext i16 %p_read3163"   --->   Operation 464 'sext' 'sext_ln717_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln1171_186 = sext i16 %p_read3163"   --->   Operation 465 'sext' 'sext_ln1171_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln1171_187 = sext i16 %p_read3163"   --->   Operation 466 'sext' 'sext_ln1171_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%shl_ln1171_152 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read3163, i3 0"   --->   Operation 467 'bitconcatenate' 'shl_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%sext_ln1171_188 = sext i19 %shl_ln1171_152"   --->   Operation 468 'sext' 'sext_ln1171_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_87 = sub i20 0, i20 %sext_ln1171_188"   --->   Operation 469 'sub' 'sub_ln1171_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 470 [1/1] (2.09ns) (root node of TernaryAdder)   --->   "%sub_ln1171_88 = sub i20 %sub_ln1171_87, i20 %sext_ln1171_187"   --->   Operation 470 'sub' 'sub_ln1171_88' <Predicate = true> <Delay = 2.09> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln717_282 = partselect i14 @_ssdm_op_PartSelect.i14.i20.i32.i32, i20 %sub_ln1171_88, i32 6, i32 19"   --->   Operation 471 'partselect' 'trunc_ln717_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln717_131 = sext i14 %trunc_ln717_282"   --->   Operation 472 'sext' 'sext_ln717_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (3.72ns)   --->   "%mul_ln717_42 = mul i22 %sext_ln717_130, i22 122"   --->   Operation 473 'mul' 'mul_ln717_42' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln717_283 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %mul_ln717_42, i32 6, i32 21"   --->   Operation 474 'partselect' 'trunc_ln717_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (3.72ns)   --->   "%mul_ln1171_35 = mul i21 %sext_ln1171_186, i21 13"   --->   Operation 475 'mul' 'mul_ln1171_35' <Predicate = true> <Delay = 3.72> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln717_284 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %mul_ln1171_35, i32 6, i32 20"   --->   Operation 476 'partselect' 'trunc_ln717_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (1.30ns)   --->   "%add_ln712_90 = add i16 %trunc_ln717_211, i16 %trunc_ln717_215"   --->   Operation 477 'add' 'add_ln712_90' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (1.30ns)   --->   "%add_ln712_93 = add i16 %trunc_ln717_242, i16 %trunc_ln717_246"   --->   Operation 478 'add' 'add_ln712_93' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (1.31ns)   --->   "%add_ln712_101 = add i16 %sext_ln717_107, i16 %sext_ln717_83"   --->   Operation 479 'add' 'add_ln712_101' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (1.32ns)   --->   "%add_ln712_104 = add i15 %sext_ln1171_118, i15 %sext_ln1171_136"   --->   Operation 480 'add' 'add_ln712_104' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (1.32ns)   --->   "%add_ln712_105 = add i15 %sext_ln1171_147, i15 %sext_ln1171_155"   --->   Operation 481 'add' 'add_ln712_105' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (1.32ns)   --->   "%add_ln712_107 = add i15 %sext_ln717_116, i15 %sext_ln717_131"   --->   Operation 482 'add' 'add_ln712_107' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 483 [1/1] (1.33ns)   --->   "%add_ln712_108 = add i12 %sext_ln1171_177, i12 992"   --->   Operation 483 'add' 'add_ln712_108' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln712_12 = sext i12 %add_ln712_108"   --->   Operation 484 'sext' 'sext_ln712_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (1.32ns)   --->   "%add_ln712_109 = add i14 %sext_ln712_12, i14 %sext_ln1171_180"   --->   Operation 485 'add' 'add_ln712_109' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (1.30ns)   --->   "%add_ln712_121 = add i16 %trunc_ln717_232, i16 %trunc_ln717_235"   --->   Operation 486 'add' 'add_ln712_121' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (1.31ns)   --->   "%add_ln712_133 = add i16 %sext_ln717_120, i16 %sext_ln717_122"   --->   Operation 487 'add' 'add_ln712_133' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 488 [1/1] (1.31ns)   --->   "%add_ln712_136 = add i16 %sext_ln717_128, i16 %sext_ln717_89"   --->   Operation 488 'add' 'add_ln712_136' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 489 [1/1] (1.32ns)   --->   "%add_ln712_137 = add i15 %sext_ln1171_137, i15 %sext_ln717_103"   --->   Operation 489 'add' 'add_ln712_137' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (1.32ns)   --->   "%add_ln712_139 = add i14 %sext_ln717_112, i14 %sext_ln1171_171"   --->   Operation 490 'add' 'add_ln712_139' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 491 [1/1] (1.34ns)   --->   "%add_ln712_140 = add i11 %sext_ln717_94, i11 368"   --->   Operation 491 'add' 'add_ln712_140' <Predicate = true> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln712_16 = sext i11 %add_ln712_140"   --->   Operation 492 'sext' 'sext_ln712_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (1.32ns)   --->   "%add_ln712_141 = add i14 %sext_ln712_16, i14 %sext_ln1171_181"   --->   Operation 493 'add' 'add_ln712_141' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 494 [1/1] (1.31ns)   --->   "%add_ln712_168 = add i16 %sext_ln717_101, i16 %sext_ln717_123"   --->   Operation 494 'add' 'add_ln712_168' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (1.32ns)   --->   "%add_ln712_171 = add i14 %sext_ln1171_102, i14 %sext_ln717_129"   --->   Operation 495 'add' 'add_ln712_171' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln712_19 = sext i14 %add_ln712_171"   --->   Operation 496 'sext' 'sext_ln712_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (1.33ns)   --->   "%add_ln712_172 = add i12 %sext_ln717_118, i12 256"   --->   Operation 497 'add' 'add_ln712_172' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln712_20 = sext i12 %add_ln712_172"   --->   Operation 498 'sext' 'sext_ln712_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (1.32ns)   --->   "%add_ln712_173 = add i15 %sext_ln712_20, i15 %sext_ln712_19"   --->   Operation 499 'add' 'add_ln712_173' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (1.32ns)   --->   "%add_ln712_202 = add i15 %sext_ln717_92, i15 %sext_ln717_95"   --->   Operation 500 'add' 'add_ln712_202' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln712_22 = sext i15 %add_ln712_202"   --->   Operation 501 'sext' 'sext_ln712_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (1.32ns)   --->   "%add_ln712_203 = add i14 %sext_ln717_97, i14 288"   --->   Operation 502 'add' 'add_ln712_203' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln712_23 = sext i14 %add_ln712_203"   --->   Operation 503 'sext' 'sext_ln712_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (1.31ns)   --->   "%add_ln712_204 = add i16 %sext_ln712_23, i16 %sext_ln712_22"   --->   Operation 504 'add' 'add_ln712_204' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.08>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read32, i6 0"   --->   Operation 505 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read32, i2 0"   --->   Operation 506 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln1171_95 = sext i18 %shl_ln1171_s"   --->   Operation 507 'sext' 'sext_ln1171_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (1.38ns)   --->   "%sub_ln1171 = sub i22 %sext_ln1171_95, i22 %shl_ln"   --->   Operation 508 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171, i32 6, i32 21"   --->   Operation 509 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln717_76 = sext i15 %trunc_ln717_s"   --->   Operation 510 'sext' 'sext_ln717_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln717_77 = sext i15 %trunc_ln717_164"   --->   Operation 511 'sext' 'sext_ln717_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln717_78 = sext i15 %trunc_ln717_165"   --->   Operation 512 'sext' 'sext_ln717_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln717_79 = sext i15 %trunc_ln717_166"   --->   Operation 513 'sext' 'sext_ln717_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln717_80 = sext i15 %trunc_ln717_170"   --->   Operation 514 'sext' 'sext_ln717_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln717_81 = sext i15 %trunc_ln717_172"   --->   Operation 515 'sext' 'sext_ln717_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln717_84 = sext i15 %trunc_ln717_174"   --->   Operation 516 'sext' 'sext_ln717_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns)   --->   "%shl_ln1171_90 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read436, i5 0"   --->   Operation 517 'bitconcatenate' 'shl_ln1171_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln1171_111 = sext i21 %shl_ln1171_90"   --->   Operation 518 'sext' 'sext_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%shl_ln1171_91 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read436, i3 0"   --->   Operation 519 'bitconcatenate' 'shl_ln1171_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln1171_112 = sext i19 %shl_ln1171_91"   --->   Operation 520 'sext' 'sext_ln1171_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (1.37ns)   --->   "%sub_ln1171_43 = sub i22 %sext_ln1171_111, i22 %sext_ln1171_112"   --->   Operation 521 'sub' 'sub_ln1171_43' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln717_177 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_43, i32 6, i32 21"   --->   Operation 522 'partselect' 'trunc_ln717_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln717_87 = sext i15 %trunc_ln717_185"   --->   Operation 523 'sext' 'sext_ln717_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 524 [1/1] (0.00ns)   --->   "%shl_ln1171_93 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read638, i6 0"   --->   Operation 524 'bitconcatenate' 'shl_ln1171_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%shl_ln1171_94 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read638, i3 0"   --->   Operation 525 'bitconcatenate' 'shl_ln1171_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln1171_115 = sext i19 %shl_ln1171_94"   --->   Operation 526 'sext' 'sext_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (1.38ns)   --->   "%sub_ln1171_45 = sub i22 %shl_ln1171_93, i22 %sext_ln1171_115"   --->   Operation 527 'sub' 'sub_ln1171_45' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln717_186 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_45, i32 6, i32 21"   --->   Operation 528 'partselect' 'trunc_ln717_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln717_88 = sext i15 %trunc_ln717_187"   --->   Operation 529 'sext' 'sext_ln717_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln717_99 = sext i15 %trunc_ln717_212"   --->   Operation 530 'sext' 'sext_ln717_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln717_108 = sext i14 %trunc_ln717_236"   --->   Operation 531 'sext' 'sext_ln717_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 532 [1/1] (0.00ns)   --->   "%shl_ln1171_128 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %p_read2052, i4 0"   --->   Operation 532 'bitconcatenate' 'shl_ln1171_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln1171_156 = sext i20 %shl_ln1171_128"   --->   Operation 533 'sext' 'sext_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 534 [1/1] (0.00ns)   --->   "%shl_ln1171_129 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %p_read2052, i2 0"   --->   Operation 534 'bitconcatenate' 'shl_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln1171_157 = sext i18 %shl_ln1171_129"   --->   Operation 535 'sext' 'sext_ln1171_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln1171_158 = sext i18 %shl_ln1171_129"   --->   Operation 536 'sext' 'sext_ln1171_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 537 [1/1] (1.36ns)   --->   "%sub_ln1171_66 = sub i21 %sext_ln1171_156, i21 %sext_ln1171_158"   --->   Operation 537 'sub' 'sub_ln1171_66' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%trunc_ln717_239 = partselect i15 @_ssdm_op_PartSelect.i15.i21.i32.i32, i21 %sub_ln1171_66, i32 6, i32 20"   --->   Operation 538 'partselect' 'trunc_ln717_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln717_110 = sext i15 %trunc_ln717_239"   --->   Operation 539 'sext' 'sext_ln717_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 540 [1/1] (0.00ns)   --->   "%shl_ln1171_130 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read2052, i5 0"   --->   Operation 540 'bitconcatenate' 'shl_ln1171_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln1171_159 = sext i21 %shl_ln1171_130"   --->   Operation 541 'sext' 'sext_ln1171_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (1.37ns)   --->   "%sub_ln1171_67 = sub i22 %sext_ln1171_159, i22 %sext_ln1171_157"   --->   Operation 542 'sub' 'sub_ln1171_67' <Predicate = true> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln717_240 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_67, i32 6, i32 21"   --->   Operation 543 'partselect' 'trunc_ln717_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln717_113 = sext i15 %trunc_ln717_245"   --->   Operation 544 'sext' 'sext_ln717_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln717_115 = sext i15 %trunc_ln717_249"   --->   Operation 545 'sext' 'sext_ln717_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns)   --->   "%shl_ln1171_134 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %trunc_ln1171_9, i7 0"   --->   Operation 546 'bitconcatenate' 'shl_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%shl_ln1171_135 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %p_read_320, i5 0"   --->   Operation 547 'bitconcatenate' 'shl_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.00ns)   --->   "%sext_ln1171_165 = sext i21 %shl_ln1171_135"   --->   Operation 548 'sext' 'sext_ln1171_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 549 [1/1] (1.38ns)   --->   "%sub_ln1171_72 = sub i22 %shl_ln1171_134, i22 %sext_ln1171_165"   --->   Operation 549 'sub' 'sub_ln1171_72' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns)   --->   "%trunc_ln717_250 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_72, i32 6, i32 21"   --->   Operation 550 'partselect' 'trunc_ln717_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 551 [1/1] (0.00ns)   --->   "%shl_ln1171_136 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read_320, i6 0"   --->   Operation 551 'bitconcatenate' 'shl_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/1] (0.00ns)   --->   "%shl_ln1171_137 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %p_read_320, i3 0"   --->   Operation 552 'bitconcatenate' 'shl_ln1171_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln1171_166 = sext i19 %shl_ln1171_137"   --->   Operation 553 'sext' 'sext_ln1171_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (1.38ns)   --->   "%sub_ln1171_73 = sub i22 %sext_ln1171_166, i22 %shl_ln1171_136"   --->   Operation 554 'sub' 'sub_ln1171_73' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln717_251 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %sub_ln1171_73, i32 6, i32 21"   --->   Operation 555 'partselect' 'trunc_ln717_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln717_121 = sext i15 %trunc_ln717_265"   --->   Operation 556 'sext' 'sext_ln717_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%sext_ln717_132 = sext i15 %trunc_ln717_284"   --->   Operation 557 'sext' 'sext_ln717_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%shl_ln1171_153 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %p_read3163, i6 0"   --->   Operation 558 'bitconcatenate' 'shl_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%shl_ln1171_154 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %p_read3163, i1 0"   --->   Operation 559 'bitconcatenate' 'shl_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.00ns)   --->   "%sext_ln1171_189 = sext i17 %shl_ln1171_154"   --->   Operation 560 'sext' 'sext_ln1171_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 561 [1/1] (1.38ns)   --->   "%add_ln1171_11 = add i22 %shl_ln1171_153, i22 %sext_ln1171_189"   --->   Operation 561 'add' 'add_ln1171_11' <Predicate = true> <Delay = 1.38> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln717_285 = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %add_ln1171_11, i32 6, i32 21"   --->   Operation 562 'partselect' 'trunc_ln717_285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 563 [1/1] (1.30ns)   --->   "%add_ln712 = add i16 %trunc_ln, i16 %trunc_ln717_169"   --->   Operation 563 'add' 'add_ln712' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (1.30ns)   --->   "%add_ln712_83 = add i16 %trunc_ln717_177, i16 %trunc_ln717_180"   --->   Operation 564 'add' 'add_ln712_83' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_85 = add i16 %trunc_ln717_184, i16 %trunc_ln717_192"   --->   Operation 565 'add' 'add_ln712_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 566 [1/1] (1.30ns)   --->   "%add_ln712_86 = add i16 %trunc_ln717_196, i16 %trunc_ln717_200"   --->   Operation 566 'add' 'add_ln712_86' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_87 = add i16 %add_ln712_86, i16 %add_ln712_85"   --->   Operation 567 'add' 'add_ln712_87' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 568 [1/1] (1.30ns)   --->   "%add_ln712_89 = add i16 %trunc_ln717_204, i16 %trunc_ln717_207"   --->   Operation 568 'add' 'add_ln712_89' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_91 = add i16 %add_ln712_90, i16 %add_ln712_89"   --->   Operation 569 'add' 'add_ln712_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_92 = add i16 %trunc_ln717_223, i16 %trunc_ln717_227"   --->   Operation 570 'add' 'add_ln712_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 571 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_94 = add i16 %add_ln712_93, i16 %add_ln712_92"   --->   Operation 571 'add' 'add_ln712_94' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 572 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_95 = add i16 %add_ln712_94, i16 %add_ln712_91"   --->   Operation 572 'add' 'add_ln712_95' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_97 = add i16 %trunc_ln717_250, i16 %trunc_ln717_258"   --->   Operation 573 'add' 'add_ln712_97' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 574 [1/1] (1.30ns)   --->   "%add_ln712_98 = add i16 %trunc_ln717_262, i16 %trunc_ln717_274"   --->   Operation 574 'add' 'add_ln712_98' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_99 = add i16 %add_ln712_98, i16 %add_ln712_97"   --->   Operation 575 'add' 'add_ln712_99' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_100 = add i16 %trunc_ln717_278, i16 %sext_ln717_78"   --->   Operation 576 'add' 'add_ln712_100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 577 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_102 = add i16 %add_ln712_101, i16 %add_ln712_100"   --->   Operation 577 'add' 'add_ln712_102' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i15 %add_ln712_104"   --->   Operation 578 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln712_10 = sext i15 %add_ln712_105"   --->   Operation 579 'sext' 'sext_ln712_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_106 = add i16 %sext_ln712_10, i16 %sext_ln712"   --->   Operation 580 'add' 'add_ln712_106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln712_11 = sext i15 %add_ln712_107"   --->   Operation 581 'sext' 'sext_ln712_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln712_13 = sext i14 %add_ln712_109"   --->   Operation 582 'sext' 'sext_ln712_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (1.31ns)   --->   "%add_ln712_110 = add i16 %sext_ln712_13, i16 %sext_ln712_11"   --->   Operation 583 'add' 'add_ln712_110' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_111 = add i16 %add_ln712_110, i16 %add_ln712_106"   --->   Operation 584 'add' 'add_ln712_111' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 585 [1/1] (1.30ns)   --->   "%add_ln712_114 = add i16 %trunc_ln717_178, i16 %trunc_ln717_181"   --->   Operation 585 'add' 'add_ln712_114' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (1.30ns)   --->   "%add_ln712_115 = add i16 %trunc_ln717_193, i16 %trunc_ln717_197"   --->   Operation 586 'add' 'add_ln712_115' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_117 = add i16 %trunc_ln717_205, i16 %trunc_ln717_208"   --->   Operation 587 'add' 'add_ln712_117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 588 [1/1] (1.30ns)   --->   "%add_ln712_118 = add i16 %trunc_ln717_216, i16 %trunc_ln717_228"   --->   Operation 588 'add' 'add_ln712_118' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_119 = add i16 %add_ln712_118, i16 %add_ln712_117"   --->   Operation 589 'add' 'add_ln712_119' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 590 [1/1] (1.30ns)   --->   "%add_ln712_122 = add i16 %trunc_ln717_247, i16 %trunc_ln717_251"   --->   Operation 590 'add' 'add_ln712_122' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_124 = add i16 %trunc_ln717_259, i16 %trunc_ln717_275"   --->   Operation 591 'add' 'add_ln712_124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 592 [1/1] (1.30ns)   --->   "%add_ln712_125 = add i16 %trunc_ln717_283, i16 %sext_ln717_76"   --->   Operation 592 'add' 'add_ln712_125' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_126 = add i16 %add_ln712_125, i16 %add_ln712_124"   --->   Operation 593 'add' 'add_ln712_126' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_129 = add i16 %sext_ln717_79, i16 %sext_ln717_80"   --->   Operation 594 'add' 'add_ln712_129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 595 [1/1] (1.31ns)   --->   "%add_ln712_130 = add i16 %sext_ln717_84, i16 %sext_ln717_87"   --->   Operation 595 'add' 'add_ln712_130' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_131 = add i16 %add_ln712_130, i16 %add_ln712_129"   --->   Operation 596 'add' 'add_ln712_131' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_132 = add i16 %sext_ln717_99, i16 %sext_ln717_110"   --->   Operation 597 'add' 'add_ln712_132' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 598 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_134 = add i16 %add_ln712_133, i16 %add_ln712_132"   --->   Operation 598 'add' 'add_ln712_134' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%sext_ln712_14 = sext i15 %add_ln712_137"   --->   Operation 599 'sext' 'sext_ln712_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_138 = add i16 %sext_ln712_14, i16 %add_ln712_136"   --->   Operation 600 'add' 'add_ln712_138' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln712_15 = sext i14 %add_ln712_139"   --->   Operation 601 'sext' 'sext_ln712_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln712_17 = sext i14 %add_ln712_141"   --->   Operation 602 'sext' 'sext_ln712_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (1.32ns)   --->   "%add_ln712_142 = add i15 %sext_ln712_17, i15 %sext_ln712_15"   --->   Operation 603 'add' 'add_ln712_142' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln712_18 = sext i15 %add_ln712_142"   --->   Operation 604 'sext' 'sext_ln712_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_143 = add i16 %sext_ln712_18, i16 %add_ln712_138"   --->   Operation 605 'add' 'add_ln712_143' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 606 [1/1] (1.30ns)   --->   "%add_ln712_146 = add i16 %trunc_ln717_163, i16 %trunc_ln717_171"   --->   Operation 606 'add' 'add_ln712_146' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (1.30ns)   --->   "%add_ln712_147 = add i16 %trunc_ln717_175, i16 %p_read436"   --->   Operation 607 'add' 'add_ln712_147' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_149 = add i16 %trunc_ln717_182, i16 %trunc_ln717_186"   --->   Operation 608 'add' 'add_ln712_149' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 609 [1/1] (1.30ns)   --->   "%add_ln712_150 = add i16 %trunc_ln717_190, i16 %trunc_ln717_194"   --->   Operation 609 'add' 'add_ln712_150' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_151 = add i16 %add_ln712_150, i16 %add_ln712_149"   --->   Operation 610 'add' 'add_ln712_151' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 611 [1/1] (1.30ns)   --->   "%add_ln712_153 = add i16 %trunc_ln717_198, i16 %trunc_ln717_202"   --->   Operation 611 'add' 'add_ln712_153' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (1.30ns)   --->   "%add_ln712_154 = add i16 %trunc_ln717_209, i16 %trunc_ln717_213"   --->   Operation 612 'add' 'add_ln712_154' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_156 = add i16 %trunc_ln717_217, i16 %trunc_ln717_225"   --->   Operation 613 'add' 'add_ln712_156' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 614 [1/1] (1.30ns)   --->   "%add_ln712_157 = add i16 %trunc_ln717_229, i16 %trunc_ln717_233"   --->   Operation 614 'add' 'add_ln712_157' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_158 = add i16 %add_ln712_157, i16 %add_ln712_156"   --->   Operation 615 'add' 'add_ln712_158' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 616 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_161 = add i16 %trunc_ln717_240, i16 %trunc_ln717_244"   --->   Operation 616 'add' 'add_ln712_161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 617 [1/1] (1.30ns)   --->   "%add_ln712_162 = add i16 %trunc_ln717_248, i16 %trunc_ln717_252"   --->   Operation 617 'add' 'add_ln712_162' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_163 = add i16 %add_ln712_162, i16 %add_ln712_161"   --->   Operation 618 'add' 'add_ln712_163' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_164 = add i16 %trunc_ln717_256, i16 %trunc_ln717_264"   --->   Operation 619 'add' 'add_ln712_164' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 620 [1/1] (1.30ns)   --->   "%add_ln712_165 = add i16 %trunc_ln717_272, i16 %trunc_ln717_276"   --->   Operation 620 'add' 'add_ln712_165' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_166 = add i16 %add_ln712_165, i16 %add_ln712_164"   --->   Operation 621 'add' 'add_ln712_166' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 622 [1/1] (1.31ns)   --->   "%add_ln712_169 = add i16 %sext_ln717_132, i16 %sext_ln717_108"   --->   Operation 622 'add' 'add_ln712_169' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_170 = add i16 %add_ln712_169, i16 %add_ln712_168"   --->   Operation 623 'add' 'add_ln712_170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%sext_ln712_21 = sext i15 %add_ln712_173"   --->   Operation 624 'sext' 'sext_ln712_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_174 = add i16 %sext_ln712_21, i16 %add_ln712_170"   --->   Operation 625 'add' 'add_ln712_174' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 626 [1/1] (1.30ns)   --->   "%add_ln712_177 = add i16 %trunc_ln717_168, i16 %trunc_ln717_176"   --->   Operation 626 'add' 'add_ln712_177' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (1.30ns)   --->   "%add_ln712_178 = add i16 %trunc_ln717_179, i16 %trunc_ln717_183"   --->   Operation 627 'add' 'add_ln712_178' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_180 = add i16 %trunc_ln717_191, i16 %trunc_ln717_195"   --->   Operation 628 'add' 'add_ln712_180' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 629 [1/1] (1.30ns)   --->   "%add_ln712_181 = add i16 %trunc_ln717_206, i16 %trunc_ln717_214"   --->   Operation 629 'add' 'add_ln712_181' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_182 = add i16 %add_ln712_181, i16 %add_ln712_180"   --->   Operation 630 'add' 'add_ln712_182' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 631 [1/1] (1.30ns)   --->   "%add_ln712_184 = add i16 %trunc_ln717_218, i16 %trunc_ln717_222"   --->   Operation 631 'add' 'add_ln712_184' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (1.30ns)   --->   "%add_ln712_185 = add i16 %trunc_ln717_226, i16 %trunc_ln717_230"   --->   Operation 632 'add' 'add_ln712_185' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_187 = add i16 %trunc_ln717_237, i16 %trunc_ln717_241"   --->   Operation 633 'add' 'add_ln712_187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 634 [1/1] (1.30ns)   --->   "%add_ln712_188 = add i16 %trunc_ln717_253, i16 %trunc_ln717_257"   --->   Operation 634 'add' 'add_ln712_188' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_189 = add i16 %add_ln712_188, i16 %add_ln712_187"   --->   Operation 635 'add' 'add_ln712_189' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_192 = add i16 %trunc_ln717_261, i16 %trunc_ln717_269"   --->   Operation 636 'add' 'add_ln712_192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 637 [1/1] (1.30ns)   --->   "%add_ln712_193 = add i16 %trunc_ln717_273, i16 %trunc_ln717_277"   --->   Operation 637 'add' 'add_ln712_193' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_194 = add i16 %add_ln712_193, i16 %add_ln712_192"   --->   Operation 638 'add' 'add_ln712_194' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_195 = add i16 %trunc_ln717_281, i16 %trunc_ln717_285"   --->   Operation 639 'add' 'add_ln712_195' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 640 [1/1] (1.31ns)   --->   "%add_ln712_196 = add i16 %sext_ln717_77, i16 %sext_ln717_81"   --->   Operation 640 'add' 'add_ln712_196' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_197 = add i16 %add_ln712_196, i16 %add_ln712_195"   --->   Operation 641 'add' 'add_ln712_197' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 642 [1/1] (1.31ns)   --->   "%add_ln712_199 = add i16 %sext_ln717_88, i16 %sext_ln717_113"   --->   Operation 642 'add' 'add_ln712_199' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (1.31ns)   --->   "%add_ln712_200 = add i16 %sext_ln717_115, i16 %sext_ln717_121"   --->   Operation 643 'add' 'add_ln712_200' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_201 = add i16 %add_ln712_200, i16 %add_ln712_199"   --->   Operation 644 'add' 'add_ln712_201' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 645 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_205 = add i16 %add_ln712_204, i16 %add_ln712_201"   --->   Operation 645 'add' 'add_ln712_205' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.08>
ST_3 : Operation 646 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 646 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 647 [1/1] (0.00ns)   --->   "%speclatency_ln0 = speclatency void @_ssdm_op_SpecLatency, i64 0, i64 2, void @empty_0"   --->   Operation 647 'speclatency' 'speclatency_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 648 [1/1] (0.00ns)   --->   "%specresourcelimit_ln32 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 63, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [src/nnet_utils/nnet_dense_latency.h:32]   --->   Operation 648 'specresourcelimit' 'specresourcelimit_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_84 = add i16 %add_ln712_83, i16 %add_ln712"   --->   Operation 649 'add' 'add_ln712_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 650 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_88 = add i16 %add_ln712_87, i16 %add_ln712_84"   --->   Operation 650 'add' 'add_ln712_88' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 651 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_96 = add i16 %add_ln712_95, i16 %add_ln712_88"   --->   Operation 651 'add' 'add_ln712_96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_103 = add i16 %add_ln712_102, i16 %add_ln712_99"   --->   Operation 652 'add' 'add_ln712_103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 653 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_112 = add i16 %add_ln712_111, i16 %add_ln712_103"   --->   Operation 653 'add' 'add_ln712_112' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 654 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_113 = add i16 %add_ln712_112, i16 %add_ln712_96"   --->   Operation 654 'add' 'add_ln712_113' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_116 = add i16 %add_ln712_115, i16 %add_ln712_114"   --->   Operation 655 'add' 'add_ln712_116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 656 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_120 = add i16 %add_ln712_119, i16 %add_ln712_116"   --->   Operation 656 'add' 'add_ln712_120' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_123 = add i16 %add_ln712_122, i16 %add_ln712_121"   --->   Operation 657 'add' 'add_ln712_123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 658 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_127 = add i16 %add_ln712_126, i16 %add_ln712_123"   --->   Operation 658 'add' 'add_ln712_127' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_128 = add i16 %add_ln712_127, i16 %add_ln712_120"   --->   Operation 659 'add' 'add_ln712_128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_135 = add i16 %add_ln712_134, i16 %add_ln712_131"   --->   Operation 660 'add' 'add_ln712_135' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 661 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_144 = add i16 %add_ln712_143, i16 %add_ln712_135"   --->   Operation 661 'add' 'add_ln712_144' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 662 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_145 = add i16 %add_ln712_144, i16 %add_ln712_128"   --->   Operation 662 'add' 'add_ln712_145' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 663 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_148 = add i16 %add_ln712_147, i16 %add_ln712_146"   --->   Operation 663 'add' 'add_ln712_148' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 664 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_152 = add i16 %add_ln712_151, i16 %add_ln712_148"   --->   Operation 664 'add' 'add_ln712_152' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 665 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_155 = add i16 %add_ln712_154, i16 %add_ln712_153"   --->   Operation 665 'add' 'add_ln712_155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 666 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_159 = add i16 %add_ln712_158, i16 %add_ln712_155"   --->   Operation 666 'add' 'add_ln712_159' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_160 = add i16 %add_ln712_159, i16 %add_ln712_152"   --->   Operation 667 'add' 'add_ln712_160' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_167 = add i16 %add_ln712_166, i16 %add_ln712_163"   --->   Operation 668 'add' 'add_ln712_167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 669 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_175 = add i16 %add_ln712_174, i16 %add_ln712_167"   --->   Operation 669 'add' 'add_ln712_175' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 670 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_176 = add i16 %add_ln712_175, i16 %add_ln712_160"   --->   Operation 670 'add' 'add_ln712_176' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_179 = add i16 %add_ln712_178, i16 %add_ln712_177"   --->   Operation 671 'add' 'add_ln712_179' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 672 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_183 = add i16 %add_ln712_182, i16 %add_ln712_179"   --->   Operation 672 'add' 'add_ln712_183' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_186 = add i16 %add_ln712_185, i16 %add_ln712_184"   --->   Operation 673 'add' 'add_ln712_186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 674 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_190 = add i16 %add_ln712_189, i16 %add_ln712_186"   --->   Operation 674 'add' 'add_ln712_190' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 675 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_191 = add i16 %add_ln712_190, i16 %add_ln712_183"   --->   Operation 675 'add' 'add_ln712_191' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln712_198 = add i16 %add_ln712_197, i16 %add_ln712_194"   --->   Operation 676 'add' 'add_ln712_198' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 677 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_206 = add i16 %add_ln712_205, i16 %add_ln712_198"   --->   Operation 677 'add' 'add_ln712_206' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 678 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%add_ln712_207 = add i16 %add_ln712_206, i16 %add_ln712_191"   --->   Operation 678 'add' 'add_ln712_207' <Predicate = true> <Delay = 2.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 679 [1/1] (0.00ns)   --->   "%res = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %add_ln712_207, i16 %add_ln712_176, i16 %add_ln712_145, i16 %add_ln712_113" [src/nnet_utils/nnet_dense_latency.h:67]   --->   Operation 679 'bitconcatenate' 'res' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 680 [1/1] (0.00ns)   --->   "%ret_ln69 = ret i64 %res" [src/nnet_utils/nnet_dense_latency.h:69]   --->   Operation 680 'ret' 'ret_ln69' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.25ns, clock uncertainty: 1.69ns.

 <State 1>: 4.05ns
The critical path consists of the following:
	wire read operation ('p_read_316') on port 'p_read27' [40]  (0 ns)
	'sub' operation ('sub_ln1171_81') [493]  (1.36 ns)
	'sub' operation ('sub_ln1171_82') [496]  (1.37 ns)
	'add' operation ('add_ln712_133') [623]  (1.32 ns)

 <State 2>: 4.08ns
The critical path consists of the following:
	'add' operation ('add_ln712_92') [577]  (0 ns)
	'add' operation ('add_ln712_94') [579]  (2.04 ns)
	'add' operation ('add_ln712_95') [580]  (2.04 ns)

 <State 3>: 4.08ns
The critical path consists of the following:
	'add' operation ('add_ln712_84') [569]  (0 ns)
	'add' operation ('add_ln712_88') [573]  (2.04 ns)
	'add' operation ('add_ln712_96') [581]  (0 ns)
	'add' operation ('add_ln712_113') [603]  (2.04 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
