<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

</twCmdLine><twDesign>SingleCoreProcessor.ncd</twDesign><twDesignPath>SingleCoreProcessor.ncd</twDesignPath><twPCF>SingleCoreProcessor.pcf</twPCF><twPcfPath>SingleCoreProcessor.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="fbg676"><twDevName>xc7k70t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twAdvRpt="TRUE" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2700 - Timing constraints ignored because advanced analysis with offsets was specified.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATH2SETUP" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">Default period analysis for net &quot;clk_BUFGP&quot; </twConstName><twItemCnt>1352819387</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5075</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.728</twMinPer></twConstHead><twPathRptBanner iPaths="7687257" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/EX_OpA[32]_dff_24_16 (SLICE_X32Y158.D5), 7687257 paths
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.728</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_5</twSrc><twDest BELType="FF">Core0/EX_OpA[32]_dff_24_16</twDest><twDel>9.695</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.704</twTotPathDel><twClkSkew dest = "1.099" src = "1.088">-0.011</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_5</twSrc><twDest BELType='FF'>Core0/EX_OpA[32]_dff_24_16</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X39Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X39Y145.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;5&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_5</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y64.PCOUT0</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y65.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y65.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y66.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y66.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y67.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y67.P5</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y161.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;8&gt;</twComp><twBEL>Core0/uALU/Res&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y167.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>Core0/EX_Result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;31&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA1004</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y158.D5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>Core0/uDecoder/Mmux_ExOpA1004</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y158.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;16&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA321</twBEL><twBEL>Core0/EX_OpA[32]_dff_24_16</twBEL></twPathDel><twLogDel>6.712</twLogDel><twRouteDel>2.992</twRouteDel><twTotDel>9.704</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>69.2</twPctLog><twPctRoute>30.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.728</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_5</twSrc><twDest BELType="FF">Core0/EX_OpA[32]_dff_24_16</twDest><twDel>9.695</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.704</twTotPathDel><twClkSkew dest = "1.099" src = "1.088">-0.011</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_5</twSrc><twDest BELType='FF'>Core0/EX_OpA[32]_dff_24_16</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X39Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X39Y145.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;5&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_5</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y64.PCOUT9</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y65.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y65.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y66.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y66.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y67.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y67.P5</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y161.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;8&gt;</twComp><twBEL>Core0/uALU/Res&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y167.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>Core0/EX_Result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;31&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA1004</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y158.D5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>Core0/uDecoder/Mmux_ExOpA1004</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y158.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;16&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA321</twBEL><twBEL>Core0/EX_OpA[32]_dff_24_16</twBEL></twPathDel><twLogDel>6.712</twLogDel><twRouteDel>2.992</twRouteDel><twTotDel>9.704</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>69.2</twPctLog><twPctRoute>30.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.728</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_5</twSrc><twDest BELType="FF">Core0/EX_OpA[32]_dff_24_16</twDest><twDel>9.695</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.704</twTotPathDel><twClkSkew dest = "1.099" src = "1.088">-0.011</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_5</twSrc><twDest BELType='FF'>Core0/EX_OpA[32]_dff_24_16</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X39Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X39Y145.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;5&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_5</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y64.PCOUT1</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y65.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y65.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y66.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y66.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y67.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y67.P5</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y161.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;8&gt;</twComp><twBEL>Core0/uALU/Res&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y167.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>Core0/EX_Result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;31&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA1004</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y158.D5</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.630</twDelInfo><twComp>Core0/uDecoder/Mmux_ExOpA1004</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y158.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;16&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA321</twBEL><twBEL>Core0/EX_OpA[32]_dff_24_16</twBEL></twPathDel><twLogDel>6.712</twLogDel><twRouteDel>2.992</twRouteDel><twTotDel>9.704</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>69.2</twPctLog><twPctRoute>30.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="3924036" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/EX_OpA[32]_dff_24_23 (SLICE_X47Y167.A4), 3924036 paths
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.572</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_5</twSrc><twDest BELType="FF">Core0/EX_OpA[32]_dff_24_23</twDest><twDel>9.526</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.535</twTotPathDel><twClkSkew dest = "1.086" src = "1.088">0.002</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_5</twSrc><twDest BELType='FF'>Core0/EX_OpA[32]_dff_24_23</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X39Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X39Y145.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;5&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_5</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y64.PCOUT0</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y65.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y65.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y66.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y66.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y67.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y67.P21</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y160.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y160.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N868</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW16</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y167.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>Core0/ID_ExOpA_FW&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y167.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;25&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA641</twBEL><twBEL>Core0/EX_OpA[32]_dff_24_23</twBEL></twPathDel><twLogDel>6.669</twLogDel><twRouteDel>2.866</twRouteDel><twTotDel>9.535</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>69.9</twPctLog><twPctRoute>30.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.572</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_5</twSrc><twDest BELType="FF">Core0/EX_OpA[32]_dff_24_23</twDest><twDel>9.526</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.535</twTotPathDel><twClkSkew dest = "1.086" src = "1.088">0.002</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_5</twSrc><twDest BELType='FF'>Core0/EX_OpA[32]_dff_24_23</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X39Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X39Y145.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;5&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_5</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y64.PCOUT9</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y65.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y65.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y66.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y66.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y67.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y67.P21</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y160.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y160.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N868</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW16</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y167.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>Core0/ID_ExOpA_FW&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y167.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;25&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA641</twBEL><twBEL>Core0/EX_OpA[32]_dff_24_23</twBEL></twPathDel><twLogDel>6.669</twLogDel><twRouteDel>2.866</twRouteDel><twTotDel>9.535</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>69.9</twPctLog><twPctRoute>30.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.572</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_5</twSrc><twDest BELType="FF">Core0/EX_OpA[32]_dff_24_23</twDest><twDel>9.526</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.535</twTotPathDel><twClkSkew dest = "1.086" src = "1.088">0.002</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_5</twSrc><twDest BELType='FF'>Core0/EX_OpA[32]_dff_24_23</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X39Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X39Y145.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;5&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_5</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y64.PCOUT1</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y65.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y65.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y66.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y66.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y67.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y67.P21</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y160.C6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.265</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;55&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y160.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N868</twComp><twBEL>Core0/Mmux_ID_ExOpA_FW16</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y167.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>Core0/ID_ExOpA_FW&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y167.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;25&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA641</twBEL><twBEL>Core0/EX_OpA[32]_dff_24_23</twBEL></twPathDel><twLogDel>6.669</twLogDel><twRouteDel>2.866</twRouteDel><twTotDel>9.535</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>69.9</twPctLog><twPctRoute>30.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="7687257" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/EX_OpA[32]_dff_24_23 (SLICE_X47Y167.A6), 7687257 paths
</twPathRptBanner><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.570</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_5</twSrc><twDest BELType="FF">Core0/EX_OpA[32]_dff_24_23</twDest><twDel>9.524</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.533</twTotPathDel><twClkSkew dest = "1.086" src = "1.088">0.002</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_5</twSrc><twDest BELType='FF'>Core0/EX_OpA[32]_dff_24_23</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X39Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X39Y145.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;5&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_5</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y64.PCOUT0</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y65.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y65.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y66.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y66.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y67.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y67.P5</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y161.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;8&gt;</twComp><twBEL>Core0/uALU/Res&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y167.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>Core0/EX_Result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;31&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA1004</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y167.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>Core0/uDecoder/Mmux_ExOpA1004</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y167.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;25&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA641</twBEL><twBEL>Core0/EX_OpA[32]_dff_24_23</twBEL></twPathDel><twLogDel>6.712</twLogDel><twRouteDel>2.821</twRouteDel><twTotDel>9.533</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>70.4</twPctLog><twPctRoute>29.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="21"><twUnconstPath anchorID="22" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.570</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_5</twSrc><twDest BELType="FF">Core0/EX_OpA[32]_dff_24_23</twDest><twDel>9.524</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.533</twTotPathDel><twClkSkew dest = "1.086" src = "1.088">0.002</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_5</twSrc><twDest BELType='FF'>Core0/EX_OpA[32]_dff_24_23</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X39Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X39Y145.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;5&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_5</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y64.PCOUT9</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y65.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y65.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y66.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y66.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y67.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y67.P5</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y161.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;8&gt;</twComp><twBEL>Core0/uALU/Res&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y167.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>Core0/EX_Result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;31&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA1004</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y167.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>Core0/uDecoder/Mmux_ExOpA1004</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y167.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;25&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA641</twBEL><twBEL>Core0/EX_OpA[32]_dff_24_23</twBEL></twPathDel><twLogDel>6.712</twLogDel><twRouteDel>2.821</twRouteDel><twTotDel>9.533</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>70.4</twPctLog><twPctRoute>29.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="23"><twUnconstPath anchorID="24" twDataPathType="twDataPathMaxDelay" ><twTotDel>9.570</twTotDel><twSrc BELType="FF">Core0/EX_OpB[32]_dff_26_5</twSrc><twDest BELType="FF">Core0/EX_OpA[32]_dff_24_23</twDest><twDel>9.524</twDel><twSUTime>0.009</twSUTime><twTotPathDel>9.533</twTotPathDel><twClkSkew dest = "1.086" src = "1.088">0.002</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/EX_OpB[32]_dff_26_5</twSrc><twDest BELType='FF'>Core0/EX_OpA[32]_dff_24_23</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X39Y145.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X39Y145.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.223</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;5&gt;</twComp><twBEL>Core0/EX_OpB[32]_dff_26_5</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y64.A5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>Core0/EX_OpB[32]_dff_26&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y64.PCOUT1</twSite><twDelType>Tdspdo_A_PCOUT_MULT</twDelType><twDelInfo twEdge="twRising">2.879</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y65.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y65.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes1</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y66.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y66.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">1.219</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes2</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y67.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y67.P5</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>Core0/uALU/Mmult_uMultiplier.auxRes3</twComp><twBEL>Core0/uALU/Mmult_uMultiplier.auxRes3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y161.C6</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>Core0/uALU/uMultiplier.auxRes&lt;39&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;8&gt;</twComp><twBEL>Core0/uALU/Res&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y167.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.659</twDelInfo><twComp>Core0/EX_Result&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;31&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA1004</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y167.A6</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>Core0/uDecoder/Mmux_ExOpA1004</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y167.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.009</twDelInfo><twComp>Core0/EX_OpA[32]_dff_24&lt;25&gt;</twComp><twBEL>Core0/uDecoder/Mmux_ExOpA641</twBEL><twBEL>Core0/EX_OpA[32]_dff_24_23</twBEL></twPathDel><twLogDel>6.712</twLogDel><twRouteDel>2.821</twRouteDel><twTotDel>9.533</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>70.4</twPctLog><twPctRoute>29.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default period analysis for net &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_61_7 (SLICE_X4Y151.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twUnconstPath anchorID="26" twDataPathType="twDataPathMinDelay" ><twTotDel>0.048</twTotDel><twSrc BELType="FF">Core0/MEM_DataIn[31]_dff_38_7</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_61_7</twDest><twDelConst>0.000</twDelConst><twDel>0.395</twDel><twSUTime>0.043</twSUTime><twTotPathDel>0.352</twTotPathDel><twClkSkew dest = "0.804" src = "0.500">-0.304</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_DataIn[31]_dff_38_7</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y136.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/MEM_DataIn[31]_dff_38&lt;7&gt;</twComp><twBEL>Core0/MEM_DataIn[31]_dff_38_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y151.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>Core0/MEM_DataIn[31]_dff_38&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y151.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.043</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;7&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_7</twBEL></twPathDel><twLogDel>0.057</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.352</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>16.2</twPctLog><twPctRoute>83.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_61_5 (SLICE_X4Y151.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twUnconstPath anchorID="28" twDataPathType="twDataPathMinDelay" ><twTotDel>0.049</twTotDel><twSrc BELType="FF">Core0/MEM_DataIn[31]_dff_38_5</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_61_5</twDest><twDelConst>0.000</twDelConst><twDel>0.391</twDel><twSUTime>0.038</twSUTime><twTotPathDel>0.353</twTotPathDel><twClkSkew dest = "0.804" src = "0.500">-0.304</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_DataIn[31]_dff_38_5</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y136.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/MEM_DataIn[31]_dff_38&lt;7&gt;</twComp><twBEL>Core0/MEM_DataIn[31]_dff_38_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y151.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>Core0/MEM_DataIn[31]_dff_38&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y151.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.038</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;7&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_5</twBEL></twPathDel><twLogDel>0.062</twLogDel><twRouteDel>0.291</twRouteDel><twTotDel>0.353</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>17.6</twPctLog><twPctRoute>82.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/WB_StoreData[31]_dff_61_6 (SLICE_X4Y151.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twUnconstPath anchorID="30" twDataPathType="twDataPathMinDelay" ><twTotDel>0.049</twTotDel><twSrc BELType="FF">Core0/MEM_DataIn[31]_dff_38_6</twSrc><twDest BELType="FF">Core0/WB_StoreData[31]_dff_61_6</twDest><twDelConst>0.000</twDelConst><twDel>0.394</twDel><twSUTime>0.041</twSUTime><twTotPathDel>0.353</twTotPathDel><twClkSkew dest = "0.804" src = "0.500">-0.304</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_DataIn[31]_dff_38_6</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y136.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y136.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/MEM_DataIn[31]_dff_38&lt;7&gt;</twComp><twBEL>Core0/MEM_DataIn[31]_dff_38_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y151.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>Core0/MEM_DataIn[31]_dff_38&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X4Y151.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.041</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;7&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_6</twBEL></twPathDel><twLogDel>0.059</twLogDel><twRouteDel>0.294</twRouteDel><twTotDel>0.353</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="31" twConstType="OFFSETINCLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>603412</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3383</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>9.242</twMinOff></twConstHead><twPathRptBanner iPaths="26100" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/BrTaken (SLICE_X21Y158.A4), 26100 paths
</twPathRptBanner><twPathRpt anchorID="32"><twUnconstOffIn anchorID="33" twDataPathType="twDataPathMaxDelay"><twOff>9.242</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/BrTaken</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/BrTaken</twDest><twLogLvls>11</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.A6</twSite><twDelType>net</twDelType><twFanCnt>554</twFanCnt><twDelInfo twEdge="twRising">6.688</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_721</twComp><twBEL>Core0/uRF/Mmux_DoutA_865</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_865</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_721</twComp><twBEL>Core0/uRF/Mmux_DoutA_421</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Core0/ID_RegDA&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_7&lt;19&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y154.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ5</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y154.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y154.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y154.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y161.C2</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N436</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW27_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y162.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>N436</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y162.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N355</twComp><twBEL>Core0/uALU/Res&lt;4&gt;_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y162.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>N723</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y162.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;4&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement22</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y158.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y158.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/BrTaken</twComp><twBEL>Core0/uBranchCTRL/BrTaken2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y158.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.232</twDelInfo><twComp>Core0/uBranchCTRL/BrTaken1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y158.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.009</twDelInfo><twComp>Core0/BrTaken</twComp><twBEL>Core0/uBranchCTRL/BrTaken3</twBEL><twBEL>Core0/BrTaken</twBEL></twPathDel><twLogDel>1.365</twLogDel><twRouteDel>11.621</twRouteDel><twTotDel>12.986</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/BrTaken</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y158.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>3.000</twRouteDel><twTotDel>3.769</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="34"><twUnconstOffIn anchorID="35" twDataPathType="twDataPathMaxDelay"><twOff>9.089</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/BrTaken</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/BrTaken</twDest><twLogLvls>11</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y135.B1</twSite><twDelType>net</twDelType><twFanCnt>554</twFanCnt><twDelInfo twEdge="twRising">5.232</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y135.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.148</twDelInfo><twComp>Core0/uRF/RegisterTable_12&lt;15&gt;</twComp><twBEL>Core0/Mmux_ID_I111</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y116.C2</twSite><twDelType>net</twDelType><twFanCnt>88</twFanCnt><twDelInfo twEdge="twRising">1.381</twDelInfo><twComp>Core0/ID_I&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y116.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_713</twComp><twBEL>Core0/uRF/Mmux_DoutA_313</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y119.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.466</twDelInfo><twComp>Core0/ID_RegDA&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y119.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp><twBEL>Core0/uBranchCTRL/FlagZ2</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y154.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.260</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ2</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y154.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y154.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y154.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y161.C2</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y161.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N436</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW27_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y162.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>N436</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y162.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N355</twComp><twBEL>Core0/uALU/Res&lt;4&gt;_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y162.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>N723</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y162.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;4&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement22</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y158.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y158.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/BrTaken</twComp><twBEL>Core0/uBranchCTRL/BrTaken2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y158.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.232</twDelInfo><twComp>Core0/uBranchCTRL/BrTaken1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y158.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.009</twDelInfo><twComp>Core0/BrTaken</twComp><twBEL>Core0/uBranchCTRL/BrTaken3</twBEL><twBEL>Core0/BrTaken</twBEL></twPathDel><twLogDel>1.472</twLogDel><twRouteDel>11.361</twRouteDel><twTotDel>12.833</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/BrTaken</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y158.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>3.000</twRouteDel><twTotDel>3.769</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="36"><twUnconstOffIn anchorID="37" twDataPathType="twDataPathMaxDelay"><twOff>9.037</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/BrTaken</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/BrTaken</twDest><twLogLvls>11</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.A6</twSite><twDelType>net</twDelType><twFanCnt>554</twFanCnt><twDelInfo twEdge="twRising">6.688</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_721</twComp><twBEL>Core0/uRF/Mmux_DoutA_865</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_865</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_721</twComp><twBEL>Core0/uRF/Mmux_DoutA_421</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Core0/ID_RegDA&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_7&lt;19&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y154.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ5</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y154.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y154.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y154.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y164.B1</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">0.822</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y164.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N811</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW7_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y164.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.383</twDelInfo><twComp>N334</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y164.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N812</twComp><twBEL>Core0/uALU/Res&lt;15&gt;_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y164.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>N812</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y164.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N812</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement14</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y158.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y158.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/BrTaken</twComp><twBEL>Core0/uBranchCTRL/BrTaken2</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y158.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.232</twDelInfo><twComp>Core0/uBranchCTRL/BrTaken1</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y158.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.009</twDelInfo><twComp>Core0/BrTaken</twComp><twBEL>Core0/uBranchCTRL/BrTaken3</twBEL><twBEL>Core0/BrTaken</twBEL></twPathDel><twLogDel>1.365</twLogDel><twRouteDel>11.416</twRouteDel><twTotDel>12.781</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/BrTaken</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y158.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>3.000</twRouteDel><twTotDel>3.769</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="18995" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/BrTaken (SLICE_X21Y158.A6), 18995 paths
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstOffIn anchorID="39" twDataPathType="twDataPathMaxDelay"><twOff>9.000</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/BrTaken</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/BrTaken</twDest><twLogLvls>11</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.A6</twSite><twDelType>net</twDelType><twFanCnt>554</twFanCnt><twDelInfo twEdge="twRising">6.688</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_721</twComp><twBEL>Core0/uRF/Mmux_DoutA_865</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_865</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_721</twComp><twBEL>Core0/uRF/Mmux_DoutA_421</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Core0/ID_RegDA&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_7&lt;19&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y154.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ5</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y154.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y154.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y154.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y156.A1</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y156.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N705</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW3_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y155.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.440</twDelInfo><twComp>N407</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y155.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;11&gt;</twComp><twBEL>Core0/uALU/Res&lt;11&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y155.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.437</twDelInfo><twComp>N706</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y155.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement6</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y155.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.376</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y155.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/BrTaken1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y158.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.377</twDelInfo><twComp>N820</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y158.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.009</twDelInfo><twComp>Core0/BrTaken</twComp><twBEL>Core0/uBranchCTRL/BrTaken3</twBEL><twBEL>Core0/BrTaken</twBEL></twPathDel><twLogDel>1.365</twLogDel><twRouteDel>11.379</twRouteDel><twTotDel>12.744</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/BrTaken</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y158.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>3.000</twRouteDel><twTotDel>3.769</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="40"><twUnconstOffIn anchorID="41" twDataPathType="twDataPathMaxDelay"><twOff>9.000</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/BrTaken</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/BrTaken</twDest><twLogLvls>11</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.A6</twSite><twDelType>net</twDelType><twFanCnt>554</twFanCnt><twDelInfo twEdge="twRising">6.688</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_721</twComp><twBEL>Core0/uRF/Mmux_DoutA_865</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_865</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_721</twComp><twBEL>Core0/uRF/Mmux_DoutA_421</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Core0/ID_RegDA&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_7&lt;19&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y154.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ5</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y154.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y154.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y154.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y163.A1</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/RImm16[15]_dff_546&lt;8&gt;</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW31_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y162.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.245</twDelInfo><twComp>N420</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/ID_BrPC&lt;6&gt;</twComp><twBEL>Core0/uALU/Res&lt;8&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y155.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.492</twDelInfo><twComp>N715</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y155.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement30</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y155.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y155.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/BrTaken1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y158.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.377</twDelInfo><twComp>N820</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y158.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.009</twDelInfo><twComp>Core0/BrTaken</twComp><twBEL>Core0/uBranchCTRL/BrTaken3</twBEL><twBEL>Core0/BrTaken</twBEL></twPathDel><twLogDel>1.365</twLogDel><twRouteDel>11.379</twRouteDel><twTotDel>12.744</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/BrTaken</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y158.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>3.000</twRouteDel><twTotDel>3.769</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="42"><twUnconstOffIn anchorID="43" twDataPathType="twDataPathMaxDelay"><twOff>8.954</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/BrTaken</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/BrTaken</twDest><twLogLvls>11</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.A6</twSite><twDelType>net</twDelType><twFanCnt>554</twFanCnt><twDelInfo twEdge="twRising">6.688</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_721</twComp><twBEL>Core0/uRF/Mmux_DoutA_865</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_865</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_721</twComp><twBEL>Core0/uRF/Mmux_DoutA_421</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Core0/ID_RegDA&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_7&lt;19&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y154.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ5</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y154.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y154.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y154.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y163.A1</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y163.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uDecoder/RImm16[15]_dff_546&lt;8&gt;</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW31_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y162.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N420</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y162.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;4&gt;</twComp><twBEL>Core0/uALU/Res&lt;8&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y155.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>N714</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y155.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement30</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y155.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y155.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.043</twDelInfo><twComp>Core0/uBranchCTRL/PCIncrement&lt;8&gt;</twComp><twBEL>Core0/uBranchCTRL/BrTaken1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y158.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.377</twDelInfo><twComp>N820</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y158.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twFalling">0.009</twDelInfo><twComp>Core0/BrTaken</twComp><twBEL>Core0/uBranchCTRL/BrTaken3</twBEL><twBEL>Core0/BrTaken</twBEL></twPathDel><twLogDel>1.365</twLogDel><twRouteDel>11.333</twRouteDel><twTotDel>12.698</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>10.7</twPctLog><twPctRoute>89.3</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/BrTaken</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y158.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>3.000</twRouteDel><twTotDel>3.769</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="48084" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/REG_PC[15]_dff_2_13 (SLICE_X16Y165.CIN), 48084 paths
</twPathRptBanner><twPathRpt anchorID="44"><twUnconstOffIn anchorID="45" twDataPathType="twDataPathMaxDelay"><twOff>8.880</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_13</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_13</twDest><twLogLvls>11</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.A6</twSite><twDelType>net</twDelType><twFanCnt>554</twFanCnt><twDelInfo twEdge="twRising">6.688</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_721</twComp><twBEL>Core0/uRF/Mmux_DoutA_865</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_865</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_721</twComp><twBEL>Core0/uRF/Mmux_DoutA_421</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Core0/ID_RegDA&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_7&lt;19&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y154.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ5</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y154.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y154.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y154.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y165.A5</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N486</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y164.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.460</twDelInfo><twComp>N315</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y164.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N488</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW32_SW6</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y165.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>N488</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N336</twComp><twBEL>Core0/uALU/Res&lt;9&gt;_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y164.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>N766</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y164.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twFalling">0.299</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;9&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y165.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y165.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL><twBEL>Core0/REG_PC[15]_dff_2_13</twBEL></twPathDel><twLogDel>1.701</twLogDel><twRouteDel>10.920</twRouteDel><twTotDel>12.621</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>3.766</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="46"><twUnconstOffIn anchorID="47" twDataPathType="twDataPathMaxDelay"><twOff>8.779</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_13</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_13</twDest><twLogLvls>12</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.A6</twSite><twDelType>net</twDelType><twFanCnt>554</twFanCnt><twDelInfo twEdge="twRising">6.688</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_721</twComp><twBEL>Core0/uRF/Mmux_DoutA_865</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_865</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_721</twComp><twBEL>Core0/uRF/Mmux_DoutA_421</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Core0/ID_RegDA&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_7&lt;19&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y154.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ5</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y154.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y154.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y154.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y159.A6</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N402</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;4&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y160.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.469</twDelInfo><twComp>N300</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y160.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N403</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW27_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y161.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.465</twDelInfo><twComp>N403</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N703</twComp><twBEL>Core0/uALU/Res&lt;4&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y163.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>N703</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y163.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;4&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y164.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y164.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.054</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y165.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y165.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL><twBEL>Core0/REG_PC[15]_dff_2_13</twBEL></twPathDel><twLogDel>1.745</twLogDel><twRouteDel>10.775</twRouteDel><twTotDel>12.520</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>13.9</twPctLog><twPctRoute>86.1</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>3.766</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRpt anchorID="48"><twUnconstOffIn anchorID="49" twDataPathType="twDataPathMaxDelay"><twOff>8.754</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/REG_PC[15]_dff_2_13</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_13</twDest><twLogLvls>12</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.770</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.A6</twSite><twDelType>net</twDelType><twFanCnt>554</twFanCnt><twDelInfo twEdge="twRising">6.688</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_721</twComp><twBEL>Core0/uRF/Mmux_DoutA_865</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y122.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_865</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y122.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.242</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_721</twComp><twBEL>Core0/uRF/Mmux_DoutA_421</twBEL><twBEL>Core0/uRF/Mmux_DoutA_2_f7_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y120.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>Core0/ID_RegDA&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y120.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_7&lt;19&gt;</twComp><twBEL>Core0/uBranchCTRL/FlagZ5</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y154.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ5</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y154.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/FlagZ7</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y154.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>Core0/uBranchCTRL/FlagZ</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y154.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp><twBEL>Core0/uBranchCTRL/Mmux_PCIncrement1011</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y159.A6</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>Core0/uBranchCTRL/Mmux_PCIncrement101</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y159.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N402</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;4&gt;_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y160.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>N300</twComp></twPathDel><twPathDel><twSite>SLICE_X17Y160.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N404</twComp><twBEL>Core0/Mmux_ID_ExOpB_FW27_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y161.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.457</twDelInfo><twComp>N404</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y161.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>N703</twComp><twBEL>Core0/uALU/Res&lt;4&gt;_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y163.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>N703</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y163.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;7&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_lut&lt;4&gt;</twBEL><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y164.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y164.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twFalling">0.054</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;11&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y165.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.000</twDelInfo><twComp>Core0/uBranchCTRL/Madd_NextPC_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y165.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twFalling">0.089</twDelInfo><twComp>Core0/REG_PC[15]_dff_2&lt;15&gt;</twComp><twBEL>Core0/uBranchCTRL/Madd_NextPC_xor&lt;15&gt;</twBEL><twBEL>Core0/REG_PC[15]_dff_2_13</twBEL></twPathDel><twLogDel>1.745</twLogDel><twRouteDel>10.750</twRouteDel><twTotDel>12.495</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>14.0</twPctLog><twPctRoute>86.0</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/REG_PC[15]_dff_2_13</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.686</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.787</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.083</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>2.997</twRouteDel><twTotDel>3.766</twTotDel><twPctLog>20.4</twPctLog><twPctRoute>79.6</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: Default OFFSET IN BEFORE analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/EX_MemCTRL[2]_dff_30_2 (SLICE_X17Y182.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twUnconstOffIn anchorID="51" twDataPathType="twDataPathMinDelay"><twOff>-2.344</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/EX_MemCTRL[2]_dff_30_2</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/EX_MemCTRL[2]_dff_30_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y182.B6</twSite><twDelType>net</twDelType><twFanCnt>554</twFanCnt><twDelInfo twEdge="twRising">1.232</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y182.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.117</twDelInfo><twComp>Core0/EX_MemCTRL[2]_dff_30&lt;2&gt;</twComp><twBEL>Core0/uDecoder/Mmux_MemCTRL31</twBEL><twBEL>Core0/EX_MemCTRL[2]_dff_30_2</twBEL></twPathDel><twLogDel>0.578</twLogDel><twRouteDel>1.232</twRouteDel><twTotDel>1.810</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/EX_MemCTRL[2]_dff_30_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.276</twRouteDel><twTotDel>4.130</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/EX_MemCTRL[2]_dff_30_0 (SLICE_X17Y182.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twUnconstOffIn anchorID="53" twDataPathType="twDataPathMinDelay"><twOff>-2.212</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/EX_MemCTRL[2]_dff_30_0</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/EX_MemCTRL[2]_dff_30_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y182.A3</twSite><twDelType>net</twDelType><twFanCnt>554</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y182.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.118</twDelInfo><twComp>Core0/EX_MemCTRL[2]_dff_30&lt;2&gt;</twComp><twBEL>Core0/uDecoder/Mmux_MemCTRL11</twBEL><twBEL>Core0/EX_MemCTRL[2]_dff_30_0</twBEL></twPathDel><twLogDel>0.577</twLogDel><twRouteDel>1.365</twRouteDel><twTotDel>1.942</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/EX_MemCTRL[2]_dff_30_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.276</twRouteDel><twTotDel>4.130</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Core0/EX_MemCTRL[2]_dff_30_1 (SLICE_X17Y182.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="54"><twUnconstOffIn anchorID="55" twDataPathType="twDataPathMinDelay"><twOff>-2.211</twOff><twSrc BELType="PAD">reset</twSrc><twDest BELType="FF">Core0/EX_MemCTRL[2]_dff_30_1</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>reset</twSrc><twDest BELType='FF'>Core0/EX_MemCTRL[2]_dff_30_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>J8.PAD</twSrcSite><twPathDel><twSite>J8.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.695</twDelInfo><twComp>reset</twComp><twBEL>reset</twBEL><twBEL>reset_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y182.A3</twSite><twDelType>net</twDelType><twFanCnt>554</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>reset_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X17Y182.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.117</twDelInfo><twComp>Core0/EX_MemCTRL[2]_dff_30&lt;2&gt;</twComp><twBEL>Core0/uDecoder/Mmux_MemCTRL21</twBEL><twBEL>Core0/EX_MemCTRL[2]_dff_30_1</twBEL></twPathDel><twLogDel>0.578</twLogDel><twRouteDel>1.365</twRouteDel><twTotDel>1.943</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDataPath><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/EX_MemCTRL[2]_dff_30_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X17Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.375</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.276</twRouteDel><twTotDel>4.130</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath></twUnconstOffIn></twPathRpt></twConst><twConst anchorID="56" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot; </twConstName><twItemCnt>537</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>65</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>13.281</twMaxOff></twConstHead><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;16&gt; (D13.PAD), 16 paths
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstOffOut anchorID="58" twDataPathType="twDataPathMaxDelay"><twOff>13.281</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_2</twSrc><twDest BELType="PAD">MemWData&lt;16&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.277</twRouteDel><twTotDel>4.131</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_2</twSrc><twDest BELType='PAD'>MemWData&lt;16&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y182.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y131.A1</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">3.917</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y131.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>Core0/Mmux_MemWriteData18</twComp><twBEL>Core0/Mmux_MemWriteData161</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y142.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>Core0/Mmux_MemWriteData16</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_16_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData163</twBEL></twPathDel><twPathDel><twSite>D13.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.615</twDelInfo><twComp>MemWData_16_OBUF</twComp></twPathDel><twPathDel><twSite>D13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.379</twDelInfo><twComp>MemWData&lt;16&gt;</twComp><twBEL>MemWData_16_OBUF</twBEL><twBEL>MemWData&lt;16&gt;</twBEL></twPathDel><twLogDel>2.881</twLogDel><twRouteDel>6.244</twRouteDel><twTotDel>9.125</twTotDel><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="59"><twUnconstOffOut anchorID="60" twDataPathType="twDataPathMaxDelay"><twOff>12.714</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_0</twSrc><twDest BELType="PAD">MemWData&lt;16&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.277</twRouteDel><twTotDel>4.131</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_0</twSrc><twDest BELType='PAD'>MemWData&lt;16&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y182.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y131.A2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">3.349</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y131.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>Core0/Mmux_MemWriteData18</twComp><twBEL>Core0/Mmux_MemWriteData161</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y142.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>Core0/Mmux_MemWriteData16</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_16_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData163</twBEL></twPathDel><twPathDel><twSite>D13.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.615</twDelInfo><twComp>MemWData_16_OBUF</twComp></twPathDel><twPathDel><twSite>D13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.379</twDelInfo><twComp>MemWData&lt;16&gt;</twComp><twBEL>MemWData_16_OBUF</twBEL><twBEL>MemWData&lt;16&gt;</twBEL></twPathDel><twLogDel>2.882</twLogDel><twRouteDel>5.676</twRouteDel><twTotDel>8.558</twTotDel><twPctLog>33.7</twPctLog><twPctRoute>66.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="61"><twUnconstOffOut anchorID="62" twDataPathType="twDataPathMaxDelay"><twOff>12.687</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_2</twSrc><twDest BELType="PAD">MemWData&lt;16&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.277</twRouteDel><twTotDel>4.131</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_2</twSrc><twDest BELType='PAD'>MemWData&lt;16&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y182.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y147.D1</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">3.493</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y147.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>Core0/Mmux_MemWriteData102</twComp><twBEL>Core0/Mmux_MemWriteData1621</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y142.A4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>Core0/Mmux_MemWriteData162</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>MemWData_16_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData163</twBEL></twPathDel><twPathDel><twSite>D13.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.615</twDelInfo><twComp>MemWData_16_OBUF</twComp></twPathDel><twPathDel><twSite>D13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.379</twDelInfo><twComp>MemWData&lt;16&gt;</twComp><twBEL>MemWData_16_OBUF</twBEL><twBEL>MemWData&lt;16&gt;</twBEL></twPathDel><twLogDel>2.882</twLogDel><twRouteDel>5.649</twRouteDel><twTotDel>8.531</twTotDel><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;17&gt; (E13.PAD), 16 paths
</twPathRptBanner><twPathRpt anchorID="63"><twUnconstOffOut anchorID="64" twDataPathType="twDataPathMaxDelay"><twOff>13.162</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_2</twSrc><twDest BELType="PAD">MemWData&lt;17&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.277</twRouteDel><twTotDel>4.131</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_2</twSrc><twDest BELType='PAD'>MemWData&lt;17&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y182.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y131.A1</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">3.917</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData18</twComp><twBEL>Core0/Mmux_MemWriteData181</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y140.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>Core0/Mmux_MemWriteData18</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_24&lt;3&gt;</twComp><twBEL>Core0/Mmux_MemWriteData183</twBEL></twPathDel><twPathDel><twSite>E13.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>MemWData_17_OBUF</twComp></twPathDel><twPathDel><twSite>E13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>MemWData&lt;17&gt;</twComp><twBEL>MemWData_17_OBUF</twBEL><twBEL>MemWData&lt;17&gt;</twBEL></twPathDel><twLogDel>2.760</twLogDel><twRouteDel>6.246</twRouteDel><twTotDel>9.006</twTotDel><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="65"><twUnconstOffOut anchorID="66" twDataPathType="twDataPathMaxDelay"><twOff>12.874</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_2</twSrc><twDest BELType="PAD">MemWData&lt;17&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.277</twRouteDel><twTotDel>4.131</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_2</twSrc><twDest BELType='PAD'>MemWData&lt;17&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y182.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y147.D1</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">3.493</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y147.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>Core0/Mmux_MemWriteData102</twComp><twBEL>Core0/Mmux_MemWriteData1621</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y140.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>Core0/Mmux_MemWriteData162</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_24&lt;3&gt;</twComp><twBEL>Core0/Mmux_MemWriteData183</twBEL></twPathDel><twPathDel><twSite>E13.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>MemWData_17_OBUF</twComp></twPathDel><twPathDel><twSite>E13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>MemWData&lt;17&gt;</twComp><twBEL>MemWData_17_OBUF</twBEL><twBEL>MemWData&lt;17&gt;</twBEL></twPathDel><twLogDel>2.860</twLogDel><twRouteDel>5.858</twRouteDel><twTotDel>8.718</twTotDel><twPctLog>32.8</twPctLog><twPctRoute>67.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="67"><twUnconstOffOut anchorID="68" twDataPathType="twDataPathMaxDelay"><twOff>12.593</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_0</twSrc><twDest BELType="PAD">MemWData&lt;17&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.277</twRouteDel><twTotDel>4.131</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_0</twSrc><twDest BELType='PAD'>MemWData&lt;17&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y182.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y131.A2</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">3.349</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y131.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/Mmux_MemWriteData18</twComp><twBEL>Core0/Mmux_MemWriteData181</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y140.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>Core0/Mmux_MemWriteData18</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y140.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_24&lt;3&gt;</twComp><twBEL>Core0/Mmux_MemWriteData183</twBEL></twPathDel><twPathDel><twSite>E13.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.718</twDelInfo><twComp>MemWData_17_OBUF</twComp></twPathDel><twPathDel><twSite>E13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.357</twDelInfo><twComp>MemWData&lt;17&gt;</twComp><twBEL>MemWData_17_OBUF</twBEL><twBEL>MemWData&lt;17&gt;</twBEL></twPathDel><twLogDel>2.759</twLogDel><twRouteDel>5.678</twRouteDel><twTotDel>8.437</twTotDel><twPctLog>32.7</twPctLog><twPctRoute>67.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;18&gt; (E12.PAD), 16 paths
</twPathRptBanner><twPathRpt anchorID="69"><twUnconstOffOut anchorID="70" twDataPathType="twDataPathMaxDelay"><twOff>13.149</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_2</twSrc><twDest BELType="PAD">MemWData&lt;18&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.277</twRouteDel><twTotDel>4.131</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_2</twSrc><twDest BELType='PAD'>MemWData&lt;18&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y182.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y136.A2</twSite><twDelType>net</twDelType><twFanCnt>193</twFanCnt><twDelInfo twEdge="twRising">3.568</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y136.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_87</twComp><twBEL>Core0/Mmux_MemWriteData201</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y143.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>Core0/Mmux_MemWriteData20</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_3&lt;3&gt;</twComp><twBEL>Core0/Mmux_MemWriteData203</twBEL></twPathDel><twPathDel><twSite>E12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.624</twDelInfo><twComp>MemWData_18_OBUF</twComp></twPathDel><twPathDel><twSite>E12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.364</twDelInfo><twComp>MemWData&lt;18&gt;</twComp><twBEL>MemWData_18_OBUF</twBEL><twBEL>MemWData&lt;18&gt;</twBEL></twPathDel><twLogDel>2.868</twLogDel><twRouteDel>6.125</twRouteDel><twTotDel>8.993</twTotDel><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="71"><twUnconstOffOut anchorID="72" twDataPathType="twDataPathMaxDelay"><twOff>12.612</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_1</twSrc><twDest BELType="PAD">MemWData&lt;18&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.277</twRouteDel><twTotDel>4.131</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_1</twSrc><twDest BELType='PAD'>MemWData&lt;18&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y182.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y136.A1</twSite><twDelType>net</twDelType><twFanCnt>64</twFanCnt><twDelInfo twEdge="twRising">3.031</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y136.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.142</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_87</twComp><twBEL>Core0/Mmux_MemWriteData201</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y143.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>Core0/Mmux_MemWriteData20</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_3&lt;3&gt;</twComp><twBEL>Core0/Mmux_MemWriteData203</twBEL></twPathDel><twPathDel><twSite>E12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.624</twDelInfo><twComp>MemWData_18_OBUF</twComp></twPathDel><twPathDel><twSite>E12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.364</twDelInfo><twComp>MemWData&lt;18&gt;</twComp><twBEL>MemWData_18_OBUF</twBEL><twBEL>MemWData&lt;18&gt;</twBEL></twPathDel><twLogDel>2.868</twLogDel><twRouteDel>5.588</twRouteDel><twTotDel>8.456</twTotDel><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="73"><twUnconstOffOut anchorID="74" twDataPathType="twDataPathMaxDelay"><twOff>12.536</twOff><twSrc BELType="FF">Core0/WB_MemCTRL[2]_dff_63_0</twSrc><twDest BELType="PAD">MemWData&lt;18&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.761</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.901</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y182.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">1.376</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.854</twLogDel><twRouteDel>3.277</twRouteDel><twTotDel>4.131</twTotDel><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twClkPath><twDataPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>Core0/WB_MemCTRL[2]_dff_63_0</twSrc><twDest BELType='PAD'>MemWData&lt;18&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X14Y182.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y182.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.316</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;2&gt;</twComp><twBEL>Core0/WB_MemCTRL[2]_dff_63_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y136.A3</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">2.956</twDelInfo><twComp>Core0/WB_MemCTRL[2]_dff_63&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y136.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>Core0/uRF/Mmux_DoutA_87</twComp><twBEL>Core0/Mmux_MemWriteData201</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y143.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.933</twDelInfo><twComp>Core0/Mmux_MemWriteData20</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y143.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>Core0/uRF/RegisterTable_3&lt;3&gt;</twComp><twBEL>Core0/Mmux_MemWriteData203</twBEL></twPathDel><twPathDel><twSite>E12.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.624</twDelInfo><twComp>MemWData_18_OBUF</twComp></twPathDel><twPathDel><twSite>E12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.364</twDelInfo><twComp>MemWData&lt;18&gt;</twComp><twBEL>MemWData_18_OBUF</twBEL><twBEL>MemWData&lt;18&gt;</twBEL></twPathDel><twLogDel>2.867</twLogDel><twRouteDel>5.513</twRouteDel><twTotDel>8.380</twTotDel><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: Default OFFSET OUT AFTER analysis for clock &quot;clk_BUFGP&quot;

</twPathRptBanner><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;28&gt; (A15.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="75"><twUnconstOffOut anchorID="76" twDataPathType="twDataPathMinDelay"><twOff>3.620</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_4</twSrc><twDest BELType="PAD">MemWData&lt;28&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y151.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.510</twRouteDel><twTotDel>1.639</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_4</twSrc><twDest BELType='PAD'>MemWData&lt;28&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y151.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y151.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;7&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y153.B5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y153.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_30_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData42</twBEL></twPathDel><twPathDel><twSite>A15.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>MemWData_28_OBUF</twComp></twPathDel><twPathDel><twSite>A15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>MemWData&lt;28&gt;</twComp><twBEL>MemWData_28_OBUF</twBEL><twBEL>MemWData&lt;28&gt;</twBEL></twPathDel><twLogDel>1.450</twLogDel><twRouteDel>0.556</twRouteDel><twTotDel>2.006</twTotDel><twPctLog>72.3</twPctLog><twPctRoute>27.7</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="77"><twUnconstOffOut anchorID="78" twDataPathType="twDataPathMinDelay"><twOff>4.261</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_12</twSrc><twDest BELType="PAD">MemWData&lt;28&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_12</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y174.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.467</twRouteDel><twTotDel>1.596</twTotDel><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_12</twSrc><twDest BELType='PAD'>MemWData&lt;28&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X8Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y174.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;15&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y165.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y165.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>N10</twComp><twBEL>Core0/Mmux_MemWriteData42_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y153.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_30_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData42</twBEL></twPathDel><twPathDel><twSite>A15.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>MemWData_28_OBUF</twComp></twPathDel><twPathDel><twSite>A15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>MemWData&lt;28&gt;</twComp><twBEL>MemWData_28_OBUF</twBEL><twBEL>MemWData&lt;28&gt;</twBEL></twPathDel><twLogDel>1.496</twLogDel><twRouteDel>1.194</twRouteDel><twTotDel>2.690</twTotDel><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="79"><twUnconstOffOut anchorID="80" twDataPathType="twDataPathMinDelay"><twOff>4.267</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_28</twSrc><twDest BELType="PAD">MemWData&lt;28&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_28</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">0.604</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.467</twRouteDel><twTotDel>1.596</twTotDel><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_28</twSrc><twDest BELType='PAD'>MemWData&lt;28&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X33Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X33Y165.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;31&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y165.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y165.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>N10</twComp><twBEL>Core0/Mmux_MemWriteData42_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y153.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.365</twDelInfo><twComp>N10</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y153.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_30_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData42</twBEL></twPathDel><twPathDel><twSite>A15.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.381</twDelInfo><twComp>MemWData_28_OBUF</twComp></twPathDel><twPathDel><twSite>A15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.322</twDelInfo><twComp>MemWData&lt;28&gt;</twComp><twBEL>MemWData_28_OBUF</twBEL><twBEL>MemWData&lt;28&gt;</twBEL></twPathDel><twLogDel>1.478</twLogDel><twRouteDel>1.218</twRouteDel><twTotDel>2.696</twTotDel><twPctLog>54.8</twPctLog><twPctRoute>45.2</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;26&gt; (B11.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="81"><twUnconstOffOut anchorID="82" twDataPathType="twDataPathMinDelay"><twOff>3.623</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_2</twSrc><twDest BELType="PAD">MemWData&lt;26&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y156.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.509</twRouteDel><twTotDel>1.638</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_2</twSrc><twDest BELType='PAD'>MemWData&lt;26&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y156.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;3&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y156.C5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.143</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y156.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_26_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData38</twBEL></twPathDel><twPathDel><twSite>B11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>MemWData_26_OBUF</twComp></twPathDel><twPathDel><twSite>B11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>MemWData&lt;26&gt;</twComp><twBEL>MemWData_26_OBUF</twBEL><twBEL>MemWData&lt;26&gt;</twBEL></twPathDel><twLogDel>1.440</twLogDel><twRouteDel>0.570</twRouteDel><twTotDel>2.010</twTotDel><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="83"><twUnconstOffOut anchorID="84" twDataPathType="twDataPathMinDelay"><twOff>4.116</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_10</twSrc><twDest BELType="PAD">MemWData&lt;26&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_10</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.505</twRouteDel><twTotDel>1.634</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_10</twSrc><twDest BELType='PAD'>MemWData&lt;26&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y165.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;11&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y165.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;11&gt;</twComp><twBEL>Core0/Mmux_MemWriteData38_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y156.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>N14</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y156.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_26_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData38</twBEL></twPathDel><twPathDel><twSite>B11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>MemWData_26_OBUF</twComp></twPathDel><twPathDel><twSite>B11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>MemWData&lt;26&gt;</twComp><twBEL>MemWData_26_OBUF</twBEL><twBEL>MemWData&lt;26&gt;</twBEL></twPathDel><twLogDel>1.468</twLogDel><twRouteDel>1.039</twRouteDel><twTotDel>2.507</twTotDel><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="85"><twUnconstOffOut anchorID="86" twDataPathType="twDataPathMinDelay"><twOff>4.262</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType="PAD">MemWData&lt;26&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y158.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.473</twRouteDel><twTotDel>1.602</twTotDel><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType='PAD'>MemWData&lt;26&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X27Y158.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;2&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y155.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y155.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData3421</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y156.C6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.121</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y156.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_26_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData38</twBEL></twPathDel><twPathDel><twSite>B11.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>MemWData_26_OBUF</twComp></twPathDel><twPathDel><twSite>B11.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.312</twDelInfo><twComp>MemWData&lt;26&gt;</twComp><twBEL>MemWData_26_OBUF</twBEL><twBEL>MemWData&lt;26&gt;</twBEL></twPathDel><twLogDel>1.468</twLogDel><twRouteDel>1.217</twRouteDel><twTotDel>2.685</twTotDel><twPctLog>54.7</twPctLog><twPctRoute>45.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point MemWData&lt;27&gt; (B14.PAD), 23 paths
</twPathRptBanner><twPathRpt anchorID="87"><twUnconstOffOut anchorID="88" twDataPathType="twDataPathMinDelay"><twOff>3.631</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_3</twSrc><twDest BELType="PAD">MemWData&lt;27&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y156.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.509</twRouteDel><twTotDel>1.638</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_3</twSrc><twDest BELType='PAD'>MemWData&lt;27&gt;</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X4Y156.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y156.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;3&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y157.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y157.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_27_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData40</twBEL></twPathDel><twPathDel><twSite>B14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>MemWData_27_OBUF</twComp></twPathDel><twPathDel><twSite>B14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>MemWData&lt;27&gt;</twComp><twBEL>MemWData_27_OBUF</twBEL><twBEL>MemWData&lt;27&gt;</twBEL></twPathDel><twLogDel>1.446</twLogDel><twRouteDel>0.572</twRouteDel><twTotDel>2.018</twTotDel><twPctLog>71.7</twPctLog><twPctRoute>28.3</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="89"><twUnconstOffOut anchorID="90" twDataPathType="twDataPathMinDelay"><twOff>3.991</twOff><twSrc BELType="FF">Core0/WB_StoreData[31]_dff_61_11</twSrc><twDest BELType="PAD">MemWData&lt;27&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/WB_StoreData[31]_dff_61_11</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y165.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">0.642</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.505</twRouteDel><twTotDel>1.634</twTotDel><twPctLog>7.9</twPctLog><twPctRoute>92.1</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/WB_StoreData[31]_dff_61_11</twSrc><twDest BELType='PAD'>MemWData&lt;27&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X4Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X4Y165.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;11&gt;</twComp><twBEL>Core0/WB_StoreData[31]_dff_61_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y167.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.168</twDelInfo><twComp>Core0/WB_StoreData[31]_dff_61&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y167.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>N12</twComp><twBEL>Core0/Mmux_MemWriteData40_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y157.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>N12</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y157.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_27_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData40</twBEL></twPathDel><twPathDel><twSite>B14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>MemWData_27_OBUF</twComp></twPathDel><twPathDel><twSite>B14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>MemWData&lt;27&gt;</twComp><twBEL>MemWData_27_OBUF</twBEL><twBEL>MemWData&lt;27&gt;</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>0.908</twRouteDel><twTotDel>2.382</twTotDel><twPctLog>61.9</twPctLog><twPctRoute>38.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRpt anchorID="91"><twUnconstOffOut anchorID="92" twDataPathType="twDataPathMinDelay"><twOff>4.289</twOff><twSrc BELType="FF">Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType="PAD">MemWData&lt;27&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twClkPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>R22.PAD</twSrcSite><twPathDel><twSite>R22.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>clk_BUFGP/IBUFG</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.863</twDelInfo><twComp>clk_BUFGP/IBUFG</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y0.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>clk_BUFGP/BUFG</twComp><twBEL>clk_BUFGP/BUFG</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y158.CLK</twSite><twDelType>net</twDelType><twFanCnt>477</twFanCnt><twDelInfo twEdge="twRising">0.610</twDelInfo><twComp>clk_BUFGP</twComp></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>1.473</twRouteDel><twTotDel>1.602</twTotDel><twPctLog>8.1</twPctLog><twPctRoute>91.9</twPctRoute></twClkPath><twDataPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Core0/MEM_ExResult[31]_dff_36_1</twSrc><twDest BELType='PAD'>MemWData&lt;27&gt;</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X27Y158.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X27Y158.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;2&gt;</twComp><twBEL>Core0/MEM_ExResult[31]_dff_36_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y155.B4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>Core0/MEM_ExResult[31]_dff_36&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y155.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp><twBEL>Core0/Mmux_MemWriteData3421</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y157.D5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>Core0/Mmux_MemWriteData342</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y157.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>MemWData_27_OBUF</twComp><twBEL>Core0/Mmux_MemWriteData40</twBEL></twPathDel><twPathDel><twSite>B14.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>MemWData_27_OBUF</twComp></twPathDel><twPathDel><twSite>B14.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.318</twDelInfo><twComp>MemWData&lt;27&gt;</twComp><twBEL>MemWData_27_OBUF</twBEL><twBEL>MemWData&lt;27&gt;</twBEL></twPathDel><twLogDel>1.474</twLogDel><twRouteDel>1.238</twRouteDel><twTotDel>2.712</twTotDel><twPctLog>54.4</twPctLog><twPctRoute>45.6</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twUnmetConstCnt anchorID="93">0</twUnmetConstCnt><twDataSheet anchorID="94" twNameLen="15"><twSUH2ClkList anchorID="95" twDestWidth="5" twPhaseWidth="9"><twDest>clk</twDest><twSUH2Clk ><twSrc>reset</twSrc><twSUHTime twInternalClk ="clk_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">9.242</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.345</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="96" twDestWidth="12" twPhaseWidth="9"><twSrc>clk</twSrc><twClk2Out  twOutPad = "MemAdd&lt;0&gt;" twMinTime = "3.995" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.021" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;1&gt;" twMinTime = "3.859" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.811" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;2&gt;" twMinTime = "4.042" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.147" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;3&gt;" twMinTime = "4.267" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.534" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;4&gt;" twMinTime = "4.058" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.233" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;5&gt;" twMinTime = "4.365" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.768" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;6&gt;" twMinTime = "4.258" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.438" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;7&gt;" twMinTime = "4.086" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.224" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;8&gt;" twMinTime = "4.132" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.285" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;9&gt;" twMinTime = "4.443" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.915" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;10&gt;" twMinTime = "4.064" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.244" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;11&gt;" twMinTime = "3.969" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.052" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;12&gt;" twMinTime = "3.845" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.851" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;13&gt;" twMinTime = "4.321" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.666" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;14&gt;" twMinTime = "4.271" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.599" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemAdd&lt;15&gt;" twMinTime = "4.275" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.560" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;0&gt;" twMinTime = "4.021" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.775" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;1&gt;" twMinTime = "4.465" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.111" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;2&gt;" twMinTime = "4.410" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.031" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;3&gt;" twMinTime = "3.895" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.098" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;4&gt;" twMinTime = "4.439" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.232" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;5&gt;" twMinTime = "4.344" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.953" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;6&gt;" twMinTime = "4.057" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.190" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;7&gt;" twMinTime = "4.018" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "10.903" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;8&gt;" twMinTime = "3.905" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.817" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;9&gt;" twMinTime = "3.692" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.800" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;10&gt;" twMinTime = "3.762" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.103" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;11&gt;" twMinTime = "3.726" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.879" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;12&gt;" twMinTime = "4.228" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.840" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;13&gt;" twMinTime = "3.865" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.368" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;14&gt;" twMinTime = "3.819" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.684" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;15&gt;" twMinTime = "3.742" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.462" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;16&gt;" twMinTime = "4.327" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.281" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;17&gt;" twMinTime = "4.377" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.162" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;18&gt;" twMinTime = "4.340" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "13.149" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;19&gt;" twMinTime = "4.196" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.806" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;20&gt;" twMinTime = "4.195" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.944" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;21&gt;" twMinTime = "4.138" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.827" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;22&gt;" twMinTime = "4.000" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.526" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;23&gt;" twMinTime = "3.972" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "12.332" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;24&gt;" twMinTime = "3.721" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.421" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;25&gt;" twMinTime = "3.734" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.341" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;26&gt;" twMinTime = "3.623" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.127" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;27&gt;" twMinTime = "3.631" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.110" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;28&gt;" twMinTime = "3.620" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.229" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;29&gt;" twMinTime = "3.691" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.173" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;30&gt;" twMinTime = "3.654" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.316" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWData&lt;31&gt;" twMinTime = "3.827" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "11.078" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "MemWE" twMinTime = "3.672" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.521" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;0&gt;" twMinTime = "3.736" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.633" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;1&gt;" twMinTime = "3.782" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.781" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;2&gt;" twMinTime = "4.064" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.250" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;3&gt;" twMinTime = "3.996" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.203" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;4&gt;" twMinTime = "3.944" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.048" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;5&gt;" twMinTime = "4.014" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.130" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;6&gt;" twMinTime = "3.833" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.884" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;7&gt;" twMinTime = "3.931" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.004" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;8&gt;" twMinTime = "3.909" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.963" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;9&gt;" twMinTime = "4.009" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.131" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;10&gt;" twMinTime = "3.905" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "9.031" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;11&gt;" twMinTime = "3.849" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.859" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;12&gt;" twMinTime = "3.879" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.867" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;13&gt;" twMinTime = "3.895" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.957" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;14&gt;" twMinTime = "3.907" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.930" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "PC&lt;15&gt;" twMinTime = "3.894" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "8.945" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk_BUFGP" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="97" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>9.728</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="98"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>1353423336</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>17236</twConnCnt></twConstCov><twStats anchorID="99"><twMinPer>9.728</twMinPer><twFootnote number="1" /><twMaxFreq>102.796</twMaxFreq><twMinInBeforeClk>9.242</twMinInBeforeClk><twMaxOutBeforeClk>13.281</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Apr  5 13:59:13 2016 </twTimestamp></twFoot><twClientInfo anchorID="100"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 787 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
