V 50
K _ timer
Y 1
D 0 0 250 140
Z 10
i 9
P 1 0 100 20 100 0 2 0
L 20 100 10 0 2 0 1 0 reset
A 0 110 10 0 2 0 PINTYPE=IN
P 2 0 80 20 80 0 2 0
L 20 80 10 0 2 0 1 0 timeclk
A 0 90 10 0 2 0 PINTYPE=IN
P 3 0 60 20 60 0 2 0
L 20 60 10 0 2 0 1 0 datain[19:0]
A 0 70 10 0 2 0 PINTYPE=IN
P 4 0 40 20 40 0 2 0
L 20 40 10 0 2 0 1 0 work
A 0 50 10 0 2 0 PINTYPE=IN
P 5 250 100 230 100 0 3 0
L 170 100 10 0 2 0 1 0 timeup
A 230 110 10 0 2 0 PINTYPE=OUT
U 20 10 10 0 2 3 DEVICE=timer
U 20 0 10 0 3 0 VFILE=D:/FPGA_PROGRAM/NMR_FPGA/hdl/timer.v
U 20 -10 10 0 3 0 ACCEL=VCS
U 20 -20 10 0 3 0 LEVEL=VERILOG
U 20 -30 10 0 3 0 VERILOG=timer
U 20 -40 10 0 3 0 PINORDER=reset timeclk datain[19:0] work timeup 
b 20 20 230 120
E
