{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556791168733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556791168738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 18:59:28 2019 " "Processing started: Thu May  2 18:59:28 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556791168738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791168738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791168738 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556791168933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556791168933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SE se datapath.v(7) " "Verilog HDL Declaration information at datapath.v(7): object \"SE\" differs only in case from object \"se\" in the same scope" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1556791176447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556791176449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791176449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556791176458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791176458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556791176467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791176467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl2.v 1 1 " "Found 1 design units, including 1 entities, in source file sl2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sl2 " "Found entity 1: sl2" {  } { { "sl2.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/sl2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556791176478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791176478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.v 1 1 " "Found 1 design units, including 1 entities, in source file signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/signext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556791176487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791176487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.v 1 1 " "Found 1 design units, including 1 entities, in source file flopr.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/flopr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556791176497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791176497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556791176506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791176506 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(40) " "Verilog HDL information at ALU.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/ALU.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1556791176515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556791176516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791176516 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1556791176658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"flopr:pcreg\"" {  } { { "datapath.v" "pcreg" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556791176684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"adder:pcadd1\"" {  } { { "datapath.v" "pcadd1" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556791176703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:pcbrmux " "Elaborating entity \"mux2\" for hierarchy \"mux2:pcbrmux\"" {  } { { "datapath.v" "pcbrmux" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556791176725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:re " "Elaborating entity \"regfile\" for hierarchy \"regfile:re\"" {  } { { "datapath.v" "re" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556791176740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signext signext:se " "Elaborating entity \"signext\" for hierarchy \"signext:se\"" {  } { { "datapath.v" "se" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556791176772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "datapath.v" "alu" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556791176781 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU.v(27) " "Verilog HDL assignment warning at ALU.v(27): truncated value with size 32 to match size of target (16)" {  } { { "ALU.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/ALU.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556791176788 "|datapath|ALU:alu"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "regfile:re\|rf " "RAM logic \"regfile:re\|rf\" is uninferred due to inappropriate RAM size" {  } { { "regfile.v" "rf" { Text "/export/home/016/a0163072/CPU/git/datapath/regfile.v" 9 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1556791177097 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1556791177097 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1556791177298 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "writedataD\[0\] GND " "Pin \"writedataD\[0\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|writedataD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedataD\[1\] GND " "Pin \"writedataD\[1\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|writedataD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedataD\[2\] GND " "Pin \"writedataD\[2\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|writedataD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedataD\[3\] GND " "Pin \"writedataD\[3\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|writedataD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedataD\[4\] GND " "Pin \"writedataD\[4\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|writedataD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedataD\[5\] GND " "Pin \"writedataD\[5\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|writedataD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedataD\[6\] GND " "Pin \"writedataD\[6\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|writedataD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedataD\[7\] GND " "Pin \"writedataD\[7\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|writedataD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedataD\[8\] GND " "Pin \"writedataD\[8\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|writedataD[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedataD\[9\] GND " "Pin \"writedataD\[9\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|writedataD[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedataD\[10\] GND " "Pin \"writedataD\[10\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|writedataD[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedataD\[11\] GND " "Pin \"writedataD\[11\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|writedataD[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedataD\[12\] GND " "Pin \"writedataD\[12\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|writedataD[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedataD\[13\] GND " "Pin \"writedataD\[13\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|writedataD[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedataD\[14\] GND " "Pin \"writedataD\[14\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|writedataD[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "writedataD\[15\] GND " "Pin \"writedataD\[15\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|writedataD[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "srcaD\[0\] GND " "Pin \"srcaD\[0\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|srcaD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "srcaD\[1\] GND " "Pin \"srcaD\[1\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|srcaD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "srcaD\[2\] GND " "Pin \"srcaD\[2\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|srcaD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "srcaD\[3\] GND " "Pin \"srcaD\[3\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|srcaD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "srcaD\[4\] GND " "Pin \"srcaD\[4\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|srcaD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "srcaD\[5\] GND " "Pin \"srcaD\[5\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|srcaD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "srcaD\[6\] GND " "Pin \"srcaD\[6\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|srcaD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "srcaD\[7\] GND " "Pin \"srcaD\[7\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|srcaD[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "srcaD\[8\] GND " "Pin \"srcaD\[8\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|srcaD[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "srcaD\[9\] GND " "Pin \"srcaD\[9\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|srcaD[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "srcaD\[10\] GND " "Pin \"srcaD\[10\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|srcaD[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "srcaD\[11\] GND " "Pin \"srcaD\[11\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|srcaD[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "srcaD\[12\] GND " "Pin \"srcaD\[12\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|srcaD[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "srcaD\[13\] GND " "Pin \"srcaD\[13\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|srcaD[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "srcaD\[14\] GND " "Pin \"srcaD\[14\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|srcaD[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "srcaD\[15\] GND " "Pin \"srcaD\[15\]\" is stuck at GND" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1556791177416 "|datapath|srcaD[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1556791177416 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1556791177494 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/export/home/016/a0163072/CPU/git/datapath/output_files/datapath.map.smsg " "Generated suppressed messages file /export/home/016/a0163072/CPU/git/datapath/output_files/datapath.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791177847 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1556791178050 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556791178050 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "jumpE " "No output dependent on input pin \"jumpE\"" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556791178246 "|datapath|jumpE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrD\[14\] " "No output dependent on input pin \"instrD\[14\]\"" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556791178246 "|datapath|instrD[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrD\[15\] " "No output dependent on input pin \"instrD\[15\]\"" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556791178246 "|datapath|instrD[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrD\[11\] " "No output dependent on input pin \"instrD\[11\]\"" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556791178246 "|datapath|instrD[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrD\[12\] " "No output dependent on input pin \"instrD\[12\]\"" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556791178246 "|datapath|instrD[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrD\[13\] " "No output dependent on input pin \"instrD\[13\]\"" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556791178246 "|datapath|instrD[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrD\[8\] " "No output dependent on input pin \"instrD\[8\]\"" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556791178246 "|datapath|instrD[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrD\[9\] " "No output dependent on input pin \"instrD\[9\]\"" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556791178246 "|datapath|instrD[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instrD\[10\] " "No output dependent on input pin \"instrD\[10\]\"" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556791178246 "|datapath|instrD[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "memtoregW " "No output dependent on input pin \"memtoregW\"" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556791178246 "|datapath|memtoregW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regwriteW " "No output dependent on input pin \"regwriteW\"" {  } { { "datapath.v" "" { Text "/export/home/016/a0163072/CPU/git/datapath/datapath.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1556791178246 "|datapath|regwriteW"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1556791178246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1556791178247 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1556791178247 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1556791178247 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1556791178247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "995 " "Peak virtual memory: 995 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556791178293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  2 18:59:38 2019 " "Processing ended: Thu May  2 18:59:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556791178293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556791178293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556791178293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556791178293 ""}
