// Seed: 4255837408
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  inout logic [7:0] id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout supply1 id_1;
  assign id_7[1] = id_9;
  assign id_1 = -1;
  specify
    (id_10 *> id_11[1'h0]) = 1;
    if (id_5) (id_12 => id_13) = (1, id_11);
  endspecify
  wire id_14;
endmodule
