* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Oct 8 2022 16:56:30

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : un2_r_count_1hz_1_cry_22
T_11_11_wire_logic_cluster/lc_5/cout
T_11_11_wire_logic_cluster/lc_6/in_3

Net : un2_r_count_1hz_1_cry_22_THRU_CO
T_11_11_wire_logic_cluster/lc_6/out
T_10_11_sp4_h_l_4
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_0/in_0

End 

Net : r_count_1hzZ0Z_0
T_8_11_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_36
T_10_9_sp4_h_l_1
T_11_9_lc_trk_g2_1
T_11_9_wire_logic_cluster/lc_0/in_1

T_8_11_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g1_4
T_8_10_wire_logic_cluster/lc_2/in_1

T_8_11_wire_logic_cluster/lc_4/out
T_9_11_sp4_h_l_8
T_12_7_sp4_v_t_39
T_11_8_lc_trk_g2_7
T_11_8_wire_logic_cluster/lc_0/in_3

T_8_11_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g1_4
T_8_11_wire_logic_cluster/lc_4/in_1

End 

Net : un2_r_count_1hz_1_cry_30
T_11_12_wire_logic_cluster/lc_5/cout
T_11_12_wire_logic_cluster/lc_6/in_3

End 

Net : un2_r_count_1hz_1_cry_18_THRU_CO
T_11_11_wire_logic_cluster/lc_2/out
T_11_11_sp4_h_l_9
T_7_11_sp4_h_l_5
T_9_11_lc_trk_g2_0
T_9_11_wire_logic_cluster/lc_5/in_1

End 

Net : un2_r_count_1hz_1_cry_18
T_11_11_wire_logic_cluster/lc_1/cout
T_11_11_wire_logic_cluster/lc_2/in_3

Net : un2_r_count_1hz_1_cry_20_THRU_CO
T_11_11_wire_logic_cluster/lc_4/out
T_10_11_sp4_h_l_0
T_9_11_lc_trk_g0_0
T_9_11_wire_logic_cluster/lc_1/in_1

End 

Net : un2_r_count_1hz_1_cry_20
T_11_11_wire_logic_cluster/lc_3/cout
T_11_11_wire_logic_cluster/lc_4/in_3

Net : un2_r_count_1hz_1_cry_17_THRU_CO
T_11_11_wire_logic_cluster/lc_1/out
T_11_11_sp4_h_l_7
T_7_11_sp4_h_l_3
T_9_11_lc_trk_g2_6
T_9_11_wire_logic_cluster/lc_2/in_0

End 

Net : un2_r_count_1hz_1_cry_17
T_11_11_wire_logic_cluster/lc_0/cout
T_11_11_wire_logic_cluster/lc_1/in_3

Net : un2_r_count_1hz_1_cry_29
T_11_12_wire_logic_cluster/lc_4/cout
T_11_12_wire_logic_cluster/lc_5/in_3

Net : un2_r_count_1hz_1_cry_19
T_11_11_wire_logic_cluster/lc_2/cout
T_11_11_wire_logic_cluster/lc_3/in_3

Net : un2_r_count_1hz_1_cry_19_THRU_CO
T_11_11_wire_logic_cluster/lc_3/out
T_9_11_sp4_h_l_3
T_9_11_lc_trk_g0_6
T_9_11_wire_logic_cluster/lc_4/in_0

End 

Net : r_count_1hzZ0Z_5
T_8_10_wire_logic_cluster/lc_1/out
T_9_10_sp4_h_l_2
T_12_6_sp4_v_t_39
T_11_9_lc_trk_g2_7
T_11_9_wire_logic_cluster/lc_4/in_1

T_8_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g2_1
T_8_10_wire_logic_cluster/lc_6/in_1

T_8_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g2_1
T_8_10_wire_logic_cluster/lc_1/in_0

End 

Net : un2_r_count_1hz_1_cry_16_THRU_CO
T_11_11_wire_logic_cluster/lc_0/out
T_11_11_sp4_h_l_5
T_7_11_sp4_h_l_8
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_6/in_0

End 

Net : bfn_11_11_0_
T_11_11_wire_logic_cluster/carry_in_mux/cout
T_11_11_wire_logic_cluster/lc_0/in_3

Net : un2_r_count_1hz_1_cry_28
T_11_12_wire_logic_cluster/lc_3/cout
T_11_12_wire_logic_cluster/lc_4/in_3

Net : r_count_1hzZ0Z_1
T_11_8_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g0_0
T_11_9_input_2_0
T_11_9_wire_logic_cluster/lc_0/in_2

T_11_8_wire_logic_cluster/lc_0/out
T_11_6_sp4_v_t_45
T_8_10_sp4_h_l_1
T_8_10_lc_trk_g0_4
T_8_10_wire_logic_cluster/lc_2/in_0

T_11_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g1_0
T_11_8_wire_logic_cluster/lc_0/in_1

End 

Net : un2_r_count_1hz_1_cry_27
T_11_12_wire_logic_cluster/lc_2/cout
T_11_12_wire_logic_cluster/lc_3/in_3

Net : r_count_1hzZ0Z_2
T_11_9_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g3_1
T_11_9_wire_logic_cluster/lc_1/in_1

T_11_9_wire_logic_cluster/lc_1/out
T_11_6_sp4_v_t_42
T_8_10_sp4_h_l_0
T_8_10_lc_trk_g1_5
T_8_10_input_2_2
T_8_10_wire_logic_cluster/lc_2/in_2

End 

Net : un2_r_count_1hz_1_cry_26
T_11_12_wire_logic_cluster/lc_1/cout
T_11_12_wire_logic_cluster/lc_2/in_3

Net : un2_r_count_5hz_1_cry_30
T_9_5_wire_logic_cluster/lc_5/cout
T_9_5_wire_logic_cluster/lc_6/in_3

End 

Net : r_count_10hzZ0Z_0
T_12_2_wire_logic_cluster/lc_2/out
T_12_3_lc_trk_g1_2
T_12_3_wire_logic_cluster/lc_0/in_1

T_12_2_wire_logic_cluster/lc_2/out
T_12_2_lc_trk_g2_2
T_12_2_input_2_6
T_12_2_wire_logic_cluster/lc_6/in_2

T_12_2_wire_logic_cluster/lc_2/out
T_12_2_lc_trk_g2_2
T_12_2_wire_logic_cluster/lc_2/in_0

T_12_2_wire_logic_cluster/lc_2/out
T_12_2_lc_trk_g2_2
T_12_2_input_2_4
T_12_2_wire_logic_cluster/lc_4/in_2

End 

Net : r_count_5hzZ0Z_0
T_8_3_wire_logic_cluster/lc_0/out
T_9_2_lc_trk_g3_0
T_9_2_wire_logic_cluster/lc_0/in_1

T_8_3_wire_logic_cluster/lc_0/out
T_8_3_lc_trk_g1_0
T_8_3_input_2_5
T_8_3_wire_logic_cluster/lc_5/in_2

T_8_3_wire_logic_cluster/lc_0/out
T_8_3_lc_trk_g1_0
T_8_3_wire_logic_cluster/lc_0/in_1

T_8_3_wire_logic_cluster/lc_0/out
T_8_2_lc_trk_g1_0
T_8_2_wire_logic_cluster/lc_0/in_3

End 

Net : un2_r_count_2hz_1_cry_30
T_8_9_wire_logic_cluster/lc_5/cout
T_8_9_wire_logic_cluster/lc_6/in_3

End 

Net : un2_r_count_10hz_1_cry_30
T_12_6_wire_logic_cluster/lc_5/cout
T_12_6_wire_logic_cluster/lc_6/in_3

End 

Net : r_count_2hzZ0Z_0
T_7_7_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g2_1
T_8_6_wire_logic_cluster/lc_0/in_1

T_7_7_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g0_1
T_7_7_wire_logic_cluster/lc_2/in_1

T_7_7_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g0_1
T_7_7_wire_logic_cluster/lc_1/in_0

T_7_7_wire_logic_cluster/lc_1/out
T_7_6_lc_trk_g0_1
T_7_6_wire_logic_cluster/lc_0/in_1

End 

Net : r_count_1hzZ0Z_3
T_11_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g1_2
T_11_9_wire_logic_cluster/lc_2/in_1

T_11_9_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_44
T_8_10_sp4_h_l_2
T_8_10_lc_trk_g0_7
T_8_10_wire_logic_cluster/lc_2/in_3

End 

Net : r_count_2hzZ0Z_1
T_7_6_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g0_0
T_8_6_input_2_0
T_8_6_wire_logic_cluster/lc_0/in_2

T_7_6_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g0_0
T_7_7_wire_logic_cluster/lc_2/in_0

T_7_6_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g1_0
T_7_6_wire_logic_cluster/lc_0/in_3

End 

Net : r_count_10hzZ0Z_1
T_12_2_wire_logic_cluster/lc_4/out
T_12_3_lc_trk_g0_4
T_12_3_input_2_0
T_12_3_wire_logic_cluster/lc_0/in_2

T_12_2_wire_logic_cluster/lc_4/out
T_13_2_span4_horz_8
T_12_2_lc_trk_g0_0
T_12_2_wire_logic_cluster/lc_6/in_0

T_12_2_wire_logic_cluster/lc_4/out
T_13_2_span4_horz_8
T_12_2_lc_trk_g0_0
T_12_2_wire_logic_cluster/lc_4/in_0

End 

Net : r_count_5hzZ0Z_1
T_8_2_wire_logic_cluster/lc_0/out
T_9_2_lc_trk_g0_0
T_9_2_input_2_0
T_9_2_wire_logic_cluster/lc_0/in_2

T_8_2_wire_logic_cluster/lc_0/out
T_8_2_lc_trk_g3_0
T_8_2_wire_logic_cluster/lc_4/in_1

T_8_2_wire_logic_cluster/lc_0/out
T_8_2_lc_trk_g3_0
T_8_2_wire_logic_cluster/lc_0/in_1

End 

Net : un2_r_count_1hz_1_cry_25
T_11_12_wire_logic_cluster/lc_0/cout
T_11_12_wire_logic_cluster/lc_1/in_3

Net : r_count_10hzZ0Z_2
T_12_3_wire_logic_cluster/lc_1/out
T_12_3_lc_trk_g1_1
T_12_3_wire_logic_cluster/lc_1/in_1

T_12_3_wire_logic_cluster/lc_1/out
T_12_2_lc_trk_g0_1
T_12_2_wire_logic_cluster/lc_6/in_1

End 

Net : un2_r_count_10hz_1_cry_29
T_12_6_wire_logic_cluster/lc_4/cout
T_12_6_wire_logic_cluster/lc_5/in_3

Net : r_count_2hzZ0Z_2
T_8_6_wire_logic_cluster/lc_1/out
T_8_6_lc_trk_g3_1
T_8_6_wire_logic_cluster/lc_1/in_1

T_8_6_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g1_1
T_7_7_input_2_2
T_7_7_wire_logic_cluster/lc_2/in_2

End 

Net : un2_r_count_2hz_1_cry_29
T_8_9_wire_logic_cluster/lc_4/cout
T_8_9_wire_logic_cluster/lc_5/in_3

Net : un2_r_count_5hz_1_cry_29
T_9_5_wire_logic_cluster/lc_4/cout
T_9_5_wire_logic_cluster/lc_5/in_3

Net : r_count_5hzZ0Z_2
T_9_2_wire_logic_cluster/lc_1/out
T_9_2_lc_trk_g3_1
T_9_2_wire_logic_cluster/lc_1/in_1

T_9_2_wire_logic_cluster/lc_1/out
T_9_2_sp4_h_l_7
T_8_2_lc_trk_g1_7
T_8_2_wire_logic_cluster/lc_4/in_0

End 

Net : r_count_1hzZ0Z_4
T_11_9_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g1_3
T_11_9_wire_logic_cluster/lc_3/in_1

T_11_9_wire_logic_cluster/lc_3/out
T_11_8_lc_trk_g0_3
T_11_8_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_11_12_0_
T_11_12_wire_logic_cluster/carry_in_mux/cout
T_11_12_wire_logic_cluster/lc_0/in_3

Net : un2_r_count_10hz_1_cry_19
T_12_5_wire_logic_cluster/lc_2/cout
T_12_5_wire_logic_cluster/lc_3/in_3

Net : un2_r_count_10hz_1_cry_19_THRU_CO
T_12_5_wire_logic_cluster/lc_3/out
T_12_1_sp4_v_t_43
T_11_3_lc_trk_g0_6
T_11_3_wire_logic_cluster/lc_1/in_1

End 

Net : r_count_5hzZ0Z_3
T_9_2_wire_logic_cluster/lc_2/out
T_9_2_lc_trk_g1_2
T_9_2_wire_logic_cluster/lc_2/in_1

T_9_2_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g2_2
T_8_2_input_2_4
T_8_2_wire_logic_cluster/lc_4/in_2

End 

Net : r_count_2hzZ0Z_3
T_8_6_wire_logic_cluster/lc_2/out
T_8_6_lc_trk_g1_2
T_8_6_wire_logic_cluster/lc_2/in_1

T_8_6_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g1_2
T_7_7_wire_logic_cluster/lc_2/in_3

End 

Net : un2_r_count_10hz_1_cry_28
T_12_6_wire_logic_cluster/lc_3/cout
T_12_6_wire_logic_cluster/lc_4/in_3

Net : un2_r_count_2hz_1_cry_28
T_8_9_wire_logic_cluster/lc_3/cout
T_8_9_wire_logic_cluster/lc_4/in_3

Net : un2_r_count_5hz_1_cry_28
T_9_5_wire_logic_cluster/lc_3/cout
T_9_5_wire_logic_cluster/lc_4/in_3

Net : r_count_10hzZ0Z_3
T_12_3_wire_logic_cluster/lc_2/out
T_12_3_lc_trk_g3_2
T_12_3_wire_logic_cluster/lc_2/in_1

T_12_3_wire_logic_cluster/lc_2/out
T_12_2_lc_trk_g1_2
T_12_2_wire_logic_cluster/lc_6/in_3

End 

Net : un2_r_count_2hz_1_cry_18
T_8_8_wire_logic_cluster/lc_1/cout
T_8_8_wire_logic_cluster/lc_2/in_3

Net : un2_r_count_2hz_1_cry_18_THRU_CO
T_8_8_wire_logic_cluster/lc_2/out
T_8_8_sp4_h_l_9
T_7_8_lc_trk_g1_1
T_7_8_wire_logic_cluster/lc_2/in_0

End 

Net : un2_r_count_2hz_1_cry_21_THRU_CO
T_8_8_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g3_5
T_7_8_wire_logic_cluster/lc_7/in_1

End 

Net : un2_r_count_2hz_1_cry_21
T_8_8_wire_logic_cluster/lc_4/cout
T_8_8_wire_logic_cluster/lc_5/in_3

Net : un2_r_count_2hz_1_cry_27
T_8_9_wire_logic_cluster/lc_2/cout
T_8_9_wire_logic_cluster/lc_3/in_3

Net : un2_r_count_5hz_1_cry_27
T_9_5_wire_logic_cluster/lc_2/cout
T_9_5_wire_logic_cluster/lc_3/in_3

Net : r_count_5hzZ0Z_4
T_8_3_wire_logic_cluster/lc_6/out
T_9_2_lc_trk_g2_6
T_9_2_wire_logic_cluster/lc_3/in_1

T_8_3_wire_logic_cluster/lc_6/out
T_8_3_lc_trk_g2_6
T_8_3_wire_logic_cluster/lc_7/in_1

T_8_3_wire_logic_cluster/lc_6/out
T_8_3_lc_trk_g2_6
T_8_3_wire_logic_cluster/lc_6/in_0

End 

Net : r_count_2hzZ0Z_4
T_7_7_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g3_7
T_8_6_wire_logic_cluster/lc_3/in_1

T_7_7_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g2_7
T_7_7_wire_logic_cluster/lc_6/in_1

T_7_7_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g2_7
T_7_7_wire_logic_cluster/lc_7/in_0

End 

Net : r_count_10hzZ0Z_4
T_11_2_wire_logic_cluster/lc_1/out
T_12_3_lc_trk_g3_1
T_12_3_wire_logic_cluster/lc_3/in_1

T_11_2_wire_logic_cluster/lc_1/out
T_12_2_lc_trk_g1_1
T_12_2_wire_logic_cluster/lc_3/in_1

T_11_2_wire_logic_cluster/lc_1/out
T_11_2_lc_trk_g3_1
T_11_2_wire_logic_cluster/lc_1/in_3

End 

Net : un2_r_count_10hz_1_cry_27
T_12_6_wire_logic_cluster/lc_2/cout
T_12_6_wire_logic_cluster/lc_3/in_3

Net : r_count_1hzZ0Z_6
T_11_9_wire_logic_cluster/lc_5/out
T_11_9_lc_trk_g1_5
T_11_9_wire_logic_cluster/lc_5/in_1

T_11_9_wire_logic_cluster/lc_5/out
T_11_8_lc_trk_g1_5
T_11_8_wire_logic_cluster/lc_2/in_0

End 

Net : un2_r_count_1hz_1_cry_11_THRU_CO
T_11_10_wire_logic_cluster/lc_3/out
T_11_10_sp4_h_l_11
T_7_10_sp4_h_l_7
T_9_10_lc_trk_g3_2
T_9_10_wire_logic_cluster/lc_5/in_0

End 

Net : un2_r_count_1hz_1_cry_11
T_11_10_wire_logic_cluster/lc_2/cout
T_11_10_wire_logic_cluster/lc_3/in_3

Net : un2_r_count_2hz_1_cry_19
T_8_8_wire_logic_cluster/lc_2/cout
T_8_8_wire_logic_cluster/lc_3/in_3

Net : un2_r_count_2hz_1_cry_19_THRU_CO
T_8_8_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g3_3
T_7_8_wire_logic_cluster/lc_4/in_0

End 

Net : un2_r_count_1hz_1_cry_23
T_11_11_wire_logic_cluster/lc_6/cout
T_11_11_wire_logic_cluster/lc_7/in_3

Net : r_count_10hzZ0Z_5
T_12_3_wire_logic_cluster/lc_4/out
T_12_3_lc_trk_g3_4
T_12_3_wire_logic_cluster/lc_4/in_1

T_12_3_wire_logic_cluster/lc_4/out
T_12_2_lc_trk_g0_4
T_12_2_wire_logic_cluster/lc_5/in_1

End 

Net : r_count_2hzZ0Z_5
T_8_6_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g3_4
T_8_6_wire_logic_cluster/lc_4/in_1

T_8_6_wire_logic_cluster/lc_4/out
T_7_6_lc_trk_g2_4
T_7_6_wire_logic_cluster/lc_1/in_1

End 

Net : un2_r_count_2hz_1_cry_26
T_8_9_wire_logic_cluster/lc_1/cout
T_8_9_wire_logic_cluster/lc_2/in_3

Net : un2_r_count_5hz_1_cry_26
T_9_5_wire_logic_cluster/lc_1/cout
T_9_5_wire_logic_cluster/lc_2/in_3

Net : un2_r_count_10hz_1_cry_26
T_12_6_wire_logic_cluster/lc_1/cout
T_12_6_wire_logic_cluster/lc_2/in_3

Net : r_count_5hzZ0Z_5
T_9_2_wire_logic_cluster/lc_4/out
T_9_2_lc_trk_g3_4
T_9_2_wire_logic_cluster/lc_4/in_1

T_9_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g3_4
T_8_2_wire_logic_cluster/lc_4/in_3

End 

Net : r_count_1hzZ0Z_7
T_11_9_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g1_6
T_11_9_wire_logic_cluster/lc_6/in_1

T_11_9_wire_logic_cluster/lc_6/out
T_11_8_lc_trk_g0_6
T_11_8_input_2_2
T_11_8_wire_logic_cluster/lc_2/in_2

End 

Net : un2_r_count_1hz_1_cry_14_THRU_CO
T_11_10_wire_logic_cluster/lc_6/out
T_10_10_sp4_h_l_4
T_9_10_lc_trk_g0_4
T_9_10_wire_logic_cluster/lc_1/in_3

End 

Net : un2_r_count_1hz_1_cry_14
T_11_10_wire_logic_cluster/lc_5/cout
T_11_10_wire_logic_cluster/lc_6/in_3

Net : un2_r_count_1hz_1_cry_10_THRU_CO
T_11_10_wire_logic_cluster/lc_2/out
T_11_10_sp4_h_l_9
T_7_10_sp4_h_l_9
T_9_10_lc_trk_g3_4
T_9_10_wire_logic_cluster/lc_7/in_0

End 

Net : un2_r_count_10hz_1_cry_16_THRU_CO
T_12_5_wire_logic_cluster/lc_0/out
T_12_1_sp4_v_t_37
T_11_3_lc_trk_g0_0
T_11_3_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_8_8_0_
T_8_8_wire_logic_cluster/carry_in_mux/cout
T_8_8_wire_logic_cluster/lc_0/in_3

Net : bfn_12_5_0_
T_12_5_wire_logic_cluster/carry_in_mux/cout
T_12_5_wire_logic_cluster/lc_0/in_3

Net : un2_r_count_1hz_1_cry_10
T_11_10_wire_logic_cluster/lc_1/cout
T_11_10_wire_logic_cluster/lc_2/in_3

Net : un2_r_count_2hz_1_cry_16_THRU_CO
T_8_8_wire_logic_cluster/lc_0/out
T_7_8_sp4_h_l_8
T_6_8_lc_trk_g0_0
T_6_8_wire_logic_cluster/lc_1/in_1

End 

Net : un2_r_count_5hz_1_cry_25
T_9_5_wire_logic_cluster/lc_0/cout
T_9_5_wire_logic_cluster/lc_1/in_3

Net : un2_r_count_10hz_1_cry_25
T_12_6_wire_logic_cluster/lc_0/cout
T_12_6_wire_logic_cluster/lc_1/in_3

Net : r_count_2hzZ0Z_6
T_8_6_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g1_5
T_8_6_wire_logic_cluster/lc_5/in_1

T_8_6_wire_logic_cluster/lc_5/out
T_7_6_lc_trk_g2_5
T_7_6_wire_logic_cluster/lc_1/in_0

End 

Net : un2_r_count_1hz_1_cry_12_THRU_CO
T_11_10_wire_logic_cluster/lc_4/out
T_10_10_sp4_h_l_0
T_9_10_lc_trk_g0_0
T_9_10_wire_logic_cluster/lc_6/in_0

End 

Net : r_count_5hzZ0Z_6
T_9_2_wire_logic_cluster/lc_5/out
T_9_2_lc_trk_g1_5
T_9_2_wire_logic_cluster/lc_5/in_1

T_9_2_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g2_5
T_8_2_input_2_5
T_8_2_wire_logic_cluster/lc_5/in_2

End 

Net : un2_r_count_1hz_1_cry_12
T_11_10_wire_logic_cluster/lc_3/cout
T_11_10_wire_logic_cluster/lc_4/in_3

Net : r_count_10hzZ0Z_6
T_12_2_wire_logic_cluster/lc_0/out
T_12_3_lc_trk_g0_0
T_12_3_wire_logic_cluster/lc_5/in_1

T_12_2_wire_logic_cluster/lc_0/out
T_12_2_lc_trk_g3_0
T_12_2_wire_logic_cluster/lc_3/in_0

T_12_2_wire_logic_cluster/lc_0/out
T_12_2_lc_trk_g2_0
T_12_2_wire_logic_cluster/lc_0/in_0

End 

Net : un2_r_count_2hz_1_cry_25
T_8_9_wire_logic_cluster/lc_0/cout
T_8_9_wire_logic_cluster/lc_1/in_3

Net : r_count_1hzZ0Z_8
T_11_9_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g3_7
T_11_9_wire_logic_cluster/lc_7/in_1

T_11_9_wire_logic_cluster/lc_7/out
T_11_8_lc_trk_g0_7
T_11_8_wire_logic_cluster/lc_2/in_3

End 

Net : un2_r_count_1hz_1_cry_9
T_11_10_wire_logic_cluster/lc_0/cout
T_11_10_wire_logic_cluster/lc_1/in_3

Net : un2_r_count_1hz_1_cry_9_THRU_CO
T_11_10_wire_logic_cluster/lc_1/out
T_11_10_sp4_h_l_7
T_7_10_sp4_h_l_10
T_9_10_lc_trk_g2_7
T_9_10_wire_logic_cluster/lc_3/in_0

End 

Net : un2_r_count_2hz_1_cry_17_THRU_CO
T_8_8_wire_logic_cluster/lc_1/out
T_7_8_lc_trk_g2_1
T_7_8_wire_logic_cluster/lc_5/in_0

End 

Net : un2_r_count_2hz_1_cry_17
T_8_8_wire_logic_cluster/lc_0/cout
T_8_8_wire_logic_cluster/lc_1/in_3

Net : r_count_1hzZ0Z_10
T_9_10_wire_logic_cluster/lc_3/out
T_9_10_sp4_h_l_11
T_11_10_lc_trk_g2_6
T_11_10_wire_logic_cluster/lc_1/in_1

T_9_10_wire_logic_cluster/lc_3/out
T_9_10_sp4_h_l_11
T_8_10_lc_trk_g1_3
T_8_10_wire_logic_cluster/lc_6/in_0

T_9_10_wire_logic_cluster/lc_3/out
T_9_10_lc_trk_g1_3
T_9_10_wire_logic_cluster/lc_3/in_1

End 

Net : un2_r_count_1hz_1_cry_21
T_11_11_wire_logic_cluster/lc_4/cout
T_11_11_wire_logic_cluster/lc_5/in_3

Net : bfn_12_6_0_
T_12_6_wire_logic_cluster/carry_in_mux/cout
T_12_6_wire_logic_cluster/lc_0/in_3

Net : bfn_8_9_0_
T_8_9_wire_logic_cluster/carry_in_mux/cout
T_8_9_wire_logic_cluster/lc_0/in_3

Net : bfn_9_5_0_
T_9_5_wire_logic_cluster/carry_in_mux/cout
T_9_5_wire_logic_cluster/lc_0/in_3

Net : r_count_5hzZ0Z_7
T_8_3_wire_logic_cluster/lc_1/out
T_9_2_lc_trk_g2_1
T_9_2_wire_logic_cluster/lc_6/in_1

T_8_3_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g0_1
T_8_3_wire_logic_cluster/lc_7/in_0

T_8_3_wire_logic_cluster/lc_1/out
T_8_3_lc_trk_g3_1
T_8_3_wire_logic_cluster/lc_1/in_3

End 

Net : r_count_2hzZ0Z_7
T_8_6_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g1_6
T_8_6_wire_logic_cluster/lc_6/in_1

T_8_6_wire_logic_cluster/lc_6/out
T_7_6_lc_trk_g3_6
T_7_6_input_2_1
T_7_6_wire_logic_cluster/lc_1/in_2

End 

Net : r_count_10hzZ0Z_7
T_12_2_wire_logic_cluster/lc_1/out
T_12_3_lc_trk_g0_1
T_12_3_wire_logic_cluster/lc_6/in_1

T_12_2_wire_logic_cluster/lc_1/out
T_12_2_lc_trk_g2_1
T_12_2_input_2_3
T_12_2_wire_logic_cluster/lc_3/in_2

T_12_2_wire_logic_cluster/lc_1/out
T_12_2_lc_trk_g2_1
T_12_2_wire_logic_cluster/lc_1/in_0

End 

Net : o_LED_43_0_and
T_8_10_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g2_6
T_9_9_input_2_0
T_9_9_wire_logic_cluster/lc_0/in_2

End 

Net : o_LED_43_THRU_CO
T_9_10_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g2_0
T_9_10_input_2_6
T_9_10_wire_logic_cluster/lc_6/in_2

T_9_10_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g1_0
T_9_11_input_2_5
T_9_11_wire_logic_cluster/lc_5/in_2

T_9_10_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g1_0
T_9_11_input_2_1
T_9_11_wire_logic_cluster/lc_1/in_2

T_9_10_wire_logic_cluster/lc_0/out
T_8_10_lc_trk_g2_0
T_8_10_input_2_4
T_8_10_wire_logic_cluster/lc_4/in_2

T_9_10_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g2_0
T_9_10_wire_logic_cluster/lc_3/in_3

T_9_10_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g2_0
T_9_10_wire_logic_cluster/lc_7/in_3

T_9_10_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g2_0
T_9_10_wire_logic_cluster/lc_5/in_3

T_9_10_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g1_0
T_9_11_wire_logic_cluster/lc_6/in_3

T_9_10_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g1_0
T_9_11_wire_logic_cluster/lc_2/in_3

T_9_10_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g1_0
T_9_11_wire_logic_cluster/lc_4/in_3

T_9_10_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g1_0
T_9_11_wire_logic_cluster/lc_0/in_3

T_9_10_wire_logic_cluster/lc_0/out
T_8_10_lc_trk_g2_0
T_8_10_wire_logic_cluster/lc_1/in_3

T_9_10_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g1_0
T_8_11_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_9_10_0_
T_9_10_wire_logic_cluster/carry_in_mux/cout
T_9_10_wire_logic_cluster/lc_0/in_3

End 

Net : un2_r_count_2hz_1_cry_15
T_8_7_wire_logic_cluster/lc_6/cout
T_8_7_wire_logic_cluster/lc_7/in_3

Net : un2_r_count_2hz_1_cry_15_THRU_CO
T_8_7_wire_logic_cluster/lc_7/out
T_8_6_sp4_v_t_46
T_7_8_lc_trk_g0_0
T_7_8_wire_logic_cluster/lc_0/in_0

End 

Net : un2_r_count_5hz_1_cry_16_THRU_CO
T_9_4_wire_logic_cluster/lc_0/out
T_8_4_lc_trk_g2_0
T_8_4_wire_logic_cluster/lc_6/in_0

End 

Net : bfn_9_4_0_
T_9_4_wire_logic_cluster/carry_in_mux/cout
T_9_4_wire_logic_cluster/lc_0/in_3

Net : r_count_1hzZ0Z_11
T_9_10_wire_logic_cluster/lc_7/out
T_9_10_sp4_h_l_3
T_11_10_lc_trk_g3_6
T_11_10_wire_logic_cluster/lc_2/in_1

T_9_10_wire_logic_cluster/lc_7/out
T_8_10_lc_trk_g3_7
T_8_10_input_2_6
T_8_10_wire_logic_cluster/lc_6/in_2

T_9_10_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g1_7
T_9_10_wire_logic_cluster/lc_7/in_1

End 

Net : o_LED_33_0_and
T_7_7_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g2_6
T_6_7_input_2_0
T_6_7_wire_logic_cluster/lc_0/in_2

End 

Net : r_count_2hzZ0Z_10
T_7_7_wire_logic_cluster/lc_0/out
T_8_5_sp4_v_t_44
T_7_7_lc_trk_g0_2
T_7_7_input_2_6
T_7_7_wire_logic_cluster/lc_6/in_2

T_7_7_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g0_0
T_8_7_wire_logic_cluster/lc_1/in_1

T_7_7_wire_logic_cluster/lc_0/out
T_8_5_sp4_v_t_44
T_7_7_lc_trk_g0_2
T_7_7_input_2_0
T_7_7_wire_logic_cluster/lc_0/in_2

End 

Net : o_LED_33_THRU_CO
T_6_8_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g1_0
T_7_8_input_2_1
T_7_8_wire_logic_cluster/lc_1/in_2

T_6_8_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g1_0
T_7_8_input_2_5
T_7_8_wire_logic_cluster/lc_5/in_2

T_6_8_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g1_0
T_7_8_input_2_7
T_7_8_wire_logic_cluster/lc_7/in_2

T_6_8_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g3_0
T_7_7_input_2_3
T_7_7_wire_logic_cluster/lc_3/in_2

T_6_8_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g3_0
T_7_7_input_2_7
T_7_7_wire_logic_cluster/lc_7/in_2

T_6_8_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g3_0
T_7_7_input_2_1
T_7_7_wire_logic_cluster/lc_1/in_2

T_6_8_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_6/in_3

T_6_8_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_0/in_3

T_6_8_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_2/in_3

T_6_8_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g1_0
T_7_8_wire_logic_cluster/lc_4/in_3

T_6_8_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g3_0
T_7_7_wire_logic_cluster/lc_0/in_3

T_6_8_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g3_0
T_7_7_wire_logic_cluster/lc_4/in_3

T_6_8_wire_logic_cluster/lc_0/out
T_6_8_lc_trk_g1_0
T_6_8_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_6_8_0_
T_6_8_wire_logic_cluster/carry_in_mux/cout
T_6_8_wire_logic_cluster/lc_0/in_3

End 

Net : o_LED_43_3_and
T_8_10_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g3_2
T_9_9_input_2_3
T_9_9_wire_logic_cluster/lc_3/in_2

End 

Net : r_count_5hzZ0Z_8
T_9_2_wire_logic_cluster/lc_7/out
T_9_2_lc_trk_g3_7
T_9_2_wire_logic_cluster/lc_7/in_1

T_9_2_wire_logic_cluster/lc_7/out
T_8_2_lc_trk_g2_7
T_8_2_wire_logic_cluster/lc_5/in_0

End 

Net : r_count_10hzZ0Z_8
T_12_3_wire_logic_cluster/lc_7/out
T_12_3_lc_trk_g3_7
T_12_3_wire_logic_cluster/lc_7/in_1

T_12_3_wire_logic_cluster/lc_7/out
T_12_2_lc_trk_g0_7
T_12_2_wire_logic_cluster/lc_5/in_0

End 

Net : r_count_2hzZ0Z_8
T_8_6_wire_logic_cluster/lc_7/out
T_8_6_lc_trk_g1_7
T_8_6_wire_logic_cluster/lc_7/in_1

T_8_6_wire_logic_cluster/lc_7/out
T_7_6_lc_trk_g3_7
T_7_6_wire_logic_cluster/lc_1/in_3

End 

Net : r_count_1hzZ0Z_15
T_9_10_wire_logic_cluster/lc_1/out
T_9_10_sp4_h_l_7
T_9_10_lc_trk_g0_2
T_9_10_wire_logic_cluster/lc_2/in_0

T_9_10_wire_logic_cluster/lc_1/out
T_9_10_sp4_h_l_7
T_11_10_lc_trk_g3_2
T_11_10_wire_logic_cluster/lc_6/in_1

T_9_10_wire_logic_cluster/lc_1/out
T_9_10_sp4_h_l_7
T_9_10_lc_trk_g0_2
T_9_10_wire_logic_cluster/lc_1/in_1

End 

Net : o_LED_43_1_and
T_9_10_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g1_2
T_9_9_input_2_1
T_9_9_wire_logic_cluster/lc_1/in_2

End 

Net : bfn_7_4_0_
T_7_4_wire_logic_cluster/carry_in_mux/cout
T_7_4_wire_logic_cluster/lc_0/in_3

End 

Net : o_LED_23_1_and
T_8_3_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g2_5
T_7_3_input_2_1
T_7_3_wire_logic_cluster/lc_1/in_2

End 

Net : r_count_5hzZ0Z_16
T_8_4_wire_logic_cluster/lc_1/out
T_8_2_sp4_v_t_47
T_8_3_lc_trk_g2_7
T_8_3_wire_logic_cluster/lc_5/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g3_1
T_9_3_wire_logic_cluster/lc_7/in_1

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g1_1
T_8_4_wire_logic_cluster/lc_1/in_3

End 

Net : o_LED_23_THRU_CO
T_7_4_wire_logic_cluster/lc_0/out
T_8_4_lc_trk_g1_0
T_8_4_input_2_1
T_8_4_wire_logic_cluster/lc_1/in_2

T_7_4_wire_logic_cluster/lc_0/out
T_8_3_lc_trk_g3_0
T_8_3_input_2_3
T_8_3_wire_logic_cluster/lc_3/in_2

T_7_4_wire_logic_cluster/lc_0/out
T_8_3_lc_trk_g3_0
T_8_3_input_2_1
T_8_3_wire_logic_cluster/lc_1/in_2

T_7_4_wire_logic_cluster/lc_0/out
T_8_4_lc_trk_g1_0
T_8_4_input_2_3
T_8_4_wire_logic_cluster/lc_3/in_2

T_7_4_wire_logic_cluster/lc_0/out
T_8_4_lc_trk_g1_0
T_8_4_wire_logic_cluster/lc_6/in_3

T_7_4_wire_logic_cluster/lc_0/out
T_8_3_lc_trk_g3_0
T_8_3_wire_logic_cluster/lc_2/in_3

T_7_4_wire_logic_cluster/lc_0/out
T_8_3_lc_trk_g3_0
T_8_3_wire_logic_cluster/lc_4/in_3

T_7_4_wire_logic_cluster/lc_0/out
T_8_3_lc_trk_g3_0
T_8_3_wire_logic_cluster/lc_6/in_3

T_7_4_wire_logic_cluster/lc_0/out
T_8_3_lc_trk_g3_0
T_8_3_wire_logic_cluster/lc_0/in_3

End 

Net : r_count_1hzZ0Z_9
T_11_10_wire_logic_cluster/lc_0/out
T_11_10_lc_trk_g3_0
T_11_10_wire_logic_cluster/lc_0/in_1

T_11_10_wire_logic_cluster/lc_0/out
T_12_10_lc_trk_g1_0
T_12_10_input_2_1
T_12_10_wire_logic_cluster/lc_1/in_2

End 

Net : r_count_10hzZ0Z_21
T_12_5_wire_logic_cluster/lc_4/out
T_11_5_sp4_h_l_0
T_11_5_lc_trk_g1_5
T_11_5_wire_logic_cluster/lc_1/in_1

T_12_5_wire_logic_cluster/lc_4/out
T_12_5_lc_trk_g3_4
T_12_5_wire_logic_cluster/lc_4/in_1

End 

Net : o_LED_13_THRU_CO
T_11_2_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g1_0
T_11_3_input_2_3
T_11_3_wire_logic_cluster/lc_3/in_2

T_11_2_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g1_0
T_11_3_input_2_7
T_11_3_wire_logic_cluster/lc_7/in_2

T_11_2_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g1_0
T_11_3_input_2_5
T_11_3_wire_logic_cluster/lc_5/in_2

T_11_2_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g1_0
T_11_3_input_2_1
T_11_3_wire_logic_cluster/lc_1/in_2

T_11_2_wire_logic_cluster/lc_0/out
T_12_2_lc_trk_g1_0
T_12_2_input_2_1
T_12_2_wire_logic_cluster/lc_1/in_2

T_11_2_wire_logic_cluster/lc_0/out
T_12_2_lc_trk_g1_0
T_12_2_wire_logic_cluster/lc_0/in_3

T_11_2_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g1_0
T_11_3_wire_logic_cluster/lc_6/in_3

T_11_2_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g1_0
T_11_3_wire_logic_cluster/lc_4/in_3

T_11_2_wire_logic_cluster/lc_0/out
T_12_2_lc_trk_g1_0
T_12_2_wire_logic_cluster/lc_2/in_3

End 

Net : o_LED_13_5_and
T_11_5_wire_logic_cluster/lc_1/out
T_11_0_span12_vert_10
T_11_1_lc_trk_g2_2
T_11_1_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_11_2_0_
T_11_2_wire_logic_cluster/carry_in_mux/cout
T_11_2_wire_logic_cluster/lc_0/in_3

End 

Net : r_count_1hzZ0Z_12
T_9_10_wire_logic_cluster/lc_5/out
T_10_10_sp4_h_l_10
T_11_10_lc_trk_g2_2
T_11_10_wire_logic_cluster/lc_3/in_1

T_9_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g2_5
T_8_10_wire_logic_cluster/lc_6/in_3

T_9_10_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g3_5
T_9_10_wire_logic_cluster/lc_5/in_1

End 

Net : o_LED_43_4_and
T_11_8_wire_logic_cluster/lc_2/out
T_11_5_sp4_v_t_44
T_8_9_sp4_h_l_2
T_9_9_lc_trk_g2_2
T_9_9_input_2_4
T_9_9_wire_logic_cluster/lc_4/in_2

End 

Net : o_LED_13_2_and
T_12_2_wire_logic_cluster/lc_6/out
T_11_1_lc_trk_g3_6
T_11_1_wire_logic_cluster/lc_2/in_1

End 

Net : r_count_1hzZ0Z_23
T_9_11_wire_logic_cluster/lc_0/out
T_9_7_sp4_v_t_37
T_9_10_lc_trk_g1_5
T_9_10_wire_logic_cluster/lc_4/in_0

T_9_11_wire_logic_cluster/lc_0/out
T_9_11_sp4_h_l_5
T_11_11_lc_trk_g3_0
T_11_11_wire_logic_cluster/lc_6/in_1

T_9_11_wire_logic_cluster/lc_0/out
T_9_11_lc_trk_g3_0
T_9_11_wire_logic_cluster/lc_0/in_1

End 

Net : o_LED_43_5_and
T_12_10_wire_logic_cluster/lc_1/out
T_11_10_sp4_h_l_10
T_10_6_sp4_v_t_47
T_9_9_lc_trk_g3_7
T_9_9_wire_logic_cluster/lc_5/in_1

End 

Net : r_count_1hzZ0Z_14
T_11_10_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g0_5
T_12_10_wire_logic_cluster/lc_1/in_0

T_11_10_wire_logic_cluster/lc_5/out
T_11_10_lc_trk_g1_5
T_11_10_wire_logic_cluster/lc_5/in_1

End 

Net : o_LED_43_2_and
T_9_10_wire_logic_cluster/lc_4/out
T_9_9_lc_trk_g0_4
T_9_9_input_2_2
T_9_9_wire_logic_cluster/lc_2/in_2

End 

Net : o_LED_23_2_and
T_8_2_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g0_4
T_7_3_input_2_2
T_7_3_wire_logic_cluster/lc_2/in_2

End 

Net : un2_r_count_2hz_1_cry_23
T_8_8_wire_logic_cluster/lc_6/cout
T_8_8_wire_logic_cluster/lc_7/in_3

Net : un2_r_count_5hz_1_cry_23
T_9_4_wire_logic_cluster/lc_6/cout
T_9_4_wire_logic_cluster/lc_7/in_3

Net : un2_r_count_10hz_1_cry_23
T_12_5_wire_logic_cluster/lc_6/cout
T_12_5_wire_logic_cluster/lc_7/in_3

Net : r_count_1hzZ0Z_22
T_11_11_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g3_5
T_12_10_wire_logic_cluster/lc_1/in_1

T_11_11_wire_logic_cluster/lc_5/out
T_11_11_lc_trk_g1_5
T_11_11_wire_logic_cluster/lc_5/in_1

End 

Net : r_count_1hzZ0Z_13
T_9_10_wire_logic_cluster/lc_6/out
T_9_10_sp4_h_l_1
T_11_10_lc_trk_g3_4
T_11_10_wire_logic_cluster/lc_4/in_1

T_9_10_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g3_6
T_9_10_wire_logic_cluster/lc_2/in_1

T_9_10_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g3_6
T_9_10_wire_logic_cluster/lc_6/in_3

End 

Net : r_count_10hzZ0Z_10
T_12_4_wire_logic_cluster/lc_1/out
T_12_1_sp12_v_t_22
T_12_2_lc_trk_g3_6
T_12_2_input_2_5
T_12_2_wire_logic_cluster/lc_5/in_2

T_12_4_wire_logic_cluster/lc_1/out
T_12_4_lc_trk_g3_1
T_12_4_wire_logic_cluster/lc_1/in_1

End 

Net : o_LED_13_3_and
T_12_2_wire_logic_cluster/lc_5/out
T_11_1_lc_trk_g2_5
T_11_1_input_2_3
T_11_1_wire_logic_cluster/lc_3/in_2

End 

Net : o_LED_13_0_and
T_12_2_wire_logic_cluster/lc_3/out
T_11_1_lc_trk_g3_3
T_11_1_input_2_0
T_11_1_wire_logic_cluster/lc_0/in_2

End 

Net : r_count_2hzZ0Z_9
T_7_7_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g0_4
T_7_7_wire_logic_cluster/lc_6/in_0

T_7_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g1_4
T_8_7_wire_logic_cluster/lc_0/in_1

T_7_7_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g0_4
T_7_7_input_2_4
T_7_7_wire_logic_cluster/lc_4/in_2

End 

Net : o_LED_23_0_and
T_8_3_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g3_7
T_7_3_input_2_0
T_7_3_wire_logic_cluster/lc_0/in_2

End 

Net : r_count_10hzZ0Z_15
T_12_4_wire_logic_cluster/lc_6/out
T_11_4_lc_trk_g3_6
T_11_4_wire_logic_cluster/lc_7/in_0

T_12_4_wire_logic_cluster/lc_6/out
T_12_4_lc_trk_g1_6
T_12_4_wire_logic_cluster/lc_6/in_1

End 

Net : o_LED_13_4_and
T_11_4_wire_logic_cluster/lc_7/out
T_11_0_span12_vert_21
T_11_1_lc_trk_g3_5
T_11_1_input_2_4
T_11_1_wire_logic_cluster/lc_4/in_2

End 

Net : r_count_1hzZ0Z_16
T_11_10_wire_logic_cluster/lc_7/out
T_12_10_lc_trk_g1_7
T_12_10_wire_logic_cluster/lc_1/in_3

T_11_10_wire_logic_cluster/lc_7/out
T_11_10_lc_trk_g3_7
T_11_10_wire_logic_cluster/lc_7/in_1

End 

Net : r_count_10hzZ0Z_9
T_11_3_wire_logic_cluster/lc_6/out
T_12_4_lc_trk_g3_6
T_12_4_wire_logic_cluster/lc_0/in_1

T_11_3_wire_logic_cluster/lc_6/out
T_12_2_lc_trk_g2_6
T_12_2_wire_logic_cluster/lc_3/in_3

T_11_3_wire_logic_cluster/lc_6/out
T_11_3_lc_trk_g3_6
T_11_3_wire_logic_cluster/lc_6/in_1

End 

Net : r_count_5hzZ0Z_9
T_9_3_wire_logic_cluster/lc_0/out
T_9_3_lc_trk_g3_0
T_9_3_wire_logic_cluster/lc_0/in_1

T_9_3_wire_logic_cluster/lc_0/out
T_8_2_lc_trk_g2_0
T_8_2_wire_logic_cluster/lc_5/in_1

End 

Net : un2_r_count_2hz_1_cry_22
T_8_8_wire_logic_cluster/lc_5/cout
T_8_8_wire_logic_cluster/lc_6/in_3

Net : un2_r_count_5hz_1_cry_22
T_9_4_wire_logic_cluster/lc_5/cout
T_9_4_wire_logic_cluster/lc_6/in_3

Net : un2_r_count_10hz_1_cry_22
T_12_5_wire_logic_cluster/lc_5/cout
T_12_5_wire_logic_cluster/lc_6/in_3

Net : r_count_1hzZ0Z_25
T_11_12_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_2/in_0

T_11_12_wire_logic_cluster/lc_0/out
T_11_12_lc_trk_g3_0
T_11_12_wire_logic_cluster/lc_0/in_1

End 

Net : o_LED_43_6_and
T_12_11_wire_logic_cluster/lc_2/out
T_10_11_sp4_h_l_1
T_9_7_sp4_v_t_36
T_9_9_lc_trk_g3_1
T_9_9_input_2_6
T_9_9_wire_logic_cluster/lc_6/in_2

End 

Net : r_count_10hzZ0Z_14
T_12_4_wire_logic_cluster/lc_5/out
T_11_4_lc_trk_g3_5
T_11_4_wire_logic_cluster/lc_7/in_1

T_12_4_wire_logic_cluster/lc_5/out
T_12_4_lc_trk_g1_5
T_12_4_wire_logic_cluster/lc_5/in_1

End 

Net : r_count_5hzZ0Z_14
T_8_3_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g3_4
T_8_3_input_2_7
T_8_3_wire_logic_cluster/lc_7/in_2

T_8_3_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g0_4
T_9_3_wire_logic_cluster/lc_5/in_1

T_8_3_wire_logic_cluster/lc_4/out
T_8_3_lc_trk_g0_4
T_8_3_wire_logic_cluster/lc_4/in_0

End 

Net : r_count_10hzZ0Z_18
T_12_5_wire_logic_cluster/lc_1/out
T_11_4_lc_trk_g2_1
T_11_4_input_2_7
T_11_4_wire_logic_cluster/lc_7/in_2

T_12_5_wire_logic_cluster/lc_1/out
T_12_5_lc_trk_g3_1
T_12_5_wire_logic_cluster/lc_1/in_1

End 

Net : un2_r_count_5hz_1_cry_15
T_9_3_wire_logic_cluster/lc_6/cout
T_9_3_wire_logic_cluster/lc_7/in_3

Net : un2_r_count_5hz_1_cry_15_THRU_CO
T_9_3_wire_logic_cluster/lc_7/out
T_8_4_lc_trk_g1_7
T_8_4_wire_logic_cluster/lc_1/in_1

End 

Net : un2_r_count_10hz_1_cry_15_THRU_CO
T_12_4_wire_logic_cluster/lc_7/out
T_11_3_lc_trk_g3_7
T_11_3_wire_logic_cluster/lc_7/in_1

End 

Net : un2_r_count_10hz_1_cry_15
T_12_4_wire_logic_cluster/lc_6/cout
T_12_4_wire_logic_cluster/lc_7/in_3

Net : r_count_1hzZ0Z_26
T_11_12_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g2_1
T_12_11_wire_logic_cluster/lc_2/in_1

T_11_12_wire_logic_cluster/lc_1/out
T_11_12_lc_trk_g3_1
T_11_12_wire_logic_cluster/lc_1/in_1

End 

Net : r_count_10hzZ0Z_19
T_12_5_wire_logic_cluster/lc_2/out
T_12_5_sp4_h_l_9
T_11_5_lc_trk_g1_1
T_11_5_wire_logic_cluster/lc_1/in_3

T_12_5_wire_logic_cluster/lc_2/out
T_12_5_sp4_h_l_9
T_12_5_lc_trk_g1_4
T_12_5_wire_logic_cluster/lc_2/in_1

End 

Net : r_count_10hzZ0Z_23
T_12_5_wire_logic_cluster/lc_6/out
T_11_5_lc_trk_g3_6
T_11_5_wire_logic_cluster/lc_1/in_0

T_12_5_wire_logic_cluster/lc_6/out
T_12_5_lc_trk_g1_6
T_12_5_wire_logic_cluster/lc_6/in_1

End 

Net : o_LED_33_1_and
T_6_8_wire_logic_cluster/lc_7/out
T_6_7_lc_trk_g0_7
T_6_7_input_2_1
T_6_7_wire_logic_cluster/lc_1/in_2

End 

Net : r_count_10hzZ0Z_16
T_11_3_wire_logic_cluster/lc_7/out
T_11_2_lc_trk_g0_7
T_11_2_wire_logic_cluster/lc_7/in_0

T_11_3_wire_logic_cluster/lc_7/out
T_12_4_lc_trk_g3_7
T_12_4_wire_logic_cluster/lc_7/in_1

T_11_3_wire_logic_cluster/lc_7/out
T_11_3_lc_trk_g1_7
T_11_3_wire_logic_cluster/lc_7/in_3

End 

Net : r_count_2hzZ0Z_17
T_6_8_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g0_1
T_6_8_wire_logic_cluster/lc_7/in_0

T_6_8_wire_logic_cluster/lc_1/out
T_6_8_sp4_h_l_7
T_8_8_lc_trk_g3_2
T_8_8_wire_logic_cluster/lc_0/in_1

T_6_8_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g0_1
T_6_8_wire_logic_cluster/lc_1/in_0

End 

Net : o_LED_13_1_and
T_11_2_wire_logic_cluster/lc_7/out
T_11_1_lc_trk_g0_7
T_11_1_input_2_1
T_11_1_wire_logic_cluster/lc_1/in_2

End 

Net : r_count_1hzZ0Z_24
T_11_11_wire_logic_cluster/lc_7/out
T_12_11_lc_trk_g1_7
T_12_11_input_2_2
T_12_11_wire_logic_cluster/lc_2/in_2

T_11_11_wire_logic_cluster/lc_7/out
T_11_11_lc_trk_g3_7
T_11_11_wire_logic_cluster/lc_7/in_1

End 

Net : r_count_5hzZ0Z_12
T_8_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g2_2
T_8_3_wire_logic_cluster/lc_7/in_3

T_8_3_wire_logic_cluster/lc_2/out
T_9_3_lc_trk_g0_2
T_9_3_wire_logic_cluster/lc_3/in_1

T_8_3_wire_logic_cluster/lc_2/out
T_8_3_lc_trk_g2_2
T_8_3_wire_logic_cluster/lc_2/in_0

End 

Net : r_count_2hzZ0Z_11
T_7_7_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g0_3
T_7_7_wire_logic_cluster/lc_6/in_3

T_7_7_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g0_3
T_8_7_wire_logic_cluster/lc_2/in_1

T_7_7_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g0_3
T_7_7_wire_logic_cluster/lc_3/in_0

End 

Net : r_count_10hzZ0Z_13
T_12_4_wire_logic_cluster/lc_4/out
T_11_4_lc_trk_g2_4
T_11_4_wire_logic_cluster/lc_7/in_3

T_12_4_wire_logic_cluster/lc_4/out
T_12_4_lc_trk_g3_4
T_12_4_wire_logic_cluster/lc_4/in_1

End 

Net : un2_r_count_5hz_1_cry_14_THRU_CO
T_9_3_wire_logic_cluster/lc_6/out
T_8_3_lc_trk_g3_6
T_8_3_wire_logic_cluster/lc_3/in_0

End 

Net : un2_r_count_5hz_1_cry_14
T_9_3_wire_logic_cluster/lc_5/cout
T_9_3_wire_logic_cluster/lc_6/in_3

Net : r_count_10hzZ0Z_11
T_12_4_wire_logic_cluster/lc_2/out
T_12_1_sp4_v_t_44
T_12_2_lc_trk_g2_4
T_12_2_wire_logic_cluster/lc_5/in_3

T_12_4_wire_logic_cluster/lc_2/out
T_12_4_lc_trk_g1_2
T_12_4_wire_logic_cluster/lc_2/in_1

End 

Net : r_count_5hzZ0Z_15
T_8_3_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g1_3
T_8_3_wire_logic_cluster/lc_5/in_1

T_8_3_wire_logic_cluster/lc_3/out
T_9_3_lc_trk_g0_3
T_9_3_wire_logic_cluster/lc_6/in_1

T_8_3_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g1_3
T_8_3_wire_logic_cluster/lc_3/in_3

End 

Net : r_count_2hzZ0Z_14
T_7_8_wire_logic_cluster/lc_1/out
T_6_8_lc_trk_g3_1
T_6_8_wire_logic_cluster/lc_7/in_1

T_7_8_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g3_1
T_8_7_wire_logic_cluster/lc_5/in_1

T_7_8_wire_logic_cluster/lc_1/out
T_7_8_sp4_h_l_7
T_7_8_lc_trk_g0_2
T_7_8_wire_logic_cluster/lc_1/in_3

End 

Net : r_count_10hzZ0Z_17
T_11_3_wire_logic_cluster/lc_5/out
T_11_2_lc_trk_g1_5
T_11_2_wire_logic_cluster/lc_7/in_1

T_11_3_wire_logic_cluster/lc_5/out
T_12_2_sp4_v_t_43
T_12_5_lc_trk_g0_3
T_12_5_wire_logic_cluster/lc_0/in_1

T_11_3_wire_logic_cluster/lc_5/out
T_11_3_lc_trk_g1_5
T_11_3_wire_logic_cluster/lc_5/in_3

End 

Net : un2_r_count_5hz_1_cry_21
T_9_4_wire_logic_cluster/lc_4/cout
T_9_4_wire_logic_cluster/lc_5/in_3

Net : r_count_5hzZ0Z_10
T_9_3_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g1_1
T_9_3_wire_logic_cluster/lc_1/in_1

T_9_3_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g3_1
T_8_2_wire_logic_cluster/lc_5/in_3

End 

Net : un2_r_count_10hz_1_cry_21
T_12_5_wire_logic_cluster/lc_4/cout
T_12_5_wire_logic_cluster/lc_5/in_3

Net : r_count_10hzZ0Z_22
T_12_5_wire_logic_cluster/lc_5/out
T_12_4_sp4_v_t_42
T_11_5_lc_trk_g3_2
T_11_5_input_2_1
T_11_5_wire_logic_cluster/lc_1/in_2

T_12_5_wire_logic_cluster/lc_5/out
T_12_5_lc_trk_g1_5
T_12_5_wire_logic_cluster/lc_5/in_1

End 

Net : r_count_1hzZ0Z_27
T_11_12_wire_logic_cluster/lc_2/out
T_12_11_lc_trk_g3_2
T_12_11_wire_logic_cluster/lc_2/in_3

T_11_12_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g1_2
T_11_12_wire_logic_cluster/lc_2/in_1

End 

Net : r_count_1hzZ0Z_17
T_9_11_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g0_6
T_9_10_input_2_2
T_9_10_wire_logic_cluster/lc_2/in_2

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_sp4_h_l_1
T_11_11_lc_trk_g3_4
T_11_11_wire_logic_cluster/lc_0/in_1

T_9_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g3_6
T_9_11_wire_logic_cluster/lc_6/in_1

End 

Net : r_count_2hzZ0Z_12
T_7_8_wire_logic_cluster/lc_6/out
T_6_8_lc_trk_g3_6
T_6_8_input_2_7
T_6_8_wire_logic_cluster/lc_7/in_2

T_7_8_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g2_6
T_8_7_wire_logic_cluster/lc_3/in_1

T_7_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g3_6
T_7_8_wire_logic_cluster/lc_6/in_1

End 

Net : r_count_10hzZ0Z_12
T_11_3_wire_logic_cluster/lc_3/out
T_11_2_lc_trk_g0_3
T_11_2_input_2_7
T_11_2_wire_logic_cluster/lc_7/in_2

T_11_3_wire_logic_cluster/lc_3/out
T_12_4_lc_trk_g3_3
T_12_4_wire_logic_cluster/lc_3/in_1

T_11_3_wire_logic_cluster/lc_3/out
T_11_3_lc_trk_g1_3
T_11_3_wire_logic_cluster/lc_3/in_3

End 

Net : r_count_5hzZ0Z_18
T_9_4_wire_logic_cluster/lc_1/out
T_9_4_sp4_h_l_7
T_8_4_lc_trk_g0_7
T_8_4_input_2_5
T_8_4_wire_logic_cluster/lc_5/in_2

T_9_4_wire_logic_cluster/lc_1/out
T_9_4_sp4_h_l_7
T_9_4_lc_trk_g0_2
T_9_4_wire_logic_cluster/lc_1/in_1

End 

Net : o_LED_23_4_and
T_8_4_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g3_5
T_7_3_input_2_4
T_7_3_wire_logic_cluster/lc_4/in_2

End 

Net : o_LED_43_7_and
T_11_12_wire_logic_cluster/lc_7/out
T_11_9_sp4_v_t_38
T_8_9_sp4_h_l_3
T_9_9_lc_trk_g2_3
T_9_9_input_2_7
T_9_9_wire_logic_cluster/lc_7/in_2

End 

Net : r_count_1hzZ0Z_29
T_11_12_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g1_4
T_11_12_wire_logic_cluster/lc_7/in_0

T_11_12_wire_logic_cluster/lc_4/out
T_11_12_lc_trk_g1_4
T_11_12_wire_logic_cluster/lc_4/in_1

End 

Net : o_LED_33_2_and
T_6_8_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g1_5
T_6_7_input_2_2
T_6_7_wire_logic_cluster/lc_2/in_2

End 

Net : r_count_2hzZ0Z_18
T_7_8_wire_logic_cluster/lc_5/out
T_6_8_lc_trk_g2_5
T_6_8_wire_logic_cluster/lc_5/in_0

T_7_8_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g1_5
T_8_8_wire_logic_cluster/lc_1/in_1

T_7_8_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g1_5
T_7_8_wire_logic_cluster/lc_5/in_3

End 

Net : r_count_1hzZ0Z_18
T_9_11_wire_logic_cluster/lc_2/out
T_9_10_lc_trk_g1_2
T_9_10_wire_logic_cluster/lc_2/in_3

T_9_11_wire_logic_cluster/lc_2/out
T_9_11_sp4_h_l_9
T_11_11_lc_trk_g2_4
T_11_11_wire_logic_cluster/lc_1/in_1

T_9_11_wire_logic_cluster/lc_2/out
T_9_11_sp4_h_l_9
T_9_11_lc_trk_g1_4
T_9_11_wire_logic_cluster/lc_2/in_1

End 

Net : r_count_10hzZ0Z_20
T_11_3_wire_logic_cluster/lc_1/out
T_11_2_lc_trk_g1_1
T_11_2_wire_logic_cluster/lc_7/in_3

T_11_3_wire_logic_cluster/lc_1/out
T_12_1_sp4_v_t_46
T_12_5_lc_trk_g1_3
T_12_5_wire_logic_cluster/lc_3/in_1

T_11_3_wire_logic_cluster/lc_1/out
T_11_3_lc_trk_g3_1
T_11_3_wire_logic_cluster/lc_1/in_3

End 

Net : r_count_5hzZ0Z_17
T_8_4_wire_logic_cluster/lc_6/out
T_8_3_lc_trk_g0_6
T_8_3_wire_logic_cluster/lc_5/in_3

T_8_4_wire_logic_cluster/lc_6/out
T_9_4_lc_trk_g1_6
T_9_4_wire_logic_cluster/lc_0/in_1

T_8_4_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g1_6
T_8_4_wire_logic_cluster/lc_6/in_1

End 

Net : r_count_2hzZ0Z_16
T_7_8_wire_logic_cluster/lc_0/out
T_6_8_lc_trk_g2_0
T_6_8_wire_logic_cluster/lc_7/in_3

T_7_8_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g2_0
T_8_7_wire_logic_cluster/lc_7/in_1

T_7_8_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g3_0
T_7_8_wire_logic_cluster/lc_0/in_1

End 

Net : r_count_10hzZ0Z_24
T_12_5_wire_logic_cluster/lc_7/out
T_11_5_lc_trk_g2_7
T_11_5_wire_logic_cluster/lc_3/in_0

T_12_5_wire_logic_cluster/lc_7/out
T_12_5_lc_trk_g3_7
T_12_5_wire_logic_cluster/lc_7/in_1

End 

Net : o_LED_13_6_and
T_11_5_wire_logic_cluster/lc_3/out
T_11_0_span12_vert_14
T_11_1_lc_trk_g2_6
T_11_1_input_2_6
T_11_1_wire_logic_cluster/lc_6/in_2

End 

Net : un2_r_count_2hz_1_cry_13
T_8_7_wire_logic_cluster/lc_4/cout
T_8_7_wire_logic_cluster/lc_5/in_3

Net : un2_r_count_2hz_1_cry_13_THRU_CO
T_8_7_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g0_5
T_7_8_wire_logic_cluster/lc_1/in_0

End 

Net : r_count_1hzZ0Z_31
T_11_12_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g2_6
T_11_12_wire_logic_cluster/lc_7/in_1

T_11_12_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g2_6
T_11_12_wire_logic_cluster/lc_6/in_0

End 

Net : o_LED_43_THRU_CO_cascade_
T_9_10_wire_logic_cluster/lc_0/ltout
T_9_10_wire_logic_cluster/lc_1/in_2

End 

Net : r_count_5hzZ0Z_11
T_9_3_wire_logic_cluster/lc_2/out
T_9_3_lc_trk_g1_2
T_9_3_wire_logic_cluster/lc_2/in_1

T_9_3_wire_logic_cluster/lc_2/out
T_8_4_lc_trk_g0_2
T_8_4_wire_logic_cluster/lc_5/in_1

End 

Net : un2_r_count_5hz_1_cry_20
T_9_4_wire_logic_cluster/lc_3/cout
T_9_4_wire_logic_cluster/lc_4/in_3

Net : un2_r_count_10hz_1_cry_20
T_12_5_wire_logic_cluster/lc_3/cout
T_12_5_wire_logic_cluster/lc_4/in_3

Net : r_count_1hzZ0Z_28
T_11_12_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g0_3
T_11_12_input_2_7
T_11_12_wire_logic_cluster/lc_7/in_2

T_11_12_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g0_3
T_11_12_input_2_3
T_11_12_wire_logic_cluster/lc_3/in_2

End 

Net : r_count_1hzZ0Z_20
T_9_11_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g1_4
T_9_10_wire_logic_cluster/lc_4/in_1

T_9_11_wire_logic_cluster/lc_4/out
T_10_11_sp4_h_l_8
T_11_11_lc_trk_g2_0
T_11_11_wire_logic_cluster/lc_3/in_1

T_9_11_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g3_4
T_9_11_wire_logic_cluster/lc_4/in_1

End 

Net : r_count_2hzZ0Z_19
T_7_8_wire_logic_cluster/lc_2/out
T_6_8_lc_trk_g2_2
T_6_8_wire_logic_cluster/lc_5/in_1

T_7_8_wire_logic_cluster/lc_2/out
T_8_8_lc_trk_g1_2
T_8_8_wire_logic_cluster/lc_2/in_1

T_7_8_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g3_2
T_7_8_wire_logic_cluster/lc_2/in_1

End 

Net : un2_r_count_2hz_1_cry_20
T_8_8_wire_logic_cluster/lc_3/cout
T_8_8_wire_logic_cluster/lc_4/in_3

Net : r_count_10hzZ0Z_27
T_12_6_wire_logic_cluster/lc_2/out
T_11_5_lc_trk_g2_2
T_11_5_wire_logic_cluster/lc_3/in_1

T_12_6_wire_logic_cluster/lc_2/out
T_12_6_lc_trk_g1_2
T_12_6_wire_logic_cluster/lc_2/in_1

End 

Net : r_count_1hzZ0Z_21
T_9_11_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g1_1
T_9_10_input_2_4
T_9_10_wire_logic_cluster/lc_4/in_2

T_9_11_wire_logic_cluster/lc_1/out
T_5_11_sp12_h_l_1
T_11_11_lc_trk_g1_6
T_11_11_wire_logic_cluster/lc_4/in_1

T_9_11_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g3_1
T_9_11_wire_logic_cluster/lc_1/in_3

End 

Net : r_count_2hzZ0Z_22
T_7_8_wire_logic_cluster/lc_7/out
T_6_8_lc_trk_g2_7
T_6_8_input_2_5
T_6_8_wire_logic_cluster/lc_5/in_2

T_7_8_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g1_7
T_8_8_wire_logic_cluster/lc_5/in_1

T_7_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g1_7
T_7_8_wire_logic_cluster/lc_7/in_3

End 

Net : r_count_5hzZ0Z_23
T_9_4_wire_logic_cluster/lc_6/out
T_9_4_sp4_h_l_1
T_8_4_lc_trk_g0_1
T_8_4_wire_logic_cluster/lc_2/in_1

T_9_4_wire_logic_cluster/lc_6/out
T_9_4_sp4_h_l_1
T_9_4_lc_trk_g1_4
T_9_4_wire_logic_cluster/lc_6/in_1

End 

Net : o_LED_23_5_and
T_8_4_wire_logic_cluster/lc_2/out
T_7_3_lc_trk_g3_2
T_7_3_input_2_5
T_7_3_wire_logic_cluster/lc_5/in_2

End 

Net : r_count_10hzZ0Z_25
T_12_6_wire_logic_cluster/lc_0/out
T_11_5_lc_trk_g3_0
T_11_5_input_2_3
T_11_5_wire_logic_cluster/lc_3/in_2

T_12_6_wire_logic_cluster/lc_0/out
T_12_6_lc_trk_g3_0
T_12_6_wire_logic_cluster/lc_0/in_1

End 

Net : un2_r_count_5hz_1_cry_13
T_9_3_wire_logic_cluster/lc_4/cout
T_9_3_wire_logic_cluster/lc_5/in_3

Net : un2_r_count_5hz_1_cry_13_THRU_CO
T_9_3_wire_logic_cluster/lc_5/out
T_8_3_lc_trk_g2_5
T_8_3_wire_logic_cluster/lc_4/in_1

End 

Net : o_LED_33_THRU_CO_cascade_
T_6_8_wire_logic_cluster/lc_0/ltout
T_6_8_wire_logic_cluster/lc_1/in_2

End 

Net : r_count_1hzZ0Z_30
T_11_12_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_7/in_3

T_11_12_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_5/in_1

End 

Net : o_LED_33_3_and
T_7_7_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g3_2
T_6_7_input_2_3
T_6_7_wire_logic_cluster/lc_3/in_2

End 

Net : o_LED_23_3_and
T_8_2_wire_logic_cluster/lc_5/out
T_7_3_lc_trk_g0_5
T_7_3_input_2_3
T_7_3_wire_logic_cluster/lc_3/in_2

End 

Net : r_count_1hzZ0Z_19
T_9_11_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g0_5
T_9_10_wire_logic_cluster/lc_4/in_3

T_9_11_wire_logic_cluster/lc_5/out
T_10_11_sp4_h_l_10
T_11_11_lc_trk_g3_2
T_11_11_wire_logic_cluster/lc_2/in_1

T_9_11_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g1_5
T_9_11_wire_logic_cluster/lc_5/in_3

End 

Net : r_count_2hzZ0Z_20
T_7_8_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g2_4
T_6_8_wire_logic_cluster/lc_5/in_3

T_7_8_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g0_4
T_8_8_wire_logic_cluster/lc_3/in_1

T_7_8_wire_logic_cluster/lc_4/out
T_7_8_lc_trk_g1_4
T_7_8_wire_logic_cluster/lc_4/in_1

End 

Net : o_LED_13_7_and
T_11_5_wire_logic_cluster/lc_5/out
T_11_0_span12_vert_18
T_11_1_lc_trk_g3_2
T_11_1_input_2_7
T_11_1_wire_logic_cluster/lc_7/in_2

End 

Net : r_count_10hzZ0Z_30
T_12_6_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g2_5
T_11_5_wire_logic_cluster/lc_5/in_0

T_12_6_wire_logic_cluster/lc_5/out
T_12_6_lc_trk_g1_5
T_12_6_wire_logic_cluster/lc_5/in_1

End 

Net : un2_r_count_1hz_1_cry_4
T_11_9_wire_logic_cluster/lc_3/cout
T_11_9_wire_logic_cluster/lc_4/in_3

Net : un2_r_count_1hz_1_cry_4_THRU_CO
T_11_9_wire_logic_cluster/lc_4/out
T_10_9_sp4_h_l_0
T_9_9_sp4_v_t_43
T_8_10_lc_trk_g3_3
T_8_10_wire_logic_cluster/lc_1/in_1

End 

Net : r_count_10hzZ0Z_26
T_12_6_wire_logic_cluster/lc_1/out
T_11_5_lc_trk_g3_1
T_11_5_wire_logic_cluster/lc_3/in_3

T_12_6_wire_logic_cluster/lc_1/out
T_12_6_lc_trk_g3_1
T_12_6_wire_logic_cluster/lc_1/in_1

End 

Net : r_count_2hzZ0Z_26
T_8_9_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_42
T_7_8_lc_trk_g0_7
T_7_8_wire_logic_cluster/lc_3/in_0

T_8_9_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g3_1
T_8_9_wire_logic_cluster/lc_1/in_1

End 

Net : o_LED_33_6_and
T_7_8_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g3_3
T_6_7_input_2_6
T_6_7_wire_logic_cluster/lc_6/in_2

End 

Net : un2_r_count_5hz_1_cry_19
T_9_4_wire_logic_cluster/lc_2/cout
T_9_4_wire_logic_cluster/lc_3/in_3

Net : r_count_10hzZ0Z_31
T_12_6_wire_logic_cluster/lc_6/out
T_11_5_lc_trk_g2_6
T_11_5_wire_logic_cluster/lc_5/in_1

T_12_6_wire_logic_cluster/lc_6/out
T_12_6_lc_trk_g3_6
T_12_6_wire_logic_cluster/lc_6/in_1

End 

Net : o_LED_13_THRU_CO_cascade_
T_11_2_wire_logic_cluster/lc_0/ltout
T_11_2_wire_logic_cluster/lc_1/in_2

End 

Net : r_count_10hzZ0Z_28
T_12_6_wire_logic_cluster/lc_3/out
T_11_5_lc_trk_g2_3
T_11_5_input_2_5
T_11_5_wire_logic_cluster/lc_5/in_2

T_12_6_wire_logic_cluster/lc_3/out
T_12_6_lc_trk_g1_3
T_12_6_wire_logic_cluster/lc_3/in_1

End 

Net : o_LED_33_4_and
T_7_6_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g1_1
T_6_7_input_2_4
T_6_7_wire_logic_cluster/lc_4/in_2

End 

Net : r_count_5hzZ0Z_13
T_9_3_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g1_4
T_8_4_wire_logic_cluster/lc_5/in_0

T_9_3_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g3_4
T_9_3_wire_logic_cluster/lc_4/in_1

End 

Net : r_count_10hzZ0Z_29
T_12_6_wire_logic_cluster/lc_4/out
T_11_5_lc_trk_g2_4
T_11_5_wire_logic_cluster/lc_5/in_3

T_12_6_wire_logic_cluster/lc_4/out
T_12_6_lc_trk_g3_4
T_12_6_wire_logic_cluster/lc_4/in_1

End 

Net : un2_r_count_2hz_1_cry_11
T_8_7_wire_logic_cluster/lc_2/cout
T_8_7_wire_logic_cluster/lc_3/in_3

Net : o_LED_33_7_and
T_7_9_wire_logic_cluster/lc_3/out
T_7_6_sp4_v_t_46
T_6_7_lc_trk_g3_6
T_6_7_input_2_7
T_6_7_wire_logic_cluster/lc_7/in_2

End 

Net : un2_r_count_2hz_1_cry_11_THRU_CO
T_8_7_wire_logic_cluster/lc_3/out
T_7_8_lc_trk_g1_3
T_7_8_wire_logic_cluster/lc_6/in_0

End 

Net : r_count_2hzZ0Z_28
T_8_9_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g2_3
T_7_9_wire_logic_cluster/lc_3/in_0

T_8_9_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g1_3
T_8_9_wire_logic_cluster/lc_3/in_1

End 

Net : un2_r_count_1hz_1_cry_15
T_11_10_wire_logic_cluster/lc_6/cout
T_11_10_wire_logic_cluster/lc_7/in_3

Net : r_count_2hzZ0Z_13
T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g3_4
T_8_7_wire_logic_cluster/lc_4/in_1

T_8_7_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g3_4
T_7_7_wire_logic_cluster/lc_5/in_0

End 

Net : un2_r_count_10hz_1_cry_18
T_12_5_wire_logic_cluster/lc_1/cout
T_12_5_wire_logic_cluster/lc_2/in_3

Net : un2_r_count_5hz_1_cry_18
T_9_4_wire_logic_cluster/lc_1/cout
T_9_4_wire_logic_cluster/lc_2/in_3

Net : r_count_2hzZ0Z_29
T_8_9_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_3/in_3

T_8_9_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_4/in_1

End 

Net : r_count_2hzZ0Z_31
T_8_9_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g2_6
T_7_9_wire_logic_cluster/lc_3/in_1

T_8_9_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g3_6
T_8_9_wire_logic_cluster/lc_6/in_1

End 

Net : un2_r_count_5hz_1_cry_11_THRU_CO
T_9_3_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g2_3
T_8_3_wire_logic_cluster/lc_2/in_1

End 

Net : un2_r_count_10hz_1_cry_11
T_12_4_wire_logic_cluster/lc_2/cout
T_12_4_wire_logic_cluster/lc_3/in_3

Net : r_count_2hzZ0Z_30
T_8_9_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g2_5
T_7_9_input_2_3
T_7_9_wire_logic_cluster/lc_3/in_2

T_8_9_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g1_5
T_8_9_wire_logic_cluster/lc_5/in_1

End 

Net : un2_r_count_5hz_1_cry_11
T_9_3_wire_logic_cluster/lc_2/cout
T_9_3_wire_logic_cluster/lc_3/in_3

Net : r_count_5hzZ0Z_28
T_9_5_wire_logic_cluster/lc_3/out
T_9_2_sp4_v_t_46
T_8_4_lc_trk_g0_0
T_8_4_input_2_0
T_8_4_wire_logic_cluster/lc_0/in_2

T_9_5_wire_logic_cluster/lc_3/out
T_9_5_lc_trk_g1_3
T_9_5_wire_logic_cluster/lc_3/in_1

End 

Net : un2_r_count_10hz_1_cry_11_THRU_CO
T_12_4_wire_logic_cluster/lc_3/out
T_11_3_lc_trk_g3_3
T_11_3_wire_logic_cluster/lc_3/in_1

End 

Net : o_LED_23_7_and
T_8_4_wire_logic_cluster/lc_0/out
T_7_3_lc_trk_g3_0
T_7_3_input_2_7
T_7_3_wire_logic_cluster/lc_7/in_2

End 

Net : r_count_5hzZ0Z_21
T_9_4_wire_logic_cluster/lc_4/out
T_8_4_sp4_h_l_0
T_8_4_lc_trk_g0_5
T_8_4_wire_logic_cluster/lc_2/in_3

T_9_4_wire_logic_cluster/lc_4/out
T_9_4_lc_trk_g3_4
T_9_4_wire_logic_cluster/lc_4/in_1

End 

Net : r_count_5hzZ0Z_20
T_9_4_wire_logic_cluster/lc_3/out
T_8_4_lc_trk_g3_3
T_8_4_wire_logic_cluster/lc_2/in_0

T_9_4_wire_logic_cluster/lc_3/out
T_9_4_lc_trk_g1_3
T_9_4_wire_logic_cluster/lc_3/in_1

End 

Net : o_LED_33_5_and
T_7_7_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g2_5
T_6_7_input_2_5
T_6_7_wire_logic_cluster/lc_5/in_2

End 

Net : r_count_5hzZ0Z_19
T_9_4_wire_logic_cluster/lc_2/out
T_8_4_lc_trk_g2_2
T_8_4_wire_logic_cluster/lc_5/in_3

T_9_4_wire_logic_cluster/lc_2/out
T_9_4_lc_trk_g1_2
T_9_4_wire_logic_cluster/lc_2/in_1

End 

Net : un2_r_count_10hz_1_cry_17
T_12_5_wire_logic_cluster/lc_0/cout
T_12_5_wire_logic_cluster/lc_1/in_3

Net : un2_r_count_5hz_1_cry_17
T_9_4_wire_logic_cluster/lc_0/cout
T_9_4_wire_logic_cluster/lc_1/in_3

Net : r_count_2hzZ0Z_23
T_8_8_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g2_6
T_7_7_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_6/out
T_8_8_lc_trk_g1_6
T_8_8_wire_logic_cluster/lc_6/in_1

End 

Net : r_count_2hzZ0Z_15
T_8_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g3_6
T_7_7_input_2_5
T_7_7_wire_logic_cluster/lc_5/in_2

T_8_7_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g1_6
T_8_7_wire_logic_cluster/lc_6/in_1

End 

Net : r_count_5hzZ0Z_22
T_9_4_wire_logic_cluster/lc_5/out
T_8_4_lc_trk_g3_5
T_8_4_input_2_2
T_8_4_wire_logic_cluster/lc_2/in_2

T_9_4_wire_logic_cluster/lc_5/out
T_9_4_lc_trk_g1_5
T_9_4_wire_logic_cluster/lc_5/in_1

End 

Net : r_count_5hzZ0Z_24
T_9_4_wire_logic_cluster/lc_7/out
T_8_4_lc_trk_g3_7
T_8_4_wire_logic_cluster/lc_4/in_0

T_9_4_wire_logic_cluster/lc_7/out
T_9_4_lc_trk_g3_7
T_9_4_wire_logic_cluster/lc_7/in_1

End 

Net : o_LED_23_6_and
T_8_4_wire_logic_cluster/lc_4/out
T_7_3_lc_trk_g2_4
T_7_3_input_2_6
T_7_3_wire_logic_cluster/lc_6/in_2

End 

Net : r_count_2hzZ0Z_21
T_8_8_wire_logic_cluster/lc_4/out
T_7_7_lc_trk_g2_4
T_7_7_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g3_4
T_8_8_wire_logic_cluster/lc_4/in_1

End 

Net : un2_r_count_2hz_1_cry_9
T_8_7_wire_logic_cluster/lc_0/cout
T_8_7_wire_logic_cluster/lc_1/in_3

Net : un2_r_count_2hz_1_cry_9_THRU_CO
T_8_7_wire_logic_cluster/lc_1/out
T_7_7_lc_trk_g3_1
T_7_7_wire_logic_cluster/lc_0/in_0

End 

Net : un2_r_count_1hz_1_cry_13
T_11_10_wire_logic_cluster/lc_4/cout
T_11_10_wire_logic_cluster/lc_5/in_3

Net : r_count_5hzZ0Z_25
T_9_5_wire_logic_cluster/lc_0/out
T_8_4_lc_trk_g3_0
T_8_4_wire_logic_cluster/lc_4/in_1

T_9_5_wire_logic_cluster/lc_0/out
T_9_5_lc_trk_g3_0
T_9_5_wire_logic_cluster/lc_0/in_1

End 

Net : r_count_2hzZ0Z_24
T_8_8_wire_logic_cluster/lc_7/out
T_7_8_lc_trk_g2_7
T_7_8_input_2_3
T_7_8_wire_logic_cluster/lc_3/in_2

T_8_8_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g3_7
T_8_8_wire_logic_cluster/lc_7/in_1

End 

Net : r_count_2hzZ0Z_25
T_8_9_wire_logic_cluster/lc_0/out
T_7_8_lc_trk_g2_0
T_7_8_wire_logic_cluster/lc_3/in_1

T_8_9_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g3_0
T_8_9_wire_logic_cluster/lc_0/in_1

End 

Net : r_count_5hzZ0Z_26
T_9_5_wire_logic_cluster/lc_1/out
T_8_4_lc_trk_g3_1
T_8_4_input_2_4
T_8_4_wire_logic_cluster/lc_4/in_2

T_9_5_wire_logic_cluster/lc_1/out
T_9_5_lc_trk_g3_1
T_9_5_wire_logic_cluster/lc_1/in_1

End 

Net : un2_r_count_2hz_1_cry_10
T_8_7_wire_logic_cluster/lc_1/cout
T_8_7_wire_logic_cluster/lc_2/in_3

Net : un2_r_count_2hz_1_cry_10_THRU_CO
T_8_7_wire_logic_cluster/lc_2/out
T_7_7_lc_trk_g2_2
T_7_7_wire_logic_cluster/lc_3/in_3

End 

Net : r_count_5hzZ0Z_31
T_9_5_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g2_6
T_8_4_wire_logic_cluster/lc_0/in_0

T_9_5_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g3_6
T_9_5_wire_logic_cluster/lc_6/in_1

End 

Net : r_count_5hzZ0Z_27
T_9_5_wire_logic_cluster/lc_2/out
T_8_4_lc_trk_g3_2
T_8_4_wire_logic_cluster/lc_4/in_3

T_9_5_wire_logic_cluster/lc_2/out
T_9_5_lc_trk_g1_2
T_9_5_wire_logic_cluster/lc_2/in_1

End 

Net : r_count_2hzZ0Z_27
T_8_9_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g2_2
T_7_8_wire_logic_cluster/lc_3/in_3

T_8_9_wire_logic_cluster/lc_2/out
T_8_9_lc_trk_g1_2
T_8_9_wire_logic_cluster/lc_2/in_1

End 

Net : un2_r_count_2hz_1_cry_8_THRU_CO
T_8_7_wire_logic_cluster/lc_0/out
T_7_7_lc_trk_g2_0
T_7_7_wire_logic_cluster/lc_4/in_0

End 

Net : un2_r_count_10hz_1_cry_8_THRU_CO
T_12_4_wire_logic_cluster/lc_0/out
T_11_3_lc_trk_g2_0
T_11_3_wire_logic_cluster/lc_6/in_0

End 

Net : bfn_12_4_0_
T_12_4_wire_logic_cluster/carry_in_mux/cout
T_12_4_wire_logic_cluster/lc_0/in_3

Net : bfn_8_7_0_
T_8_7_wire_logic_cluster/carry_in_mux/cout
T_8_7_wire_logic_cluster/lc_0/in_3

Net : r_count_5hzZ0Z_30
T_9_5_wire_logic_cluster/lc_5/out
T_8_4_lc_trk_g2_5
T_8_4_wire_logic_cluster/lc_0/in_1

T_9_5_wire_logic_cluster/lc_5/out
T_9_5_lc_trk_g1_5
T_9_5_wire_logic_cluster/lc_5/in_1

End 

Net : r_count_5hzZ0Z_29
T_9_5_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g3_4
T_8_4_wire_logic_cluster/lc_0/in_3

T_9_5_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_4/in_1

End 

Net : un2_r_count_2hz_1_cry_14
T_8_7_wire_logic_cluster/lc_5/cout
T_8_7_wire_logic_cluster/lc_6/in_3

Net : un2_r_count_10hz_1_cry_14
T_12_4_wire_logic_cluster/lc_5/cout
T_12_4_wire_logic_cluster/lc_6/in_3

Net : un2_r_count_5hz_1_cry_6_THRU_CO
T_9_2_wire_logic_cluster/lc_6/out
T_8_3_lc_trk_g1_6
T_8_3_wire_logic_cluster/lc_1/in_0

End 

Net : un2_r_count_5hz_1_cry_6
T_9_2_wire_logic_cluster/lc_5/cout
T_9_2_wire_logic_cluster/lc_6/in_3

Net : un2_r_count_10hz_1_cry_13
T_12_4_wire_logic_cluster/lc_4/cout
T_12_4_wire_logic_cluster/lc_5/in_3

Net : un2_r_count_10hz_1_cry_6
T_12_3_wire_logic_cluster/lc_5/cout
T_12_3_wire_logic_cluster/lc_6/in_3

Net : un2_r_count_10hz_1_cry_6_THRU_CO
T_12_3_wire_logic_cluster/lc_6/out
T_12_2_lc_trk_g0_6
T_12_2_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_11_10_0_
T_11_10_wire_logic_cluster/carry_in_mux/cout
T_11_10_wire_logic_cluster/lc_0/in_3

Net : un2_r_count_5hz_1_cry_12
T_9_3_wire_logic_cluster/lc_3/cout
T_9_3_wire_logic_cluster/lc_4/in_3

Net : un2_r_count_2hz_1_cry_12
T_8_7_wire_logic_cluster/lc_3/cout
T_8_7_wire_logic_cluster/lc_4/in_3

Net : un2_r_count_10hz_1_cry_12
T_12_4_wire_logic_cluster/lc_3/cout
T_12_4_wire_logic_cluster/lc_4/in_3

Net : un2_r_count_10hz_1_cry_5_THRU_CO
T_12_3_wire_logic_cluster/lc_5/out
T_12_2_lc_trk_g0_5
T_12_2_wire_logic_cluster/lc_0/in_1

End 

Net : un2_r_count_10hz_1_cry_5
T_12_3_wire_logic_cluster/lc_4/cout
T_12_3_wire_logic_cluster/lc_5/in_3

Net : un2_r_count_1hz_1_cry_7
T_11_9_wire_logic_cluster/lc_6/cout
T_11_9_wire_logic_cluster/lc_7/in_3

Net : un2_r_count_10hz_1_cry_10
T_12_4_wire_logic_cluster/lc_1/cout
T_12_4_wire_logic_cluster/lc_2/in_3

Net : un2_r_count_5hz_1_cry_10
T_9_3_wire_logic_cluster/lc_1/cout
T_9_3_wire_logic_cluster/lc_2/in_3

Net : un2_r_count_5hz_1_cry_3_THRU_CO
T_9_2_wire_logic_cluster/lc_3/out
T_8_3_lc_trk_g0_3
T_8_3_wire_logic_cluster/lc_6/in_1

End 

Net : un2_r_count_5hz_1_cry_3
T_9_2_wire_logic_cluster/lc_2/cout
T_9_2_wire_logic_cluster/lc_3/in_3

Net : un2_r_count_10hz_1_cry_3
T_12_3_wire_logic_cluster/lc_2/cout
T_12_3_wire_logic_cluster/lc_3/in_3

Net : un2_r_count_10hz_1_cry_3_THRU_CO
T_12_3_wire_logic_cluster/lc_3/out
T_11_2_lc_trk_g3_3
T_11_2_wire_logic_cluster/lc_1/in_1

End 

Net : un2_r_count_1hz_1_cry_6
T_11_9_wire_logic_cluster/lc_5/cout
T_11_9_wire_logic_cluster/lc_6/in_3

Net : un2_r_count_5hz_1_cry_9
T_9_3_wire_logic_cluster/lc_0/cout
T_9_3_wire_logic_cluster/lc_1/in_3

Net : un2_r_count_10hz_1_cry_9
T_12_4_wire_logic_cluster/lc_0/cout
T_12_4_wire_logic_cluster/lc_1/in_3

Net : un2_r_count_2hz_1_cry_3
T_8_6_wire_logic_cluster/lc_2/cout
T_8_6_wire_logic_cluster/lc_3/in_3

Net : un2_r_count_2hz_1_cry_3_THRU_CO
T_8_6_wire_logic_cluster/lc_3/out
T_7_7_lc_trk_g1_3
T_7_7_wire_logic_cluster/lc_7/in_3

End 

Net : un2_r_count_1hz_1_cry_5
T_11_9_wire_logic_cluster/lc_4/cout
T_11_9_wire_logic_cluster/lc_5/in_3

Net : bfn_9_3_0_
T_9_3_wire_logic_cluster/carry_in_mux/cout
T_9_3_wire_logic_cluster/lc_0/in_3

Net : un2_r_count_1hz_1_cry_3
T_11_9_wire_logic_cluster/lc_2/cout
T_11_9_wire_logic_cluster/lc_3/in_3

Net : un2_r_count_2hz_1_cry_7
T_8_6_wire_logic_cluster/lc_6/cout
T_8_6_wire_logic_cluster/lc_7/in_3

Net : un2_r_count_5hz_1_cry_7
T_9_2_wire_logic_cluster/lc_6/cout
T_9_2_wire_logic_cluster/lc_7/in_3

Net : un2_r_count_10hz_1_cry_7
T_12_3_wire_logic_cluster/lc_6/cout
T_12_3_wire_logic_cluster/lc_7/in_3

Net : un2_r_count_1hz_1_cry_2
T_11_9_wire_logic_cluster/lc_1/cout
T_11_9_wire_logic_cluster/lc_2/in_3

Net : un2_r_count_2hz_1_cry_6
T_8_6_wire_logic_cluster/lc_5/cout
T_8_6_wire_logic_cluster/lc_6/in_3

Net : un2_r_count_1hz_1_cry_1
T_11_9_wire_logic_cluster/lc_0/cout
T_11_9_wire_logic_cluster/lc_1/in_3

Net : un2_r_count_5hz_1_cry_5
T_9_2_wire_logic_cluster/lc_4/cout
T_9_2_wire_logic_cluster/lc_5/in_3

Net : un2_r_count_2hz_1_cry_5
T_8_6_wire_logic_cluster/lc_4/cout
T_8_6_wire_logic_cluster/lc_5/in_3

Net : un2_r_count_10hz_1_cry_4
T_12_3_wire_logic_cluster/lc_3/cout
T_12_3_wire_logic_cluster/lc_4/in_3

Net : un2_r_count_2hz_1_cry_4
T_8_6_wire_logic_cluster/lc_3/cout
T_8_6_wire_logic_cluster/lc_4/in_3

Net : un2_r_count_5hz_1_cry_4
T_9_2_wire_logic_cluster/lc_3/cout
T_9_2_wire_logic_cluster/lc_4/in_3

Net : un2_r_count_2hz_1_cry_2
T_8_6_wire_logic_cluster/lc_1/cout
T_8_6_wire_logic_cluster/lc_2/in_3

Net : un2_r_count_10hz_1_cry_2
T_12_3_wire_logic_cluster/lc_1/cout
T_12_3_wire_logic_cluster/lc_2/in_3

Net : un2_r_count_5hz_1_cry_2
T_9_2_wire_logic_cluster/lc_1/cout
T_9_2_wire_logic_cluster/lc_2/in_3

Net : un2_r_count_2hz_1_cry_1
T_8_6_wire_logic_cluster/lc_0/cout
T_8_6_wire_logic_cluster/lc_1/in_3

Net : un2_r_count_10hz_1_cry_1
T_12_3_wire_logic_cluster/lc_0/cout
T_12_3_wire_logic_cluster/lc_1/in_3

Net : un2_r_count_5hz_1_cry_1
T_9_2_wire_logic_cluster/lc_0/cout
T_9_2_wire_logic_cluster/lc_1/in_3

Net : o_LED_1_c
T_11_3_wire_logic_cluster/lc_4/out
T_11_3_lc_trk_g1_4
T_11_3_wire_logic_cluster/lc_4/in_1

T_11_3_wire_logic_cluster/lc_4/out
T_11_2_sp4_v_t_40
T_12_6_sp4_h_l_5
T_13_6_lc_trk_g1_0
T_13_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_LED_3_c
T_6_8_wire_logic_cluster/lc_4/out
T_6_8_lc_trk_g1_4
T_6_8_wire_logic_cluster/lc_4/in_1

T_6_8_wire_logic_cluster/lc_4/out
T_6_7_sp4_v_t_40
T_7_7_sp4_h_l_5
T_11_7_sp4_h_l_1
T_13_7_lc_trk_g0_1
T_13_7_wire_io_cluster/io_1/D_OUT_0

End 

Net : o_LED_2_c
T_8_4_wire_logic_cluster/lc_3/out
T_8_4_lc_trk_g1_3
T_8_4_wire_logic_cluster/lc_3/in_3

T_8_4_wire_logic_cluster/lc_3/out
T_9_3_sp4_v_t_39
T_10_7_sp4_h_l_8
T_13_7_lc_trk_g1_5
T_13_7_wire_io_cluster/io_0/D_OUT_0

End 

Net : o_LED_4_c
T_8_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g3_4
T_8_10_wire_logic_cluster/lc_4/in_3

T_8_10_wire_logic_cluster/lc_4/out
T_9_8_sp4_v_t_36
T_10_8_sp4_h_l_1
T_13_8_lc_trk_g0_4
T_13_8_wire_io_cluster/io_0/D_OUT_0

End 

Net : i_Clk_c_g
T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_6_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_7_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_8_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_9_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_10_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_11_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_6_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_8_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_12_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_5_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_4_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_3_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_2_wire_logic_cluster/lc_3/clk

T_0_8_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_2_wire_logic_cluster/lc_3/clk

End 

