Fitter report for RB_Final
Mon May 30 19:19:02 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Other Routing Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Fitter Summary                                                                        ;
+------------------------------------+--------------------------------------------------+
; Fitter Status                      ; Successful - Mon May 30 19:19:02 2022            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; RB_Final                                         ;
; Top-level Entity Name              ; RB_Final                                         ;
; Family                             ; Cyclone IV E                                     ;
; Device                             ; EP4CE10F17C8                                     ;
; Timing Models                      ; Final                                            ;
; Total logic elements               ; 365 / 10,320 ( 4 % )                             ;
;     Total combinational functions  ; 359 / 10,320 ( 3 % )                             ;
;     Dedicated logic registers      ; 197 / 10,320 ( 2 % )                             ;
; Total registers                    ; 197                                              ;
; Total pins                         ; 30 / 180 ( 17 % )                                ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 0 / 423,936 ( 0 % )                              ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                                   ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                    ;
+------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE10F17C8                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.83        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;  16.7%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+----------+--------------------------------------+
; Pin Name ; Reason                               ;
+----------+--------------------------------------+
; PWM1A    ; Missing drive strength and slew rate ;
; PWM1H    ; Missing drive strength and slew rate ;
; PWM1L    ; Missing drive strength and slew rate ;
; PWM2A    ; Missing drive strength and slew rate ;
; PWM2H    ; Missing drive strength and slew rate ;
; PWM2L    ; Missing drive strength and slew rate ;
; PWM3A    ; Missing drive strength and slew rate ;
; PWM3H    ; Missing drive strength and slew rate ;
; PWM3L    ; Missing drive strength and slew rate ;
; PWM4A    ; Missing drive strength and slew rate ;
; PWM4H    ; Missing drive strength and slew rate ;
; PWM4L    ; Missing drive strength and slew rate ;
; PWM5A    ; Missing drive strength and slew rate ;
; PWM5H    ; Missing drive strength and slew rate ;
; PWM5L    ; Missing drive strength and slew rate ;
; O_scl    ; Missing drive strength and slew rate ;
; led[0]   ; Missing drive strength and slew rate ;
; led[1]   ; Missing drive strength and slew rate ;
; led[2]   ; Missing drive strength and slew rate ;
; led[3]   ; Missing drive strength and slew rate ;
; IO_sda   ; Missing drive strength and slew rate ;
+----------+--------------------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 631 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 631 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 621     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Lenovo/Desktop/jcs/q13/output_files/RB_Final.pin.


+--------------------------------------------------------------------+
; Fitter Resource Usage Summary                                      ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 365 / 10,320 ( 4 % ) ;
;     -- Combinational with no register       ; 168                  ;
;     -- Register only                        ; 6                    ;
;     -- Combinational with a register        ; 191                  ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 184                  ;
;     -- 3 input functions                    ; 45                   ;
;     -- <=2 input functions                  ; 130                  ;
;     -- Register only                        ; 6                    ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 282                  ;
;     -- arithmetic mode                      ; 77                   ;
;                                             ;                      ;
; Total registers*                            ; 197 / 11,172 ( 2 % ) ;
;     -- Dedicated logic registers            ; 197 / 10,320 ( 2 % ) ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )      ;
;                                             ;                      ;
; Total LABs:  partially or completely used   ; 31 / 645 ( 5 % )     ;
; Virtual pins                                ; 0                    ;
; I/O pins                                    ; 30 / 180 ( 17 % )    ;
;     -- Clock pins                           ; 4 / 3 ( 133 % )      ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )        ;
;                                             ;                      ;
; Global signals                              ; 3                    ;
; M9Ks                                        ; 0 / 46 ( 0 % )       ;
; Total block memory bits                     ; 0 / 423,936 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 423,936 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )       ;
; PLLs                                        ; 0 / 2 ( 0 % )        ;
; Global clocks                               ; 3 / 10 ( 30 % )      ;
; JTAGs                                       ; 0 / 1 ( 0 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )        ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )        ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%         ;
; Peak interconnect usage (total/H/V)         ; 1% / 1% / 1%         ;
; Maximum fan-out                             ; 193                  ;
; Highest non-global fan-out                  ; 32                   ;
; Total fan-out                               ; 1824                 ;
; Average fan-out                             ; 2.87                 ;
+---------------------------------------------+----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 365 / 10320 ( 4 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 168                 ; 0                              ;
;     -- Register only                        ; 6                   ; 0                              ;
;     -- Combinational with a register        ; 191                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 184                 ; 0                              ;
;     -- 3 input functions                    ; 45                  ; 0                              ;
;     -- <=2 input functions                  ; 130                 ; 0                              ;
;     -- Register only                        ; 6                   ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 282                 ; 0                              ;
;     -- arithmetic mode                      ; 77                  ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 197                 ; 0                              ;
;     -- Dedicated logic registers            ; 197 / 10320 ( 2 % ) ; 0 / 10320 ( 0 % )              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 31 / 645 ( 5 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 30                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )      ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 0                   ; 0                              ;
; Total RAM block bits                        ; 0                   ; 0                              ;
; Clock control block                         ; 3 / 12 ( 25 % )     ; 0 / 12 ( 0 % )                 ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 1                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 1                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 1819                ; 5                              ;
;     -- Registered Connections               ; 855                 ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 2                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 9                   ; 0                              ;
;     -- Output Ports                         ; 20                  ; 0                              ;
;     -- Bidir Ports                          ; 1                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; I_barrier    ; F2    ; 1        ; 0            ; 19           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; I_clk        ; E1    ; 1        ; 0            ; 11           ; 7            ; 197                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; I_rst_n      ; M1    ; 2        ; 0            ; 11           ; 21           ; 55                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; I_turn_left  ; B5    ; 8        ; 5            ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; I_turn_right ; B6    ; 8        ; 9            ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key[0]       ; E16   ; 6        ; 34           ; 12           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key[1]       ; E15   ; 6        ; 34           ; 12           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key[2]       ; M2    ; 2        ; 0            ; 11           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; key[3]       ; M16   ; 5        ; 34           ; 12           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; O_scl  ; M9    ; 4        ; 21           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM1A  ; L2    ; 2        ; 0            ; 8            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM1H  ; N2    ; 2        ; 0            ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM1L  ; P2    ; 2        ; 0            ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM2A  ; T2    ; 3        ; 3            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM2H  ; T3    ; 3        ; 1            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM2L  ; T4    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM3A  ; T5    ; 3        ; 9            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM3H  ; T6    ; 3        ; 11           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM3L  ; T7    ; 3        ; 13           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM4A  ; T8    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM4H  ; T9    ; 4        ; 18           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM4L  ; T10   ; 4        ; 21           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM5A  ; T11   ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM5H  ; T12   ; 4        ; 25           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PWM5L  ; T13   ; 4        ; 28           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[0] ; D11   ; 7        ; 32           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[1] ; C11   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[2] ; E10   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[3] ; F9    ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+------------------------------------------------------------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                   ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+------------------------------------------------------------------------+---------------------+
; IO_sda ; P9    ; 4        ; 25           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; User                 ; 0 pF ; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_sda_mode ; -                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------+------+------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 6 / 17 ( 35 % ) ; 2.5V          ; --           ;
; 2        ; 5 / 19 ( 26 % ) ; 2.5V          ; --           ;
; 3        ; 7 / 26 ( 27 % ) ; 2.5V          ; --           ;
; 4        ; 7 / 27 ( 26 % ) ; 2.5V          ; --           ;
; 5        ; 1 / 25 ( 4 % )  ; 2.5V          ; --           ;
; 6        ; 3 / 14 ( 21 % ) ; 2.5V          ; --           ;
; 7        ; 4 / 26 ( 15 % ) ; 2.5V          ; --           ;
; 8        ; 2 / 26 ( 8 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 161        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 159        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 153        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 167        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; I_turn_left                                               ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; I_turn_right                                              ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 162        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 160        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; led[1]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; led[0]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 143        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 24         ; 1        ; I_clk                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; led[2]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; key[1]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 127        ; 6        ; key[0]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; I_barrier                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; led[3]                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F11      ; 166        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 120        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K10      ; 87         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K11      ; 110        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K12      ; 105        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; PWM1A                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L10      ; 88         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 115        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 26         ; 2        ; I_rst_n                                                   ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M2       ; 25         ; 2        ; key[2]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; O_scl                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; key[3]                                                    ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; PWM1H                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 112        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; PWM1L                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; IO_sda                                                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 108        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R9       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 85         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 91         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; PWM2A                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T3       ; 48         ; 3        ; PWM2H                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T4       ; 54         ; 3        ; PWM2L                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T5       ; 62         ; 3        ; PWM3A                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T6       ; 64         ; 3        ; PWM3H                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T7       ; 67         ; 3        ; PWM3L                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T8       ; 73         ; 3        ; PWM4A                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T9       ; 75         ; 4        ; PWM4H                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T10      ; 81         ; 4        ; PWM4L                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 84         ; 4        ; PWM5A                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 86         ; 4        ; PWM5H                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 92         ; 4        ; PWM5L                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                       ; Library Name ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------+--------------+
; |RB_Final                                      ; 365 (0)     ; 197 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 30   ; 0            ; 168 (0)      ; 6 (0)             ; 191 (0)          ; |RB_Final                                                                                 ; work         ;
;    |Move_CTR:Move_CTR2|                        ; 55 (0)      ; 37 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 4 (0)             ; 33 (0)           ; |RB_Final|Move_CTR:Move_CTR2                                                              ; work         ;
;       |PWM:PWM1|                               ; 48 (48)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 1 (1)             ; 33 (33)          ; |RB_Final|Move_CTR:Move_CTR2|PWM:PWM1                                                     ; work         ;
;       |PWM:PWM2|                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |RB_Final|Move_CTR:Move_CTR2|PWM:PWM2                                                     ; work         ;
;       |PWM:PWM3|                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |RB_Final|Move_CTR:Move_CTR2|PWM:PWM3                                                     ; work         ;
;       |PWM:PWM4|                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |RB_Final|Move_CTR:Move_CTR2|PWM:PWM4                                                     ; work         ;
;       |PWM:PWM5|                               ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |RB_Final|Move_CTR:Move_CTR2|PWM:PWM5                                                     ; work         ;
;       |duty_decoder:duty_decoder9|             ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 0 (0)            ; |RB_Final|Move_CTR:Move_CTR2|duty_decoder:duty_decoder9                                   ; work         ;
;    |aviodLogic:aviodLogic1|                    ; 55 (55)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 0 (0)             ; 36 (36)          ; |RB_Final|aviodLogic:aviodLogic1                                                          ; work         ;
;    |voice_play_cptBlock:voice_play_cptBlock3|  ; 255 (0)     ; 124 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 131 (0)      ; 2 (0)             ; 122 (0)          ; |RB_Final|voice_play_cptBlock:voice_play_cptBlock3                                        ; work         ;
;       |MUX:MUX8|                               ; 43 (43)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (43)      ; 0 (0)             ; 0 (0)            ; |RB_Final|voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8                               ; work         ;
;       |iic_send:iic_send1|                     ; 97 (97)     ; 45 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 0 (0)             ; 45 (45)          ; |RB_Final|voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1                     ; work         ;
;       |play_init:play_init2|                   ; 17 (17)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 12 (12)          ; |RB_Final|voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2                   ; work         ;
;       |play_qianjin:play_qianjin3|             ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 13 (13)          ; |RB_Final|voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3             ; work         ;
;       |play_tingzhi:play_tingzhi4|             ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 13 (13)          ; |RB_Final|voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4             ; work         ;
;       |play_youzhuan:play_youzhuan5|           ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 13 (13)          ; |RB_Final|voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5           ; work         ;
;       |play_zuozhuan:play_zuozhuan6|           ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 13 (13)          ; |RB_Final|voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6           ; work         ;
;       |voice_play_control:voice_play_control7| ; 26 (26)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 2 (2)             ; 13 (13)          ; |RB_Final|voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7 ; work         ;
+------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                          ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+
; PWM1A        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PWM1H        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PWM1L        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PWM2A        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PWM2H        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PWM2L        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PWM3A        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PWM3H        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PWM3L        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PWM4A        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PWM4H        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PWM4L        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PWM5A        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PWM5H        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; PWM5L        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; O_scl        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; key[0]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; key[1]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; key[2]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; key[3]       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; led[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; led[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; IO_sda       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; I_clk        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; I_turn_left  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; I_turn_right ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; I_barrier    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; I_rst_n      ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+--------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                ;
+---------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                             ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------+-------------------+---------+
; key[0]                                                                          ;                   ;         ;
; key[1]                                                                          ;                   ;         ;
; key[2]                                                                          ;                   ;         ;
; key[3]                                                                          ;                   ;         ;
; IO_sda                                                                          ;                   ;         ;
;      - voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector29~1 ; 0                 ; 6       ;
; I_clk                                                                           ;                   ;         ;
; I_turn_left                                                                     ;                   ;         ;
;      - aviodLogic:aviodLogic1|state~0                                           ; 0                 ; 6       ;
;      - aviodLogic:aviodLogic1|state~1                                           ; 0                 ; 6       ;
; I_turn_right                                                                    ;                   ;         ;
;      - aviodLogic:aviodLogic1|state~0                                           ; 1                 ; 6       ;
; I_barrier                                                                       ;                   ;         ;
;      - aviodLogic:aviodLogic1|state~0                                           ; 1                 ; 6       ;
;      - aviodLogic:aviodLogic1|state~1                                           ; 1                 ; 6       ;
; I_rst_n                                                                         ;                   ;         ;
+---------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                            ; Location           ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; I_clk                                                                                           ; PIN_E1             ; 5       ; Clock         ; no     ; --                   ; --               ; --                        ;
; I_clk                                                                                           ; PIN_E1             ; 193     ; Clock         ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; I_rst_n                                                                                         ; PIN_M1             ; 52      ; Async. clear  ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; Move_CTR:Move_CTR2|PWM:PWM1|LessThan0~9                                                         ; LCCOMB_X25_Y12_N14 ; 32      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; aviodLogic:aviodLogic1|Logic_state2[0]                                                          ; FF_X10_Y17_N25     ; 3       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_en                                          ; LCCOMB_X11_Y18_N26 ; 23      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|WideOr0~3                                     ; LCCOMB_X12_Y16_N0  ; 9       ; Latch enable  ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_load_data[5]~0                    ; LCCOMB_X11_Y18_N8  ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[4]~42                     ; LCCOMB_X13_Y18_N6  ; 16      ; Sync. clear   ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_en~0                          ; LCCOMB_X11_Y18_N2  ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_sda_mode                          ; FF_X10_Y18_N15     ; 2       ; Output enable ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[0]~1                       ; LCCOMB_X11_Y16_N4  ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|state[0]~2                  ; LCCOMB_X11_Y19_N4  ; 9       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_data[0]~0                 ; LCCOMB_X14_Y16_N10 ; 9       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_data[0]~0               ; LCCOMB_X11_Y15_N26 ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_data[0]~0               ; LCCOMB_X9_Y17_N12  ; 7       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Decoder0~0      ; LCCOMB_X12_Y13_N12 ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Decoder0~1      ; LCCOMB_X12_Y13_N22 ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Decoder0~2      ; LCCOMB_X12_Y13_N8  ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Decoder0~3      ; LCCOMB_X12_Y13_N18 ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Mux13~1         ; LCCOMB_X11_Y13_N12 ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|init_en         ; FF_X11_Y16_N7      ; 13      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|init_rst_n      ; FF_X10_Y13_N7      ; 6       ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|left_en         ; FF_X12_Y17_N31     ; 11      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|left_rst_n      ; FF_X10_Y17_N13     ; 13      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|right_en        ; FF_X13_Y16_N23     ; 10      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|right_rst_n     ; FF_X12_Y15_N9      ; 13      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|run_en          ; FF_X11_Y17_N21     ; 11      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|run_rst_n       ; FF_X12_Y19_N29     ; 13      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|select_tmp[1]~0 ; LCCOMB_X11_Y13_N28 ; 2       ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|stop_en         ; FF_X11_Y17_N5      ; 10      ; Clock enable  ; no     ; --                   ; --               ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|stop_rst_n      ; FF_X13_Y16_N11     ; 13      ; Async. clear  ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                            ;
+-------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                        ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; I_clk                                                       ; PIN_E1            ; 193     ; 68                                   ; Global Clock         ; GCLK2            ; --                        ;
; I_rst_n                                                     ; PIN_M1            ; 52      ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|WideOr0~3 ; LCCOMB_X12_Y16_N0 ; 9       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+-------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                           ;
+-------------------------------------------------------------------------------------------------+---------+
; Name                                                                                            ; Fan-Out ;
+-------------------------------------------------------------------------------------------------+---------+
; Move_CTR:Move_CTR2|PWM:PWM1|LessThan0~9                                                         ; 32      ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_en                                          ; 23      ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|O_done_flag                         ; 18      ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_state.0011                        ; 16      ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[4]~42                     ; 16      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|state[3]                  ; 15      ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|state[0]        ; 15      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|state[1]                  ; 14      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|state[3]                  ; 14      ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_state.0001                        ; 14      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|state[3]                          ; 13      ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|run_rst_n       ; 13      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|state[2]                    ; 13      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|state[3]                    ; 13      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|state[1]                    ; 13      ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|right_rst_n     ; 13      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|state[0]                  ; 13      ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|left_rst_n      ; 13      ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|stop_rst_n      ; 13      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|state[2]                    ; 13      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|state[3]                    ; 13      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|state[1]                    ; 13      ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|init_en         ; 13      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|state[0]                          ; 12      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|state[0]                    ; 12      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|state[1]                  ; 12      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|state[2]                  ; 12      ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|state[1]        ; 12      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|state[0]                    ; 12      ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|WideOr0~0                                     ; 12      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|state[1]                          ; 11      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|state[2]                          ; 11      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|state[2]                  ; 11      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|state[0]                  ; 11      ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|left_en         ; 11      ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|run_en          ; 11      ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|state[2]        ; 10      ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|right_en        ; 10      ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector0~0                                   ; 10      ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|stop_en         ; 10      ;
; aviodLogic:aviodLogic1|Equal2~10                                                                ; 10      ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|state[0]~2                  ; 9       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_data[0]~0                 ; 9       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Equal2~1                            ; 9       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_bit_cnt[1]                        ; 9       ;
; aviodLogic:aviodLogic1|state[0]                                                                 ; 8       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_bit_cnt[0]                        ; 8       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_state.0111                        ; 8       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_data[0]~0               ; 7       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_data[0]~0               ; 7       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[0]~1                       ; 7       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|select_tmp[1]   ; 7       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_state.0000                        ; 7       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_en~0                          ; 7       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Equal1~1                            ; 7       ;
; aviodLogic:aviodLogic1|state[1]                                                                 ; 7       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_state.0101                        ; 7       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|init_rst_n      ; 6       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|select_tmp[0]   ; 6       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_sda_reg                           ; 6       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_state.0110                        ; 6       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[10]                       ; 6       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[9]                        ; 6       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[6]                        ; 6       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[11]                       ; 6       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector9~0                         ; 5       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Equal3~1                            ; 5       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Equal4~0                            ; 5       ;
; Move_CTR:Move_CTR2|PWM:PWM1|LessThan1~4                                                         ; 5       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_ack_flag                          ; 5       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_bit_cnt[2]                        ; 5       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[2]                        ; 5       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[12]                       ; 5       ;
; I_clk~input                                                                                     ; 4       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector13~1                        ; 4       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector16~0                        ; 4       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_state.1001                        ; 4       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_Byte_done                       ; 4       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_Byte_done                 ; 4       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_Byte_done               ; 4       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_Byte_done               ; 4       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_Byte_done                 ; 4       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Equal1~3                            ; 4       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_state.1000                        ; 4       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_state.0100                        ; 4       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[1]                        ; 4       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[14]                                                             ; 4       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[8]                        ; 4       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[5]                        ; 4       ;
; I_rst_n~input                                                                                   ; 3       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector7~1                                   ; 3       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector7~0                                   ; 3       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_Byte_done~3             ; 3       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|Mux2~4                    ; 3       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Equal1~5                            ; 3       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Equal1~2                            ; 3       ;
; aviodLogic:aviodLogic1|Logic_state2[0]                                                          ; 3       ;
; Move_CTR:Move_CTR2|duty_decoder:duty_decoder9|PWM3L~0                                           ; 3       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_bit_cnt[3]                        ; 3       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[9]                                                              ; 3       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[11]                                                             ; 3       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[10]                                                             ; 3       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[8]                                                              ; 3       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[7]                                                              ; 3       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[6]                                                              ; 3       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[13]                                                             ; 3       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[12]                                                             ; 3       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[15]                                                             ; 3       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[7]                        ; 3       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[4]                        ; 3       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[3]                        ; 3       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[15]                       ; 3       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[14]                       ; 3       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[13]                       ; 3       ;
; I_barrier~input                                                                                 ; 2       ;
; I_turn_left~input                                                                               ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[4]                                     ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[7]                                     ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[6]                                     ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[5]                                     ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[0]                                     ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[3]                                     ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[2]                                     ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[1]                                     ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[3]                         ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_data[1]                   ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_data[1]                 ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_data[1]                 ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_data[1]                   ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|Mux2~0                      ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_Byte_done~2             ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|Mux2~5                    ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|select_tmp[1]~0 ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Mux0~1          ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Mux2~0          ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|Mux2~0                      ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_load_data[5]~0                    ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Decoder0~3      ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|state[3]~0                        ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|Mux7~0                            ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Mux13~1         ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_Byte_done~0             ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Decoder0~2      ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_Byte_done~0             ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Decoder0~1      ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Decoder0~0      ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_jump_state.0000                   ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_load_data[4]                      ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_load_data[7]                      ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_load_data[0]                      ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_load_data[3]                      ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_load_data[2]                      ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_load_data[1]                      ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_state~34                          ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector10~0                        ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[0]                                                               ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[1]                                                               ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[2]                                                               ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[3]                                                               ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[4]                                                               ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[5]                                                               ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[6]                                                               ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[7]                                                               ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[14]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[10]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[11]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[8]                                                               ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[9]                                                               ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[13]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[12]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[15]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[16]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[17]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[19]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[18]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[20]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[21]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[22]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[23]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[24]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[25]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[26]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[27]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[28]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[29]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[30]                                                              ; 2       ;
; aviodLogic:aviodLogic1|tim_ctr[31]                                                              ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_sda_mode                          ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_sda_mode~0                        ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Equal0~1                            ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_en                            ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|LessThan0~5                                                         ; 2       ;
; Move_CTR:Move_CTR2|duty_decoder:duty_decoder9|Decoder0~1                                        ; 2       ;
; Move_CTR:Move_CTR2|duty_decoder:duty_decoder9|Decoder0~0                                        ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_jump_state.1000                   ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_jump_state.0011                   ; 2       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[0]                        ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[31]                                                             ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[30]                                                             ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[29]                                                             ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[28]                                                             ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[27]                                                             ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[26]                                                             ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[25]                                                             ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[24]                                                             ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[23]                                                             ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[22]                                                             ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[21]                                                             ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[20]                                                             ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[19]                                                             ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[18]                                                             ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[17]                                                             ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[16]                                                             ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[3]                                                              ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[2]                                                              ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[1]                                                              ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[0]                                                              ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[4]                                                              ; 2       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[5]                                                              ; 2       ;
; I_turn_right~input                                                                              ; 1       ;
; IO_sda~input                                                                                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|run_rst_n~0     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|right_rst_n~0   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|left_rst_n~0    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|stop_rst_n~0    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_sda_reg~2                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_sda_reg~1                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|Mux2~6                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|Mux7~0                      ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|Mux7~0                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|Mux7~0                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|Mux7~0                      ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|Mux7~1                            ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|Mux4~0                      ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|Mux4~0                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|Mux4~0                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|Mux4~0                      ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|Mux4~0                            ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|Mux5~0                      ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|Mux5~0                      ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|Mux5~0                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|Mux5~0                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|Mux6~0                      ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|Mux6~0                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|Mux6~0                      ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|Mux6~0                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|Mux6~0                            ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|Mux11~0                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|Mux11~0                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|Mux11~0                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|Mux11~0                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|Mux11~0                           ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|Mux8~0                      ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|Mux8~0                      ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|Mux8~0                            ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|Mux8~0                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|Mux8~0                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|Mux9~0                      ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|Mux9~0                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|Mux9~0                      ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|Mux9~0                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|Mux9~0                            ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_data[1]~1                 ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_data[1]~0                 ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|Mux10~1                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|Mux10~0                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|Mux10~1                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|Mux10~0                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_data[1]~2                 ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_data[1]~1                 ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[0]~0                       ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|Mux10~0                           ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector5~2                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector5~1                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_data[4]                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector5~0                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_data[4]                 ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_data[4]                 ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_data[4]                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[4]                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector8~2                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector8~1                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_data[7]                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector8~0                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_data[7]                 ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_data[7]                 ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_data[7]                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[7]                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector7~4                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_data[6]                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector7~3                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_data[6]                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector7~2                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_data[6]                 ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_data[6]                 ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector6~2                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector6~1                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_data[5]                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector6~0                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_data[5]                 ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_data[5]                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_data[5]                 ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[5]                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector1~2                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector1~1                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_data[0]                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector1~0                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_data[0]                 ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_data[0]                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_data[0]                 ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[0]                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector4~2                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_data[3]                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector4~1                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_data[3]                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector4~0                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_data[3]                 ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_data[3]                 ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector3~2                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector3~1                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_data[2]                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector3~0                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_data[2]                 ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_data[2]                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_data[2]                 ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[2]                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector2~2                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector2~1                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector2~0                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[1]                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Mux14~0         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|Mux3~0                            ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|state[3]~1                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|Mux2~0                            ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|Mux1~1                            ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|Mux1~0                            ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|state[0]~3                  ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|Mux1~0                      ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|state[3]~1                  ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|state[3]~0                  ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|Mux2~1                      ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|Mux3~0                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|Mux2~0                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|Mux1~0                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|state[3]~0                ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|Mux3~0                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|Mux1~0                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|state[3]~0                ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Mux3~1          ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Mux3~0          ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Mux2~1          ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Mux4~1          ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Mux4~0          ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Mux0~0          ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|state[0]~2                  ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|Mux1~0                      ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|state[3]~1                  ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|state[3]~0                  ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|Mux2~1                      ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector17~0                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_jump_state~9                      ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector24~1                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_state~38                          ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector24~0                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector21~0                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector22~0                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector23~0                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector28~0                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector25~0                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector26~0                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector27~0                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Mux5~0          ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_Byte_done~0                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Mux13~0         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_Byte_done~1               ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_Byte_done~0               ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_Byte_done~1             ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Mux7~0          ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_Byte_done~1             ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Mux9~0          ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|Mux11~0         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_Byte_done~1               ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_Byte_done~0               ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector20~0                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector19~0                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector29~1                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector29~0                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_state~37                          ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_state~36                          ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector16~2                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector16~1                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector15~1                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector15~0                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector14~1                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector14~0                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector13~2                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector13~0                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Add1~0                              ; 1       ;
; aviodLogic:aviodLogic1|tim_ctr~8                                                                ; 1       ;
; aviodLogic:aviodLogic1|tim_ctr~7                                                                ; 1       ;
; aviodLogic:aviodLogic1|tim_ctr~6                                                                ; 1       ;
; aviodLogic:aviodLogic1|tim_ctr~5                                                                ; 1       ;
; aviodLogic:aviodLogic1|tim_ctr~4                                                                ; 1       ;
; aviodLogic:aviodLogic1|tim_ctr~3                                                                ; 1       ;
; aviodLogic:aviodLogic1|tim_ctr~2                                                                ; 1       ;
; aviodLogic:aviodLogic1|tim_ctr~1                                                                ; 1       ;
; aviodLogic:aviodLogic1|tim_ctr~0                                                                ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_sda_mode~3                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_sda_mode~2                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_sda_mode~1                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_sda_reg~0                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector1~4                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector1~3                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector1~2                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector1~1                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector1~0                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Mux0~3                              ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Mux0~2                              ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_load_data[6]                      ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_load_data[5]                      ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Mux0~1                              ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Mux0~0                              ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|WideOr0~2                                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|WideOr0~1                                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector0~3                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector0~2                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|Selector0~1                                   ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector7~0                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_state~35                          ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_state~33                          ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector10~1                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector9~1                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_state~32                          ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Equal3~0                            ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_state~31                          ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector8~1                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Equal1~4                            ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector8~0                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Equal2~0                            ; 1       ;
; aviodLogic:aviodLogic1|Equal2~9                                                                 ; 1       ;
; aviodLogic:aviodLogic1|Equal2~8                                                                 ; 1       ;
; aviodLogic:aviodLogic1|Equal2~7                                                                 ; 1       ;
; aviodLogic:aviodLogic1|Equal2~6                                                                 ; 1       ;
; aviodLogic:aviodLogic1|Equal2~5                                                                 ; 1       ;
; aviodLogic:aviodLogic1|Equal2~4                                                                 ; 1       ;
; aviodLogic:aviodLogic1|Equal2~3                                                                 ; 1       ;
; aviodLogic:aviodLogic1|Equal2~2                                                                 ; 1       ;
; aviodLogic:aviodLogic1|Equal2~1                                                                 ; 1       ;
; aviodLogic:aviodLogic1|Equal2~0                                                                 ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector2~1                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Selector2~0                         ; 1       ;
; aviodLogic:aviodLogic1|Selector0~0                                                              ; 1       ;
; aviodLogic:aviodLogic1|Tim_done                                                                 ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|LessThan0~8                                                         ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|LessThan0~7                                                         ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|LessThan0~6                                                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Equal0~2                            ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Equal1~0                            ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|Equal0~0                            ; 1       ;
; aviodLogic:aviodLogic1|state~1                                                                  ; 1       ;
; aviodLogic:aviodLogic1|state~0                                                                  ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|LessThan0~4                                                         ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|LessThan0~3                                                         ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|LessThan0~2                                                         ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|LessThan0~1                                                         ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|LessThan1~3                                                         ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|LessThan1~2                                                         ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|LessThan0~0                                                         ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|LessThan1~1                                                         ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|LessThan1~0                                                         ; 1       ;
; Move_CTR:Move_CTR2|duty_decoder:duty_decoder9|Decoder0~2                                        ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|LessThan0~4                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|LessThan0~3                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|LessThan0~2                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|LessThan0~1                         ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|LessThan0~0                         ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM5|PWMOUT                                                              ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM4|PWMOUT                                                              ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM3|PWMOUT                                                              ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM2|PWMOUT                                                              ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|PWMOUT                                                              ; 1       ;
; aviodLogic:aviodLogic1|Add0~62                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~61                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~60                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~59                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~58                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~57                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~56                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~55                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~54                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~53                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~52                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~51                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~50                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~49                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~48                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~47                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~46                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~45                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~44                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~43                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~42                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~41                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~40                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~39                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~38                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~37                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~36                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~35                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~34                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~33                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~32                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~31                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~30                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~29                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~28                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~27                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~26                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~25                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~24                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~23                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~22                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~21                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~20                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~19                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~18                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~17                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~16                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~15                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~14                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~13                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~12                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~11                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~10                                                                  ; 1       ;
; aviodLogic:aviodLogic1|Add0~9                                                                   ; 1       ;
; aviodLogic:aviodLogic1|Add0~8                                                                   ; 1       ;
; aviodLogic:aviodLogic1|Add0~7                                                                   ; 1       ;
; aviodLogic:aviodLogic1|Add0~6                                                                   ; 1       ;
; aviodLogic:aviodLogic1|Add0~5                                                                   ; 1       ;
; aviodLogic:aviodLogic1|Add0~4                                                                   ; 1       ;
; aviodLogic:aviodLogic1|Add0~3                                                                   ; 1       ;
; aviodLogic:aviodLogic1|Add0~2                                                                   ; 1       ;
; aviodLogic:aviodLogic1|Add0~1                                                                   ; 1       ;
; aviodLogic:aviodLogic1|Add0~0                                                                   ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[31]~94                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[30]~93                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[30]~92                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[29]~91                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[29]~90                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[28]~89                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[28]~88                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[27]~87                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[27]~86                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[26]~85                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[26]~84                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[25]~83                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[25]~82                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[24]~81                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[24]~80                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[23]~79                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[23]~78                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[22]~77                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[22]~76                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[21]~75                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[21]~74                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[20]~73                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[20]~72                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[19]~71                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[19]~70                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[18]~69                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[18]~68                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[17]~67                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[17]~66                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[16]~65                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[16]~64                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[15]~63                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[15]~62                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[14]~61                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[14]~60                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[13]~59                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[13]~58                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[12]~57                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[12]~56                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[11]~55                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[11]~54                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[10]~53                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[10]~52                                                          ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[9]~51                                                           ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[9]~50                                                           ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[8]~49                                                           ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[8]~48                                                           ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[7]~47                                                           ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[7]~46                                                           ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[6]~45                                                           ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[6]~44                                                           ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[5]~43                                                           ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[5]~42                                                           ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[4]~41                                                           ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[4]~40                                                           ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[3]~39                                                           ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[3]~38                                                           ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[2]~37                                                           ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[2]~36                                                           ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[1]~35                                                           ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[1]~34                                                           ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[0]~33                                                           ; 1       ;
; Move_CTR:Move_CTR2|PWM:PWM1|cnt[0]~32                                                           ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[15]~47                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[14]~46                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[14]~45                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[13]~44                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[13]~43                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[12]~41                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[12]~40                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[11]~39                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[11]~38                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[10]~37                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[10]~36                    ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[9]~35                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[9]~34                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[8]~33                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[8]~32                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[7]~31                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[7]~30                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[6]~29                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[6]~28                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[5]~27                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[5]~26                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[4]~25                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[4]~24                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[3]~23                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[3]~22                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[2]~21                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[2]~20                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[1]~19                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[1]~18                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[0]~17                     ; 1       ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_cnt[0]~16                     ; 1       ;
+-------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 411 / 32,401 ( 1 % )   ;
; C16 interconnects           ; 19 / 1,326 ( 1 % )     ;
; C4 interconnects            ; 167 / 21,816 ( < 1 % ) ;
; Direct links                ; 135 / 32,401 ( < 1 % ) ;
; Global clocks               ; 3 / 10 ( 30 % )        ;
; Local interconnects         ; 244 / 10,320 ( 2 % )   ;
; R24 interconnects           ; 20 / 1,289 ( 2 % )     ;
; R4 interconnects            ; 181 / 28,186 ( < 1 % ) ;
+-----------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 11.77) ; Number of LABs  (Total = 31) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 1                            ;
; 2                                           ; 2                            ;
; 3                                           ; 1                            ;
; 4                                           ; 0                            ;
; 5                                           ; 3                            ;
; 6                                           ; 0                            ;
; 7                                           ; 0                            ;
; 8                                           ; 1                            ;
; 9                                           ; 1                            ;
; 10                                          ; 1                            ;
; 11                                          ; 2                            ;
; 12                                          ; 0                            ;
; 13                                          ; 3                            ;
; 14                                          ; 0                            ;
; 15                                          ; 2                            ;
; 16                                          ; 14                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.10) ; Number of LABs  (Total = 31) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 19                           ;
; 1 Clock                            ; 27                           ;
; 1 Clock enable                     ; 6                            ;
; 1 Sync. clear                      ; 6                            ;
; 2 Async. clears                    ; 1                            ;
; 2 Clock enables                    ; 5                            ;
; 2 Clocks                           ; 1                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 18.13) ; Number of LABs  (Total = 31) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 2                            ;
; 5                                            ; 1                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 2                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 1                            ;
; 16                                           ; 1                            ;
; 17                                           ; 2                            ;
; 18                                           ; 2                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 3                            ;
; 25                                           ; 2                            ;
; 26                                           ; 1                            ;
; 27                                           ; 2                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
; 32                                           ; 3                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.90) ; Number of LABs  (Total = 31) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 2                            ;
; 2                                               ; 2                            ;
; 3                                               ; 2                            ;
; 4                                               ; 3                            ;
; 5                                               ; 2                            ;
; 6                                               ; 4                            ;
; 7                                               ; 0                            ;
; 8                                               ; 4                            ;
; 9                                               ; 2                            ;
; 10                                              ; 1                            ;
; 11                                              ; 2                            ;
; 12                                              ; 1                            ;
; 13                                              ; 1                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 5                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.87) ; Number of LABs  (Total = 31) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 2                            ;
; 3                                            ; 3                            ;
; 4                                            ; 1                            ;
; 5                                            ; 2                            ;
; 6                                            ; 2                            ;
; 7                                            ; 2                            ;
; 8                                            ; 0                            ;
; 9                                            ; 4                            ;
; 10                                           ; 2                            ;
; 11                                           ; 0                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 3                            ;
; 17                                           ; 1                            ;
; 18                                           ; 2                            ;
; 19                                           ; 1                            ;
; 20                                           ; 0                            ;
; 21                                           ; 0                            ;
; 22                                           ; 1                            ;
; 23                                           ; 2                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 30        ; 0            ; 30        ; 0            ; 0            ; 30        ; 30        ; 0            ; 30        ; 30        ; 0            ; 21           ; 0            ; 0            ; 10           ; 0            ; 21           ; 10           ; 0            ; 0            ; 0            ; 21           ; 0            ; 0            ; 0            ; 0            ; 0            ; 30        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 30           ; 0         ; 30           ; 30           ; 0         ; 0         ; 30           ; 0         ; 0         ; 30           ; 9            ; 30           ; 30           ; 20           ; 30           ; 9            ; 20           ; 30           ; 30           ; 30           ; 9            ; 30           ; 30           ; 30           ; 30           ; 30           ; 0         ; 30           ; 30           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; PWM1A              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PWM1H              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PWM1L              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PWM2A              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PWM2H              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PWM2L              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PWM3A              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PWM3H              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PWM3L              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PWM4A              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PWM4H              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PWM4L              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PWM5A              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PWM5H              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PWM5L              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; O_scl              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; IO_sda             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I_clk              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I_turn_left        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I_turn_right       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I_barrier          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; I_rst_n            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                 ;
+-----------------+-----------------------------------------------------------------------------------------+-------------------+
; Source Clock(s) ; Destination Clock(s)                                                                    ; Delay Added in ns ;
+-----------------+-----------------------------------------------------------------------------------------+-------------------+
; I_clk           ; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|init_en ; 20.0              ;
; I_clk           ; I_clk                                                                                   ; 6.2               ;
+-----------------+-----------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                               ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------------+
; Source Register                                                                            ; Destination Register                                                       ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------------+
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|init_en    ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[1]                ; 3.071             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|state[0]                     ; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_Byte_done  ; 0.993             ;
; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|O_done_flag                    ; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_Byte_done  ; 0.993             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[2]                    ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[2]                ; 0.914             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_data[2]            ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[2]                ; 0.914             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_data[2]              ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[2]                ; 0.914             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_data[2]            ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[2]                ; 0.914             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_data[2]              ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[2]                ; 0.914             ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|left_en    ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[2]                ; 0.914             ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|stop_en    ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[2]                ; 0.914             ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|run_en     ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[2]                ; 0.914             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[4]                    ; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_load_data[4] ; 0.875             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_data[4]              ; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_load_data[4] ; 0.875             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_data[4]            ; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_load_data[4] ; 0.875             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_data[4]            ; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_load_data[4] ; 0.875             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_data[4]              ; voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_load_data[4] ; 0.875             ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|init_rst_n ; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[4]    ; 0.834             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|state[2]                     ; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[4]    ; 0.834             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|state[3]                     ; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[4]    ; 0.834             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|state[1]                     ; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[4]    ; 0.834             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[1]                    ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[1]                ; 0.810             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[7]                    ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[7]                ; 0.810             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[0]                    ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[0]                ; 0.612             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_data[0]            ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[0]                ; 0.612             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_data[0]              ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[0]                ; 0.612             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_data[0]            ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[0]                ; 0.612             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_data[0]              ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[0]                ; 0.612             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[5]                    ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[5]                ; 0.606             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_data[5]            ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[5]                ; 0.606             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_data[5]              ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[5]                ; 0.606             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_data[5]            ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[5]                ; 0.606             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_data[5]              ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[5]                ; 0.606             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_data[1]              ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[1]                ; 0.539             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_data[1]            ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[1]                ; 0.539             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_data[1]            ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[1]                ; 0.539             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_data[1]              ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[1]                ; 0.539             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_data[7]              ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[7]                ; 0.539             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_data[7]            ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[7]                ; 0.539             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_data[7]            ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[7]                ; 0.539             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_data[7]              ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[7]                ; 0.539             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_data[6]              ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[6]                ; 0.531             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_qianjin:play_qianjin3|O_data[3]              ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[3]                ; 0.094             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_zuozhuan:play_zuozhuan6|O_data[3]            ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[3]                ; 0.066             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_youzhuan:play_youzhuan5|O_data[3]            ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[3]                ; 0.066             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_tingzhi:play_tingzhi4|O_data[3]              ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[3]                ; 0.066             ;
; voice_play_cptBlock:voice_play_cptBlock3|play_init:play_init2|O_data[3]                    ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[3]                ; 0.066             ;
; voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|right_en   ; voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|O_data[3]                ; 0.066             ;
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 47 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (119006): Selected device EP4CE10F17C8 for design "RB_Final"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Warning (335093): TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RB_Final.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: voice_play_cptBlock3|MUX8|WideOr0~3  from: datad  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node I_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|run_en
        Info (176357): Destination node voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|stop_en
        Info (176357): Destination node voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|left_en
        Info (176357): Destination node voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|right_en
Info (176353): Automatically promoted node voice_play_cptBlock:voice_play_cptBlock3|MUX:MUX8|WideOr0~3 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node I_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_scl_en~0
        Info (176357): Destination node voice_play_cptBlock:voice_play_cptBlock3|iic_send:iic_send1|R_load_data[5]~0
        Info (176357): Destination node voice_play_cptBlock:voice_play_cptBlock3|voice_play_control:voice_play_control7|select_tmp[1]~0
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.81 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/Users/Lenovo/Desktop/jcs/q13/output_files/RB_Final.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5432 megabytes
    Info: Processing ended: Mon May 30 19:19:03 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:09


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Lenovo/Desktop/jcs/q13/output_files/RB_Final.fit.smsg.


