Analysis & Synthesis report for test_sisa
Sat Apr 28 16:49:00 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|m1_state
 11. State Machine - |sisa|MemoryController:mem_ctrl0|SRAMController:controller0|state
 12. State Machine - |sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0|state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated
 21. Source assignments for vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated
 22. Parameter Settings for User Entity Instance: controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0
 23. Parameter Settings for User Entity Instance: vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam
 24. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 25. Parameter Settings for Inferred Entity Instance: vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0
 26. Parameter Settings for Inferred Entity Instance: vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0
 27. Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0
 28. Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1
 29. Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0
 30. Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1
 31. altsyncram Parameter Settings by Entity Instance
 32. lpm_mult Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "vga_controller:vga_controller0|vga_sync:u_vga_sync"
 34. Port Connectivity Checks: "vga_controller:vga_controller0"
 35. Port Connectivity Checks: "controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0"
 36. Port Connectivity Checks: "proc:proc0|unidad_control:unidad_control0"
 37. SignalTap II Logic Analyzer Settings
 38. Elapsed Time Per Partition
 39. Connections to In-System Debugging Instance "auto_signaltap_0"
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Apr 28 16:49:00 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; test_sisa                                       ;
; Top-level Entity Name              ; sisa                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 7,508                                           ;
;     Total combinational functions  ; 5,585                                           ;
;     Dedicated logic registers      ; 2,735                                           ;
; Total registers                    ; 2735                                            ;
; Total pins                         ; 126                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 190,464                                         ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; sisa               ; test_sisa          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; interrupt_controller.vhd         ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/interrupt_controller.vhd   ;         ;
; display16.vhd                    ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/display16.vhd              ;         ;
; vga_sync.vhd                     ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/vga_sync.vhd               ;         ;
; vga_ram_dual.vhd                 ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/vga_ram_dual.vhd           ;         ;
; vga_font_rom.vhd                 ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/vga_font_rom.vhd           ;         ;
; vga_controller.vhd               ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/vga_controller.vhd         ;         ;
; unidad_control.vhd               ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/unidad_control.vhd         ;         ;
; SRAMController.vhd               ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/SRAMController.vhd         ;         ;
; sisa.vhd                         ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/sisa.vhd                   ;         ;
; regfile.vhd                      ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/regfile.vhd                ;         ;
; ps2_keyboard.vhd                 ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/ps2_keyboard.vhd           ;         ;
; proc.vhd                         ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/proc.vhd                   ;         ;
; multi.vhd                        ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/multi.vhd                  ;         ;
; MemoryController.vhd             ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/MemoryController.vhd       ;         ;
; keyboard_controller.vhd          ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/keyboard_controller.vhd    ;         ;
; datapath.vhd                     ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/datapath.vhd               ;         ;
; control_l.vhd                    ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/control_l.vhd              ;         ;
; controladoresIO.vhd              ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/controladoresIO.vhd        ;         ;
; alu.vhd                          ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/alu.vhd                    ;         ;
; input_controllers.vhd            ; yes             ; User VHDL File               ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/input_controllers.vhd      ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd                   ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd              ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd                 ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                    ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                    ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                          ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                      ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                       ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd        ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd              ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                          ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; db/altsyncram_bv14.tdf           ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/altsyncram_bv14.tdf     ;         ;
; db/altsyncram_jjq1.tdf           ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/altsyncram_jjq1.tdf     ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                        ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc                      ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                         ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                 ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc                      ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                         ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                        ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                        ;         ;
; db/mux_7oc.tdf                   ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/mux_7oc.tdf             ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf                      ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                          ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                     ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/decode_rqf.tdf          ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf                     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                     ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                        ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                     ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc             ;         ;
; db/cntr_edi.tdf                  ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/cntr_edi.tdf            ;         ;
; db/cmpr_ccc.tdf                  ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/cmpr_ccc.tdf            ;         ;
; db/cntr_m4j.tdf                  ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/cntr_m4j.tdf            ;         ;
; db/cntr_qbi.tdf                  ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/cntr_qbi.tdf            ;         ;
; db/cmpr_9cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/cmpr_9cc.tdf            ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/cntr_gui.tdf            ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/cmpr_5cc.tdf            ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                      ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                         ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                    ;         ;
; db/altsyncram_mug1.tdf           ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/altsyncram_mug1.tdf     ;         ;
; db/altsyncram_qug1.tdf           ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/altsyncram_qug1.tdf     ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf                      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc                     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc                 ;         ;
; db/lpm_divide_3gm.tdf            ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/lpm_divide_3gm.tdf      ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/sign_div_unsign_dnh.tdf ;         ;
; db/alt_u_div_s5f.tdf             ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/alt_u_div_s5f.tdf       ;         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/add_sub_lkc.tdf         ;         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/add_sub_mkc.tdf         ;         ;
; db/lpm_divide_rto.tdf            ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/lpm_divide_rto.tdf      ;         ;
; db/abs_divider_8dg.tdf           ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/abs_divider_8dg.tdf     ;         ;
; db/lpm_abs_2s9.tdf               ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/lpm_abs_2s9.tdf         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                        ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                        ;         ;
; db/mult_l8t.tdf                  ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/mult_l8t.tdf            ;         ;
; db/mult_h1t.tdf                  ; yes             ; Auto-Generated Megafunction  ; X:/Marc/Uni/PEC/PEC-2018/ProcesadorMulticicleInterrupcions/db/mult_h1t.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 7,508    ;
;                                             ;          ;
; Total combinational functions               ; 5585     ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 3812     ;
;     -- 3 input functions                    ; 1281     ;
;     -- <=2 input functions                  ; 492      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 5027     ;
;     -- arithmetic mode                      ; 558      ;
;                                             ;          ;
; Total registers                             ; 2735     ;
;     -- Dedicated logic registers            ; 2735     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 126      ;
; Total memory bits                           ; 190464   ;
; Embedded Multiplier 9-bit elements          ; 4        ;
; Maximum fan-out node                        ; CLOCK_50 ;
; Maximum fan-out                             ; 1808     ;
; Total fan-out                               ; 31501    ;
; Average fan-out                             ; 3.66     ;
+---------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sisa                                                                                                   ; 5585 (4)          ; 2735 (3)     ; 190464      ; 4            ; 0       ; 2         ; 126  ; 0            ; |sisa                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |Display7:display0|                                                                                  ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|Display7:display0                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |Display7:display1|                                                                                  ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|Display7:display1                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |Display7:display2|                                                                                  ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|Display7:display2                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |Display7:display3|                                                                                  ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|Display7:display3                                                                                                                                                                                                                                                                                                                     ; work         ;
;    |MemoryController:mem_ctrl0|                                                                         ; 91 (8)            ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|MemoryController:mem_ctrl0                                                                                                                                                                                                                                                                                                            ; work         ;
;       |SRAMController:controller0|                                                                      ; 83 (83)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|MemoryController:mem_ctrl0|SRAMController:controller0                                                                                                                                                                                                                                                                                 ; work         ;
;    |controladores_IO:controladores_IO0|                                                                 ; 759 (331)         ; 496 (365)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0                                                                                                                                                                                                                                                                                                    ; work         ;
;       |counter_ms:counter_ms0|                                                                          ; 70 (70)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0|counter_ms:counter_ms0                                                                                                                                                                                                                                                                             ; work         ;
;       |input_controllers:input_controllers0|                                                            ; 352 (0)           ; 94 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0                                                                                                                                                                                                                                                               ; work         ;
;          |interruptores:interruptores0|                                                                 ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0                                                                                                                                                                                                                                  ; work         ;
;          |keyboard_controller:keyboard_controller0|                                                     ; 296 (7)           ; 71 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0                                                                                                                                                                                                                      ; work         ;
;             |ps2_keyboard_interface:k0|                                                                 ; 289 (289)         ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0                                                                                                                                                                                            ; work         ;
;          |pulsadores:pulsadores0|                                                                       ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0                                                                                                                                                                                                                                        ; work         ;
;          |timer:timer0|                                                                                 ; 31 (31)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|timer:timer0                                                                                                                                                                                                                                                  ; work         ;
;       |interrupt_controller:interrupt_controller0|                                                      ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0                                                                                                                                                                                                                                                         ; work         ;
;    |proc:proc0|                                                                                         ; 1801 (0)          ; 292 (0)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sisa|proc:proc0                                                                                                                                                                                                                                                                                                                            ; work         ;
;       |datapath:datapath0|                                                                              ; 1671 (86)         ; 256 (0)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0                                                                                                                                                                                                                                                                                                         ; work         ;
;          |alu:alu0|                                                                                     ; 1245 (597)        ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0                                                                                                                                                                                                                                                                                                ; work         ;
;             |lpm_divide:Div0|                                                                           ; 285 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0                                                                                                                                                                                                                                                                                ; work         ;
;                |lpm_divide_3gm:auto_generated|                                                          ; 285 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0|lpm_divide_3gm:auto_generated                                                                                                                                                                                                                                                  ; work         ;
;                   |sign_div_unsign_dnh:divider|                                                         ; 285 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                      ; work         ;
;                      |alt_u_div_s5f:divider|                                                            ; 285 (283)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider                                                                                                                                                                                                ; work         ;
;                         |add_sub_lkc:add_sub_0|                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_lkc:add_sub_0                                                                                                                                                                          ; work         ;
;                         |add_sub_mkc:add_sub_1|                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1                                                                                                                                                                          ; work         ;
;             |lpm_divide:Div1|                                                                           ; 363 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1                                                                                                                                                                                                                                                                                ; work         ;
;                |lpm_divide_rto:auto_generated|                                                          ; 363 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated                                                                                                                                                                                                                                                  ; work         ;
;                   |abs_divider_8dg:divider|                                                             ; 363 (25)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated|abs_divider_8dg:divider                                                                                                                                                                                                                          ; work         ;
;                      |alt_u_div_s5f:divider|                                                            ; 285 (282)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider                                                                                                                                                                                                    ; work         ;
;                         |add_sub_lkc:add_sub_0|                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_lkc:add_sub_0                                                                                                                                                                              ; work         ;
;                         |add_sub_mkc:add_sub_1|                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1                                                                                                                                                                              ; work         ;
;                      |lpm_abs_2s9:my_abs_den|                                                           ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den                                                                                                                                                                                                   ; work         ;
;                      |lpm_abs_2s9:my_abs_num|                                                           ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num                                                                                                                                                                                                   ; work         ;
;             |lpm_mult:Mult0|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                 ; work         ;
;                |mult_l8t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0|mult_l8t:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;             |lpm_mult:Mult1|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1                                                                                                                                                                                                                                                                                 ; work         ;
;                |mult_h1t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1|mult_h1t:auto_generated                                                                                                                                                                                                                                                         ; work         ;
;          |regfile:regfile0|                                                                             ; 340 (124)         ; 256 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|regfile:regfile0                                                                                                                                                                                                                                                                                        ; work         ;
;             |generalp_regfile:generalp_regfile0|                                                        ; 154 (154)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0                                                                                                                                                                                                                                                     ; work         ;
;             |system_regfile:system_regfile0|                                                            ; 62 (62)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|datapath:datapath0|regfile:regfile0|system_regfile:system_regfile0                                                                                                                                                                                                                                                         ; work         ;
;       |unidad_control:unidad_control0|                                                                  ; 130 (66)          ; 36 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|unidad_control:unidad_control0                                                                                                                                                                                                                                                                                             ; work         ;
;          |control_l:control_l0|                                                                         ; 53 (53)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0                                                                                                                                                                                                                                                                        ; work         ;
;          |multi:multi0|                                                                                 ; 11 (11)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0                                                                                                                                                                                                                                                                                ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 124 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 123 (85)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 681 (1)           ; 1832 (260)   ; 133120      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 680 (0)           ; 1572 (0)     ; 133120      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 680 (21)          ; 1572 (552)   ; 133120      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_7oc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_7oc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 133120      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_bv14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 133120      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bv14:auto_generated                                                                                                                                            ; work         ;
;                   |altsyncram_jjq1:altsyncram1|                                                         ; 0 (0)             ; 0 (0)        ; 133120      ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bv14:auto_generated|altsyncram_jjq1:altsyncram1                                                                                                                ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 82 (82)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 306 (1)           ; 666 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 260 (0)           ; 650 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 390 (390)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 260 (0)           ; 260 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 45 (45)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 213 (11)          ; 196 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_edi:auto_generated|                                                             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_edi:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_m4j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m4j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_qbi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_qbi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 130 (130)         ; 130 (130)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
;    |vga_controller:vga_controller0|                                                                     ; 2069 (2001)       ; 21 (1)       ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|vga_controller:vga_controller0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |vga_ram_dual:U_MonitorRam|                                                                       ; 15 (15)           ; 0 (0)        ; 57344       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam                                                                                                                                                                                                                                                                              ; work         ;
;          |altsyncram:mem0_rtl_0|                                                                        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram_qug1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated                                                                                                                                                                                                                         ; work         ;
;          |altsyncram:mem1_rtl_0|                                                                        ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0                                                                                                                                                                                                                                                        ; work         ;
;             |altsyncram_mug1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated                                                                                                                                                                                                                         ; work         ;
;       |vga_sync:u_vga_sync|                                                                             ; 53 (53)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|vga_controller:vga_controller0|vga_sync:u_vga_sync                                                                                                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_bv14:auto_generated|altsyncram_jjq1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 130          ; 1024         ; 130          ; 133120 ; None ;
; vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ALTSYNCRAM                                                                                                          ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768  ; None ;
; vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated|ALTSYNCRAM                                                                                                          ; AUTO ; Simple Dual Port ; 4096         ; 6            ; 4096         ; 6            ; 24576  ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|m1_state                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+---------------------------+----------------------------+---------------------------------+---------------------------------+----------------------------+-----------------------------------+------------------------------------+----------------------+----------------------+
; Name                                 ; m1_state.m1_tx_rising_edge_marker ; m1_state.m1_tx_error_no_keyboard_ack ; m1_state.m1_tx_done_recovery ; m1_state.m1_tx_wait_keyboard_ack ; m1_state.m1_tx_clk_l ; m1_state.m1_tx_clk_h ; m1_state.m1_tx_wait_clk_h ; m1_state.m1_tx_reset_timer ; m1_state.m1_tx_first_wait_clk_l ; m1_state.m1_tx_first_wait_clk_h ; m1_state.m1_tx_force_clk_l ; m1_state.m1_rx_rising_edge_marker ; m1_state.m1_rx_falling_edge_marker ; m1_state.m1_rx_clk_l ; m1_state.m1_rx_clk_h ;
+--------------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+---------------------------+----------------------------+---------------------------------+---------------------------------+----------------------------+-----------------------------------+------------------------------------+----------------------+----------------------+
; m1_state.m1_rx_clk_h                 ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 0                    ;
; m1_state.m1_rx_clk_l                 ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 1                    ; 1                    ;
; m1_state.m1_rx_falling_edge_marker   ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 1                                  ; 0                    ; 1                    ;
; m1_state.m1_rx_rising_edge_marker    ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 1                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_force_clk_l           ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 1                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_first_wait_clk_h      ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 1                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_first_wait_clk_l      ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 1                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_reset_timer           ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 1                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_wait_clk_h            ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 1                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_clk_h                 ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 1                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_clk_l                 ; 0                                 ; 0                                    ; 0                            ; 0                                ; 1                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_wait_keyboard_ack     ; 0                                 ; 0                                    ; 0                            ; 1                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_done_recovery         ; 0                                 ; 0                                    ; 1                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_error_no_keyboard_ack ; 0                                 ; 1                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_rising_edge_marker    ; 1                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
+--------------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+---------------------------+----------------------------+---------------------------------+---------------------------------+----------------------------+-----------------------------------+------------------------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |sisa|MemoryController:mem_ctrl0|SRAMController:controller0|state            ;
+-----------------+--------------+-------------+-------------+-----------------+---------------+
; Name            ; state.RES_ST ; state.WR_ST ; state.RD_ST ; state.BRANCH_ST ; state.IDLE_ST ;
+-----------------+--------------+-------------+-------------+-----------------+---------------+
; state.IDLE_ST   ; 0            ; 0           ; 0           ; 0               ; 0             ;
; state.BRANCH_ST ; 0            ; 0           ; 0           ; 1               ; 1             ;
; state.RD_ST     ; 0            ; 0           ; 1           ; 0               ; 1             ;
; state.WR_ST     ; 0            ; 1           ; 0           ; 0               ; 1             ;
; state.RES_ST    ; 1            ; 0           ; 0           ; 0               ; 1             ;
+-----------------+--------------+-------------+-------------+-----------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |sisa|proc:proc0|unidad_control:unidad_control0|multi:multi0|state ;
+--------------+--------------+------------+-------------+---------------------------+
; Name         ; state.SYSTEM ; state.DEMW ; state.FETCH ; state.IDLE                ;
+--------------+--------------+------------+-------------+---------------------------+
; state.IDLE   ; 0            ; 0          ; 0           ; 0                         ;
; state.FETCH  ; 0            ; 0          ; 1           ; 1                         ;
; state.DEMW   ; 0            ; 1          ; 0           ; 1                         ;
; state.SYSTEM ; 1            ; 0          ; 0           ; 1                         ;
+--------------+--------------+------------+-------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                                                      ; Latch Enable Signal                                                                                                            ; Free of Timing Hazards ;
+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------+
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_UB_N                                                                 ; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_UB_N                                                                ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_LB_N                                                                 ; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_UB_N                                                                ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_OE_N                                                                 ; MemoryController:mem_ctrl0|SRAMController:controller0|WideOr0                                                                  ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_WE_N                                                                 ; MemoryController:mem_ctrl0|SRAMController:controller0|WideOr1                                                                  ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[0]                                                               ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]                                                             ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[0]                                                                                     ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                         ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[10]                                                              ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]                                                             ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[10]                                                                                    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                         ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[11]                                                              ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]                                                             ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[11]                                                                                    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                         ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[12]                                                              ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]                                                             ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[12]                                                                                    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                         ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[13]                                                              ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]                                                             ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[13]                                                                                    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                         ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[14]                                                              ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]                                                             ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[14]                                                                                    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                         ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]                                                              ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]                                                             ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[15]                                                                                    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                         ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[1]                                                               ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]                                                             ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[1]                                                                                     ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                         ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[2]                                                               ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]                                                             ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[2]                                                                                     ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                         ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[3]                                                               ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]                                                             ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[3]                                                                                     ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                         ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[4]                                                               ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]                                                             ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[4]                                                                                     ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                         ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[5]                                                               ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]                                                             ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[5]                                                                                     ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                         ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[6]                                                               ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]                                                             ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[6]                                                                                     ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                         ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7]                                                               ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]                                                             ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[7]                                                                                     ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                         ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[8]                                                               ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]                                                             ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[8]                                                                                     ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                         ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[9]                                                               ; MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15]                                                             ; yes                    ;
; controladores_IO:controladores_IO0|rd_io[9]                                                                                     ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port                                                         ; yes                    ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|data_available ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|data_ready_we ; yes                    ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|bus_intr                         ; GND                                                                                                                            ; yes                    ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|bus_intr                   ; GND                                                                                                                            ; yes                    ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|read_sw[0]                 ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|state                     ; yes                    ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|read_keys[0]                     ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|state                           ; yes                    ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|read_keys[1]                     ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|state                           ; yes                    ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|read_sw[1]                 ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|state                     ; yes                    ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|read_sw[2]                 ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|state                     ; yes                    ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|read_keys[2]                     ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|state                           ; yes                    ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|read_keys[3]                     ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|state                           ; yes                    ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|read_sw[3]                 ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|state                     ; yes                    ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|read_sw[4]                 ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|state                     ; yes                    ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|read_sw[5]                 ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|state                     ; yes                    ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|read_sw[6]                 ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|state                     ; yes                    ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|read_sw[7]                 ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|state                     ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[0]$latch                                                          ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[0]_433                                                            ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[1]$latch                                                          ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[2]$latch                                                          ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[3]$latch                                                          ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[4]$latch                                                          ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[5]$latch                                                          ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[6]$latch                                                          ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[7]$latch                                                          ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[8]$latch                                                          ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[9]$latch                                                          ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[10]$latch                                                         ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[11]$latch                                                         ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[12]$latch                                                         ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[13]$latch                                                         ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[14]$latch                                                         ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                          ; yes                    ;
; MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_DQ[15]$latch                                                         ; MemoryController:mem_ctrl0|SRAMController:controller0|state.BRANCH_ST                                                          ; yes                    ;
; Number of user-specified and inferred latches = 68                                                                              ;                                                                                                                                ;                        ;
+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                              ; Reason for Removal                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; controladores_IO:controladores_IO0|ports[7][4]                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][5]                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][6]                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][7]                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][8]                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][9]                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][10]                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][11]                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][12]                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][13]                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][14]                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[7][15]                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[8][8]                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[8][9]                                                                                                                             ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[8][10]                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[8][11]                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[8][12]                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[8][13]                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[8][14]                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|ports[8][15]                                                                                                                            ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[2..7]                                                                                    ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|m1_state.m1_tx_reset_timer      ; Lost fanout                            ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|m1_state.m1_tx_force_clk_l      ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|m1_state.m1_tx_first_wait_clk_h ; Stuck at GND due to stuck port data_in ;
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|m1_state.m1_tx_first_wait_clk_l ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 30                                                                                                                                     ;                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                         ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|m1_state.m1_tx_force_clk_l ; Stuck at GND              ; controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|m1_state.m1_tx_first_wait_clk_h ;
;                                                                                                                                                                       ; due to stuck port data_in ;                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2735  ;
; Number of registers using Synchronous Clear  ; 86    ;
; Number of registers using Synchronous Load   ; 66    ;
; Number of registers using Asynchronous Clear ; 729   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1321  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 15                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------------------------------------+------+
; Register Name                                                      ; Megafunction                                                        ; Type ;
+--------------------------------------------------------------------+---------------------------------------------------------------------+------+
; vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|o2[8..13] ; vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|mem1_rtl_0 ; RAM  ;
; vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|o2[0..7]  ; vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|mem0_rtl_0 ; RAM  ;
+--------------------------------------------------------------------+---------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:proc0|unidad_control:unidad_control0|bus_ir[9]                                                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sisa|vga_controller:vga_controller0|vga_sync:u_vga_sync|v_count_reg[8]                                                                                                ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|q[1]                  ;
; 3:1                ; 22 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|timer:timer0|cnt[6]                                                                      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|timer_60usec_count[0] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|timer_5usec_count[6]  ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|rx_released           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sisa|controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0|bit_count[0]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|controladores_IO:controladores_IO0|counter_ms:counter_ms0|tmp_ms_counter[15]                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sisa|controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0|iid[1]                                                                             ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |sisa|proc:proc0|unidad_control:unidad_control0|new_pc[1]                                                                                                              ;
; 6:1                ; 15 bits   ; 60 LEs        ; 15 LEs               ; 45 LEs                 ; Yes        ; |sisa|proc:proc0|datapath:datapath0|regfile:regfile0|system_regfile:system_regfile0|regs_sys[7][2]                                                                     ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |sisa|proc:proc0|datapath:datapath0|regfile:regfile0|system_regfile:system_regfile0|regs_sys[2][11]                                                                    ;
; 6:1                ; 16 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |sisa|proc:proc0|datapath:datapath0|regfile:regfile0|system_regfile:system_regfile0|regs_sys[1][11]                                                                    ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |sisa|proc:proc0|datapath:datapath0|regfile:regfile0|system_regfile:system_regfile0|regs_sys[0][5]                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[1]                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0|addr_a[1]                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |sisa|proc:proc0|datapath:datapath0|Mux14                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sisa|vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|mem0                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sisa|proc:proc0|unidad_control:unidad_control0|control_l:control_l0|op[1]                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |sisa|MemoryController:mem_ctrl0|SRAMController:controller0|data_ext                                                                                                   ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |sisa|proc:proc0|datapath:datapath0|regfile:regfile0|a[0]                                                                                                              ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|w_dummy                                                                                                                   ;
; 26:1               ; 8 bits    ; 136 LEs       ; 120 LEs              ; 16 LEs                 ; No         ; |sisa|controladores_IO:controladores_IO0|rd_io[14]                                                                                                                     ;
; 27:1               ; 4 bits    ; 72 LEs        ; 64 LEs               ; 8 LEs                  ; No         ; |sisa|controladores_IO:controladores_IO0|rd_io[6]                                                                                                                      ;
; 27:1               ; 2 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |sisa|controladores_IO:controladores_IO0|rd_io[2]                                                                                                                      ;
; 62:1               ; 3 bits    ; 123 LEs       ; 36 LEs               ; 87 LEs                 ; No         ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|w[10]                                                                                                                     ;
; 61:1               ; 3 bits    ; 120 LEs       ; 33 LEs               ; 87 LEs                 ; No         ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|w[6]                                                                                                                      ;
; 63:1               ; 2 bits    ; 84 LEs        ; 24 LEs               ; 60 LEs                 ; No         ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|w[13]                                                                                                                     ;
; 62:1               ; 2 bits    ; 82 LEs        ; 24 LEs               ; 58 LEs                 ; No         ; |sisa|proc:proc0|datapath:datapath0|alu:alu0|w[3]                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                  ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                            ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                        ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                 ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_mug1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0 ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                                                    ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; TIMER_60USEC_VALUE_PP ; 2950  ; Signed Integer                                                                                                                                          ;
; TIMER_60USEC_BITS_PP  ; 12    ; Signed Integer                                                                                                                                          ;
; TIMER_5USEC_VALUE_PP  ; 186   ; Signed Integer                                                                                                                                          ;
; TIMER_5USEC_BITS_PP   ; 8     ; Signed Integer                                                                                                                                          ;
; TRAP_SHIFT_KEYS_PP    ; 0     ; Signed Integer                                                                                                                                          ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; d_width        ; 16    ; Signed Integer                                                               ;
; addr_width     ; 12    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                          ; Type           ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                  ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_data_bits                                   ; 130                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_bits                                ; 130                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_node_crc_hiword                             ; 56707                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_node_crc_loword                             ; 42242                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_sample_depth                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 1024                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; sld_inversion_mask_length                       ; 414                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                      ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 6                    ; Untyped                                                             ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                             ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 6                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                             ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_mug1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                             ;
; WIDTH_A                            ; 8                    ; Untyped                                                             ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                             ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                             ;
; WIDTH_B                            ; 8                    ; Untyped                                                             ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                             ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                             ;
; CBXI_PARAMETER                     ; altsyncram_qug1      ; Untyped                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                       ;
; LPM_WIDTHD             ; 16             ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_3gm ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                       ;
; LPM_WIDTHD             ; 16             ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_rto ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0 ;
+------------------------------------------------+------------+------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                     ;
+------------------------------------------------+------------+------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                           ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                  ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                  ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                  ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                  ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                  ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                  ;
; LATENCY                                        ; 0          ; Untyped                                  ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                  ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                  ;
; USE_EAB                                        ; OFF        ; Untyped                                  ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                  ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                  ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                  ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                  ;
+------------------------------------------------+------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1 ;
+------------------------------------------------+------------+------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                     ;
+------------------------------------------------+------------+------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                           ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                  ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                  ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                  ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                  ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                  ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                  ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                  ;
; LATENCY                                        ; 0          ; Untyped                                  ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                  ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                  ;
; USE_EAB                                        ; OFF        ; Untyped                                  ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                  ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                  ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                  ;
; CBXI_PARAMETER                                 ; mult_h1t   ; Untyped                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                  ;
+------------------------------------------------+------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Name                                      ; Value                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                              ;
; Entity Instance                           ; vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 6                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 6                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                       ;
; Entity Instance                           ; vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                      ;
;     -- WIDTH_A                            ; 8                                                                              ;
;     -- NUMWORDS_A                         ; 4096                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                   ;
;     -- WIDTH_B                            ; 8                                                                              ;
;     -- NUMWORDS_B                         ; 4096                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                       ;
+-------------------------------------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                ;
+---------------------------------------+-------------------------------------------------------+
; Name                                  ; Value                                                 ;
+---------------------------------------+-------------------------------------------------------+
; Number of entity instances            ; 2                                                     ;
; Entity Instance                       ; proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                    ;
;     -- LPM_WIDTHB                     ; 16                                                    ;
;     -- LPM_WIDTHP                     ; 32                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                    ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
; Entity Instance                       ; proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                                                    ;
;     -- LPM_WIDTHB                     ; 16                                                    ;
;     -- LPM_WIDTHP                     ; 32                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                    ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
+---------------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_controller0|vga_sync:u_vga_sync"                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; pixel_row[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_controller0"                                                                                     ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; red_out[7..4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; green_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; blue_out[7..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; blank_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; csync_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                                                 ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; rx_extended              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; rx_scan_code             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; tx_data                  ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; tx_write                 ; Input  ; Info     ; Stuck at GND                                                                                                            ;
; tx_write_ack_o           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
; tx_error_no_keyboard_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:proc0|unidad_control:unidad_control0"                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; intr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 130                 ; 130              ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:42     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                  ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------+---------+
; Name                                                 ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                                             ; Details ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------+---------+
; CLOCK_50                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; CLOCK_50                                                                                      ; N/A     ;
; proc:proc0|clk                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ticks[2]                                                                                      ; N/A     ;
; proc:proc0|clk                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; ticks[2]                                                                                      ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[0]~45                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[0]~45                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[10]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[10]~10                                       ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[10]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[10]~10                                       ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[11]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[11]~101                                      ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[11]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[11]~101                                      ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[12]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[12]~94                                       ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[12]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[12]~94                                       ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[13]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[13]~115                                      ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[13]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[13]~115                                      ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[14]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[14]~116                                      ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[14]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[14]~116                                      ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[15]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[15]~24                                       ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[15]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[15]~24                                       ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[1]~31                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[1]~31                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[2]~38                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[2]~38                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[3]~52                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[3]~52                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[4]~66                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[4]~66                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[5]~59                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[5]~59                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[6]~17                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[6]~17                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[7]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[7]~73                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[7]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[7]~73                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[8]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[8]~87                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[8]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[8]~87                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[9]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[9]~80                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|x[9]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[9]~80                                        ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[0]~4                                              ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[0]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[0]~4                                              ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[10]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[10]~14                                            ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[10]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[10]~14                                            ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[11]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[11]~15                                            ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[11]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[11]~15                                            ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[12]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[12]~12                                            ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[12]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[12]~12                                            ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[13]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[13]~10                                            ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[13]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[13]~10                                            ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[14]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[14]~11                                            ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[14]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[14]~11                                            ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[15]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[15]~2                                             ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[15]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[15]~2                                             ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[1]~5                                              ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[1]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[1]~5                                              ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[2]~6                                              ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[2]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[2]~6                                              ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[3]~9                                              ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[3]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[3]~9                                              ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[4]~7                                              ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[4]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[4]~7                                              ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[5]~0                                              ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[5]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[5]~0                                              ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[6]~8                                              ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[6]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[6]~8                                              ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[7]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[7]~16                                             ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[7]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[7]~16                                             ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[8]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[8]~17                                             ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[8]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[8]~17                                             ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[9]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[9]~13                                             ; N/A     ;
; proc:proc0|datapath:datapath0|alu:alu0|y[9]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed_reg[9]~13                                             ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed[0]~1                                                  ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed[0]~1                                                  ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]~5                    ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]~5                    ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]~5                    ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]~5                    ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]~5                    ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]~5                    ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]~5                    ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]~5                    ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]~5                    ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]~5                    ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]~5                    ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]~5                    ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed[1]~2                                                  ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed[1]~2                                                  ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed[2]~9_wirecell                                         ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed[2]~9_wirecell                                         ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed[3]~6                                                  ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed[3]~6                                                  ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed[4]~4                                                  ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed[4]~4                                                  ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed[5]~0                                                  ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed[5]~0                                                  ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed[6]~5                                                  ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed[6]~5                                                  ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed[7]~8                                                  ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|mux_immed[7]~8                                                  ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]~5                    ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]~5                    ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]~5                    ; N/A     ;
; proc:proc0|datapath:datapath0|mux_immed[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|control_l:control_l0|immed[15]~5                    ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[0]~45                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[0]~45                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[10]~10                                       ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[10]~10                                       ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[11]~101                                      ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[11]~101                                      ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[12]~94                                       ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[12]~94                                       ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[13]~115                                      ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[13]~115                                      ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[14]~116                                      ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[14]~116                                      ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[15]~24                                       ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[15]~24                                       ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[1]~31                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[1]~31                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[2]~38                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[2]~38                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[3]~52                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[3]~52                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[4]~66                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[4]~66                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[5]~59                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[5]~59                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[6]~17                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[6]~17                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[7]~73                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[7]~73                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[8]~87                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[8]~87                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[9]~80                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|a[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|a[9]~80                                        ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~295 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~295 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~156 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~156 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~166 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~166 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~205 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~205 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~225 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~225 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~230 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~230 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~161 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~161 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~180 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~180 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~185 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~185 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~200 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~200 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~190 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~190 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~171 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~171 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~195 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~195 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~210 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~210 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~215 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~215 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~220 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|b[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp~220 ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux15~1                                                         ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux15~1                                                         ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux5~1                                                          ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux5~1                                                          ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux4~1                                                          ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux4~1                                                          ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux3~1                                                          ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux3~1                                                          ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux2~1                                                          ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux2~1                                                          ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux1~2                                                          ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux1~2                                                          ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux0~2                                                          ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux0~2                                                          ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux14~1                                                         ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux14~1                                                         ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux13~1                                                         ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux13~1                                                         ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux12~1                                                         ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux12~1                                                         ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux11~1                                                         ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux11~1                                                         ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux10~1                                                         ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux10~1                                                         ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux9~1                                                          ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux9~1                                                          ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux8~2                                                          ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux8~2                                                          ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux7~1                                                          ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux7~1                                                          ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux6~1                                                          ; N/A     ;
; proc:proc0|datapath:datapath0|regfile:regfile0|d[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|datapath:datapath0|Mux6~1                                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|boot       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[9]                                                                                         ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|boot       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; SW[9]                                                                                         ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[0]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[0]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[0]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[10]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[10] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[10]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[11]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[11] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[11]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[12]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[12] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[12]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[13]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[13] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[13]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[14]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[14] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[14]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[15]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[15] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[15]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[1]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[1]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[1]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[2]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[2]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[2]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[3]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[3]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[3]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[4]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[4]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[4]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[5]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[5]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[5]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[6]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[6]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[6]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[7]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[7]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[7]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[8]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[8]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[8]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[9]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|bus_ir[9]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|bus_ir[9]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[0]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[0]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[0]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[10]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[10]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[10]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[11]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[11]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[11]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[12]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[12]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[12]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[13]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[13]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[13]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[14]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[14]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[14]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[15]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[15]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[15]                                          ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[1]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[1]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[1]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[2]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[2]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[2]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[3]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[3]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[3]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[4]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[4]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[4]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[5]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[5]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[5]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[6]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[6]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[6]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[7]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[7]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[7]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[8]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[8]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[8]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[9]                                           ; N/A     ;
; proc:proc0|unidad_control:unidad_control0|pc[9]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:proc0|unidad_control:unidad_control0|new_pc[9]                                           ; N/A     ;
+------------------------------------------------------+---------------+-----------+----------------+-------------------+-----------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Apr 28 16:48:07 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test_sisa -c test_sisa
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file interrupt_controller.vhd
    Info (12022): Found design unit 1: interrupt_controller-Structure
    Info (12023): Found entity 1: interrupt_controller
Info (12021): Found 2 design units, including 1 entities, in source file display16.vhd
    Info (12022): Found design unit 1: Display7-Structure
    Info (12023): Found entity 1: Display7
Info (12021): Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info (12022): Found design unit 1: vga_sync-vga_sync_arch
    Info (12023): Found entity 1: vga_sync
Info (12021): Found 2 design units, including 1 entities, in source file vga_ram_dual.vhd
    Info (12022): Found design unit 1: vga_ram_dual-vga_ram_dual_arch
    Info (12023): Found entity 1: vga_ram_dual
Info (12021): Found 2 design units, including 1 entities, in source file vga_font_rom.vhd
    Info (12022): Found design unit 1: vga_font_rom-vga_font_rom_arch
    Info (12023): Found entity 1: vga_font_rom
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-vga_controller_rtl
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 2 design units, including 1 entities, in source file unidad_control.vhd
    Info (12022): Found design unit 1: unidad_control-Structure
    Info (12023): Found entity 1: unidad_control
Info (12021): Found 2 design units, including 1 entities, in source file sramcontroller.vhd
    Info (12022): Found design unit 1: SRAMController-comportament
    Info (12023): Found entity 1: SRAMController
Info (12021): Found 2 design units, including 1 entities, in source file sisa.vhd
    Info (12022): Found design unit 1: sisa-Structure
    Info (12023): Found entity 1: sisa
Info (12021): Found 6 design units, including 3 entities, in source file regfile.vhd
    Info (12022): Found design unit 1: regfile-Structure
    Info (12022): Found design unit 2: system_regfile-Structure
    Info (12022): Found design unit 3: generalp_regfile-Structure
    Info (12023): Found entity 1: regfile
    Info (12023): Found entity 2: system_regfile
    Info (12023): Found entity 3: generalp_regfile
Info (12021): Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd
    Info (12022): Found design unit 1: ps2_keyboard_interface-trans
    Info (12023): Found entity 1: ps2_keyboard_interface
Info (12021): Found 2 design units, including 1 entities, in source file proc.vhd
    Info (12022): Found design unit 1: proc-Structure
    Info (12023): Found entity 1: proc
Info (12021): Found 2 design units, including 1 entities, in source file multi.vhd
    Info (12022): Found design unit 1: multi-Structure
    Info (12023): Found entity 1: multi
Info (12021): Found 2 design units, including 1 entities, in source file memorycontroller.vhd
    Info (12022): Found design unit 1: MemoryController-comportament
    Info (12023): Found entity 1: MemoryController
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_controller.vhd
    Info (12022): Found design unit 1: keyboard_controller-Behavioral
    Info (12023): Found entity 1: keyboard_controller
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-Structure
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file control_l.vhd
    Info (12022): Found design unit 1: control_l-Structure
    Info (12023): Found entity 1: control_l
Info (12021): Found 4 design units, including 2 entities, in source file controladoresio.vhd
    Info (12022): Found design unit 1: controladores_IO-Structure
    Info (12022): Found design unit 2: counter_ms-Structure
    Info (12023): Found entity 1: controladores_IO
    Info (12023): Found entity 2: counter_ms
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-Structure
    Info (12023): Found entity 1: alu
Info (12021): Found 8 design units, including 4 entities, in source file input_controllers.vhd
    Info (12022): Found design unit 1: input_controllers-Structure
    Info (12022): Found design unit 2: pulsadores-Structure
    Info (12022): Found design unit 3: interruptores-Structure
    Info (12022): Found design unit 4: timer-Structure
    Info (12023): Found entity 1: input_controllers
    Info (12023): Found entity 2: pulsadores
    Info (12023): Found entity 3: interruptores
    Info (12023): Found entity 4: timer
Info (12127): Elaborating entity "sisa" for the top level hierarchy
Info (12128): Elaborating entity "proc" for hierarchy "proc:proc0"
Info (12128): Elaborating entity "unidad_control" for hierarchy "proc:proc0|unidad_control:unidad_control0"
Info (12128): Elaborating entity "control_l" for hierarchy "proc:proc0|unidad_control:unidad_control0|control_l:control_l0"
Info (12128): Elaborating entity "multi" for hierarchy "proc:proc0|unidad_control:unidad_control0|multi:multi0"
Warning (10492): VHDL Process Statement warning at multi.vhd(37): signal "intr_l" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at multi.vhd(43): signal "intr_enabled" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "datapath" for hierarchy "proc:proc0|datapath:datapath0"
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(75): object "mux_dreg_pcup" assigned a value but never read
Info (12128): Elaborating entity "alu" for hierarchy "proc:proc0|datapath:datapath0|alu:alu0"
Info (12128): Elaborating entity "regfile" for hierarchy "proc:proc0|datapath:datapath0|regfile:regfile0"
Info (12128): Elaborating entity "system_regfile" for hierarchy "proc:proc0|datapath:datapath0|regfile:regfile0|system_regfile:system_regfile0"
Info (12128): Elaborating entity "generalp_regfile" for hierarchy "proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0"
Info (12128): Elaborating entity "MemoryController" for hierarchy "MemoryController:mem_ctrl0"
Warning (10540): VHDL Signal Declaration warning at MemoryController.vhd(53): used explicit default value for signal "instr_memory_limit" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at MemoryController.vhd(54): used explicit default value for signal "vga_lower_limit" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at MemoryController.vhd(55): used explicit default value for signal "vga_upper_limit" because signal was never assigned a value
Info (12128): Elaborating entity "SRAMController" for hierarchy "MemoryController:mem_ctrl0|SRAMController:controller0"
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(59): signal "WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(60): signal "dataToWrite0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(69): signal "byte_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(70): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(71): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(81): signal "byte_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(82): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(83): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(94): signal "WR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(97): signal "byte_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(97): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(101): signal "SRAM_DQ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(103): signal "byte_m" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(103): signal "address" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(107): signal "SRAM_DQ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at SRAMController.vhd(109): signal "SRAM_DQ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(45): inferring latch(es) for signal or variable "SRAM_OE_N", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(45): inferring latch(es) for signal or variable "SRAM_CE_N", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(45): inferring latch(es) for signal or variable "SRAM_WE_N", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(45): inferring latch(es) for signal or variable "SRAM_LB_N", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(45): inferring latch(es) for signal or variable "SRAM_UB_N", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(45): inferring latch(es) for signal or variable "SRAM_DQ", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at SRAMController.vhd(45): inferring latch(es) for signal or variable "data_ext", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "data_ext[0]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "data_ext[1]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "data_ext[2]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "data_ext[3]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "data_ext[4]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "data_ext[5]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "data_ext[6]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "data_ext[7]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "data_ext[8]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "data_ext[9]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "data_ext[10]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "data_ext[11]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "data_ext[12]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "data_ext[13]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "data_ext[14]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "data_ext[15]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_DQ[0]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_DQ[1]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_DQ[2]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_DQ[3]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_DQ[4]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_DQ[5]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_DQ[6]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_DQ[7]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_DQ[8]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_DQ[9]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_DQ[10]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_DQ[11]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_DQ[12]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_DQ[13]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_DQ[14]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_DQ[15]" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_UB_N" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_LB_N" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_WE_N" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_CE_N" at SRAMController.vhd(45)
Info (10041): Inferred latch for "SRAM_OE_N" at SRAMController.vhd(45)
Info (12128): Elaborating entity "controladores_IO" for hierarchy "controladores_IO:controladores_IO0"
Info (10041): Inferred latch for "rd_io[0]" at controladoresIO.vhd(182)
Info (10041): Inferred latch for "rd_io[1]" at controladoresIO.vhd(182)
Info (10041): Inferred latch for "rd_io[2]" at controladoresIO.vhd(182)
Info (10041): Inferred latch for "rd_io[3]" at controladoresIO.vhd(182)
Info (10041): Inferred latch for "rd_io[4]" at controladoresIO.vhd(182)
Info (10041): Inferred latch for "rd_io[5]" at controladoresIO.vhd(182)
Info (10041): Inferred latch for "rd_io[6]" at controladoresIO.vhd(182)
Info (10041): Inferred latch for "rd_io[7]" at controladoresIO.vhd(182)
Info (10041): Inferred latch for "rd_io[8]" at controladoresIO.vhd(182)
Info (10041): Inferred latch for "rd_io[9]" at controladoresIO.vhd(182)
Info (10041): Inferred latch for "rd_io[10]" at controladoresIO.vhd(182)
Info (10041): Inferred latch for "rd_io[11]" at controladoresIO.vhd(182)
Info (10041): Inferred latch for "rd_io[12]" at controladoresIO.vhd(182)
Info (10041): Inferred latch for "rd_io[13]" at controladoresIO.vhd(182)
Info (10041): Inferred latch for "rd_io[14]" at controladoresIO.vhd(182)
Info (10041): Inferred latch for "rd_io[15]" at controladoresIO.vhd(182)
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "controladores_IO:controladores_IO0|interrupt_controller:interrupt_controller0"
Info (12128): Elaborating entity "input_controllers" for hierarchy "controladores_IO:controladores_IO0|input_controllers:input_controllers0"
Warning (10541): VHDL Signal Declaration warning at input_controllers.vhd(23): used implicit default value for signal "ps2_intr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "keyboard_controller" for hierarchy "controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0"
Warning (10036): Verilog HDL or VHDL warning at keyboard_controller.vhd(39): object "rx_extended" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at keyboard_controller.vhd(44): object "tx_write_ack_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at keyboard_controller.vhd(45): object "tx_error_no_keyboard_ack" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at keyboard_controller.vhd(47): object "rx_scan_code" assigned a value but never read
Warning (10492): VHDL Process Statement warning at keyboard_controller.vhd(100): signal "rx_data_ready" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at keyboard_controller.vhd(100): signal "rx_released" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at keyboard_controller.vhd(101): signal "rx_shift_key_on" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at keyboard_controller.vhd(101): signal "rx_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at keyboard_controller.vhd(96): inferring latch(es) for signal or variable "data_available", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "data_available" at keyboard_controller.vhd(96)
Info (12128): Elaborating entity "ps2_keyboard_interface" for hierarchy "controladores_IO:controladores_IO0|input_controllers:input_controllers0|keyboard_controller:keyboard_controller0|ps2_keyboard_interface:k0"
Info (12128): Elaborating entity "pulsadores" for hierarchy "controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0"
Warning (10492): VHDL Process Statement warning at input_controllers.vhd(148): signal "read_keys" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at input_controllers.vhd(148): signal "bus_intr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at input_controllers.vhd(145): inferring latch(es) for signal or variable "read_keys", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at input_controllers.vhd(145): inferring latch(es) for signal or variable "bus_intr", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "bus_intr" at input_controllers.vhd(145)
Info (10041): Inferred latch for "read_keys[0]" at input_controllers.vhd(145)
Info (10041): Inferred latch for "read_keys[1]" at input_controllers.vhd(145)
Info (10041): Inferred latch for "read_keys[2]" at input_controllers.vhd(145)
Info (10041): Inferred latch for "read_keys[3]" at input_controllers.vhd(145)
Info (12128): Elaborating entity "interruptores" for hierarchy "controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0"
Warning (10492): VHDL Process Statement warning at input_controllers.vhd(193): signal "read_sw" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at input_controllers.vhd(193): signal "bus_intr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at input_controllers.vhd(190): inferring latch(es) for signal or variable "read_sw", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at input_controllers.vhd(190): inferring latch(es) for signal or variable "bus_intr", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "bus_intr" at input_controllers.vhd(190)
Info (10041): Inferred latch for "read_sw[0]" at input_controllers.vhd(190)
Info (10041): Inferred latch for "read_sw[1]" at input_controllers.vhd(190)
Info (10041): Inferred latch for "read_sw[2]" at input_controllers.vhd(190)
Info (10041): Inferred latch for "read_sw[3]" at input_controllers.vhd(190)
Info (10041): Inferred latch for "read_sw[4]" at input_controllers.vhd(190)
Info (10041): Inferred latch for "read_sw[5]" at input_controllers.vhd(190)
Info (10041): Inferred latch for "read_sw[6]" at input_controllers.vhd(190)
Info (10041): Inferred latch for "read_sw[7]" at input_controllers.vhd(190)
Info (12128): Elaborating entity "timer" for hierarchy "controladores_IO:controladores_IO0|input_controllers:input_controllers0|timer:timer0"
Warning (10492): VHDL Process Statement warning at input_controllers.vhd(238): signal "boot" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "counter_ms" for hierarchy "controladores_IO:controladores_IO0|counter_ms:counter_ms0"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_controller0"
Info (12128): Elaborating entity "vga_sync" for hierarchy "vga_controller:vga_controller0|vga_sync:u_vga_sync"
Info (12128): Elaborating entity "vga_font_rom" for hierarchy "vga_controller:vga_controller0|vga_font_rom:u_font_rom"
Info (12128): Elaborating entity "vga_ram_dual" for hierarchy "vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam"
Info (12128): Elaborating entity "Display7" for hierarchy "Display7:display0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bv14.tdf
    Info (12023): Found entity 1: altsyncram_bv14
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jjq1.tdf
    Info (12023): Found entity 1: altsyncram_jjq1
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_7oc.tdf
    Info (12023): Found entity 1: mux_7oc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_edi.tdf
    Info (12023): Found entity 1: cntr_edi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf
    Info (12023): Found entity 1: cmpr_ccc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m4j.tdf
    Info (12023): Found entity 1: cntr_m4j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf
    Info (12023): Found entity 1: cntr_qbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf
    Info (12023): Found entity 1: cmpr_9cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "proc:proc0|datapath:datapath0|regfile:regfile0|generalp_regfile:generalp_regfile0|regs_gp" is uninferred due to inappropriate RAM size
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|mem1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 6
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 6
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|mem0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "proc:proc0|datapath:datapath0|alu:alu0|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "proc:proc0|datapath:datapath0|alu:alu0|Div1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "proc:proc0|datapath:datapath0|alu:alu0|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "proc:proc0|datapath:datapath0|alu:alu0|Mult1"
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0"
Info (12133): Instantiated megafunction "vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "6"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "6"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mug1.tdf
    Info (12023): Found entity 1: altsyncram_mug1
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0"
Info (12133): Instantiated megafunction "vga_controller:vga_controller0|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qug1.tdf
    Info (12023): Found entity 1: altsyncram_qug1
Info (12130): Elaborated megafunction instantiation "proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0"
Info (12133): Instantiated megafunction "proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf
    Info (12023): Found entity 1: lpm_divide_3gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf
    Info (12023): Found entity 1: alt_u_div_s5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12130): Elaborated megafunction instantiation "proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1"
Info (12133): Instantiated megafunction "proc:proc0|datapath:datapath0|alu:alu0|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rto.tdf
    Info (12023): Found entity 1: lpm_divide_rto
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf
    Info (12023): Found entity 1: abs_divider_8dg
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2s9.tdf
    Info (12023): Found entity 1: lpm_abs_2s9
Info (12130): Elaborated megafunction instantiation "proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t
Info (12130): Elaborated megafunction instantiation "proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "proc:proc0|datapath:datapath0|alu:alu0|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf
    Info (12023): Found entity 1: mult_h1t
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 30 buffer(s)
    Info (13016): Ignored 30 CARRY_SUM buffer(s)
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_OE_N has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:mem_ctrl0|SRAMController:controller0|state.RD_ST
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|SRAM_WE_N has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:mem_ctrl0|SRAMController:controller0|state.WR_ST
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[0]
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[1]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[3]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[1]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[3]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch MemoryController:mem_ctrl0|SRAMController:controller0|data_ext[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|multi:multi0|state.DEMW
Warning (13012): Latch controladores_IO:controladores_IO0|rd_io[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|bus_ir[0]
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal proc:proc0|unidad_control:unidad_control0|control_l:control_l0|rd_port
Warning (13012): Latch controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|read_sw[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13012): Latch controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|read_keys[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[0]
Warning (13012): Latch controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|read_keys[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[1]
Warning (13012): Latch controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|read_sw[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1]
Warning (13012): Latch controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|read_sw[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[2]
Warning (13012): Latch controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|read_keys[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[2]
Warning (13012): Latch controladores_IO:controladores_IO0|input_controllers:input_controllers0|pulsadores:pulsadores0|read_keys[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal KEY[3]
Warning (13012): Latch controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|read_sw[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3]
Warning (13012): Latch controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|read_sw[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[4]
Warning (13012): Latch controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|read_sw[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[5]
Warning (13012): Latch controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|read_sw[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[6]
Warning (13012): Latch controladores_IO:controladores_IO0|input_controllers:input_controllers0|interruptores:interruptores0|read_sw[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[7]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 261 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]"
Info (21057): Implemented 7903 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 94 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 7624 logic cells
    Info (21064): Implemented 144 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 177 warnings
    Info: Peak virtual memory: 646 megabytes
    Info: Processing ended: Sat Apr 28 16:49:01 2018
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:00:49


