# Tue Jun 07 10:02:09 2022

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Generating a type div divider 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[5] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[6] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[15] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[14] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[13] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[12] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[3] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[11] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[4] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[7] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[10] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[8] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[9] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.func_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|User-specified initial value defined for instance POWERLED.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.count_off[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[2] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[1] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.dutycycle[0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|User-specified initial value defined for instance POWERLED.count_clk[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|User-specified initial value defined for instance POWERLED.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|User-specified initial value defined for instance VPP_VDDQ.count_2[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|User-specified initial value defined for instance VPP_VDDQ.curr_state_2[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|User-specified initial value defined for instance VPP_VDDQ.delayed_vddq_pwrgd is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|User-specified initial value defined for instance COUNTER.counter[31:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|User-specified initial value defined for instance COUNTER.tmp is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance HDA_STRAP.count[17:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|User-specified initial value defined for instance HDA_STRAP.curr_state[2:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|User-specified initial value defined for instance DSW_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|User-specified initial value defined for instance DSW_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|User-specified initial value defined for instance RSMRST_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|User-specified initial value defined for instance RSMRST_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.count[15:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.curr_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|User-specified initial value defined for instance PCH_PWRGD.delayed_vccin_ok is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 134MB)

@W: MO129 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Sequential instance POWERLED.curr_state[1] is reduced to a combinational gate by constant propagation.

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 138MB peak: 139MB)


Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 144MB)

@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Removing sequential instance COUNTER.tmp (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Removing sequential instance RSMRST_PWRGD.RSMRSTn (in view: work.TOP(bdf_type)) because it does not drive other instances.
@A: BN291 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Boundary register RSMRST_PWRGD.RSMRSTn (in view: work.TOP(bdf_type)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Removing sequential instance RSMRST_PWRGD.RSMRSTn_0 (in view: work.TOP(bdf_type)) because it does not drive other instances.
@A: BN291 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Boundary register RSMRST_PWRGD.RSMRSTn_0 (in view: work.TOP(bdf_type)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Removing sequential instance RSMRST_PWRGD.RSMRSTn_1 (in view: work.TOP(bdf_type)) because it does not drive other instances.
@A: BN291 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Boundary register RSMRST_PWRGD.RSMRSTn_1 (in view: work.TOP(bdf_type)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 140MB peak: 145MB)

Warning: Found 133 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net N_388
1) instance PCH_PWRGD.un1_curr_state10_i_a2_1 (in view: work.TOP(bdf_type)), output net N_388 (in view: work.TOP(bdf_type))
    net        N_388
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_o3_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_o3_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_o3_0/OUT
    net        N_218
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i/OUT
    net        N_35
    input  pin PCH_PWRGD.curr_state_7_1_0_.N_35_i/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.N_35_i (cell inv)
    output pin PCH_PWRGD.curr_state_7_1_0_.N_35_i/OUT[0]
    net        N_35_i_1
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_i_1[1]/I[0]
    instance   PCH_PWRGD.curr_state_i_1[1] (cell inv)
    output pin PCH_PWRGD.curr_state_i_1[1]/OUT[0]
    net        PCH_PWRGD.curr_state_i_2[1]
    input  pin PCH_PWRGD.un1_curr_state10_i_a2_1/I[1]
    instance   PCH_PWRGD.un1_curr_state10_i_a2_1 (cell and)
    output pin PCH_PWRGD.un1_curr_state10_i_a2_1/OUT
    net        N_388
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Found combinational loop during mapping at net PCH_PWRGD.curr_state_i_2[1]
2) instance PCH_PWRGD.curr_state_i_1[1] (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state_i_2[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state_i_2[1]
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3_1/I[0]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3_1 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3_1/OUT
    net        PCH_PWRGD.count_0_sqmuxa_1
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3/I[0]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        PCH_PWRGD.count_0_sqmuxa
    input  pin PCH_PWRGD.count_eena/I[0]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb/SEL
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.count_i[15]/I[0]
    instance   PCH_PWRGD.count_i[15] (cell inv)
    output pin PCH_PWRGD.count_i[15]/OUT[0]
    net        PCH_PWRGD.count_i_3[15]
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_353
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_357
    input  pin PCH_PWRGD.N_1_i_i_i_a2/I[0]
    instance   PCH_PWRGD.N_1_i_i_i_a2 (cell and)
    output pin PCH_PWRGD.N_1_i_i_i_a2/OUT
    net        N_364
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_a2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_a2/OUT
    net        N_385
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_249
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_o3_0/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_o3_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_o3_0/OUT
    net        N_218
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i/OUT
    net        N_35
    input  pin PCH_PWRGD.curr_state_7_1_0_.N_35_i/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.N_35_i (cell inv)
    output pin PCH_PWRGD.curr_state_7_1_0_.N_35_i/OUT[0]
    net        N_35_i_1
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_i_1[1]/I[0]
    instance   PCH_PWRGD.curr_state_i_1[1] (cell inv)
    output pin PCH_PWRGD.curr_state_i_1[1]/OUT[0]
    net        PCH_PWRGD.curr_state_i_2[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state[0]
3) instance PCH_PWRGD.curr_state_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_i_0[0]/I[0]
    instance   PCH_PWRGD.curr_state_i_0[0] (cell inv)
    output pin PCH_PWRGD.curr_state_i_0[0]/OUT[0]
    net        PCH_PWRGD.curr_state_i_2[0]
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3_2/I[1]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3_2 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3_2/OUT
    net        PCH_PWRGD.count_0_sqmuxa_2
    input  pin PCH_PWRGD.count_0_sqmuxa_0_a3/I[1]
    instance   PCH_PWRGD.count_0_sqmuxa_0_a3 (cell and)
    output pin PCH_PWRGD.count_0_sqmuxa_0_a3/OUT
    net        PCH_PWRGD.count_0_sqmuxa
    input  pin PCH_PWRGD.count_eena/I[0]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb/SEL
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.count_i[15]/I[0]
    instance   PCH_PWRGD.count_i[15] (cell inv)
    output pin PCH_PWRGD.count_i[15]/OUT[0]
    net        PCH_PWRGD.count_i_3[15]
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_353
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_357
    input  pin PCH_PWRGD.N_1_i_i_i_a2/I[0]
    instance   PCH_PWRGD.N_1_i_i_i_a2 (cell and)
    output pin PCH_PWRGD.N_1_i_i_i_a2/OUT
    net        N_364
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_a2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_a2/OUT
    net        N_385
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_249
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Found combinational loop during mapping at net N_218
4) instance PCH_PWRGD.curr_state_7_1_0_.m6_i_o3_0 (in view: work.TOP(bdf_type)), output net N_218 (in view: work.TOP(bdf_type))
    net        N_218
    input  pin PCH_PWRGD.curr_state_7_1_0_.N_218_i/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.N_218_i (cell inv)
    output pin PCH_PWRGD.curr_state_7_1_0_.N_218_i/OUT[0]
    net        N_218_i
    input  pin PCH_PWRGD.count_eena/I[1]
    instance   PCH_PWRGD.count_eena (cell or)
    output pin PCH_PWRGD.count_eena/OUT
    net        PCH_PWRGD.count_eena
    input  pin PCH_PWRGD.count_en/I[0]
    instance   PCH_PWRGD.count_en (cell and)
    output pin PCH_PWRGD.count_en/OUT
    net        PCH_PWRGD.count_en
    input  pin PCH_PWRGD.count_fb/SEL
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.count_i[15]/I[0]
    instance   PCH_PWRGD.count_i[15] (cell inv)
    output pin PCH_PWRGD.count_i[15]/OUT[0]
    net        PCH_PWRGD.count_i_3[15]
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_353
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_357
    input  pin PCH_PWRGD.N_1_i_i_i_a2/I[0]
    instance   PCH_PWRGD.N_1_i_i_i_a2 (cell and)
    output pin PCH_PWRGD.N_1_i_i_i_a2/OUT
    net        N_364
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_a2/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_a2/OUT
    net        N_385
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_249
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_o3_0/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_o3_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_o3_0/OUT
    net        N_218
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net N_357
5) instance PCH_PWRGD.count_1_i_a2[0] (in view: work.TOP(bdf_type)), output net N_357 (in view: work.TOP(bdf_type))
    net        N_357
    input  pin PCH_PWRGD.count_1_i[0]/I[0]
    instance   PCH_PWRGD.count_1_i[0] (cell or)
    output pin PCH_PWRGD.count_1_i[0]/OUT
    net        N_37
    input  pin PCH_PWRGD.N_37_i/I[0]
    instance   PCH_PWRGD.N_37_i (cell inv)
    output pin PCH_PWRGD.N_37_i/OUT[0]
    net        N_37_i_1
    input  pin PCH_PWRGD.count_rst_14/I[0]
    instance   PCH_PWRGD.count_rst_14 (cell and)
    output pin PCH_PWRGD.count_rst_14/OUT
    net        PCH_PWRGD.count_rst_14
    input  pin PCH_PWRGD.count_fb_14/B[0]
    instance   PCH_PWRGD.count_fb_14 (cell mux)
    output pin PCH_PWRGD.count_fb_14/OUT[0]
    net        PCH_PWRGD.count_fb_14
    input  pin PCH_PWRGD.count_latmux_14/B[0]
    instance   PCH_PWRGD.count_latmux_14 (cell mux)
    output pin PCH_PWRGD.count_latmux_14/OUT[0]
    net        PCH_PWRGD.count[0]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[0]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[15]
    net        PCH_PWRGD.un2_count_1[15]
    input  pin PCH_PWRGD.count_rst/I[0]
    instance   PCH_PWRGD.count_rst (cell and)
    output pin PCH_PWRGD.count_rst/OUT
    net        PCH_PWRGD.count_rst
    input  pin PCH_PWRGD.count_fb/B[0]
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.count_i[15]/I[0]
    instance   PCH_PWRGD.count_i[15] (cell inv)
    output pin PCH_PWRGD.count_i[15]/OUT[0]
    net        PCH_PWRGD.count_i_3[15]
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_353
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_357
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[0]
6) instance PCH_PWRGD.count_latmux_14 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[0] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[0]
    input  pin PCH_PWRGD.count_1_i[0]/I[1]
    instance   PCH_PWRGD.count_1_i[0] (cell or)
    output pin PCH_PWRGD.count_1_i[0]/OUT
    net        N_37
    input  pin PCH_PWRGD.N_37_i/I[0]
    instance   PCH_PWRGD.N_37_i (cell inv)
    output pin PCH_PWRGD.N_37_i/OUT[0]
    net        N_37_i_1
    input  pin PCH_PWRGD.count_rst_14/I[0]
    instance   PCH_PWRGD.count_rst_14 (cell and)
    output pin PCH_PWRGD.count_rst_14/OUT
    net        PCH_PWRGD.count_rst_14
    input  pin PCH_PWRGD.count_fb_14/B[0]
    instance   PCH_PWRGD.count_fb_14 (cell mux)
    output pin PCH_PWRGD.count_fb_14/OUT[0]
    net        PCH_PWRGD.count_fb_14
    input  pin PCH_PWRGD.count_latmux_14/B[0]
    instance   PCH_PWRGD.count_latmux_14 (cell mux)
    output pin PCH_PWRGD.count_latmux_14/OUT[0]
    net        PCH_PWRGD.count[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[1]
7) instance PCH_PWRGD.count_latmux_13 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[1]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[1]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[1]
    net        PCH_PWRGD.un2_count_1[1]
    input  pin PCH_PWRGD.count_rst_13/I[0]
    instance   PCH_PWRGD.count_rst_13 (cell and)
    output pin PCH_PWRGD.count_rst_13/OUT
    net        PCH_PWRGD.count_rst_13
    input  pin PCH_PWRGD.count_fb_13/B[0]
    instance   PCH_PWRGD.count_fb_13 (cell mux)
    output pin PCH_PWRGD.count_fb_13/OUT[0]
    net        PCH_PWRGD.count_fb_13
    input  pin PCH_PWRGD.count_latmux_13/B[0]
    instance   PCH_PWRGD.count_latmux_13 (cell mux)
    output pin PCH_PWRGD.count_latmux_13/OUT[0]
    net        PCH_PWRGD.count[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[2]
8) instance PCH_PWRGD.count_latmux_12 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[2] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[2]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[2]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[2]
    net        PCH_PWRGD.un2_count_1[2]
    input  pin PCH_PWRGD.count_rst_12/I[0]
    instance   PCH_PWRGD.count_rst_12 (cell and)
    output pin PCH_PWRGD.count_rst_12/OUT
    net        PCH_PWRGD.count_rst_12
    input  pin PCH_PWRGD.count_fb_12/B[0]
    instance   PCH_PWRGD.count_fb_12 (cell mux)
    output pin PCH_PWRGD.count_fb_12/OUT[0]
    net        PCH_PWRGD.count_fb_12
    input  pin PCH_PWRGD.count_latmux_12/B[0]
    instance   PCH_PWRGD.count_latmux_12 (cell mux)
    output pin PCH_PWRGD.count_latmux_12/OUT[0]
    net        PCH_PWRGD.count[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":98:3:98:6|Found combinational loop during mapping at net N_364
9) instance PCH_PWRGD.N_1_i_i_i_a2 (in view: work.TOP(bdf_type)), output net N_364 (in view: work.TOP(bdf_type))
    net        N_364
    input  pin PCH_PWRGD.N_364_i/I[0]
    instance   PCH_PWRGD.N_364_i (cell inv)
    output pin PCH_PWRGD.N_364_i/OUT[0]
    net        N_364_i_1
    input  pin PCH_PWRGD.count_1[3]/I[0]
    instance   PCH_PWRGD.count_1[3] (cell and)
    output pin PCH_PWRGD.count_1[3]/OUT
    net        PCH_PWRGD.count_1[3]
    input  pin PCH_PWRGD.count_rst_11/I[0]
    instance   PCH_PWRGD.count_rst_11 (cell and)
    output pin PCH_PWRGD.count_rst_11/OUT
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_fb_11/B[0]
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[3]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[15]
    net        PCH_PWRGD.un2_count_1[15]
    input  pin PCH_PWRGD.count_rst/I[0]
    instance   PCH_PWRGD.count_rst (cell and)
    output pin PCH_PWRGD.count_rst/OUT
    net        PCH_PWRGD.count_rst
    input  pin PCH_PWRGD.count_fb/B[0]
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.count_i[15]/I[0]
    instance   PCH_PWRGD.count_i[15] (cell inv)
    output pin PCH_PWRGD.count_i[15]/OUT[0]
    net        PCH_PWRGD.count_i_3[15]
    input  pin PCH_PWRGD.count_1_i_a2_0[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2_0[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2_0[0]/OUT
    net        N_353
    input  pin PCH_PWRGD.count_1_i_a2[0]/I[0]
    instance   PCH_PWRGD.count_1_i_a2[0] (cell and)
    output pin PCH_PWRGD.count_1_i_a2[0]/OUT
    net        N_357
    input  pin PCH_PWRGD.N_1_i_i_i_a2/I[0]
    instance   PCH_PWRGD.N_1_i_i_i_a2 (cell and)
    output pin PCH_PWRGD.N_1_i_i_i_a2/OUT
    net        N_364
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[3]
10) instance PCH_PWRGD.count_latmux_11 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[3] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[3]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[3]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[3]
    net        PCH_PWRGD.un2_count_1[3]
    input  pin PCH_PWRGD.count_1[3]/I[1]
    instance   PCH_PWRGD.count_1[3] (cell and)
    output pin PCH_PWRGD.count_1[3]/OUT
    net        PCH_PWRGD.count_1[3]
    input  pin PCH_PWRGD.count_rst_11/I[0]
    instance   PCH_PWRGD.count_rst_11 (cell and)
    output pin PCH_PWRGD.count_rst_11/OUT
    net        PCH_PWRGD.count_rst_11
    input  pin PCH_PWRGD.count_fb_11/B[0]
    instance   PCH_PWRGD.count_fb_11 (cell mux)
    output pin PCH_PWRGD.count_fb_11/OUT[0]
    net        PCH_PWRGD.count_fb_11
    input  pin PCH_PWRGD.count_latmux_11/B[0]
    instance   PCH_PWRGD.count_latmux_11 (cell mux)
    output pin PCH_PWRGD.count_latmux_11/OUT[0]
    net        PCH_PWRGD.count[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[4]
11) instance PCH_PWRGD.count_latmux_10 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[4] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[4]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[4]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[4]
    net        PCH_PWRGD.un2_count_1[4]
    input  pin PCH_PWRGD.count_1[4]/I[1]
    instance   PCH_PWRGD.count_1[4] (cell and)
    output pin PCH_PWRGD.count_1[4]/OUT
    net        PCH_PWRGD.count_1[4]
    input  pin PCH_PWRGD.count_rst_10/I[0]
    instance   PCH_PWRGD.count_rst_10 (cell and)
    output pin PCH_PWRGD.count_rst_10/OUT
    net        PCH_PWRGD.count_rst_10
    input  pin PCH_PWRGD.count_fb_10/B[0]
    instance   PCH_PWRGD.count_fb_10 (cell mux)
    output pin PCH_PWRGD.count_fb_10/OUT[0]
    net        PCH_PWRGD.count_fb_10
    input  pin PCH_PWRGD.count_latmux_10/B[0]
    instance   PCH_PWRGD.count_latmux_10 (cell mux)
    output pin PCH_PWRGD.count_latmux_10/OUT[0]
    net        PCH_PWRGD.count[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[5]
12) instance PCH_PWRGD.count_latmux_9 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[5] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[5]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[5]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[5]
    net        PCH_PWRGD.un2_count_1[5]
    input  pin PCH_PWRGD.count_1[5]/I[1]
    instance   PCH_PWRGD.count_1[5] (cell and)
    output pin PCH_PWRGD.count_1[5]/OUT
    net        PCH_PWRGD.count_1[5]
    input  pin PCH_PWRGD.count_rst_9/I[0]
    instance   PCH_PWRGD.count_rst_9 (cell and)
    output pin PCH_PWRGD.count_rst_9/OUT
    net        PCH_PWRGD.count_rst_9
    input  pin PCH_PWRGD.count_fb_9/B[0]
    instance   PCH_PWRGD.count_fb_9 (cell mux)
    output pin PCH_PWRGD.count_fb_9/OUT[0]
    net        PCH_PWRGD.count_fb_9
    input  pin PCH_PWRGD.count_latmux_9/B[0]
    instance   PCH_PWRGD.count_latmux_9 (cell mux)
    output pin PCH_PWRGD.count_latmux_9/OUT[0]
    net        PCH_PWRGD.count[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[6]
13) instance PCH_PWRGD.count_latmux_8 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[6] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[6]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[6]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[6]
    net        PCH_PWRGD.un2_count_1[6]
    input  pin PCH_PWRGD.count_rst_8/I[0]
    instance   PCH_PWRGD.count_rst_8 (cell and)
    output pin PCH_PWRGD.count_rst_8/OUT
    net        PCH_PWRGD.count_rst_8
    input  pin PCH_PWRGD.count_fb_8/B[0]
    instance   PCH_PWRGD.count_fb_8 (cell mux)
    output pin PCH_PWRGD.count_fb_8/OUT[0]
    net        PCH_PWRGD.count_fb_8
    input  pin PCH_PWRGD.count_latmux_8/B[0]
    instance   PCH_PWRGD.count_latmux_8 (cell mux)
    output pin PCH_PWRGD.count_latmux_8/OUT[0]
    net        PCH_PWRGD.count[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[7]
14) instance PCH_PWRGD.count_latmux_7 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[7] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[7]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[7]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[7]
    net        PCH_PWRGD.un2_count_1[7]
    input  pin PCH_PWRGD.count_1[7]/I[1]
    instance   PCH_PWRGD.count_1[7] (cell and)
    output pin PCH_PWRGD.count_1[7]/OUT
    net        PCH_PWRGD.count_1[7]
    input  pin PCH_PWRGD.count_rst_7/I[0]
    instance   PCH_PWRGD.count_rst_7 (cell and)
    output pin PCH_PWRGD.count_rst_7/OUT
    net        PCH_PWRGD.count_rst_7
    input  pin PCH_PWRGD.count_fb_7/B[0]
    instance   PCH_PWRGD.count_fb_7 (cell mux)
    output pin PCH_PWRGD.count_fb_7/OUT[0]
    net        PCH_PWRGD.count_fb_7
    input  pin PCH_PWRGD.count_latmux_7/B[0]
    instance   PCH_PWRGD.count_latmux_7 (cell mux)
    output pin PCH_PWRGD.count_latmux_7/OUT[0]
    net        PCH_PWRGD.count[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[8]
15) instance PCH_PWRGD.count_latmux_6 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[8] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[8]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[8]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[8]
    net        PCH_PWRGD.un2_count_1[8]
    input  pin PCH_PWRGD.count_1[8]/I[1]
    instance   PCH_PWRGD.count_1[8] (cell and)
    output pin PCH_PWRGD.count_1[8]/OUT
    net        PCH_PWRGD.count_1[8]
    input  pin PCH_PWRGD.count_rst_6/I[0]
    instance   PCH_PWRGD.count_rst_6 (cell and)
    output pin PCH_PWRGD.count_rst_6/OUT
    net        PCH_PWRGD.count_rst_6
    input  pin PCH_PWRGD.count_fb_6/B[0]
    instance   PCH_PWRGD.count_fb_6 (cell mux)
    output pin PCH_PWRGD.count_fb_6/OUT[0]
    net        PCH_PWRGD.count_fb_6
    input  pin PCH_PWRGD.count_latmux_6/B[0]
    instance   PCH_PWRGD.count_latmux_6 (cell mux)
    output pin PCH_PWRGD.count_latmux_6/OUT[0]
    net        PCH_PWRGD.count[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[9]
16) instance PCH_PWRGD.count_latmux_5 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[9] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[9]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[9]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[9]
    net        PCH_PWRGD.un2_count_1[9]
    input  pin PCH_PWRGD.count_1[9]/I[1]
    instance   PCH_PWRGD.count_1[9] (cell and)
    output pin PCH_PWRGD.count_1[9]/OUT
    net        PCH_PWRGD.count_1[9]
    input  pin PCH_PWRGD.count_rst_5/I[0]
    instance   PCH_PWRGD.count_rst_5 (cell and)
    output pin PCH_PWRGD.count_rst_5/OUT
    net        PCH_PWRGD.count_rst_5
    input  pin PCH_PWRGD.count_fb_5/B[0]
    instance   PCH_PWRGD.count_fb_5 (cell mux)
    output pin PCH_PWRGD.count_fb_5/OUT[0]
    net        PCH_PWRGD.count_fb_5
    input  pin PCH_PWRGD.count_latmux_5/B[0]
    instance   PCH_PWRGD.count_latmux_5 (cell mux)
    output pin PCH_PWRGD.count_latmux_5/OUT[0]
    net        PCH_PWRGD.count[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[10]
17) instance PCH_PWRGD.count_latmux_4 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[10] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[10]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[10]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[10]
    net        PCH_PWRGD.un2_count_1[10]
    input  pin PCH_PWRGD.count_rst_4/I[0]
    instance   PCH_PWRGD.count_rst_4 (cell and)
    output pin PCH_PWRGD.count_rst_4/OUT
    net        PCH_PWRGD.count_rst_4
    input  pin PCH_PWRGD.count_fb_4/B[0]
    instance   PCH_PWRGD.count_fb_4 (cell mux)
    output pin PCH_PWRGD.count_fb_4/OUT[0]
    net        PCH_PWRGD.count_fb_4
    input  pin PCH_PWRGD.count_latmux_4/B[0]
    instance   PCH_PWRGD.count_latmux_4 (cell mux)
    output pin PCH_PWRGD.count_latmux_4/OUT[0]
    net        PCH_PWRGD.count[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[11]
18) instance PCH_PWRGD.count_latmux_3 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[11] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[11]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[11]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[11]
    net        PCH_PWRGD.un2_count_1[11]
    input  pin PCH_PWRGD.count_1[11]/I[1]
    instance   PCH_PWRGD.count_1[11] (cell and)
    output pin PCH_PWRGD.count_1[11]/OUT
    net        PCH_PWRGD.count_1[11]
    input  pin PCH_PWRGD.count_rst_3/I[0]
    instance   PCH_PWRGD.count_rst_3 (cell and)
    output pin PCH_PWRGD.count_rst_3/OUT
    net        PCH_PWRGD.count_rst_3
    input  pin PCH_PWRGD.count_fb_3/B[0]
    instance   PCH_PWRGD.count_fb_3 (cell mux)
    output pin PCH_PWRGD.count_fb_3/OUT[0]
    net        PCH_PWRGD.count_fb_3
    input  pin PCH_PWRGD.count_latmux_3/B[0]
    instance   PCH_PWRGD.count_latmux_3 (cell mux)
    output pin PCH_PWRGD.count_latmux_3/OUT[0]
    net        PCH_PWRGD.count[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[12]
19) instance PCH_PWRGD.count_latmux_2 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[12] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[12]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[12]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[12]
    net        PCH_PWRGD.un2_count_1[12]
    input  pin PCH_PWRGD.count_rst_2/I[0]
    instance   PCH_PWRGD.count_rst_2 (cell and)
    output pin PCH_PWRGD.count_rst_2/OUT
    net        PCH_PWRGD.count_rst_2
    input  pin PCH_PWRGD.count_fb_2/B[0]
    instance   PCH_PWRGD.count_fb_2 (cell mux)
    output pin PCH_PWRGD.count_fb_2/OUT[0]
    net        PCH_PWRGD.count_fb_2
    input  pin PCH_PWRGD.count_latmux_2/B[0]
    instance   PCH_PWRGD.count_latmux_2 (cell mux)
    output pin PCH_PWRGD.count_latmux_2/OUT[0]
    net        PCH_PWRGD.count[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[13]
20) instance PCH_PWRGD.count_latmux_1 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[13] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[13]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[13]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[13]
    net        PCH_PWRGD.un2_count_1[13]
    input  pin PCH_PWRGD.count_rst_1/I[0]
    instance   PCH_PWRGD.count_rst_1 (cell and)
    output pin PCH_PWRGD.count_rst_1/OUT
    net        PCH_PWRGD.count_rst_1
    input  pin PCH_PWRGD.count_fb_1/B[0]
    instance   PCH_PWRGD.count_fb_1 (cell mux)
    output pin PCH_PWRGD.count_fb_1/OUT[0]
    net        PCH_PWRGD.count_fb_1
    input  pin PCH_PWRGD.count_latmux_1/B[0]
    instance   PCH_PWRGD.count_latmux_1 (cell mux)
    output pin PCH_PWRGD.count_latmux_1/OUT[0]
    net        PCH_PWRGD.count[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[14]
21) instance PCH_PWRGD.count_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[14] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[14]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[14]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[14]
    net        PCH_PWRGD.un2_count_1[14]
    input  pin PCH_PWRGD.count_rst_0/I[0]
    instance   PCH_PWRGD.count_rst_0 (cell and)
    output pin PCH_PWRGD.count_rst_0/OUT
    net        PCH_PWRGD.count_rst_0
    input  pin PCH_PWRGD.count_fb_0/B[0]
    instance   PCH_PWRGD.count_fb_0 (cell mux)
    output pin PCH_PWRGD.count_fb_0/OUT[0]
    net        PCH_PWRGD.count_fb_0
    input  pin PCH_PWRGD.count_latmux_0/B[0]
    instance   PCH_PWRGD.count_latmux_0 (cell mux)
    output pin PCH_PWRGD.count_latmux_0/OUT[0]
    net        PCH_PWRGD.count[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.count[15]
22) instance PCH_PWRGD.count_latmux (in view: work.TOP(bdf_type)), output net PCH_PWRGD.count[15] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.count[15]
    input  pin PCH_PWRGD.un2_count_1[15:0]/D0[15]
    instance   PCH_PWRGD.un2_count_1[15:0] (cell add)
    output pin PCH_PWRGD.un2_count_1[15:0]/OUT[15]
    net        PCH_PWRGD.un2_count_1[15]
    input  pin PCH_PWRGD.count_rst/I[0]
    instance   PCH_PWRGD.count_rst (cell and)
    output pin PCH_PWRGD.count_rst/OUT
    net        PCH_PWRGD.count_rst
    input  pin PCH_PWRGD.count_fb/B[0]
    instance   PCH_PWRGD.count_fb (cell mux)
    output pin PCH_PWRGD.count_fb/OUT[0]
    net        PCH_PWRGD.count_fb
    input  pin PCH_PWRGD.count_latmux/B[0]
    instance   PCH_PWRGD.count_latmux (cell mux)
    output pin PCH_PWRGD.count_latmux/OUT[0]
    net        PCH_PWRGD.count[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Found combinational loop during mapping at net PCH_PWRGD.curr_state[1]
23) instance PCH_PWRGD.curr_state_latmux_0 (in view: work.TOP(bdf_type)), output net PCH_PWRGD.curr_state[1] (in view: work.TOP(bdf_type))
    net        PCH_PWRGD.curr_state[1]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_a2/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_a2 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_a2/OUT
    net        N_385
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0_a3 (cell and)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0_a3/OUT
    net        N_249
    input  pin PCH_PWRGD.curr_state_7_1_0_.m4_0/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m4_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m4_0/OUT
    net        PCH_PWRGD.curr_state_7[0]
    input  pin PCH_PWRGD.curr_state_latmux/B[0]
    instance   PCH_PWRGD.curr_state_latmux (cell mux)
    output pin PCH_PWRGD.curr_state_latmux/OUT[0]
    net        PCH_PWRGD.curr_state[0]
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i_o3_0/I[1]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i_o3_0 (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i_o3_0/OUT
    net        N_218
    input  pin PCH_PWRGD.curr_state_7_1_0_.m6_i/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.m6_i (cell or)
    output pin PCH_PWRGD.curr_state_7_1_0_.m6_i/OUT
    net        N_35
    input  pin PCH_PWRGD.curr_state_7_1_0_.N_35_i/I[0]
    instance   PCH_PWRGD.curr_state_7_1_0_.N_35_i (cell inv)
    output pin PCH_PWRGD.curr_state_7_1_0_.N_35_i/OUT[0]
    net        N_35_i_1
    input  pin PCH_PWRGD.curr_state_latmux_0/B[0]
    instance   PCH_PWRGD.curr_state_latmux_0 (cell mux)
    output pin PCH_PWRGD.curr_state_latmux_0/OUT[0]
    net        PCH_PWRGD.curr_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]
24) instance VPP_VDDQ.curr_state_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_m3/SEL
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_m3 (cell mux)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_m3/OUT[0]
    net        N_209
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_55
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_55_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_55_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_55_i/OUT[0]
    net        N_55_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net N_361_0
25) instance VPP_VDDQ.un1_curr_state_210_i_a2_0 (in view: work.TOP(bdf_type)), output net N_361_0 (in view: work.TOP(bdf_type))
    net        N_361_0
    input  pin VPP_VDDQ.un1_curr_state_210_i/I[0]
    instance   VPP_VDDQ.un1_curr_state_210_i (cell or)
    output pin VPP_VDDQ.un1_curr_state_210_i/OUT
    net        N_60_f0
    input  pin VPP_VDDQ.N_60_f0_i/I[0]
    instance   VPP_VDDQ.N_60_f0_i (cell inv)
    output pin VPP_VDDQ.N_60_f0_i/OUT[0]
    net        N_60_f0_i
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_6/SEL
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un9_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un9_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un9_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un9_clk_100khz/I[0]
    instance   VPP_VDDQ.un9_clk_100khz (cell and)
    output pin VPP_VDDQ.un9_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_m3/B[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_m3 (cell mux)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_m3/OUT[0]
    net        N_209
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_55
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_55_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_55_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_55_i/OUT[0]
    net        N_55_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_0[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_2_0[1]
    input  pin VPP_VDDQ.un1_curr_state_210_i_a2_0/I[1]
    instance   VPP_VDDQ.un1_curr_state_210_i_a2_0 (cell and)
    output pin VPP_VDDQ.un1_curr_state_210_i_a2_0/OUT
    net        N_361_0
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]
26) instance VPP_VDDQ.curr_state_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_i_x2/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_i_x2 (cell xor)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_i_x2/OUT
    net        N_197_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_197_i_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_197_i_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_197_i_i/OUT[0]
    net        N_197_i_i_1
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_i/OUT
    net        N_53
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_53_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_53_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_53_i/OUT[0]
    net        N_53_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":111:9:111:30|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
27) instance VPP_VDDQ.un9_clk_100khz (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_4_1_0_.N_1_i (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_i_m2/B[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_i_m2 (cell mux)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_i_m2/OUT[0]
    net        N_208
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_208_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_208_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_208_i/OUT[0]
    net        N_208_i_1
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m4_i/I[1]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m4_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m4_i/OUT
    net        N_53
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_53_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_53_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_53_i/OUT[0]
    net        N_53_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux/OUT[0]
    net        VPP_VDDQ.curr_state_2[0]
    input  pin VPP_VDDQ.un1_curr_state_210_i_a3_0/I[0]
    instance   VPP_VDDQ.un1_curr_state_210_i_a3_0 (cell and)
    output pin VPP_VDDQ.un1_curr_state_210_i_a3_0/OUT
    net        N_258_0
    input  pin VPP_VDDQ.un1_curr_state_210_i/I[1]
    instance   VPP_VDDQ.un1_curr_state_210_i (cell or)
    output pin VPP_VDDQ.un1_curr_state_210_i/OUT
    net        N_60_f0
    input  pin VPP_VDDQ.N_60_f0_i/I[0]
    instance   VPP_VDDQ.N_60_f0_i (cell inv)
    output pin VPP_VDDQ.N_60_f0_i/OUT[0]
    net        N_60_f0_i
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_6/SEL
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un9_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un9_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un9_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un9_clk_100khz/I[0]
    instance   VPP_VDDQ.un9_clk_100khz (cell and)
    output pin VPP_VDDQ.un9_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2_i_2_0[1]
28) instance VPP_VDDQ.curr_state_2_i_0[1] (in view: work.TOP(bdf_type)), output net VPP_VDDQ.curr_state_2_i_2_0[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.curr_state_2_i_2_0[1]
    input  pin VPP_VDDQ.un1_curr_state_210_i_a3_0/I[1]
    instance   VPP_VDDQ.un1_curr_state_210_i_a3_0 (cell and)
    output pin VPP_VDDQ.un1_curr_state_210_i_a3_0/OUT
    net        N_258_0
    input  pin VPP_VDDQ.un1_curr_state_210_i/I[1]
    instance   VPP_VDDQ.un1_curr_state_210_i (cell or)
    output pin VPP_VDDQ.un1_curr_state_210_i/OUT
    net        N_60_f0
    input  pin VPP_VDDQ.N_60_f0_i/I[0]
    instance   VPP_VDDQ.N_60_f0_i (cell inv)
    output pin VPP_VDDQ.N_60_f0_i/OUT[0]
    net        N_60_f0_i
    input  pin VPP_VDDQ.count_2_en/I[0]
    instance   VPP_VDDQ.count_2_en (cell and)
    output pin VPP_VDDQ.count_2_en/OUT
    net        VPP_VDDQ.count_2_en
    input  pin VPP_VDDQ.count_2_fb_6/SEL
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un9_clk_100khz_1/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_1 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_1/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_1
    input  pin VPP_VDDQ.un9_clk_100khz_9/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_9 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_9/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_9
    input  pin VPP_VDDQ.un9_clk_100khz_13/I[0]
    instance   VPP_VDDQ.un9_clk_100khz_13 (cell and)
    output pin VPP_VDDQ.un9_clk_100khz_13/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i_13
    input  pin VPP_VDDQ.un9_clk_100khz/I[0]
    instance   VPP_VDDQ.un9_clk_100khz (cell and)
    output pin VPP_VDDQ.un9_clk_100khz/OUT
    net        VPP_VDDQ.curr_state_2_4_1_0_.N_1_i
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_m3/B[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i_m3 (cell mux)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i_m3/OUT[0]
    net        N_209
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.m6_i (cell or)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.m6_i/OUT
    net        N_55
    input  pin VPP_VDDQ.curr_state_2_4_1_0_.N_55_i/I[0]
    instance   VPP_VDDQ.curr_state_2_4_1_0_.N_55_i (cell inv)
    output pin VPP_VDDQ.curr_state_2_4_1_0_.N_55_i/OUT[0]
    net        N_55_i_1
    input  pin VPP_VDDQ.curr_state_2_latmux_0/B[0]
    instance   VPP_VDDQ.curr_state_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.curr_state_2_latmux_0/OUT[0]
    net        VPP_VDDQ.curr_state_2[1]
    input  pin VPP_VDDQ.curr_state_2_i_0[1]/I[0]
    instance   VPP_VDDQ.curr_state_2_i_0[1] (cell inv)
    output pin VPP_VDDQ.curr_state_2_i_0[1]/OUT[0]
    net        VPP_VDDQ.curr_state_2_i_2_0[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[0]
29) instance VPP_VDDQ.count_2_latmux_8 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[0] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[0]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[0]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[0]
    net        VPP_VDDQ.un1_count_2_1[0]
    input  pin VPP_VDDQ.count_2_1[0]/I[1]
    instance   VPP_VDDQ.count_2_1[0] (cell and)
    output pin VPP_VDDQ.count_2_1[0]/OUT
    net        VPP_VDDQ.count_2_1[0]
    input  pin VPP_VDDQ.count_2_fb_8/B[0]
    instance   VPP_VDDQ.count_2_fb_8 (cell mux)
    output pin VPP_VDDQ.count_2_fb_8/OUT[0]
    net        VPP_VDDQ.count_2_fb_8
    input  pin VPP_VDDQ.count_2_latmux_8/B[0]
    instance   VPP_VDDQ.count_2_latmux_8 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_8/OUT[0]
    net        VPP_VDDQ.count_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[1]
30) instance VPP_VDDQ.count_2_latmux_7 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[1] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[1]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[1]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[1]
    net        VPP_VDDQ.un1_count_2_1[1]
    input  pin VPP_VDDQ.count_2_1[1]/I[1]
    instance   VPP_VDDQ.count_2_1[1] (cell and)
    output pin VPP_VDDQ.count_2_1[1]/OUT
    net        VPP_VDDQ.count_2_1[1]
    input  pin VPP_VDDQ.count_2_fb_7/B[0]
    instance   VPP_VDDQ.count_2_fb_7 (cell mux)
    output pin VPP_VDDQ.count_2_fb_7/OUT[0]
    net        VPP_VDDQ.count_2_fb_7
    input  pin VPP_VDDQ.count_2_latmux_7/B[0]
    instance   VPP_VDDQ.count_2_latmux_7 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_7/OUT[0]
    net        VPP_VDDQ.count_2[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[2]
31) instance VPP_VDDQ.count_2_latmux_6 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[2] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[2]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[2]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[2]
    net        VPP_VDDQ.un1_count_2_1[2]
    input  pin VPP_VDDQ.count_2_1[2]/I[1]
    instance   VPP_VDDQ.count_2_1[2] (cell and)
    output pin VPP_VDDQ.count_2_1[2]/OUT
    net        VPP_VDDQ.count_2_1[2]
    input  pin VPP_VDDQ.count_2_fb_6/B[0]
    instance   VPP_VDDQ.count_2_fb_6 (cell mux)
    output pin VPP_VDDQ.count_2_fb_6/OUT[0]
    net        VPP_VDDQ.count_2_fb_6
    input  pin VPP_VDDQ.count_2_latmux_6/B[0]
    instance   VPP_VDDQ.count_2_latmux_6 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_6/OUT[0]
    net        VPP_VDDQ.count_2[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[3]
32) instance VPP_VDDQ.count_2_latmux_5 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[3] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[3]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[3]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[3]
    net        VPP_VDDQ.un1_count_2_1[3]
    input  pin VPP_VDDQ.count_2_1[3]/I[1]
    instance   VPP_VDDQ.count_2_1[3] (cell and)
    output pin VPP_VDDQ.count_2_1[3]/OUT
    net        VPP_VDDQ.count_2_1[3]
    input  pin VPP_VDDQ.count_2_fb_5/B[0]
    instance   VPP_VDDQ.count_2_fb_5 (cell mux)
    output pin VPP_VDDQ.count_2_fb_5/OUT[0]
    net        VPP_VDDQ.count_2_fb_5
    input  pin VPP_VDDQ.count_2_latmux_5/B[0]
    instance   VPP_VDDQ.count_2_latmux_5 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_5/OUT[0]
    net        VPP_VDDQ.count_2[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[4]
33) instance VPP_VDDQ.count_2_latmux_4 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[4] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[4]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[4]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[4]
    net        VPP_VDDQ.un1_count_2_1[4]
    input  pin VPP_VDDQ.count_2_1[4]/I[1]
    instance   VPP_VDDQ.count_2_1[4] (cell and)
    output pin VPP_VDDQ.count_2_1[4]/OUT
    net        VPP_VDDQ.count_2_1[4]
    input  pin VPP_VDDQ.count_2_fb_4/B[0]
    instance   VPP_VDDQ.count_2_fb_4 (cell mux)
    output pin VPP_VDDQ.count_2_fb_4/OUT[0]
    net        VPP_VDDQ.count_2_fb_4
    input  pin VPP_VDDQ.count_2_latmux_4/B[0]
    instance   VPP_VDDQ.count_2_latmux_4 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_4/OUT[0]
    net        VPP_VDDQ.count_2[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[5]
34) instance VPP_VDDQ.count_2_latmux_3 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[5] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[5]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[5]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[5]
    net        VPP_VDDQ.un1_count_2_1[5]
    input  pin VPP_VDDQ.count_2_1[5]/I[1]
    instance   VPP_VDDQ.count_2_1[5] (cell and)
    output pin VPP_VDDQ.count_2_1[5]/OUT
    net        VPP_VDDQ.count_2_1[5]
    input  pin VPP_VDDQ.count_2_fb_3/B[0]
    instance   VPP_VDDQ.count_2_fb_3 (cell mux)
    output pin VPP_VDDQ.count_2_fb_3/OUT[0]
    net        VPP_VDDQ.count_2_fb_3
    input  pin VPP_VDDQ.count_2_latmux_3/B[0]
    instance   VPP_VDDQ.count_2_latmux_3 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_3/OUT[0]
    net        VPP_VDDQ.count_2[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[6]
35) instance VPP_VDDQ.count_2_latmux_2 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[6] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[6]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[6]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[6]
    net        VPP_VDDQ.un1_count_2_1[6]
    input  pin VPP_VDDQ.count_2_1[6]/I[1]
    instance   VPP_VDDQ.count_2_1[6] (cell and)
    output pin VPP_VDDQ.count_2_1[6]/OUT
    net        VPP_VDDQ.count_2_1[6]
    input  pin VPP_VDDQ.count_2_fb_2/B[0]
    instance   VPP_VDDQ.count_2_fb_2 (cell mux)
    output pin VPP_VDDQ.count_2_fb_2/OUT[0]
    net        VPP_VDDQ.count_2_fb_2
    input  pin VPP_VDDQ.count_2_latmux_2/B[0]
    instance   VPP_VDDQ.count_2_latmux_2 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_2/OUT[0]
    net        VPP_VDDQ.count_2[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[7]
36) instance VPP_VDDQ.count_2_latmux_1 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[7] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[7]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[7]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[7]
    net        VPP_VDDQ.un1_count_2_1[7]
    input  pin VPP_VDDQ.count_2_1[7]/I[1]
    instance   VPP_VDDQ.count_2_1[7] (cell and)
    output pin VPP_VDDQ.count_2_1[7]/OUT
    net        VPP_VDDQ.count_2_1[7]
    input  pin VPP_VDDQ.count_2_fb_1/B[0]
    instance   VPP_VDDQ.count_2_fb_1 (cell mux)
    output pin VPP_VDDQ.count_2_fb_1/OUT[0]
    net        VPP_VDDQ.count_2_fb_1
    input  pin VPP_VDDQ.count_2_latmux_1/B[0]
    instance   VPP_VDDQ.count_2_latmux_1 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_1/OUT[0]
    net        VPP_VDDQ.count_2[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[8]
37) instance VPP_VDDQ.count_2_latmux_0 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[8] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[8]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[8]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[8]
    net        VPP_VDDQ.un1_count_2_1[8]
    input  pin VPP_VDDQ.count_2_1[8]/I[1]
    instance   VPP_VDDQ.count_2_1[8] (cell and)
    output pin VPP_VDDQ.count_2_1[8]/OUT
    net        VPP_VDDQ.count_2_1[8]
    input  pin VPP_VDDQ.count_2_fb_0/B[0]
    instance   VPP_VDDQ.count_2_fb_0 (cell mux)
    output pin VPP_VDDQ.count_2_fb_0/OUT[0]
    net        VPP_VDDQ.count_2_fb_0
    input  pin VPP_VDDQ.count_2_latmux_0/B[0]
    instance   VPP_VDDQ.count_2_latmux_0 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_0/OUT[0]
    net        VPP_VDDQ.count_2[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[9]
38) instance VPP_VDDQ.count_2_latmux (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[9] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[9]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[9]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[9]
    net        VPP_VDDQ.un1_count_2_1[9]
    input  pin VPP_VDDQ.count_2_1[9]/I[1]
    instance   VPP_VDDQ.count_2_1[9] (cell and)
    output pin VPP_VDDQ.count_2_1[9]/OUT
    net        VPP_VDDQ.count_2_1[9]
    input  pin VPP_VDDQ.count_2_fb/B[0]
    instance   VPP_VDDQ.count_2_fb (cell mux)
    output pin VPP_VDDQ.count_2_fb/OUT[0]
    net        VPP_VDDQ.count_2_fb
    input  pin VPP_VDDQ.count_2_latmux/B[0]
    instance   VPP_VDDQ.count_2_latmux (cell mux)
    output pin VPP_VDDQ.count_2_latmux/OUT[0]
    net        VPP_VDDQ.count_2[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[10]
39) instance VPP_VDDQ.count_2_latmux_14 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[10] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[10]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[10]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[10]
    net        VPP_VDDQ.un1_count_2_1[10]
    input  pin VPP_VDDQ.count_2_1[10]/I[1]
    instance   VPP_VDDQ.count_2_1[10] (cell and)
    output pin VPP_VDDQ.count_2_1[10]/OUT
    net        VPP_VDDQ.count_2_1[10]
    input  pin VPP_VDDQ.count_2_fb_14/B[0]
    instance   VPP_VDDQ.count_2_fb_14 (cell mux)
    output pin VPP_VDDQ.count_2_fb_14/OUT[0]
    net        VPP_VDDQ.count_2_fb_14
    input  pin VPP_VDDQ.count_2_latmux_14/B[0]
    instance   VPP_VDDQ.count_2_latmux_14 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_14/OUT[0]
    net        VPP_VDDQ.count_2[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[11]
40) instance VPP_VDDQ.count_2_latmux_13 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[11] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[11]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[11]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[11]
    net        VPP_VDDQ.un1_count_2_1[11]
    input  pin VPP_VDDQ.count_2_1[11]/I[1]
    instance   VPP_VDDQ.count_2_1[11] (cell and)
    output pin VPP_VDDQ.count_2_1[11]/OUT
    net        VPP_VDDQ.count_2_1[11]
    input  pin VPP_VDDQ.count_2_fb_13/B[0]
    instance   VPP_VDDQ.count_2_fb_13 (cell mux)
    output pin VPP_VDDQ.count_2_fb_13/OUT[0]
    net        VPP_VDDQ.count_2_fb_13
    input  pin VPP_VDDQ.count_2_latmux_13/B[0]
    instance   VPP_VDDQ.count_2_latmux_13 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_13/OUT[0]
    net        VPP_VDDQ.count_2[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[12]
41) instance VPP_VDDQ.count_2_latmux_12 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[12] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[12]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[12]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[12]
    net        VPP_VDDQ.un1_count_2_1[12]
    input  pin VPP_VDDQ.count_2_1[12]/I[1]
    instance   VPP_VDDQ.count_2_1[12] (cell and)
    output pin VPP_VDDQ.count_2_1[12]/OUT
    net        VPP_VDDQ.count_2_1[12]
    input  pin VPP_VDDQ.count_2_fb_12/B[0]
    instance   VPP_VDDQ.count_2_fb_12 (cell mux)
    output pin VPP_VDDQ.count_2_fb_12/OUT[0]
    net        VPP_VDDQ.count_2_fb_12
    input  pin VPP_VDDQ.count_2_latmux_12/B[0]
    instance   VPP_VDDQ.count_2_latmux_12 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_12/OUT[0]
    net        VPP_VDDQ.count_2[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[13]
42) instance VPP_VDDQ.count_2_latmux_11 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[13] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[13]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[13]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[13]
    net        VPP_VDDQ.un1_count_2_1[13]
    input  pin VPP_VDDQ.count_2_1[13]/I[1]
    instance   VPP_VDDQ.count_2_1[13] (cell and)
    output pin VPP_VDDQ.count_2_1[13]/OUT
    net        VPP_VDDQ.count_2_1[13]
    input  pin VPP_VDDQ.count_2_fb_11/B[0]
    instance   VPP_VDDQ.count_2_fb_11 (cell mux)
    output pin VPP_VDDQ.count_2_fb_11/OUT[0]
    net        VPP_VDDQ.count_2_fb_11
    input  pin VPP_VDDQ.count_2_latmux_11/B[0]
    instance   VPP_VDDQ.count_2_latmux_11 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_11/OUT[0]
    net        VPP_VDDQ.count_2[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[14]
43) instance VPP_VDDQ.count_2_latmux_10 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[14] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[14]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[14]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[14]
    net        VPP_VDDQ.un1_count_2_1[14]
    input  pin VPP_VDDQ.count_2_1[14]/I[1]
    instance   VPP_VDDQ.count_2_1[14] (cell and)
    output pin VPP_VDDQ.count_2_1[14]/OUT
    net        VPP_VDDQ.count_2_1[14]
    input  pin VPP_VDDQ.count_2_fb_10/B[0]
    instance   VPP_VDDQ.count_2_fb_10 (cell mux)
    output pin VPP_VDDQ.count_2_fb_10/OUT[0]
    net        VPP_VDDQ.count_2_fb_10
    input  pin VPP_VDDQ.count_2_latmux_10/B[0]
    instance   VPP_VDDQ.count_2_latmux_10 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_10/OUT[0]
    net        VPP_VDDQ.count_2[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Found combinational loop during mapping at net VPP_VDDQ.count_2[15]
44) instance VPP_VDDQ.count_2_latmux_9 (in view: work.TOP(bdf_type)), output net VPP_VDDQ.count_2[15] (in view: work.TOP(bdf_type))
    net        VPP_VDDQ.count_2[15]
    input  pin VPP_VDDQ.un1_count_2_1[15:0]/D0[15]
    instance   VPP_VDDQ.un1_count_2_1[15:0] (cell add)
    output pin VPP_VDDQ.un1_count_2_1[15:0]/OUT[15]
    net        VPP_VDDQ.un1_count_2_1[15]
    input  pin VPP_VDDQ.count_2_1[15]/I[1]
    instance   VPP_VDDQ.count_2_1[15] (cell and)
    output pin VPP_VDDQ.count_2_1[15]/OUT
    net        VPP_VDDQ.count_2_1[15]
    input  pin VPP_VDDQ.count_2_fb_9/B[0]
    instance   VPP_VDDQ.count_2_fb_9 (cell mux)
    output pin VPP_VDDQ.count_2_fb_9/OUT[0]
    net        VPP_VDDQ.count_2_fb_9
    input  pin VPP_VDDQ.count_2_latmux_9/B[0]
    instance   VPP_VDDQ.count_2_latmux_9 (cell mux)
    output pin VPP_VDDQ.count_2_latmux_9/OUT[0]
    net        VPP_VDDQ.count_2[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.curr_state[0]
45) instance POWERLED.curr_state_latmux (in view: work.TOP(bdf_type)), output net POWERLED.curr_state[0] (in view: work.TOP(bdf_type))
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_3_i_m2[0]/SEL
    instance   POWERLED.curr_state_3_i_m2[0] (cell mux)
    output pin POWERLED.curr_state_3_i_m2[0]/OUT[0]
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_latmux/B[0]
    instance   POWERLED.curr_state_latmux (cell mux)
    output pin POWERLED.curr_state_latmux/OUT[0]
    net        POWERLED.curr_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":160:4:160:17|Found combinational loop during mapping at net POWERLED.pwm_out_0_sqmuxa
46) instance POWERLED.pwm_out_0_sqmuxa (in view: work.TOP(bdf_type)), output net POWERLED.pwm_out_0_sqmuxa (in view: work.TOP(bdf_type))
    net        POWERLED.pwm_out_0_sqmuxa
    input  pin POWERLED.count_0_sqmuxa/I[0]
    instance   POWERLED.count_0_sqmuxa (cell and)
    output pin POWERLED.count_0_sqmuxa/OUT
    net        POWERLED.count_0_sqmuxa
    input  pin POWERLED.count_0_sqmuxa_i/I[0]
    instance   POWERLED.count_0_sqmuxa_i (cell inv)
    output pin POWERLED.count_0_sqmuxa_i/OUT[0]
    net        POWERLED.count_0_sqmuxa_i_4
    input  pin POWERLED.count_1[14]/I[0]
    instance   POWERLED.count_1[14] (cell and)
    output pin POWERLED.count_1[14]/OUT
    net        POWERLED.count_1[14]
    input  pin POWERLED.count_latmux_13/B[0]
    instance   POWERLED.count_latmux_13 (cell mux)
    output pin POWERLED.count_latmux_13/OUT[0]
    net        POWERLED.count[14]
    input  pin POWERLED.count_i[14]/I[0]
    instance   POWERLED.count_i[14] (cell inv)
    output pin POWERLED.count_i[14]/OUT[0]
    net        POWERLED.count_i_4[14]
    input  pin POWERLED.un79_clk_100khzlto15_5/I[0]
    instance   POWERLED.un79_clk_100khzlto15_5 (cell and)
    output pin POWERLED.un79_clk_100khzlto15_5/OUT
    net        POWERLED.un79_clk_100khz_5
    input  pin POWERLED.un79_clk_100khzlto15/I[0]
    instance   POWERLED.un79_clk_100khzlto15 (cell and)
    output pin POWERLED.un79_clk_100khzlto15/OUT
    net        POWERLED.un79_clk_100khz
    input  pin POWERLED.un79_clk_100khz_i/I[0]
    instance   POWERLED.un79_clk_100khz_i (cell inv)
    output pin POWERLED.un79_clk_100khz_i/OUT[0]
    net        POWERLED.un79_clk_100khz_i_3
    input  pin POWERLED.curr_state_3_i_m2[0]/A[0]
    instance   POWERLED.curr_state_3_i_m2[0] (cell mux)
    output pin POWERLED.curr_state_3_i_m2[0]/OUT[0]
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_latmux/B[0]
    instance   POWERLED.curr_state_latmux (cell mux)
    output pin POWERLED.curr_state_latmux/OUT[0]
    net        POWERLED.curr_state[0]
    input  pin POWERLED.curr_state_i[0]/I[0]
    instance   POWERLED.curr_state_i[0] (cell inv)
    output pin POWERLED.curr_state_i[0]/OUT[0]
    net        POWERLED.curr_state_i_3[0]
    input  pin POWERLED.pwm_out_0_sqmuxa/I[0]
    instance   POWERLED.pwm_out_0_sqmuxa (cell and)
    output pin POWERLED.pwm_out_0_sqmuxa/OUT
    net        POWERLED.pwm_out_0_sqmuxa
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":160:4:160:17|Found combinational loop during mapping at net POWERLED.un79_clk_100khz_i_3
47) instance POWERLED.un79_clk_100khz_i (in view: work.TOP(bdf_type)), output net POWERLED.un79_clk_100khz_i_3 (in view: work.TOP(bdf_type))
    net        POWERLED.un79_clk_100khz_i_3
    input  pin POWERLED.count_0_sqmuxa/I[1]
    instance   POWERLED.count_0_sqmuxa (cell and)
    output pin POWERLED.count_0_sqmuxa/OUT
    net        POWERLED.count_0_sqmuxa
    input  pin POWERLED.count_0_sqmuxa_i/I[0]
    instance   POWERLED.count_0_sqmuxa_i (cell inv)
    output pin POWERLED.count_0_sqmuxa_i/OUT[0]
    net        POWERLED.count_0_sqmuxa_i_4
    input  pin POWERLED.count_1[14]/I[0]
    instance   POWERLED.count_1[14] (cell and)
    output pin POWERLED.count_1[14]/OUT
    net        POWERLED.count_1[14]
    input  pin POWERLED.count_latmux_13/B[0]
    instance   POWERLED.count_latmux_13 (cell mux)
    output pin POWERLED.count_latmux_13/OUT[0]
    net        POWERLED.count[14]
    input  pin POWERLED.count_i[14]/I[0]
    instance   POWERLED.count_i[14] (cell inv)
    output pin POWERLED.count_i[14]/OUT[0]
    net        POWERLED.count_i_4[14]
    input  pin POWERLED.un79_clk_100khzlto15_5/I[0]
    instance   POWERLED.un79_clk_100khzlto15_5 (cell and)
    output pin POWERLED.un79_clk_100khzlto15_5/OUT
    net        POWERLED.un79_clk_100khz_5
    input  pin POWERLED.un79_clk_100khzlto15/I[0]
    instance   POWERLED.un79_clk_100khzlto15 (cell and)
    output pin POWERLED.un79_clk_100khzlto15/OUT
    net        POWERLED.un79_clk_100khz
    input  pin POWERLED.un79_clk_100khz_i/I[0]
    instance   POWERLED.un79_clk_100khz_i (cell inv)
    output pin POWERLED.un79_clk_100khz_i/OUT[0]
    net        POWERLED.un79_clk_100khz_i_3
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[0]
48) instance POWERLED.count_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count[0] (in view: work.TOP(bdf_type))
    net        POWERLED.count[0]
    input  pin POWERLED.un1_count[15:0]/D0[0]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[0]
    net        POWERLED.un1_count[0]
    input  pin POWERLED.count_1[0]/I[1]
    instance   POWERLED.count_1[0] (cell and)
    output pin POWERLED.count_1[0]/OUT
    net        POWERLED.count_1[0]
    input  pin POWERLED.count_latmux/B[0]
    instance   POWERLED.count_latmux (cell mux)
    output pin POWERLED.count_latmux/OUT[0]
    net        POWERLED.count[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[1]
49) instance POWERLED.count_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count[1] (in view: work.TOP(bdf_type))
    net        POWERLED.count[1]
    input  pin POWERLED.un1_count[15:0]/D0[1]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[1]
    net        POWERLED.un1_count[1]
    input  pin POWERLED.count_1[1]/I[1]
    instance   POWERLED.count_1[1] (cell and)
    output pin POWERLED.count_1[1]/OUT
    net        POWERLED.count_1[1]
    input  pin POWERLED.count_latmux_0/B[0]
    instance   POWERLED.count_latmux_0 (cell mux)
    output pin POWERLED.count_latmux_0/OUT[0]
    net        POWERLED.count[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[2]
50) instance POWERLED.count_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count[2] (in view: work.TOP(bdf_type))
    net        POWERLED.count[2]
    input  pin POWERLED.un1_count[15:0]/D0[2]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[2]
    net        POWERLED.un1_count[2]
    input  pin POWERLED.count_1[2]/I[1]
    instance   POWERLED.count_1[2] (cell and)
    output pin POWERLED.count_1[2]/OUT
    net        POWERLED.count_1[2]
    input  pin POWERLED.count_latmux_1/B[0]
    instance   POWERLED.count_latmux_1 (cell mux)
    output pin POWERLED.count_latmux_1/OUT[0]
    net        POWERLED.count[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[3]
51) instance POWERLED.count_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count[3] (in view: work.TOP(bdf_type))
    net        POWERLED.count[3]
    input  pin POWERLED.un1_count[15:0]/D0[3]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[3]
    net        POWERLED.un1_count[3]
    input  pin POWERLED.count_1[3]/I[1]
    instance   POWERLED.count_1[3] (cell and)
    output pin POWERLED.count_1[3]/OUT
    net        POWERLED.count_1[3]
    input  pin POWERLED.count_latmux_2/B[0]
    instance   POWERLED.count_latmux_2 (cell mux)
    output pin POWERLED.count_latmux_2/OUT[0]
    net        POWERLED.count[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[4]
52) instance POWERLED.count_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count[4] (in view: work.TOP(bdf_type))
    net        POWERLED.count[4]
    input  pin POWERLED.un1_count[15:0]/D0[4]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[4]
    net        POWERLED.un1_count[4]
    input  pin POWERLED.count_1[4]/I[1]
    instance   POWERLED.count_1[4] (cell and)
    output pin POWERLED.count_1[4]/OUT
    net        POWERLED.count_1[4]
    input  pin POWERLED.count_latmux_3/B[0]
    instance   POWERLED.count_latmux_3 (cell mux)
    output pin POWERLED.count_latmux_3/OUT[0]
    net        POWERLED.count[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[5]
53) instance POWERLED.count_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count[5] (in view: work.TOP(bdf_type))
    net        POWERLED.count[5]
    input  pin POWERLED.un1_count[15:0]/D0[5]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[5]
    net        POWERLED.un1_count[5]
    input  pin POWERLED.count_1[5]/I[1]
    instance   POWERLED.count_1[5] (cell and)
    output pin POWERLED.count_1[5]/OUT
    net        POWERLED.count_1[5]
    input  pin POWERLED.count_latmux_4/B[0]
    instance   POWERLED.count_latmux_4 (cell mux)
    output pin POWERLED.count_latmux_4/OUT[0]
    net        POWERLED.count[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[6]
54) instance POWERLED.count_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count[6] (in view: work.TOP(bdf_type))
    net        POWERLED.count[6]
    input  pin POWERLED.un1_count[15:0]/D0[6]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[6]
    net        POWERLED.un1_count[6]
    input  pin POWERLED.count_1[6]/I[1]
    instance   POWERLED.count_1[6] (cell and)
    output pin POWERLED.count_1[6]/OUT
    net        POWERLED.count_1[6]
    input  pin POWERLED.count_latmux_5/B[0]
    instance   POWERLED.count_latmux_5 (cell mux)
    output pin POWERLED.count_latmux_5/OUT[0]
    net        POWERLED.count[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[7]
55) instance POWERLED.count_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count[7] (in view: work.TOP(bdf_type))
    net        POWERLED.count[7]
    input  pin POWERLED.un1_count[15:0]/D0[7]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[7]
    net        POWERLED.un1_count[7]
    input  pin POWERLED.count_1[7]/I[1]
    instance   POWERLED.count_1[7] (cell and)
    output pin POWERLED.count_1[7]/OUT
    net        POWERLED.count_1[7]
    input  pin POWERLED.count_latmux_6/B[0]
    instance   POWERLED.count_latmux_6 (cell mux)
    output pin POWERLED.count_latmux_6/OUT[0]
    net        POWERLED.count[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[8]
56) instance POWERLED.count_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count[8] (in view: work.TOP(bdf_type))
    net        POWERLED.count[8]
    input  pin POWERLED.un1_count[15:0]/D0[8]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[8]
    net        POWERLED.un1_count[8]
    input  pin POWERLED.count_1[8]/I[1]
    instance   POWERLED.count_1[8] (cell and)
    output pin POWERLED.count_1[8]/OUT
    net        POWERLED.count_1[8]
    input  pin POWERLED.count_latmux_7/B[0]
    instance   POWERLED.count_latmux_7 (cell mux)
    output pin POWERLED.count_latmux_7/OUT[0]
    net        POWERLED.count[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[9]
57) instance POWERLED.count_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count[9] (in view: work.TOP(bdf_type))
    net        POWERLED.count[9]
    input  pin POWERLED.un1_count[15:0]/D0[9]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[9]
    net        POWERLED.un1_count[9]
    input  pin POWERLED.count_1[9]/I[1]
    instance   POWERLED.count_1[9] (cell and)
    output pin POWERLED.count_1[9]/OUT
    net        POWERLED.count_1[9]
    input  pin POWERLED.count_latmux_8/B[0]
    instance   POWERLED.count_latmux_8 (cell mux)
    output pin POWERLED.count_latmux_8/OUT[0]
    net        POWERLED.count[9]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[10]
58) instance POWERLED.count_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count[10] (in view: work.TOP(bdf_type))
    net        POWERLED.count[10]
    input  pin POWERLED.un1_count[15:0]/D0[10]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[10]
    net        POWERLED.un1_count[10]
    input  pin POWERLED.count_1[10]/I[1]
    instance   POWERLED.count_1[10] (cell and)
    output pin POWERLED.count_1[10]/OUT
    net        POWERLED.count_1[10]
    input  pin POWERLED.count_latmux_9/B[0]
    instance   POWERLED.count_latmux_9 (cell mux)
    output pin POWERLED.count_latmux_9/OUT[0]
    net        POWERLED.count[10]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[11]
59) instance POWERLED.count_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count[11] (in view: work.TOP(bdf_type))
    net        POWERLED.count[11]
    input  pin POWERLED.un1_count[15:0]/D0[11]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[11]
    net        POWERLED.un1_count[11]
    input  pin POWERLED.count_1[11]/I[1]
    instance   POWERLED.count_1[11] (cell and)
    output pin POWERLED.count_1[11]/OUT
    net        POWERLED.count_1[11]
    input  pin POWERLED.count_latmux_10/B[0]
    instance   POWERLED.count_latmux_10 (cell mux)
    output pin POWERLED.count_latmux_10/OUT[0]
    net        POWERLED.count[11]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[12]
60) instance POWERLED.count_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count[12] (in view: work.TOP(bdf_type))
    net        POWERLED.count[12]
    input  pin POWERLED.un1_count[15:0]/D0[12]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[12]
    net        POWERLED.un1_count[12]
    input  pin POWERLED.count_1[12]/I[1]
    instance   POWERLED.count_1[12] (cell and)
    output pin POWERLED.count_1[12]/OUT
    net        POWERLED.count_1[12]
    input  pin POWERLED.count_latmux_11/B[0]
    instance   POWERLED.count_latmux_11 (cell mux)
    output pin POWERLED.count_latmux_11/OUT[0]
    net        POWERLED.count[12]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[13]
61) instance POWERLED.count_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count[13] (in view: work.TOP(bdf_type))
    net        POWERLED.count[13]
    input  pin POWERLED.un1_count[15:0]/D0[13]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[13]
    net        POWERLED.un1_count[13]
    input  pin POWERLED.count_1[13]/I[1]
    instance   POWERLED.count_1[13] (cell and)
    output pin POWERLED.count_1[13]/OUT
    net        POWERLED.count_1[13]
    input  pin POWERLED.count_latmux_12/B[0]
    instance   POWERLED.count_latmux_12 (cell mux)
    output pin POWERLED.count_latmux_12/OUT[0]
    net        POWERLED.count[13]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[14]
62) instance POWERLED.count_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count[14] (in view: work.TOP(bdf_type))
    net        POWERLED.count[14]
    input  pin POWERLED.un1_count[15:0]/D0[14]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[14]
    net        POWERLED.un1_count[14]
    input  pin POWERLED.count_1[14]/I[1]
    instance   POWERLED.count_1[14] (cell and)
    output pin POWERLED.count_1[14]/OUT
    net        POWERLED.count_1[14]
    input  pin POWERLED.count_latmux_13/B[0]
    instance   POWERLED.count_latmux_13 (cell mux)
    output pin POWERLED.count_latmux_13/OUT[0]
    net        POWERLED.count[14]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Found combinational loop during mapping at net POWERLED.count[15]
63) instance POWERLED.count_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count[15] (in view: work.TOP(bdf_type))
    net        POWERLED.count[15]
    input  pin POWERLED.un1_count[15:0]/D0[15]
    instance   POWERLED.un1_count[15:0] (cell add)
    output pin POWERLED.un1_count[15:0]/OUT[15]
    net        POWERLED.un1_count[15]
    input  pin POWERLED.count_1[15]/I[1]
    instance   POWERLED.count_1[15] (cell and)
    output pin POWERLED.count_1[15]/OUT
    net        POWERLED.count_1[15]
    input  pin POWERLED.count_latmux_14/B[0]
    instance   POWERLED.count_latmux_14 (cell mux)
    output pin POWERLED.count_latmux_14/OUT[0]
    net        POWERLED.count[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.func_state[1]
64) instance POWERLED.func_state_latmux (in view: work.TOP(bdf_type)), output net POWERLED.func_state[1] (in view: work.TOP(bdf_type))
    net        POWERLED.func_state[1]
    input  pin POWERLED.func_state_i[1]/I[0]
    instance   POWERLED.func_state_i[1] (cell inv)
    output pin POWERLED.func_state_i[1]/OUT[0]
    net        POWERLED.func_state_i_2[1]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_176
    input  pin POWERLED.un1_func_state25_4_i_a2_2_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2_2_0/OUT
    net        N_290_2
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_290
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_139_1_N
    input  pin POWERLED.un1_func_state25_4_i_o3_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_o3_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_3/OUT
    net        N_139_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_6/SEL
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.op_eq\.un29_clk_100khz_1/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_1 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_1/OUT
    net        POWERLED.un2_count_clk_1_0
    input  pin POWERLED.un2_count_clk_1_9/I[0]
    instance   POWERLED.un2_count_clk_1_9 (cell and)
    output pin POWERLED.un2_count_clk_1_9/OUT
    net        POWERLED.un2_count_clk_1_9
    input  pin POWERLED.op_eq\.un29_clk_100khz_13/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_13 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_13/OUT
    net        POWERLED.un2_count_clk_13_1
    input  pin POWERLED.un2_count_clk_15_0/I[0]
    instance   POWERLED.un2_count_clk_15_0 (cell and)
    output pin POWERLED.un2_count_clk_15_0/OUT
    net        POWERLED.un2_count_clk_15_1
    input  pin POWERLED.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin POWERLED.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
    input  pin POWERLED.un1_clk_100khz_32_and_i_i/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i_i/OUT
    net        N_2_2
    input  pin POWERLED.dutycycle_eena_3/I[1]
    instance   POWERLED.dutycycle_eena_3 (cell or)
    output pin POWERLED.dutycycle_eena_3/OUT
    net        POWERLED.dutycycle_eena_3
    input  pin POWERLED.dutycycle_en_3/I[0]
    instance   POWERLED.dutycycle_en_3 (cell and)
    output pin POWERLED.dutycycle_en_3/OUT
    net        POWERLED.dutycycle_en_3
    input  pin POWERLED.dutycycle_fb_3/SEL
    instance   POWERLED.dutycycle_fb_3 (cell mux)
    output pin POWERLED.dutycycle_fb_3/OUT[0]
    net        POWERLED.dutycycle_fb_3
    input  pin POWERLED.dutycycle_latmux_3/B[0]
    instance   POWERLED.dutycycle_latmux_3 (cell mux)
    output pin POWERLED.dutycycle_latmux_3/OUT[0]
    net        POWERLED.dutycycle[8]
    input  pin POWERLED.dutycycle_i[8]/I[0]
    instance   POWERLED.dutycycle_i[8] (cell inv)
    output pin POWERLED.dutycycle_i[8]/OUT[0]
    net        POWERLED.dutycycle_i_2[8]
    input  pin POWERLED.un2_count_clk_17_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_3/OUT
    net        N_321
    input  pin POWERLED.un2_count_clk_17_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_1/OUT
    net        N_327
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_330
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_331
    input  pin POWERLED.func_state_1_m2s2_i_a3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_a3 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a3/OUT
    net        N_267
    input  pin POWERLED.func_state_1_m2s2_i/I[0]
    instance   POWERLED.func_state_1_m2s2_i (cell or)
    output pin POWERLED.func_state_1_m2s2_i/OUT
    net        N_76
    input  pin POWERLED.func_state_1_m2[1]/SEL
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":68:10:68:33|Found combinational loop during mapping at net POWERLED.un34_clk_100khz
65) instance POWERLED.un34_clk_100khz (in view: work.TOP(bdf_type)), output net POWERLED.un34_clk_100khz (in view: work.TOP(bdf_type))
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2/OUT
    net        N_336
    input  pin POWERLED.un1_func_state25_6_0_a2_2_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_a2_2_0/OUT
    net        N_293_2
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_76
66) instance POWERLED.func_state_1_m2s2_i (in view: work.TOP(bdf_type)), output net N_76 (in view: work.TOP(bdf_type))
    net        N_76
    input  pin POWERLED.func_state_1_m2[0]/SEL
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_2[0]
    input  pin POWERLED.un1_func_state25_6_0_a2_2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_a2_2_0/OUT
    net        N_293_2
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_176
    input  pin POWERLED.un1_func_state25_4_i_a2_2_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2_2_0/OUT
    net        N_290_2
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_290
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_139_1_N
    input  pin POWERLED.un1_func_state25_4_i_o3_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_o3_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_3/OUT
    net        N_139_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_6/SEL
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.op_eq\.un29_clk_100khz_1/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_1 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_1/OUT
    net        POWERLED.un2_count_clk_1_0
    input  pin POWERLED.un2_count_clk_1_9/I[0]
    instance   POWERLED.un2_count_clk_1_9 (cell and)
    output pin POWERLED.un2_count_clk_1_9/OUT
    net        POWERLED.un2_count_clk_1_9
    input  pin POWERLED.op_eq\.un29_clk_100khz_13/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_13 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_13/OUT
    net        POWERLED.un2_count_clk_13_1
    input  pin POWERLED.un2_count_clk_15_0/I[0]
    instance   POWERLED.un2_count_clk_15_0 (cell and)
    output pin POWERLED.un2_count_clk_15_0/OUT
    net        POWERLED.un2_count_clk_15_1
    input  pin POWERLED.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin POWERLED.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
    input  pin POWERLED.un1_clk_100khz_32_and_i_i/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i_i/OUT
    net        N_2_2
    input  pin POWERLED.dutycycle_eena_3/I[1]
    instance   POWERLED.dutycycle_eena_3 (cell or)
    output pin POWERLED.dutycycle_eena_3/OUT
    net        POWERLED.dutycycle_eena_3
    input  pin POWERLED.dutycycle_en_3/I[0]
    instance   POWERLED.dutycycle_en_3 (cell and)
    output pin POWERLED.dutycycle_en_3/OUT
    net        POWERLED.dutycycle_en_3
    input  pin POWERLED.dutycycle_fb_3/SEL
    instance   POWERLED.dutycycle_fb_3 (cell mux)
    output pin POWERLED.dutycycle_fb_3/OUT[0]
    net        POWERLED.dutycycle_fb_3
    input  pin POWERLED.dutycycle_latmux_3/B[0]
    instance   POWERLED.dutycycle_latmux_3 (cell mux)
    output pin POWERLED.dutycycle_latmux_3/OUT[0]
    net        POWERLED.dutycycle[8]
    input  pin POWERLED.dutycycle_i[8]/I[0]
    instance   POWERLED.dutycycle_i[8] (cell inv)
    output pin POWERLED.dutycycle_i[8]/OUT[0]
    net        POWERLED.dutycycle_i_2[8]
    input  pin POWERLED.un2_count_clk_17_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_3/OUT
    net        N_321
    input  pin POWERLED.un2_count_clk_17_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_1/OUT
    net        N_327
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_330
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_331
    input  pin POWERLED.func_state_1_m2s2_i_a3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_a3 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a3/OUT
    net        N_267
    input  pin POWERLED.func_state_1_m2s2_i/I[0]
    instance   POWERLED.func_state_1_m2s2_i (cell or)
    output pin POWERLED.func_state_1_m2s2_i/OUT
    net        N_76
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.func_state[0]
67) instance POWERLED.func_state_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.func_state[0] (in view: work.TOP(bdf_type))
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_1_m0_0_m2[0]/B[0]
    instance   POWERLED.func_state_1_m0_0_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m0_0_m2[0]/OUT[0]
    net        N_216
    input  pin POWERLED.func_state_1_m0_0_a2[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_a2[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a2[0]/OUT
    net        N_297
    input  pin POWERLED.func_state_1_m0_0_o3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_o3[0] (cell or)
    output pin POWERLED.func_state_1_m0_0_o3[0]/OUT
    net        N_141
    input  pin POWERLED.func_state_1_m0_0[0]/I[0]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":84:3:84:4|Found combinational loop during mapping at net N_331
68) instance POWERLED.dutycycle_0_sqmuxa_i_i_a2 (in view: work.TOP(bdf_type)), output net N_331 (in view: work.TOP(bdf_type))
    net        N_331
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_3/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_356
    input  pin POWERLED.func_state_1_ss0_i_0_a2/I[1]
    instance   POWERLED.func_state_1_ss0_i_0_a2 (cell and)
    output pin POWERLED.func_state_1_ss0_i_0_a2/OUT
    net        N_375
    input  pin POWERLED.func_state_1_m0_0_a3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_a3[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a3[0]/OUT
    net        N_269
    input  pin POWERLED.func_state_1_m0_0[0]/I[1]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_2[0]
    input  pin POWERLED.un1_func_state25_6_0_a2_2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_a2_2_0/OUT
    net        N_293_2
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_176
    input  pin POWERLED.un1_func_state25_4_i_a2_2_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2_2_0/OUT
    net        N_290_2
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_290
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_139_1_N
    input  pin POWERLED.un1_func_state25_4_i_o3_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_o3_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_3/OUT
    net        N_139_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_6/SEL
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.op_eq\.un29_clk_100khz_1/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_1 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_1/OUT
    net        POWERLED.un2_count_clk_1_0
    input  pin POWERLED.un2_count_clk_1_9/I[0]
    instance   POWERLED.un2_count_clk_1_9 (cell and)
    output pin POWERLED.un2_count_clk_1_9/OUT
    net        POWERLED.un2_count_clk_1_9
    input  pin POWERLED.op_eq\.un29_clk_100khz_13/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_13 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_13/OUT
    net        POWERLED.un2_count_clk_13_1
    input  pin POWERLED.un2_count_clk_15_0/I[0]
    instance   POWERLED.un2_count_clk_15_0 (cell and)
    output pin POWERLED.un2_count_clk_15_0/OUT
    net        POWERLED.un2_count_clk_15_1
    input  pin POWERLED.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin POWERLED.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
    input  pin POWERLED.un1_clk_100khz_32_and_i_i/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i_i/OUT
    net        N_2_2
    input  pin POWERLED.dutycycle_eena_3/I[1]
    instance   POWERLED.dutycycle_eena_3 (cell or)
    output pin POWERLED.dutycycle_eena_3/OUT
    net        POWERLED.dutycycle_eena_3
    input  pin POWERLED.dutycycle_en_3/I[0]
    instance   POWERLED.dutycycle_en_3 (cell and)
    output pin POWERLED.dutycycle_en_3/OUT
    net        POWERLED.dutycycle_en_3
    input  pin POWERLED.dutycycle_fb_3/SEL
    instance   POWERLED.dutycycle_fb_3 (cell mux)
    output pin POWERLED.dutycycle_fb_3/OUT[0]
    net        POWERLED.dutycycle_fb_3
    input  pin POWERLED.dutycycle_latmux_3/B[0]
    instance   POWERLED.dutycycle_latmux_3 (cell mux)
    output pin POWERLED.dutycycle_latmux_3/OUT[0]
    net        POWERLED.dutycycle[8]
    input  pin POWERLED.dutycycle_i[8]/I[0]
    instance   POWERLED.dutycycle_i[8] (cell inv)
    output pin POWERLED.dutycycle_i[8]/OUT[0]
    net        POWERLED.dutycycle_i_2[8]
    input  pin POWERLED.un2_count_clk_17_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_3/OUT
    net        N_321
    input  pin POWERLED.un2_count_clk_17_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_1/OUT
    net        N_327
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_330
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_331
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[0]
69) instance POWERLED.dutycycle_latmux (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[0] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[0]
    input  pin POWERLED.un1_dutycycle_96_0_a2_0/I[0]
    instance   POWERLED.un1_dutycycle_96_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a2_0/OUT
    net        N_334
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_337
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_339
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_341
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_356
    input  pin POWERLED.func_state_1_ss0_i_0_a2/I[1]
    instance   POWERLED.func_state_1_ss0_i_0_a2 (cell and)
    output pin POWERLED.func_state_1_ss0_i_0_a2/OUT
    net        N_375
    input  pin POWERLED.func_state_1_m0_0_a3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_a3[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a3[0]/OUT
    net        N_269
    input  pin POWERLED.func_state_1_m0_0[0]/I[1]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_2[0]
    input  pin POWERLED.un1_func_state25_6_0_a2_2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_a2_2_0/OUT
    net        N_293_2
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_176
    input  pin POWERLED.un1_func_state25_4_i_a2_2_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2_2_0/OUT
    net        N_290_2
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_290
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_139_1_N
    input  pin POWERLED.un1_func_state25_4_i_o3_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_o3_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_3/OUT
    net        N_139_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_6/SEL
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.op_eq\.un29_clk_100khz_1/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_1 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_1/OUT
    net        POWERLED.un2_count_clk_1_0
    input  pin POWERLED.un2_count_clk_1_9/I[0]
    instance   POWERLED.un2_count_clk_1_9 (cell and)
    output pin POWERLED.un2_count_clk_1_9/OUT
    net        POWERLED.un2_count_clk_1_9
    input  pin POWERLED.op_eq\.un29_clk_100khz_13/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_13 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_13/OUT
    net        POWERLED.un2_count_clk_13_1
    input  pin POWERLED.un2_count_clk_15_0/I[0]
    instance   POWERLED.un2_count_clk_15_0 (cell and)
    output pin POWERLED.un2_count_clk_15_0/OUT
    net        POWERLED.un2_count_clk_15_1
    input  pin POWERLED.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin POWERLED.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
    input  pin POWERLED.un1_clk_100khz_32_and_i_i/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i_i/OUT
    net        N_2_2
    input  pin POWERLED.dutycycle_eena_3/I[1]
    instance   POWERLED.dutycycle_eena_3 (cell or)
    output pin POWERLED.dutycycle_eena_3/OUT
    net        POWERLED.dutycycle_eena_3
    input  pin POWERLED.dutycycle_en_3/I[0]
    instance   POWERLED.dutycycle_en_3 (cell and)
    output pin POWERLED.dutycycle_en_3/OUT
    net        POWERLED.dutycycle_en_3
    input  pin POWERLED.dutycycle_fb_3/SEL
    instance   POWERLED.dutycycle_fb_3 (cell mux)
    output pin POWERLED.dutycycle_fb_3/OUT[0]
    net        POWERLED.dutycycle_fb_3
    input  pin POWERLED.dutycycle_latmux_3/B[0]
    instance   POWERLED.dutycycle_latmux_3 (cell mux)
    output pin POWERLED.dutycycle_latmux_3/OUT[0]
    net        POWERLED.dutycycle[8]
    input  pin POWERLED.dutycycle_i[8]/I[0]
    instance   POWERLED.dutycycle_i[8] (cell inv)
    output pin POWERLED.dutycycle_i[8]/OUT[0]
    net        POWERLED.dutycycle_i_2[8]
    input  pin POWERLED.un2_count_clk_17_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_3/OUT
    net        N_321
    input  pin POWERLED.un2_count_clk_17_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_1/OUT
    net        N_327
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_330
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_331
    input  pin POWERLED.func_state_1_m2s2_i_a3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_a3 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a3/OUT
    net        N_267
    input  pin POWERLED.func_state_1_m2s2_i/I[0]
    instance   POWERLED.func_state_1_m2s2_i (cell or)
    output pin POWERLED.func_state_1_m2s2_i/OUT
    net        N_76
    input  pin POWERLED.func_state_1_m2[1]/SEL
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_o3/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3/OUT
    net        N_162
    input  pin POWERLED.N_162_i/I[0]
    instance   POWERLED.N_162_i (cell inv)
    output pin POWERLED.N_162_i/OUT[0]
    net        N_162_i_1
    input  pin POWERLED.un1_clk_100khz_inv_i/I[0]
    instance   POWERLED.un1_clk_100khz_inv_i (cell or)
    output pin POWERLED.un1_clk_100khz_inv_i/OUT
    net        N_20
    input  pin POWERLED.N_20_i/I[0]
    instance   POWERLED.N_20_i (cell inv)
    output pin POWERLED.N_20_i/OUT[0]
    net        N_20_i_1
    input  pin POWERLED.un1_count_off_1_sqmuxa_8/D0[0]
    instance   POWERLED.un1_count_off_1_sqmuxa_8 (cell primux)
    output pin POWERLED.un1_count_off_1_sqmuxa_8/OUT[0]
    net        POWERLED.un1_count_off_1_sqmuxa_8
    input  pin POWERLED.un1_count_off_1_sqmuxa_8_i/I[0]
    instance   POWERLED.un1_count_off_1_sqmuxa_8_i (cell inv)
    output pin POWERLED.un1_count_off_1_sqmuxa_8_i/OUT[0]
    net        POWERLED.un1_count_off_1_sqmuxa_8_i_1
    input  pin POWERLED.un1_clk_100khz_26_and_i_a2/I[0]
    instance   POWERLED.un1_clk_100khz_26_and_i_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_26_and_i_a2/OUT
    net        N_328
    input  pin POWERLED.un1_clk_100khz_26_and_i_o3/I[1]
    instance   POWERLED.un1_clk_100khz_26_and_i_o3 (cell or)
    output pin POWERLED.un1_clk_100khz_26_and_i_o3/OUT
    net        N_171
    input  pin POWERLED.un1_clk_100khz_25_and_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_25_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_25_and_i_0/OUT
    net        N_115_f0
    input  pin POWERLED.N_115_f0_i/I[0]
    instance   POWERLED.N_115_f0_i (cell inv)
    output pin POWERLED.N_115_f0_i/OUT[0]
    net        N_115_f0_i
    input  pin POWERLED.dutycycle_eena/I[1]
    instance   POWERLED.dutycycle_eena (cell or)
    output pin POWERLED.dutycycle_eena/OUT
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_en/I[0]
    instance   POWERLED.dutycycle_en (cell and)
    output pin POWERLED.dutycycle_en/OUT
    net        POWERLED.dutycycle_en
    input  pin POWERLED.dutycycle_fb/SEL
    instance   POWERLED.dutycycle_fb (cell mux)
    output pin POWERLED.dutycycle_fb/OUT[0]
    net        POWERLED.dutycycle_fb
    input  pin POWERLED.dutycycle_latmux/B[0]
    instance   POWERLED.dutycycle_latmux (cell mux)
    output pin POWERLED.dutycycle_latmux/OUT[0]
    net        POWERLED.dutycycle[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Found combinational loop during mapping at net N_171
70) instance POWERLED.un1_clk_100khz_26_and_i_o3 (in view: work.TOP(bdf_type)), output net N_171 (in view: work.TOP(bdf_type))
    net        N_171
    input  pin POWERLED.un1_clk_100khz_24_and_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_24_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_24_and_i_0/OUT
    net        N_117_f0
    input  pin POWERLED.N_117_f0_i/I[0]
    instance   POWERLED.N_117_f0_i (cell inv)
    output pin POWERLED.N_117_f0_i/OUT[0]
    net        N_117_f0_i
    input  pin POWERLED.dutycycle_eena_0/I[1]
    instance   POWERLED.dutycycle_eena_0 (cell or)
    output pin POWERLED.dutycycle_eena_0/OUT
    net        POWERLED.dutycycle_eena_0
    input  pin POWERLED.dutycycle_en_0/I[0]
    instance   POWERLED.dutycycle_en_0 (cell and)
    output pin POWERLED.dutycycle_en_0/OUT
    net        POWERLED.dutycycle_en_0
    input  pin POWERLED.dutycycle_fb_0/SEL
    instance   POWERLED.dutycycle_fb_0 (cell mux)
    output pin POWERLED.dutycycle_fb_0/OUT[0]
    net        POWERLED.dutycycle_fb_0
    input  pin POWERLED.dutycycle_latmux_0/B[0]
    instance   POWERLED.dutycycle_latmux_0 (cell mux)
    output pin POWERLED.dutycycle_latmux_0/OUT[0]
    net        POWERLED.dutycycle[1]
    input  pin POWERLED.un1_dutycycle_96_0_a2_0/I[1]
    instance   POWERLED.un1_dutycycle_96_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a2_0/OUT
    net        N_334
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_337
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_339
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_341
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_356
    input  pin POWERLED.func_state_1_ss0_i_0_a2/I[1]
    instance   POWERLED.func_state_1_ss0_i_0_a2 (cell and)
    output pin POWERLED.func_state_1_ss0_i_0_a2/OUT
    net        N_375
    input  pin POWERLED.func_state_1_m0_0_a3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_a3[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a3[0]/OUT
    net        N_269
    input  pin POWERLED.func_state_1_m0_0[0]/I[1]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_2[0]
    input  pin POWERLED.un1_func_state25_6_0_a2_2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_a2_2_0/OUT
    net        N_293_2
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_176
    input  pin POWERLED.un1_func_state25_4_i_a2_2_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2_2_0/OUT
    net        N_290_2
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_290
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_139_1_N
    input  pin POWERLED.un1_func_state25_4_i_o3_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_o3_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_3/OUT
    net        N_139_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_6/SEL
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.op_eq\.un29_clk_100khz_1/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_1 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_1/OUT
    net        POWERLED.un2_count_clk_1_0
    input  pin POWERLED.un2_count_clk_1_9/I[0]
    instance   POWERLED.un2_count_clk_1_9 (cell and)
    output pin POWERLED.un2_count_clk_1_9/OUT
    net        POWERLED.un2_count_clk_1_9
    input  pin POWERLED.op_eq\.un29_clk_100khz_13/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_13 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_13/OUT
    net        POWERLED.un2_count_clk_13_1
    input  pin POWERLED.un2_count_clk_15_0/I[0]
    instance   POWERLED.un2_count_clk_15_0 (cell and)
    output pin POWERLED.un2_count_clk_15_0/OUT
    net        POWERLED.un2_count_clk_15_1
    input  pin POWERLED.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin POWERLED.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
    input  pin POWERLED.un1_clk_100khz_32_and_i_i/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i_i/OUT
    net        N_2_2
    input  pin POWERLED.dutycycle_eena_3/I[1]
    instance   POWERLED.dutycycle_eena_3 (cell or)
    output pin POWERLED.dutycycle_eena_3/OUT
    net        POWERLED.dutycycle_eena_3
    input  pin POWERLED.dutycycle_en_3/I[0]
    instance   POWERLED.dutycycle_en_3 (cell and)
    output pin POWERLED.dutycycle_en_3/OUT
    net        POWERLED.dutycycle_en_3
    input  pin POWERLED.dutycycle_fb_3/SEL
    instance   POWERLED.dutycycle_fb_3 (cell mux)
    output pin POWERLED.dutycycle_fb_3/OUT[0]
    net        POWERLED.dutycycle_fb_3
    input  pin POWERLED.dutycycle_latmux_3/B[0]
    instance   POWERLED.dutycycle_latmux_3 (cell mux)
    output pin POWERLED.dutycycle_latmux_3/OUT[0]
    net        POWERLED.dutycycle[8]
    input  pin POWERLED.dutycycle_i[8]/I[0]
    instance   POWERLED.dutycycle_i[8] (cell inv)
    output pin POWERLED.dutycycle_i[8]/OUT[0]
    net        POWERLED.dutycycle_i_2[8]
    input  pin POWERLED.un2_count_clk_17_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_3/OUT
    net        N_321
    input  pin POWERLED.un2_count_clk_17_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_1/OUT
    net        N_327
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_330
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_331
    input  pin POWERLED.func_state_1_m2s2_i_a3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_a3 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a3/OUT
    net        N_267
    input  pin POWERLED.func_state_1_m2s2_i/I[0]
    instance   POWERLED.func_state_1_m2s2_i (cell or)
    output pin POWERLED.func_state_1_m2s2_i/OUT
    net        N_76
    input  pin POWERLED.func_state_1_m2[1]/SEL
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_o3/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3/OUT
    net        N_162
    input  pin POWERLED.N_162_i/I[0]
    instance   POWERLED.N_162_i (cell inv)
    output pin POWERLED.N_162_i/OUT[0]
    net        N_162_i_1
    input  pin POWERLED.un1_clk_100khz_inv_i/I[0]
    instance   POWERLED.un1_clk_100khz_inv_i (cell or)
    output pin POWERLED.un1_clk_100khz_inv_i/OUT
    net        N_20
    input  pin POWERLED.N_20_i/I[0]
    instance   POWERLED.N_20_i (cell inv)
    output pin POWERLED.N_20_i/OUT[0]
    net        N_20_i_1
    input  pin POWERLED.un1_count_off_1_sqmuxa_8/D0[0]
    instance   POWERLED.un1_count_off_1_sqmuxa_8 (cell primux)
    output pin POWERLED.un1_count_off_1_sqmuxa_8/OUT[0]
    net        POWERLED.un1_count_off_1_sqmuxa_8
    input  pin POWERLED.un1_count_off_1_sqmuxa_8_i/I[0]
    instance   POWERLED.un1_count_off_1_sqmuxa_8_i (cell inv)
    output pin POWERLED.un1_count_off_1_sqmuxa_8_i/OUT[0]
    net        POWERLED.un1_count_off_1_sqmuxa_8_i_1
    input  pin POWERLED.un1_clk_100khz_26_and_i_a2/I[0]
    instance   POWERLED.un1_clk_100khz_26_and_i_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_26_and_i_a2/OUT
    net        N_328
    input  pin POWERLED.un1_clk_100khz_26_and_i_o3/I[1]
    instance   POWERLED.un1_clk_100khz_26_and_i_o3 (cell or)
    output pin POWERLED.un1_clk_100khz_26_and_i_o3/OUT
    net        N_171
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_i_2[0]
71) instance POWERLED.func_state_i[0] (in view: work.TOP(bdf_type)), output net POWERLED.func_state_i_2[0] (in view: work.TOP(bdf_type))
    net        POWERLED.func_state_i_2[0]
    input  pin POWERLED.un1_clk_100khz_25_and_i_a2/I[1]
    instance   POWERLED.un1_clk_100khz_25_and_i_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_25_and_i_a2/OUT
    net        N_335
    input  pin POWERLED.un1_clk_100khz_25_and_i_o3_0/I[1]
    instance   POWERLED.un1_clk_100khz_25_and_i_o3_0 (cell or)
    output pin POWERLED.un1_clk_100khz_25_and_i_o3_0/OUT
    net        N_179_N
    input  pin POWERLED.un1_clk_100khz_24_and_i_0/I[1]
    instance   POWERLED.un1_clk_100khz_24_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_24_and_i_0/OUT
    net        N_117_f0
    input  pin POWERLED.N_117_f0_i/I[0]
    instance   POWERLED.N_117_f0_i (cell inv)
    output pin POWERLED.N_117_f0_i/OUT[0]
    net        N_117_f0_i
    input  pin POWERLED.dutycycle_eena_0/I[1]
    instance   POWERLED.dutycycle_eena_0 (cell or)
    output pin POWERLED.dutycycle_eena_0/OUT
    net        POWERLED.dutycycle_eena_0
    input  pin POWERLED.dutycycle_en_0/I[0]
    instance   POWERLED.dutycycle_en_0 (cell and)
    output pin POWERLED.dutycycle_en_0/OUT
    net        POWERLED.dutycycle_en_0
    input  pin POWERLED.dutycycle_fb_0/SEL
    instance   POWERLED.dutycycle_fb_0 (cell mux)
    output pin POWERLED.dutycycle_fb_0/OUT[0]
    net        POWERLED.dutycycle_fb_0
    input  pin POWERLED.dutycycle_latmux_0/B[0]
    instance   POWERLED.dutycycle_latmux_0 (cell mux)
    output pin POWERLED.dutycycle_latmux_0/OUT[0]
    net        POWERLED.dutycycle[1]
    input  pin POWERLED.un1_dutycycle_96_0_a2_0/I[1]
    instance   POWERLED.un1_dutycycle_96_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a2_0/OUT
    net        N_334
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_337
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_339
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_341
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_356
    input  pin POWERLED.func_state_1_ss0_i_0_a2/I[1]
    instance   POWERLED.func_state_1_ss0_i_0_a2 (cell and)
    output pin POWERLED.func_state_1_ss0_i_0_a2/OUT
    net        N_375
    input  pin POWERLED.func_state_1_m0_0_a3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_a3[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a3[0]/OUT
    net        N_269
    input  pin POWERLED.func_state_1_m0_0[0]/I[1]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_2[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[1]
72) instance POWERLED.dutycycle_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[1] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[1]
    input  pin POWERLED.dutycycle_i[1]/I[0]
    instance   POWERLED.dutycycle_i[1] (cell inv)
    output pin POWERLED.dutycycle_i[1]/OUT[0]
    net        POWERLED.dutycycle_i_2[1]
    input  pin POWERLED.un1_clk_100khz_24_and_i_a3/I[0]
    instance   POWERLED.un1_clk_100khz_24_and_i_a3 (cell and)
    output pin POWERLED.un1_clk_100khz_24_and_i_a3/OUT
    net        N_279
    input  pin POWERLED.un1_clk_100khz_24_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_24_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_24_and_i_0/OUT
    net        N_117_f0
    input  pin POWERLED.N_117_f0_i/I[0]
    instance   POWERLED.N_117_f0_i (cell inv)
    output pin POWERLED.N_117_f0_i/OUT[0]
    net        N_117_f0_i
    input  pin POWERLED.dutycycle_eena_0/I[1]
    instance   POWERLED.dutycycle_eena_0 (cell or)
    output pin POWERLED.dutycycle_eena_0/OUT
    net        POWERLED.dutycycle_eena_0
    input  pin POWERLED.dutycycle_en_0/I[0]
    instance   POWERLED.dutycycle_en_0 (cell and)
    output pin POWERLED.dutycycle_en_0/OUT
    net        POWERLED.dutycycle_en_0
    input  pin POWERLED.dutycycle_fb_0/SEL
    instance   POWERLED.dutycycle_fb_0 (cell mux)
    output pin POWERLED.dutycycle_fb_0/OUT[0]
    net        POWERLED.dutycycle_fb_0
    input  pin POWERLED.dutycycle_latmux_0/B[0]
    instance   POWERLED.dutycycle_latmux_0 (cell mux)
    output pin POWERLED.dutycycle_latmux_0/OUT[0]
    net        POWERLED.dutycycle[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":37:5:37:26|Found combinational loop during mapping at net N_162_i_1
73) instance POWERLED.N_162_i (in view: work.TOP(bdf_type)), output net N_162_i_1 (in view: work.TOP(bdf_type))
    net        N_162_i_1
    input  pin POWERLED.un1_dutycycle_94[15:0]/D1[1]
    instance   POWERLED.un1_dutycycle_94[15:0] (cell add)
    output pin POWERLED.un1_dutycycle_94[15:0]/OUT[1]
    net        POWERLED.un1_dutycycle_94[1]
    input  pin POWERLED.un1_dutycycle_94_i[1]/I[0]
    instance   POWERLED.un1_dutycycle_94_i[1] (cell inv)
    output pin POWERLED.un1_dutycycle_94_i[1]/OUT[0]
    net        POWERLED.un1_dutycycle_94_i_1[1]
    input  pin POWERLED.dutycycle_1_0_iv_0_m3[1]/A[0]
    instance   POWERLED.dutycycle_1_0_iv_0_m3[1] (cell mux)
    output pin POWERLED.dutycycle_1_0_iv_0_m3[1]/OUT[0]
    net        N_210
    input  pin POWERLED.dutycycle_1_0_iv_0[1]/I[1]
    instance   POWERLED.dutycycle_1_0_iv_0[1] (cell or)
    output pin POWERLED.dutycycle_1_0_iv_0[1]/OUT
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_1_0_i[1]/I[0]
    instance   POWERLED.dutycycle_1_0_i[1] (cell inv)
    output pin POWERLED.dutycycle_1_0_i[1]/OUT[0]
    net        POWERLED.dutycycle_1_0_i_3[1]
    input  pin POWERLED.dutycycle_rst_0/I[0]
    instance   POWERLED.dutycycle_rst_0 (cell and)
    output pin POWERLED.dutycycle_rst_0/OUT
    net        POWERLED.dutycycle_rst_0
    input  pin POWERLED.dutycycle_fb_0/B[0]
    instance   POWERLED.dutycycle_fb_0 (cell mux)
    output pin POWERLED.dutycycle_fb_0/OUT[0]
    net        POWERLED.dutycycle_fb_0
    input  pin POWERLED.dutycycle_latmux_0/B[0]
    instance   POWERLED.dutycycle_latmux_0 (cell mux)
    output pin POWERLED.dutycycle_latmux_0/OUT[0]
    net        POWERLED.dutycycle[1]
    input  pin POWERLED.un1_dutycycle_96_0_a2_0/I[1]
    instance   POWERLED.un1_dutycycle_96_0_a2_0 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a2_0/OUT
    net        N_334
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_337
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_339
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_341
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_356
    input  pin POWERLED.func_state_1_ss0_i_0_a2/I[1]
    instance   POWERLED.func_state_1_ss0_i_0_a2 (cell and)
    output pin POWERLED.func_state_1_ss0_i_0_a2/OUT
    net        N_375
    input  pin POWERLED.func_state_1_m0_0_a3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_a3[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a3[0]/OUT
    net        N_269
    input  pin POWERLED.func_state_1_m0_0[0]/I[1]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_2[0]
    input  pin POWERLED.un1_func_state25_6_0_a2_2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_a2_2_0/OUT
    net        N_293_2
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_176
    input  pin POWERLED.un1_func_state25_4_i_a2_2_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2_2_0/OUT
    net        N_290_2
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_290
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_139_1_N
    input  pin POWERLED.un1_func_state25_4_i_o3_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_o3_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_3/OUT
    net        N_139_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_6/SEL
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.op_eq\.un29_clk_100khz_1/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_1 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_1/OUT
    net        POWERLED.un2_count_clk_1_0
    input  pin POWERLED.un2_count_clk_1_9/I[0]
    instance   POWERLED.un2_count_clk_1_9 (cell and)
    output pin POWERLED.un2_count_clk_1_9/OUT
    net        POWERLED.un2_count_clk_1_9
    input  pin POWERLED.op_eq\.un29_clk_100khz_13/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_13 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_13/OUT
    net        POWERLED.un2_count_clk_13_1
    input  pin POWERLED.un2_count_clk_15_0/I[0]
    instance   POWERLED.un2_count_clk_15_0 (cell and)
    output pin POWERLED.un2_count_clk_15_0/OUT
    net        POWERLED.un2_count_clk_15_1
    input  pin POWERLED.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin POWERLED.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
    input  pin POWERLED.un1_clk_100khz_32_and_i_i/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i_i/OUT
    net        N_2_2
    input  pin POWERLED.dutycycle_eena_3/I[1]
    instance   POWERLED.dutycycle_eena_3 (cell or)
    output pin POWERLED.dutycycle_eena_3/OUT
    net        POWERLED.dutycycle_eena_3
    input  pin POWERLED.dutycycle_en_3/I[0]
    instance   POWERLED.dutycycle_en_3 (cell and)
    output pin POWERLED.dutycycle_en_3/OUT
    net        POWERLED.dutycycle_en_3
    input  pin POWERLED.dutycycle_fb_3/SEL
    instance   POWERLED.dutycycle_fb_3 (cell mux)
    output pin POWERLED.dutycycle_fb_3/OUT[0]
    net        POWERLED.dutycycle_fb_3
    input  pin POWERLED.dutycycle_latmux_3/B[0]
    instance   POWERLED.dutycycle_latmux_3 (cell mux)
    output pin POWERLED.dutycycle_latmux_3/OUT[0]
    net        POWERLED.dutycycle[8]
    input  pin POWERLED.dutycycle_i[8]/I[0]
    instance   POWERLED.dutycycle_i[8] (cell inv)
    output pin POWERLED.dutycycle_i[8]/OUT[0]
    net        POWERLED.dutycycle_i_2[8]
    input  pin POWERLED.un2_count_clk_17_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_3/OUT
    net        N_321
    input  pin POWERLED.un2_count_clk_17_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_1/OUT
    net        N_327
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_330
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_331
    input  pin POWERLED.func_state_1_m2s2_i_a3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_a3 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a3/OUT
    net        N_267
    input  pin POWERLED.func_state_1_m2s2_i/I[0]
    instance   POWERLED.func_state_1_m2s2_i (cell or)
    output pin POWERLED.func_state_1_m2s2_i/OUT
    net        N_76
    input  pin POWERLED.func_state_1_m2[1]/SEL
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_o3/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3/OUT
    net        N_162
    input  pin POWERLED.N_162_i/I[0]
    instance   POWERLED.N_162_i (cell inv)
    output pin POWERLED.N_162_i/OUT[0]
    net        N_162_i_1
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[6]
74) instance POWERLED.dutycycle_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[6] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_2_0/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_2_0 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_2_0/OUT
    net        N_306_2
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_7/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_7 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_7/OUT
    net        N_306_N
    input  pin POWERLED.un1_clk_100khz_51_and_i_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_o2_0/OUT
    net        N_145_1_N
    input  pin POWERLED.un1_clk_100khz_51_and_i_o2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_o2_4 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_o2_4/OUT
    net        N_145_N
    input  pin POWERLED.N_145_N_i/I[0]
    instance   POWERLED.N_145_N_i (cell inv)
    output pin POWERLED.N_145_N_i/OUT[0]
    net        N_145_N_i
    input  pin POWERLED.un1_clk_100khz_51_and_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":37:5:37:26|Found combinational loop during mapping at net POWERLED.un2_count_clk_15_1
75) instance POWERLED.un2_count_clk_15_0 (in view: work.TOP(bdf_type)), output net POWERLED.un2_count_clk_15_1 (in view: work.TOP(bdf_type))
    net        POWERLED.un2_count_clk_15_1
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_8/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_8 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_8/OUT
    net        N_308_N
    input  pin POWERLED.un1_clk_100khz_51_and_i_o2_3/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_o2_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_o2_3/OUT
    net        N_145_2_N
    input  pin POWERLED.un1_clk_100khz_51_and_i_o2_4/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_o2_4 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_o2_4/OUT
    net        N_145_N
    input  pin POWERLED.N_145_N_i/I[0]
    instance   POWERLED.N_145_N_i (cell inv)
    output pin POWERLED.N_145_N_i/OUT[0]
    net        N_145_N_i
    input  pin POWERLED.un1_clk_100khz_51_and_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_2[6]
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[1]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_337
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_339
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_341
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_356
    input  pin POWERLED.func_state_1_ss0_i_0_a2/I[1]
    instance   POWERLED.func_state_1_ss0_i_0_a2 (cell and)
    output pin POWERLED.func_state_1_ss0_i_0_a2/OUT
    net        N_375
    input  pin POWERLED.func_state_1_m0_0_a3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_a3[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a3[0]/OUT
    net        N_269
    input  pin POWERLED.func_state_1_m0_0[0]/I[1]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_2[0]
    input  pin POWERLED.un1_func_state25_6_0_a2_2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_a2_2_0/OUT
    net        N_293_2
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_176
    input  pin POWERLED.un1_func_state25_4_i_a2_2_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2_2_0/OUT
    net        N_290_2
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_290
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_139_1_N
    input  pin POWERLED.un1_func_state25_4_i_o3_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_o3_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_3/OUT
    net        N_139_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_6/SEL
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.op_eq\.un29_clk_100khz_1/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_1 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_1/OUT
    net        POWERLED.un2_count_clk_1_0
    input  pin POWERLED.un2_count_clk_1_9/I[0]
    instance   POWERLED.un2_count_clk_1_9 (cell and)
    output pin POWERLED.un2_count_clk_1_9/OUT
    net        POWERLED.un2_count_clk_1_9
    input  pin POWERLED.op_eq\.un29_clk_100khz_13/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_13 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_13/OUT
    net        POWERLED.un2_count_clk_13_1
    input  pin POWERLED.un2_count_clk_15_0/I[0]
    instance   POWERLED.un2_count_clk_15_0 (cell and)
    output pin POWERLED.un2_count_clk_15_0/OUT
    net        POWERLED.un2_count_clk_15_1
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle_i_2[6]
76) instance POWERLED.dutycycle_i[6] (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle_i_2[6] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle_i_2[6]
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_6/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_6 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_6/OUT
    net        N_309_N
    input  pin POWERLED.un1_clk_100khz_51_and_i_o2_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_o2_3 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_o2_3/OUT
    net        N_145_2_N
    input  pin POWERLED.un1_clk_100khz_51_and_i_o2_4/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_o2_4 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_o2_4/OUT
    net        N_145_N
    input  pin POWERLED.N_145_N_i/I[0]
    instance   POWERLED.N_145_N_i (cell inv)
    output pin POWERLED.N_145_N_i/OUT[0]
    net        N_145_N_i
    input  pin POWERLED.un1_clk_100khz_51_and_i_0/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_2[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Found combinational loop during mapping at net N_356
77) instance POWERLED.un1_clk_100khz_51_and_i_a2_3 (in view: work.TOP(bdf_type)), output net N_356 (in view: work.TOP(bdf_type))
    net        N_356
    input  pin POWERLED.un1_clk_100khz_51_and_i_a3/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_a3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a3/OUT
    net        N_271
    input  pin POWERLED.un1_clk_100khz_51_and_i_0/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_2[6]
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[1]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_337
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_339
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_341
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_356
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_20_i_1
78) instance POWERLED.N_20_i (in view: work.TOP(bdf_type)), output net N_20_i_1 (in view: work.TOP(bdf_type))
    net        N_20_i_1
    input  pin POWERLED.un1_dutycycle_172/D0[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_m2/A[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_240
    input  pin POWERLED.N_240_i/I[0]
    instance   POWERLED.N_240_i (cell inv)
    output pin POWERLED.N_240_i/OUT[0]
    net        N_240_i_1
    input  pin POWERLED.un1_clk_100khz_52_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_52_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i_0/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_a2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_a2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a2/OUT
    net        N_365
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_366
    input  pin POWERLED.un1_clk_100khz_51_and_i_a3_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_a3_0 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a3_0/OUT
    net        N_272
    input  pin POWERLED.un1_clk_100khz_51_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_2[6]
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[1]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_337
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_339
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_341
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_356
    input  pin POWERLED.func_state_1_ss0_i_0_a2/I[1]
    instance   POWERLED.func_state_1_ss0_i_0_a2 (cell and)
    output pin POWERLED.func_state_1_ss0_i_0_a2/OUT
    net        N_375
    input  pin POWERLED.func_state_1_m0_0_a3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_a3[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a3[0]/OUT
    net        N_269
    input  pin POWERLED.func_state_1_m0_0[0]/I[1]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_2[0]
    input  pin POWERLED.un1_func_state25_6_0_a2_2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_a2_2_0/OUT
    net        N_293_2
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_176
    input  pin POWERLED.un1_func_state25_4_i_a2_2_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2_2_0/OUT
    net        N_290_2
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_290
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_139_1_N
    input  pin POWERLED.un1_func_state25_4_i_o3_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_o3_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_3/OUT
    net        N_139_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_6/SEL
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.op_eq\.un29_clk_100khz_1/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_1 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_1/OUT
    net        POWERLED.un2_count_clk_1_0
    input  pin POWERLED.un2_count_clk_1_9/I[0]
    instance   POWERLED.un2_count_clk_1_9 (cell and)
    output pin POWERLED.un2_count_clk_1_9/OUT
    net        POWERLED.un2_count_clk_1_9
    input  pin POWERLED.op_eq\.un29_clk_100khz_13/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_13 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_13/OUT
    net        POWERLED.un2_count_clk_13_1
    input  pin POWERLED.un2_count_clk_15_0/I[0]
    instance   POWERLED.un2_count_clk_15_0 (cell and)
    output pin POWERLED.un2_count_clk_15_0/OUT
    net        POWERLED.un2_count_clk_15_1
    input  pin POWERLED.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin POWERLED.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
    input  pin POWERLED.un1_clk_100khz_32_and_i_i/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i_i/OUT
    net        N_2_2
    input  pin POWERLED.dutycycle_eena_3/I[1]
    instance   POWERLED.dutycycle_eena_3 (cell or)
    output pin POWERLED.dutycycle_eena_3/OUT
    net        POWERLED.dutycycle_eena_3
    input  pin POWERLED.dutycycle_en_3/I[0]
    instance   POWERLED.dutycycle_en_3 (cell and)
    output pin POWERLED.dutycycle_en_3/OUT
    net        POWERLED.dutycycle_en_3
    input  pin POWERLED.dutycycle_fb_3/SEL
    instance   POWERLED.dutycycle_fb_3 (cell mux)
    output pin POWERLED.dutycycle_fb_3/OUT[0]
    net        POWERLED.dutycycle_fb_3
    input  pin POWERLED.dutycycle_latmux_3/B[0]
    instance   POWERLED.dutycycle_latmux_3 (cell mux)
    output pin POWERLED.dutycycle_latmux_3/OUT[0]
    net        POWERLED.dutycycle[8]
    input  pin POWERLED.dutycycle_i[8]/I[0]
    instance   POWERLED.dutycycle_i[8] (cell inv)
    output pin POWERLED.dutycycle_i[8]/OUT[0]
    net        POWERLED.dutycycle_i_2[8]
    input  pin POWERLED.un2_count_clk_17_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_3/OUT
    net        N_321
    input  pin POWERLED.un2_count_clk_17_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_1/OUT
    net        N_327
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_330
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_331
    input  pin POWERLED.func_state_1_m2s2_i_a3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_a3 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a3/OUT
    net        N_267
    input  pin POWERLED.func_state_1_m2s2_i/I[0]
    instance   POWERLED.func_state_1_m2s2_i (cell or)
    output pin POWERLED.func_state_1_m2s2_i/OUT
    net        N_76
    input  pin POWERLED.func_state_1_m2[1]/SEL
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_o3/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3/OUT
    net        N_162
    input  pin POWERLED.N_162_i/I[0]
    instance   POWERLED.N_162_i (cell inv)
    output pin POWERLED.N_162_i/OUT[0]
    net        N_162_i_1
    input  pin POWERLED.un1_clk_100khz_inv_i/I[0]
    instance   POWERLED.un1_clk_100khz_inv_i (cell or)
    output pin POWERLED.un1_clk_100khz_inv_i/OUT
    net        N_20
    input  pin POWERLED.N_20_i/I[0]
    instance   POWERLED.N_20_i (cell inv)
    output pin POWERLED.N_20_i/OUT[0]
    net        N_20_i_1
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[5]
79) instance POWERLED.dutycycle_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[5] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_i[5]/I[0]
    instance   POWERLED.dutycycle_i[5] (cell inv)
    output pin POWERLED.dutycycle_i[5]/OUT[0]
    net        POWERLED.dutycycle_i_2[5]
    input  pin POWERLED.un1_dutycycle_58_i/I[1]
    instance   POWERLED.un1_dutycycle_58_i (cell or)
    output pin POWERLED.un1_dutycycle_58_i/OUT
    net        N_129
    input  pin POWERLED.N_129_i/I[0]
    instance   POWERLED.N_129_i (cell inv)
    output pin POWERLED.N_129_i/OUT[0]
    net        N_129_i_1
    input  pin POWERLED.un1_dutycycle_172/D0[1]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_m2/A[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_240
    input  pin POWERLED.N_240_i/I[0]
    instance   POWERLED.N_240_i (cell inv)
    output pin POWERLED.N_240_i/OUT[0]
    net        N_240_i_1
    input  pin POWERLED.un1_clk_100khz_52_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_52_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i_0/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_162
80) instance POWERLED.un2_count_clk_17_0_o3 (in view: work.TOP(bdf_type)), output net N_162 (in view: work.TOP(bdf_type))
    net        N_162
    input  pin POWERLED.un2_count_clk_17_0/I[0]
    instance   POWERLED.un2_count_clk_17_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0/OUT
    net        POWERLED.un2_count_clk_17_0
    input  pin POWERLED.un2_count_clk_17_0_i/I[0]
    instance   POWERLED.un2_count_clk_17_0_i (cell inv)
    output pin POWERLED.un2_count_clk_17_0_i/OUT[0]
    net        POWERLED.un2_count_clk_17_0_i_3
    input  pin POWERLED.un1_dutycycle_172/D1[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_m2/A[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_240
    input  pin POWERLED.N_240_i/I[0]
    instance   POWERLED.N_240_i (cell inv)
    output pin POWERLED.N_240_i/OUT[0]
    net        N_240_i_1
    input  pin POWERLED.un1_clk_100khz_52_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_52_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i_0/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_a2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_a2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a2/OUT
    net        N_365
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_366
    input  pin POWERLED.un1_clk_100khz_51_and_i_a3_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_a3_0 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a3_0/OUT
    net        N_272
    input  pin POWERLED.un1_clk_100khz_51_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_2[6]
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[1]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_337
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_339
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_341
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_356
    input  pin POWERLED.func_state_1_ss0_i_0_a2/I[1]
    instance   POWERLED.func_state_1_ss0_i_0_a2 (cell and)
    output pin POWERLED.func_state_1_ss0_i_0_a2/OUT
    net        N_375
    input  pin POWERLED.func_state_1_m0_0_a3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_a3[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a3[0]/OUT
    net        N_269
    input  pin POWERLED.func_state_1_m0_0[0]/I[1]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_2[0]
    input  pin POWERLED.un1_func_state25_6_0_a2_2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_a2_2_0/OUT
    net        N_293_2
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_176
    input  pin POWERLED.un1_func_state25_4_i_a2_2_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2_2_0/OUT
    net        N_290_2
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_290
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_139_1_N
    input  pin POWERLED.un1_func_state25_4_i_o3_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_o3_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_3/OUT
    net        N_139_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_6/SEL
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.op_eq\.un29_clk_100khz_1/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_1 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_1/OUT
    net        POWERLED.un2_count_clk_1_0
    input  pin POWERLED.un2_count_clk_1_9/I[0]
    instance   POWERLED.un2_count_clk_1_9 (cell and)
    output pin POWERLED.un2_count_clk_1_9/OUT
    net        POWERLED.un2_count_clk_1_9
    input  pin POWERLED.op_eq\.un29_clk_100khz_13/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_13 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_13/OUT
    net        POWERLED.un2_count_clk_13_1
    input  pin POWERLED.un2_count_clk_15_0/I[0]
    instance   POWERLED.un2_count_clk_15_0 (cell and)
    output pin POWERLED.un2_count_clk_15_0/OUT
    net        POWERLED.un2_count_clk_15_1
    input  pin POWERLED.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin POWERLED.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
    input  pin POWERLED.un1_clk_100khz_32_and_i_i/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i_i/OUT
    net        N_2_2
    input  pin POWERLED.dutycycle_eena_3/I[1]
    instance   POWERLED.dutycycle_eena_3 (cell or)
    output pin POWERLED.dutycycle_eena_3/OUT
    net        POWERLED.dutycycle_eena_3
    input  pin POWERLED.dutycycle_en_3/I[0]
    instance   POWERLED.dutycycle_en_3 (cell and)
    output pin POWERLED.dutycycle_en_3/OUT
    net        POWERLED.dutycycle_en_3
    input  pin POWERLED.dutycycle_fb_3/SEL
    instance   POWERLED.dutycycle_fb_3 (cell mux)
    output pin POWERLED.dutycycle_fb_3/OUT[0]
    net        POWERLED.dutycycle_fb_3
    input  pin POWERLED.dutycycle_latmux_3/B[0]
    instance   POWERLED.dutycycle_latmux_3 (cell mux)
    output pin POWERLED.dutycycle_latmux_3/OUT[0]
    net        POWERLED.dutycycle[8]
    input  pin POWERLED.dutycycle_i[8]/I[0]
    instance   POWERLED.dutycycle_i[8] (cell inv)
    output pin POWERLED.dutycycle_i[8]/OUT[0]
    net        POWERLED.dutycycle_i_2[8]
    input  pin POWERLED.un2_count_clk_17_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_3/OUT
    net        N_321
    input  pin POWERLED.un2_count_clk_17_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_1/OUT
    net        N_327
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_330
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2/OUT
    net        N_331
    input  pin POWERLED.func_state_1_m2s2_i_a3/I[0]
    instance   POWERLED.func_state_1_m2s2_i_a3 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a3/OUT
    net        N_267
    input  pin POWERLED.func_state_1_m2s2_i/I[0]
    instance   POWERLED.func_state_1_m2s2_i (cell or)
    output pin POWERLED.func_state_1_m2s2_i/OUT
    net        N_76
    input  pin POWERLED.func_state_1_m2[1]/SEL
    instance   POWERLED.func_state_1_m2[1] (cell mux)
    output pin POWERLED.func_state_1_m2[1]/OUT[0]
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_1[1]/I[0]
    instance   POWERLED.func_state_1[1] (cell and)
    output pin POWERLED.func_state_1[1]/OUT
    net        POWERLED.func_state_1[1]
    input  pin POWERLED.func_state_fb/B[0]
    instance   POWERLED.func_state_fb (cell mux)
    output pin POWERLED.func_state_fb/OUT[0]
    net        POWERLED.func_state_fb
    input  pin POWERLED.func_state_latmux/B[0]
    instance   POWERLED.func_state_latmux (cell mux)
    output pin POWERLED.func_state_latmux/OUT[0]
    net        POWERLED.func_state[1]
    input  pin POWERLED.un2_count_clk_17_0_o3/I[0]
    instance   POWERLED.un2_count_clk_17_0_o3 (cell or)
    output pin POWERLED.un2_count_clk_17_0_o3/OUT
    net        N_162
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_330
81) instance POWERLED.un2_count_clk_17_0_a2 (in view: work.TOP(bdf_type)), output net N_330 (in view: work.TOP(bdf_type))
    net        N_330
    input  pin POWERLED.un2_count_clk_17_0_a3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a3/OUT
    net        N_263
    input  pin POWERLED.un2_count_clk_17_0/I[1]
    instance   POWERLED.un2_count_clk_17_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0/OUT
    net        POWERLED.un2_count_clk_17_0
    input  pin POWERLED.un2_count_clk_17_0_i/I[0]
    instance   POWERLED.un2_count_clk_17_0_i (cell inv)
    output pin POWERLED.un2_count_clk_17_0_i/OUT[0]
    net        POWERLED.un2_count_clk_17_0_i_3
    input  pin POWERLED.un1_dutycycle_172/D1[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_m2/A[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_240
    input  pin POWERLED.N_240_i/I[0]
    instance   POWERLED.N_240_i (cell inv)
    output pin POWERLED.N_240_i/OUT[0]
    net        N_240_i_1
    input  pin POWERLED.un1_clk_100khz_52_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_52_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i_0/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_a2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_a2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a2/OUT
    net        N_365
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_366
    input  pin POWERLED.un1_clk_100khz_51_and_i_a3_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_a3_0 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a3_0/OUT
    net        N_272
    input  pin POWERLED.un1_clk_100khz_51_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_2[6]
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[1]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_337
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_339
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_341
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_356
    input  pin POWERLED.func_state_1_ss0_i_0_a2/I[1]
    instance   POWERLED.func_state_1_ss0_i_0_a2 (cell and)
    output pin POWERLED.func_state_1_ss0_i_0_a2/OUT
    net        N_375
    input  pin POWERLED.func_state_1_m0_0_a3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_a3[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a3[0]/OUT
    net        N_269
    input  pin POWERLED.func_state_1_m0_0[0]/I[1]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_2[0]
    input  pin POWERLED.un1_func_state25_6_0_a2_2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_a2_2_0/OUT
    net        N_293_2
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_176
    input  pin POWERLED.un1_func_state25_4_i_a2_2_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2_2_0/OUT
    net        N_290_2
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_290
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_139_1_N
    input  pin POWERLED.un1_func_state25_4_i_o3_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_o3_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_3/OUT
    net        N_139_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_6/SEL
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.op_eq\.un29_clk_100khz_1/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_1 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_1/OUT
    net        POWERLED.un2_count_clk_1_0
    input  pin POWERLED.un2_count_clk_1_9/I[0]
    instance   POWERLED.un2_count_clk_1_9 (cell and)
    output pin POWERLED.un2_count_clk_1_9/OUT
    net        POWERLED.un2_count_clk_1_9
    input  pin POWERLED.op_eq\.un29_clk_100khz_13/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_13 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_13/OUT
    net        POWERLED.un2_count_clk_13_1
    input  pin POWERLED.un2_count_clk_15_0/I[0]
    instance   POWERLED.un2_count_clk_15_0 (cell and)
    output pin POWERLED.un2_count_clk_15_0/OUT
    net        POWERLED.un2_count_clk_15_1
    input  pin POWERLED.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin POWERLED.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
    input  pin POWERLED.un1_clk_100khz_32_and_i_i/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i (cell or)
    output pin POWERLED.un1_clk_100khz_32_and_i_i/OUT
    net        N_2_2
    input  pin POWERLED.dutycycle_eena_3/I[1]
    instance   POWERLED.dutycycle_eena_3 (cell or)
    output pin POWERLED.dutycycle_eena_3/OUT
    net        POWERLED.dutycycle_eena_3
    input  pin POWERLED.dutycycle_en_3/I[0]
    instance   POWERLED.dutycycle_en_3 (cell and)
    output pin POWERLED.dutycycle_en_3/OUT
    net        POWERLED.dutycycle_en_3
    input  pin POWERLED.dutycycle_fb_3/SEL
    instance   POWERLED.dutycycle_fb_3 (cell mux)
    output pin POWERLED.dutycycle_fb_3/OUT[0]
    net        POWERLED.dutycycle_fb_3
    input  pin POWERLED.dutycycle_latmux_3/B[0]
    instance   POWERLED.dutycycle_latmux_3 (cell mux)
    output pin POWERLED.dutycycle_latmux_3/OUT[0]
    net        POWERLED.dutycycle[8]
    input  pin POWERLED.dutycycle_i[8]/I[0]
    instance   POWERLED.dutycycle_i[8] (cell inv)
    output pin POWERLED.dutycycle_i[8]/OUT[0]
    net        POWERLED.dutycycle_i_2[8]
    input  pin POWERLED.un2_count_clk_17_0_a2_3/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_3/OUT
    net        N_321
    input  pin POWERLED.un2_count_clk_17_0_a2_1/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2_1 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_1/OUT
    net        N_327
    input  pin POWERLED.un2_count_clk_17_0_a2/I[0]
    instance   POWERLED.un2_count_clk_17_0_a2 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2/OUT
    net        N_330
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_337
82) instance POWERLED.un2_count_clk_17_0_a2_0 (in view: work.TOP(bdf_type)), output net N_337 (in view: work.TOP(bdf_type))
    net        N_337
    input  pin POWERLED.un2_count_clk_17_0_a3/I[1]
    instance   POWERLED.un2_count_clk_17_0_a3 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a3/OUT
    net        N_263
    input  pin POWERLED.un2_count_clk_17_0/I[1]
    instance   POWERLED.un2_count_clk_17_0 (cell or)
    output pin POWERLED.un2_count_clk_17_0/OUT
    net        POWERLED.un2_count_clk_17_0
    input  pin POWERLED.un2_count_clk_17_0_i/I[0]
    instance   POWERLED.un2_count_clk_17_0_i (cell inv)
    output pin POWERLED.un2_count_clk_17_0_i/OUT[0]
    net        POWERLED.un2_count_clk_17_0_i_3
    input  pin POWERLED.un1_dutycycle_172/D1[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_m2/A[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_240
    input  pin POWERLED.N_240_i/I[0]
    instance   POWERLED.N_240_i (cell inv)
    output pin POWERLED.N_240_i/OUT[0]
    net        N_240_i_1
    input  pin POWERLED.un1_clk_100khz_52_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_52_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i_0/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_a2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_a2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a2/OUT
    net        N_365
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_366
    input  pin POWERLED.un1_clk_100khz_51_and_i_a3_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_a3_0 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a3_0/OUT
    net        N_272
    input  pin POWERLED.un1_clk_100khz_51_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_2[6]
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[1]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_337
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Found combinational loop during mapping at net N_3_0
83) instance POWERLED.un1_clk_100khz_32_and_i_i_a3 (in view: work.TOP(bdf_type)), output net N_3_0 (in view: work.TOP(bdf_type))
    net        N_3_0
    input  pin POWERLED.un1_clk_100khz_43_and_i_i/I[0]
    instance   POWERLED.un1_clk_100khz_43_and_i_i (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i_i/OUT
    net        N_2_4
    input  pin POWERLED.dutycycle_eena_8/I[1]
    instance   POWERLED.dutycycle_eena_8 (cell or)
    output pin POWERLED.dutycycle_eena_8/OUT
    net        POWERLED.dutycycle_eena_8
    input  pin POWERLED.dutycycle_en_8/I[0]
    instance   POWERLED.dutycycle_en_8 (cell and)
    output pin POWERLED.dutycycle_en_8/OUT
    net        POWERLED.dutycycle_en_8
    input  pin POWERLED.dutycycle_fb_8/SEL
    instance   POWERLED.dutycycle_fb_8 (cell mux)
    output pin POWERLED.dutycycle_fb_8/OUT[0]
    net        POWERLED.dutycycle_fb_8
    input  pin POWERLED.dutycycle_latmux_8/B[0]
    instance   POWERLED.dutycycle_latmux_8 (cell mux)
    output pin POWERLED.dutycycle_latmux_8/OUT[0]
    net        POWERLED.dutycycle[3]
    input  pin POWERLED.dutycycle_i[3]/I[0]
    instance   POWERLED.dutycycle_i[3] (cell inv)
    output pin POWERLED.dutycycle_i[3]/OUT[0]
    net        POWERLED.dutycycle_i_2[3]
    input  pin POWERLED.un1_dutycycle_96_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_96_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a2/OUT
    net        N_320
    input  pin POWERLED.un1_dutycycle_96_0_a3_1/I[0]
    instance   POWERLED.un1_dutycycle_96_0_a3_1 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3_1/OUT
    net        POWERLED.un1_dutycycle_96_1
    input  pin POWERLED.un1_dutycycle_96_0_a3/I[0]
    instance   POWERLED.un1_dutycycle_96_0_a3 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3/OUT
    net        POWERLED.un1_dutycycle_96
    input  pin POWERLED.un1_dutycycle_172/D2[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_m2/A[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_240
    input  pin POWERLED.N_240_i/I[0]
    instance   POWERLED.N_240_i (cell inv)
    output pin POWERLED.N_240_i/OUT[0]
    net        N_240_i_1
    input  pin POWERLED.un1_clk_100khz_52_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_52_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i_0/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_a2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_a2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a2/OUT
    net        N_365
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_366
    input  pin POWERLED.un1_clk_100khz_51_and_i_a3_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_a3_0 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a3_0/OUT
    net        N_272
    input  pin POWERLED.un1_clk_100khz_51_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_2[6]
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[1]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_337
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_339
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_341
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_3/I[1]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_3 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_3/OUT
    net        N_356
    input  pin POWERLED.func_state_1_ss0_i_0_a2/I[1]
    instance   POWERLED.func_state_1_ss0_i_0_a2 (cell and)
    output pin POWERLED.func_state_1_ss0_i_0_a2/OUT
    net        N_375
    input  pin POWERLED.func_state_1_m0_0_a3[0]/I[0]
    instance   POWERLED.func_state_1_m0_0_a3[0] (cell and)
    output pin POWERLED.func_state_1_m0_0_a3[0]/OUT
    net        N_269
    input  pin POWERLED.func_state_1_m0_0[0]/I[1]
    instance   POWERLED.func_state_1_m0_0[0] (cell or)
    output pin POWERLED.func_state_1_m0_0[0]/OUT
    net        POWERLED.func_state_1_m0[0]
    input  pin POWERLED.func_state_1_m2[0]/A[0]
    instance   POWERLED.func_state_1_m2[0] (cell mux)
    output pin POWERLED.func_state_1_m2[0]/OUT[0]
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_1[0]/I[0]
    instance   POWERLED.func_state_1[0] (cell and)
    output pin POWERLED.func_state_1[0]/OUT
    net        POWERLED.func_state_1[0]
    input  pin POWERLED.func_state_fb_0/B[0]
    instance   POWERLED.func_state_fb_0 (cell mux)
    output pin POWERLED.func_state_fb_0/OUT[0]
    net        POWERLED.func_state_fb_0
    input  pin POWERLED.func_state_latmux_0/B[0]
    instance   POWERLED.func_state_latmux_0 (cell mux)
    output pin POWERLED.func_state_latmux_0/OUT[0]
    net        POWERLED.func_state[0]
    input  pin POWERLED.func_state_i[0]/I[0]
    instance   POWERLED.func_state_i[0] (cell inv)
    output pin POWERLED.func_state_i[0]/OUT[0]
    net        POWERLED.func_state_i_2[0]
    input  pin POWERLED.un1_func_state25_6_0_a2_2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_a2_2_0/OUT
    net        N_293_2
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_3_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_293_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_176
    input  pin POWERLED.un1_func_state25_4_i_a2_2_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2_2_0/OUT
    net        N_290_2
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_290
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_139_1_N
    input  pin POWERLED.un1_func_state25_4_i_o3_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_o3_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_3/OUT
    net        N_139_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_6/SEL
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
    input  pin POWERLED.op_eq\.un29_clk_100khz_1/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_1 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_1/OUT
    net        POWERLED.un2_count_clk_1_0
    input  pin POWERLED.un2_count_clk_1_9/I[0]
    instance   POWERLED.un2_count_clk_1_9 (cell and)
    output pin POWERLED.un2_count_clk_1_9/OUT
    net        POWERLED.un2_count_clk_1_9
    input  pin POWERLED.op_eq\.un29_clk_100khz_13/I[0]
    instance   POWERLED.op_eq\.un29_clk_100khz_13 (cell and)
    output pin POWERLED.op_eq\.un29_clk_100khz_13/OUT
    net        POWERLED.un2_count_clk_13_1
    input  pin POWERLED.un2_count_clk_15_0/I[0]
    instance   POWERLED.un2_count_clk_15_0 (cell and)
    output pin POWERLED.un2_count_clk_15_0/OUT
    net        POWERLED.un2_count_clk_15_1
    input  pin POWERLED.un1_clk_100khz_32_and_i_i_a3/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i_a3 (cell and)
    output pin POWERLED.un1_clk_100khz_32_and_i_i_a3/OUT
    net        N_3_0
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[3]
84) instance POWERLED.dutycycle_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[3] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[3]
    input  pin POWERLED.un1_clk_100khz_43_and_i_i_a3_0/I[0]
    instance   POWERLED.un1_clk_100khz_43_and_i_i_a3_0 (cell and)
    output pin POWERLED.un1_clk_100khz_43_and_i_i_a3_0/OUT
    net        N_4_3
    input  pin POWERLED.un1_clk_100khz_43_and_i_i/I[1]
    instance   POWERLED.un1_clk_100khz_43_and_i_i (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i_i/OUT
    net        N_2_4
    input  pin POWERLED.dutycycle_eena_8/I[1]
    instance   POWERLED.dutycycle_eena_8 (cell or)
    output pin POWERLED.dutycycle_eena_8/OUT
    net        POWERLED.dutycycle_eena_8
    input  pin POWERLED.dutycycle_en_8/I[0]
    instance   POWERLED.dutycycle_en_8 (cell and)
    output pin POWERLED.dutycycle_en_8/OUT
    net        POWERLED.dutycycle_en_8
    input  pin POWERLED.dutycycle_fb_8/SEL
    instance   POWERLED.dutycycle_fb_8 (cell mux)
    output pin POWERLED.dutycycle_fb_8/OUT[0]
    net        POWERLED.dutycycle_fb_8
    input  pin POWERLED.dutycycle_latmux_8/B[0]
    instance   POWERLED.dutycycle_latmux_8 (cell mux)
    output pin POWERLED.dutycycle_latmux_8/OUT[0]
    net        POWERLED.dutycycle[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Found combinational loop during mapping at net N_341
85) instance POWERLED.un1_clk_100khz_51_and_i_a2_4 (in view: work.TOP(bdf_type)), output net N_341 (in view: work.TOP(bdf_type))
    net        N_341
    input  pin POWERLED.un1_clk_100khz_48_and_i_o2_0/I[0]
    instance   POWERLED.un1_clk_100khz_48_and_i_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_48_and_i_o2_0/OUT
    net        N_153
    input  pin POWERLED.un1_clk_100khz_48_and_i_a2/I[0]
    instance   POWERLED.un1_clk_100khz_48_and_i_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_48_and_i_a2/OUT
    net        N_396
    input  pin POWERLED.un1_clk_100khz_32_and_i_i_i3_4/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i_i3_4 (cell inv)
    output pin POWERLED.un1_clk_100khz_32_and_i_i_i3_4/OUT[0]
    net        N_396_N_li
    input  pin POWERLED.un1_clk_100khz_43_and_i_i_a3_0/I[5]
    instance   POWERLED.un1_clk_100khz_43_and_i_i_a3_0 (cell and)
    output pin POWERLED.un1_clk_100khz_43_and_i_i_a3_0/OUT
    net        N_4_3
    input  pin POWERLED.un1_clk_100khz_43_and_i_i/I[1]
    instance   POWERLED.un1_clk_100khz_43_and_i_i (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i_i/OUT
    net        N_2_4
    input  pin POWERLED.dutycycle_eena_8/I[1]
    instance   POWERLED.dutycycle_eena_8 (cell or)
    output pin POWERLED.dutycycle_eena_8/OUT
    net        POWERLED.dutycycle_eena_8
    input  pin POWERLED.dutycycle_en_8/I[0]
    instance   POWERLED.dutycycle_en_8 (cell and)
    output pin POWERLED.dutycycle_en_8/OUT
    net        POWERLED.dutycycle_en_8
    input  pin POWERLED.dutycycle_fb_8/SEL
    instance   POWERLED.dutycycle_fb_8 (cell mux)
    output pin POWERLED.dutycycle_fb_8/OUT[0]
    net        POWERLED.dutycycle_fb_8
    input  pin POWERLED.dutycycle_latmux_8/B[0]
    instance   POWERLED.dutycycle_latmux_8 (cell mux)
    output pin POWERLED.dutycycle_latmux_8/OUT[0]
    net        POWERLED.dutycycle[3]
    input  pin POWERLED.dutycycle_i[3]/I[0]
    instance   POWERLED.dutycycle_i[3] (cell inv)
    output pin POWERLED.dutycycle_i[3]/OUT[0]
    net        POWERLED.dutycycle_i_2[3]
    input  pin POWERLED.un1_dutycycle_96_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_96_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a2/OUT
    net        N_320
    input  pin POWERLED.un1_dutycycle_96_0_a3_1/I[0]
    instance   POWERLED.un1_dutycycle_96_0_a3_1 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3_1/OUT
    net        POWERLED.un1_dutycycle_96_1
    input  pin POWERLED.un1_dutycycle_96_0_a3/I[0]
    instance   POWERLED.un1_dutycycle_96_0_a3 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3/OUT
    net        POWERLED.un1_dutycycle_96
    input  pin POWERLED.un1_dutycycle_172/D2[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_m2/A[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_240
    input  pin POWERLED.N_240_i/I[0]
    instance   POWERLED.N_240_i (cell inv)
    output pin POWERLED.N_240_i/OUT[0]
    net        N_240_i_1
    input  pin POWERLED.un1_clk_100khz_52_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_52_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i_0/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_a2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_a2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a2/OUT
    net        N_365
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_366
    input  pin POWERLED.un1_clk_100khz_51_and_i_a3_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_a3_0 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a3_0/OUT
    net        N_272
    input  pin POWERLED.un1_clk_100khz_51_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_51_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_51_and_i_0/OUT
    net        N_89_f0
    input  pin POWERLED.N_89_f0_i/I[0]
    instance   POWERLED.N_89_f0_i (cell inv)
    output pin POWERLED.N_89_f0_i/OUT[0]
    net        N_89_f0_i
    input  pin POWERLED.dutycycle_eena_13/I[1]
    instance   POWERLED.dutycycle_eena_13 (cell or)
    output pin POWERLED.dutycycle_eena_13/OUT
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_en_13/I[0]
    instance   POWERLED.dutycycle_en_13 (cell and)
    output pin POWERLED.dutycycle_en_13/OUT
    net        POWERLED.dutycycle_en_13
    input  pin POWERLED.dutycycle_fb_13/SEL
    instance   POWERLED.dutycycle_fb_13 (cell mux)
    output pin POWERLED.dutycycle_fb_13/OUT[0]
    net        POWERLED.dutycycle_fb_13
    input  pin POWERLED.dutycycle_latmux_13/B[0]
    instance   POWERLED.dutycycle_latmux_13 (cell mux)
    output pin POWERLED.dutycycle_latmux_13/OUT[0]
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_i[6]/I[0]
    instance   POWERLED.dutycycle_i[6] (cell inv)
    output pin POWERLED.dutycycle_i[6]/OUT[0]
    net        POWERLED.dutycycle_i_2[6]
    input  pin POWERLED.un2_count_clk_17_0_a2_0/I[1]
    instance   POWERLED.un2_count_clk_17_0_a2_0 (cell and)
    output pin POWERLED.un2_count_clk_17_0_a2_0/OUT
    net        N_337
    input  pin POWERLED.un1_dutycycle_71_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_71_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_71_0_a2/OUT
    net        N_339
    input  pin POWERLED.un1_clk_100khz_51_and_i_a2_4/I[0]
    instance   POWERLED.un1_clk_100khz_51_and_i_a2_4 (cell and)
    output pin POWERLED.un1_clk_100khz_51_and_i_a2_4/OUT
    net        N_341
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":84:3:84:4|Found combinational loop during mapping at net N_366
86) instance POWERLED.dutycycle_0_sqmuxa_i_i_a2_0 (in view: work.TOP(bdf_type)), output net N_366 (in view: work.TOP(bdf_type))
    net        N_366
    input  pin POWERLED.un1_clk_100khz_48_and_i_o2_0/I[1]
    instance   POWERLED.un1_clk_100khz_48_and_i_o2_0 (cell or)
    output pin POWERLED.un1_clk_100khz_48_and_i_o2_0/OUT
    net        N_153
    input  pin POWERLED.un1_clk_100khz_48_and_i_a2/I[0]
    instance   POWERLED.un1_clk_100khz_48_and_i_a2 (cell and)
    output pin POWERLED.un1_clk_100khz_48_and_i_a2/OUT
    net        N_396
    input  pin POWERLED.un1_clk_100khz_32_and_i_i_i3_4/I[0]
    instance   POWERLED.un1_clk_100khz_32_and_i_i_i3_4 (cell inv)
    output pin POWERLED.un1_clk_100khz_32_and_i_i_i3_4/OUT[0]
    net        N_396_N_li
    input  pin POWERLED.un1_clk_100khz_43_and_i_i_a3_0/I[5]
    instance   POWERLED.un1_clk_100khz_43_and_i_i_a3_0 (cell and)
    output pin POWERLED.un1_clk_100khz_43_and_i_i_a3_0/OUT
    net        N_4_3
    input  pin POWERLED.un1_clk_100khz_43_and_i_i/I[1]
    instance   POWERLED.un1_clk_100khz_43_and_i_i (cell or)
    output pin POWERLED.un1_clk_100khz_43_and_i_i/OUT
    net        N_2_4
    input  pin POWERLED.dutycycle_eena_8/I[1]
    instance   POWERLED.dutycycle_eena_8 (cell or)
    output pin POWERLED.dutycycle_eena_8/OUT
    net        POWERLED.dutycycle_eena_8
    input  pin POWERLED.dutycycle_en_8/I[0]
    instance   POWERLED.dutycycle_en_8 (cell and)
    output pin POWERLED.dutycycle_en_8/OUT
    net        POWERLED.dutycycle_en_8
    input  pin POWERLED.dutycycle_fb_8/SEL
    instance   POWERLED.dutycycle_fb_8 (cell mux)
    output pin POWERLED.dutycycle_fb_8/OUT[0]
    net        POWERLED.dutycycle_fb_8
    input  pin POWERLED.dutycycle_latmux_8/B[0]
    instance   POWERLED.dutycycle_latmux_8 (cell mux)
    output pin POWERLED.dutycycle_latmux_8/OUT[0]
    net        POWERLED.dutycycle[3]
    input  pin POWERLED.dutycycle_i[3]/I[0]
    instance   POWERLED.dutycycle_i[3] (cell inv)
    output pin POWERLED.dutycycle_i[3]/OUT[0]
    net        POWERLED.dutycycle_i_2[3]
    input  pin POWERLED.un1_dutycycle_96_0_a2/I[0]
    instance   POWERLED.un1_dutycycle_96_0_a2 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a2/OUT
    net        N_320
    input  pin POWERLED.un1_dutycycle_96_0_a3_1/I[0]
    instance   POWERLED.un1_dutycycle_96_0_a3_1 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3_1/OUT
    net        POWERLED.un1_dutycycle_96_1
    input  pin POWERLED.un1_dutycycle_96_0_a3/I[0]
    instance   POWERLED.un1_dutycycle_96_0_a3 (cell and)
    output pin POWERLED.un1_dutycycle_96_0_a3/OUT
    net        POWERLED.un1_dutycycle_96
    input  pin POWERLED.un1_dutycycle_172/D2[0]
    instance   POWERLED.un1_dutycycle_172 (cell primux)
    output pin POWERLED.un1_dutycycle_172/OUT[0]
    net        POWERLED.un1_dutycycle_172
    input  pin POWERLED.un1_clk_100khz_52_and_i_m2/A[0]
    instance   POWERLED.un1_clk_100khz_52_and_i_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_52_and_i_m2/OUT[0]
    net        N_240
    input  pin POWERLED.N_240_i/I[0]
    instance   POWERLED.N_240_i (cell inv)
    output pin POWERLED.N_240_i/OUT[0]
    net        N_240_i_1
    input  pin POWERLED.un1_clk_100khz_52_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_52_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_52_and_i_0/OUT
    net        N_87_f0
    input  pin POWERLED.N_87_f0_i/I[0]
    instance   POWERLED.N_87_f0_i (cell inv)
    output pin POWERLED.N_87_f0_i/OUT[0]
    net        N_87_f0_i
    input  pin POWERLED.dutycycle_eena_14/I[1]
    instance   POWERLED.dutycycle_eena_14 (cell or)
    output pin POWERLED.dutycycle_eena_14/OUT
    net        POWERLED.dutycycle_eena_14
    input  pin POWERLED.dutycycle_en_14/I[0]
    instance   POWERLED.dutycycle_en_14 (cell and)
    output pin POWERLED.dutycycle_en_14/OUT
    net        POWERLED.dutycycle_en_14
    input  pin POWERLED.dutycycle_fb_14/SEL
    instance   POWERLED.dutycycle_fb_14 (cell mux)
    output pin POWERLED.dutycycle_fb_14/OUT[0]
    net        POWERLED.dutycycle_fb_14
    input  pin POWERLED.dutycycle_latmux_14/B[0]
    instance   POWERLED.dutycycle_latmux_14 (cell mux)
    output pin POWERLED.dutycycle_latmux_14/OUT[0]
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.func_state_1_m2s2_i_a2/I[1]
    instance   POWERLED.func_state_1_m2s2_i_a2 (cell and)
    output pin POWERLED.func_state_1_m2s2_i_a2/OUT
    net        N_365
    input  pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/I[0]
    instance   POWERLED.dutycycle_0_sqmuxa_i_i_a2_0 (cell and)
    output pin POWERLED.dutycycle_0_sqmuxa_i_i_a2_0/OUT
    net        N_366
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[2]
87) instance POWERLED.dutycycle_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[2] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[2]
    input  pin POWERLED.un1_clk_100khz_26_and_i_m2/SEL
    instance   POWERLED.un1_clk_100khz_26_and_i_m2 (cell mux)
    output pin POWERLED.un1_clk_100khz_26_and_i_m2/OUT[0]
    net        N_238
    input  pin POWERLED.N_238_i/I[0]
    instance   POWERLED.N_238_i (cell inv)
    output pin POWERLED.N_238_i/OUT[0]
    net        N_238_i_1
    input  pin POWERLED.un1_clk_100khz_26_and_i_a3/I[0]
    instance   POWERLED.un1_clk_100khz_26_and_i_a3 (cell and)
    output pin POWERLED.un1_clk_100khz_26_and_i_a3/OUT
    net        N_277
    input  pin POWERLED.un1_clk_100khz_26_and_i_0/I[2]
    instance   POWERLED.un1_clk_100khz_26_and_i_0 (cell or)
    output pin POWERLED.un1_clk_100khz_26_and_i_0/OUT
    net        N_113_f0
    input  pin POWERLED.N_113_f0_i/I[0]
    instance   POWERLED.N_113_f0_i (cell inv)
    output pin POWERLED.N_113_f0_i/OUT[0]
    net        N_113_f0_i
    input  pin POWERLED.dutycycle_eena_1/I[1]
    instance   POWERLED.dutycycle_eena_1 (cell or)
    output pin POWERLED.dutycycle_eena_1/OUT
    net        POWERLED.dutycycle_eena_1
    input  pin POWERLED.dutycycle_en_1/I[0]
    instance   POWERLED.dutycycle_en_1 (cell and)
    output pin POWERLED.dutycycle_en_1/OUT
    net        POWERLED.dutycycle_en_1
    input  pin POWERLED.dutycycle_fb_1/SEL
    instance   POWERLED.dutycycle_fb_1 (cell mux)
    output pin POWERLED.dutycycle_fb_1/OUT[0]
    net        POWERLED.dutycycle_fb_1
    input  pin POWERLED.dutycycle_latmux_1/B[0]
    instance   POWERLED.dutycycle_latmux_1 (cell mux)
    output pin POWERLED.dutycycle_latmux_1/OUT[0]
    net        POWERLED.dutycycle[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[4]
88) instance POWERLED.dutycycle_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[4] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[4]
    input  pin POWERLED.un1_clk_100khz_40_and_i_i_a3_0/I[0]
    instance   POWERLED.un1_clk_100khz_40_and_i_i_a3_0 (cell and)
    output pin POWERLED.un1_clk_100khz_40_and_i_i_a3_0/OUT
    net        N_4_2
    input  pin POWERLED.un1_clk_100khz_40_and_i_i/I[1]
    instance   POWERLED.un1_clk_100khz_40_and_i_i (cell or)
    output pin POWERLED.un1_clk_100khz_40_and_i_i/OUT
    net        N_2_3
    input  pin POWERLED.dutycycle_eena_6/I[1]
    instance   POWERLED.dutycycle_eena_6 (cell or)
    output pin POWERLED.dutycycle_eena_6/OUT
    net        POWERLED.dutycycle_eena_6
    input  pin POWERLED.dutycycle_en_6/I[0]
    instance   POWERLED.dutycycle_en_6 (cell and)
    output pin POWERLED.dutycycle_en_6/OUT
    net        POWERLED.dutycycle_en_6
    input  pin POWERLED.dutycycle_fb_6/SEL
    instance   POWERLED.dutycycle_fb_6 (cell mux)
    output pin POWERLED.dutycycle_fb_6/OUT[0]
    net        POWERLED.dutycycle_fb_6
    input  pin POWERLED.dutycycle_latmux_6/B[0]
    instance   POWERLED.dutycycle_latmux_6 (cell mux)
    output pin POWERLED.dutycycle_latmux_6/OUT[0]
    net        POWERLED.dutycycle[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[7]
89) instance POWERLED.dutycycle_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[7] (in view: work.TOP(bdf_type))
    net        POWERLED.dutycycle[7]
    input  pin POWERLED.un1_clk_100khz_36_and_i_i_a3_0/I[0]
    instance   POWERLED.un1_clk_100khz_36_and_i_i_a3_0 (cell and)
    output pin POWERLED.un1_clk_100khz_36_and_i_i_a3_0/OUT
    net        N_4_4
    input  pin POWERLED.un1_clk_100khz_36_and_i_i/I[1]
    instance   POWERLED.un1_clk_100khz_36_and_i_i (cell or)
    output pin POWERLED.un1_clk_100khz_36_and_i_i/OUT
    net        N_2_5
    input  pin POWERLED.dutycycle_eena_5/I[1]
    instance   POWERLED.dutycycle_eena_5 (cell or)
    output pin POWERLED.dutycycle_eena_5/OUT
    net        POWERLED.dutycycle_eena_5
    input  pin POWERLED.dutycycle_en_5/I[0]
    instance   POWERLED.dutycycle_en_5 (cell and)
    output pin POWERLED.dutycycle_en_5/OUT
    net        POWERLED.dutycycle_en_5
    input  pin POWERLED.dutycycle_fb_5/SEL
    instance   POWERLED.dutycycle_fb_5 (cell mux)
    output pin POWERLED.dutycycle_fb_5/OUT[0]
    net        POWERLED.dutycycle_fb_5
    input  pin POWERLED.dutycycle_latmux_5/B[0]
    instance   POWERLED.dutycycle_latmux_5 (cell mux)
    output pin POWERLED.dutycycle_latmux_5/OUT[0]
    net        POWERLED.dutycycle[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk_en
90) instance POWERLED.count_clk_en (in view: work.TOP(bdf_type)), output net POWERLED.count_clk_en (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_4/SEL
    instance   POWERLED.count_clk_fb_4 (cell mux)
    output pin POWERLED.count_clk_fb_4/OUT[0]
    net        POWERLED.count_clk_fb_4
    input  pin POWERLED.count_clk_latmux_4/B[0]
    instance   POWERLED.count_clk_latmux_4 (cell mux)
    output pin POWERLED.count_clk_latmux_4/OUT[0]
    net        POWERLED.count_clk[4]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_9/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_9 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_9/OUT
    net        N_343
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/OUT
    net        N_348
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2/OUT
    net        N_352
    input  pin POWERLED.un1_func_state25_6_0_a2_0_2/I[0]
    instance   POWERLED.un1_func_state25_6_0_a2_0_2 (cell and)
    output pin POWERLED.un1_func_state25_6_0_a2_0_2/OUT
    net        N_294_2
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_294_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_176
    input  pin POWERLED.un1_func_state25_4_i_a2_2_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2_2_0/OUT
    net        N_290_2
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_290
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_139_1_N
    input  pin POWERLED.un1_func_state25_4_i_o3_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_o3_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_3/OUT
    net        N_139_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.un1_count_clk_1_sqmuxa_0_i_3
91) instance POWERLED.un1_count_clk_1_sqmuxa_0_i (in view: work.TOP(bdf_type)), output net POWERLED.un1_count_clk_1_sqmuxa_0_i_3 (in view: work.TOP(bdf_type))
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[1]/I[0]
    instance   POWERLED.count_clk_1[1] (cell and)
    output pin POWERLED.count_clk_1[1]/OUT
    net        POWERLED.count_clk_1[1]
    input  pin POWERLED.count_clk_fb_7/B[0]
    instance   POWERLED.count_clk_fb_7 (cell mux)
    output pin POWERLED.count_clk_fb_7/OUT[0]
    net        POWERLED.count_clk_fb_7
    input  pin POWERLED.count_clk_latmux_7/B[0]
    instance   POWERLED.count_clk_latmux_7 (cell mux)
    output pin POWERLED.count_clk_latmux_7/OUT[0]
    net        POWERLED.count_clk[1]
    input  pin POWERLED.count_clk_i[1]/I[0]
    instance   POWERLED.count_clk_i[1] (cell inv)
    output pin POWERLED.count_clk_i[1]/OUT[0]
    net        POWERLED.count_clk_i_3[1]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/OUT
    net        N_377
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_0/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_0 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_0/OUT
    net        N_383
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2_0/OUT
    net        N_332
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_o2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_o2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_o2/OUT
    net        N_177
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/OUT
    net        N_286
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_3/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_3 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_3/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_3
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[0]
92) instance POWERLED.count_clk_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[0] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[0]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[0]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[0]
    net        POWERLED.un1_count_clk_2[0]
    input  pin POWERLED.count_clk_1[0]/I[1]
    instance   POWERLED.count_clk_1[0] (cell and)
    output pin POWERLED.count_clk_1[0]/OUT
    net        POWERLED.count_clk_1[0]
    input  pin POWERLED.count_clk_fb_8/B[0]
    instance   POWERLED.count_clk_fb_8 (cell mux)
    output pin POWERLED.count_clk_fb_8/OUT[0]
    net        POWERLED.count_clk_fb_8
    input  pin POWERLED.count_clk_latmux_8/B[0]
    instance   POWERLED.count_clk_latmux_8 (cell mux)
    output pin POWERLED.count_clk_latmux_8/OUT[0]
    net        POWERLED.count_clk[0]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[1]
93) instance POWERLED.count_clk_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[1] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[1]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[1]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[1]
    net        POWERLED.un1_count_clk_2[1]
    input  pin POWERLED.count_clk_1[1]/I[1]
    instance   POWERLED.count_clk_1[1] (cell and)
    output pin POWERLED.count_clk_1[1]/OUT
    net        POWERLED.count_clk_1[1]
    input  pin POWERLED.count_clk_fb_7/B[0]
    instance   POWERLED.count_clk_fb_7 (cell mux)
    output pin POWERLED.count_clk_fb_7/OUT[0]
    net        POWERLED.count_clk_fb_7
    input  pin POWERLED.count_clk_latmux_7/B[0]
    instance   POWERLED.count_clk_latmux_7 (cell mux)
    output pin POWERLED.count_clk_latmux_7/OUT[0]
    net        POWERLED.count_clk[1]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[2]
94) instance POWERLED.count_clk_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[2] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[2]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[2]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[5]
    net        POWERLED.un1_count_clk_2[5]
    input  pin POWERLED.count_clk_1[5]/I[1]
    instance   POWERLED.count_clk_1[5] (cell and)
    output pin POWERLED.count_clk_1[5]/OUT
    net        POWERLED.count_clk_1[5]
    input  pin POWERLED.count_clk_fb_3/B[0]
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
    input  pin POWERLED.count_clk_i[5]/I[0]
    instance   POWERLED.count_clk_i[5] (cell inv)
    output pin POWERLED.count_clk_i[5]/OUT[0]
    net        POWERLED.count_clk_i_3[5]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/OUT
    net        N_377
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_0/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_0 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_0/OUT
    net        N_383
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2_0/OUT
    net        N_332
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_o2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_o2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_o2/OUT
    net        N_177
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/OUT
    net        N_286
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_3/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_3 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_3/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_3
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[4]/I[0]
    instance   POWERLED.count_clk_1[4] (cell and)
    output pin POWERLED.count_clk_1[4]/OUT
    net        POWERLED.count_clk_1[4]
    input  pin POWERLED.count_clk_fb_4/B[0]
    instance   POWERLED.count_clk_fb_4 (cell mux)
    output pin POWERLED.count_clk_fb_4/OUT[0]
    net        POWERLED.count_clk_fb_4
    input  pin POWERLED.count_clk_latmux_4/B[0]
    instance   POWERLED.count_clk_latmux_4 (cell mux)
    output pin POWERLED.count_clk_latmux_4/OUT[0]
    net        POWERLED.count_clk[4]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_9/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_9 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_9/OUT
    net        N_343
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_3/OUT
    net        N_348
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2/OUT
    net        N_352
    input  pin POWERLED.un1_func_state25_6_0_a2_0_2/I[0]
    instance   POWERLED.un1_func_state25_6_0_a2_0_2 (cell and)
    output pin POWERLED.un1_func_state25_6_0_a2_0_2/OUT
    net        N_294_2
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0 (cell and)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_0/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_294_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/I[1]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3_1/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_1_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_o3/OUT
    net        POWERLED.un1_func_state25_6_0_o_N_140_N
    input  pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/I[0]
    instance   POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0 (cell or)
    output pin POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0/OUT
    net        POWERLED.un1_func_state25_6_0_f1
    input  pin POWERLED.count_off_en/I[0]
    instance   POWERLED.count_off_en (cell and)
    output pin POWERLED.count_off_en/OUT
    net        POWERLED.count_off_en
    input  pin POWERLED.count_off_fb_7/SEL
    instance   POWERLED.count_off_fb_7 (cell mux)
    output pin POWERLED.count_off_fb_7/OUT[0]
    net        POWERLED.count_off_fb_7
    input  pin POWERLED.count_off_latmux_7/B[0]
    instance   POWERLED.count_off_latmux_7 (cell mux)
    output pin POWERLED.count_off_latmux_7/OUT[0]
    net        POWERLED.count_off[2]
    input  pin POWERLED.un34_clk_100khz_1/I[0]
    instance   POWERLED.un34_clk_100khz_1 (cell and)
    output pin POWERLED.un34_clk_100khz_1/OUT
    net        POWERLED.un34_clk_100khz_1
    input  pin POWERLED.un34_clk_100khz_9/I[0]
    instance   POWERLED.un34_clk_100khz_9 (cell and)
    output pin POWERLED.un34_clk_100khz_9/OUT
    net        POWERLED.un34_clk_100khz_9
    input  pin POWERLED.un34_clk_100khz_13/I[0]
    instance   POWERLED.un34_clk_100khz_13 (cell and)
    output pin POWERLED.un34_clk_100khz_13/OUT
    net        POWERLED.un34_clk_100khz_13
    input  pin POWERLED.un34_clk_100khz/I[0]
    instance   POWERLED.un34_clk_100khz (cell and)
    output pin POWERLED.un34_clk_100khz/OUT
    net        POWERLED.un34_clk_100khz
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_o2 (cell or)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_o2/OUT
    net        N_176
    input  pin POWERLED.un1_func_state25_4_i_a2_2_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_a2_2_0 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2_2_0/OUT
    net        N_290_2
    input  pin POWERLED.un1_func_state25_4_i_a2/I[1]
    instance   POWERLED.un1_func_state25_4_i_a2 (cell and)
    output pin POWERLED.un1_func_state25_4_i_a2/OUT
    net        N_290
    input  pin POWERLED.un1_func_state25_4_i_o3_0/I[1]
    instance   POWERLED.un1_func_state25_4_i_o3_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_0/OUT
    net        N_139_1_N
    input  pin POWERLED.un1_func_state25_4_i_o3_3/I[0]
    instance   POWERLED.un1_func_state25_4_i_o3_3 (cell or)
    output pin POWERLED.un1_func_state25_4_i_o3_3/OUT
    net        N_139_N
    input  pin POWERLED.un1_func_state25_4_i_0/I[0]
    instance   POWERLED.un1_func_state25_4_i_0 (cell or)
    output pin POWERLED.un1_func_state25_4_i_0/OUT
    net        N_121_f0
    input  pin POWERLED.N_121_f0_i/I[0]
    instance   POWERLED.N_121_f0_i (cell inv)
    output pin POWERLED.N_121_f0_i/OUT[0]
    net        N_121_f0_i
    input  pin POWERLED.count_clk_en/I[0]
    instance   POWERLED.count_clk_en (cell and)
    output pin POWERLED.count_clk_en/OUT
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_fb_6/SEL
    instance   POWERLED.count_clk_fb_6 (cell mux)
    output pin POWERLED.count_clk_fb_6/OUT[0]
    net        POWERLED.count_clk_fb_6
    input  pin POWERLED.count_clk_latmux_6/B[0]
    instance   POWERLED.count_clk_latmux_6 (cell mux)
    output pin POWERLED.count_clk_latmux_6/OUT[0]
    net        POWERLED.count_clk[2]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[3]
95) instance POWERLED.count_clk_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[3] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[3]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[3]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[3]
    net        POWERLED.un1_count_clk_2[3]
    input  pin POWERLED.count_clk_1[3]/I[1]
    instance   POWERLED.count_clk_1[3] (cell and)
    output pin POWERLED.count_clk_1[3]/OUT
    net        POWERLED.count_clk_1[3]
    input  pin POWERLED.count_clk_fb_5/B[0]
    instance   POWERLED.count_clk_fb_5 (cell mux)
    output pin POWERLED.count_clk_fb_5/OUT[0]
    net        POWERLED.count_clk_fb_5
    input  pin POWERLED.count_clk_latmux_5/B[0]
    instance   POWERLED.count_clk_latmux_5 (cell mux)
    output pin POWERLED.count_clk_latmux_5/OUT[0]
    net        POWERLED.count_clk[3]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[4]
96) instance POWERLED.count_clk_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[4] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[4]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[4]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[5]
    net        POWERLED.un1_count_clk_2[5]
    input  pin POWERLED.count_clk_1[5]/I[1]
    instance   POWERLED.count_clk_1[5] (cell and)
    output pin POWERLED.count_clk_1[5]/OUT
    net        POWERLED.count_clk_1[5]
    input  pin POWERLED.count_clk_fb_3/B[0]
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
    input  pin POWERLED.count_clk_i[5]/I[0]
    instance   POWERLED.count_clk_i[5] (cell inv)
    output pin POWERLED.count_clk_i[5]/OUT[0]
    net        POWERLED.count_clk_i_3[5]
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/I[1]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_6/OUT
    net        N_377
    input  pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_0/I[0]
    instance   POWERLED.un1_count_off_0_sqmuxa_4_i_a2_0 (cell and)
    output pin POWERLED.un1_count_off_0_sqmuxa_4_i_a2_0/OUT
    net        N_383
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a2_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a2_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a2_0/OUT
    net        N_332
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_o2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_o2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_o2/OUT
    net        N_177
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_a3_0 (cell and)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_a3_0/OUT
    net        N_286
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_2/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_2 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_2/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_2
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_3/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_3 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_3/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0_3
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0/I[1]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0 (cell or)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0/OUT
    net        POWERLED.un1_count_clk_1_sqmuxa_0
    input  pin POWERLED.un1_count_clk_1_sqmuxa_0_i/I[0]
    instance   POWERLED.un1_count_clk_1_sqmuxa_0_i (cell inv)
    output pin POWERLED.un1_count_clk_1_sqmuxa_0_i/OUT[0]
    net        POWERLED.un1_count_clk_1_sqmuxa_0_i_3
    input  pin POWERLED.count_clk_1[4]/I[0]
    instance   POWERLED.count_clk_1[4] (cell and)
    output pin POWERLED.count_clk_1[4]/OUT
    net        POWERLED.count_clk_1[4]
    input  pin POWERLED.count_clk_fb_4/B[0]
    instance   POWERLED.count_clk_fb_4 (cell mux)
    output pin POWERLED.count_clk_fb_4/OUT[0]
    net        POWERLED.count_clk_fb_4
    input  pin POWERLED.count_clk_latmux_4/B[0]
    instance   POWERLED.count_clk_latmux_4 (cell mux)
    output pin POWERLED.count_clk_latmux_4/OUT[0]
    net        POWERLED.count_clk[4]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[5]
97) instance POWERLED.count_clk_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[5] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[5]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[5]
    net        POWERLED.un1_count_clk_2[5]
    input  pin POWERLED.count_clk_1[5]/I[1]
    instance   POWERLED.count_clk_1[5] (cell and)
    output pin POWERLED.count_clk_1[5]/OUT
    net        POWERLED.count_clk_1[5]
    input  pin POWERLED.count_clk_fb_3/B[0]
    instance   POWERLED.count_clk_fb_3 (cell mux)
    output pin POWERLED.count_clk_fb_3/OUT[0]
    net        POWERLED.count_clk_fb_3
    input  pin POWERLED.count_clk_latmux_3/B[0]
    instance   POWERLED.count_clk_latmux_3 (cell mux)
    output pin POWERLED.count_clk_latmux_3/OUT[0]
    net        POWERLED.count_clk[5]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[6]
98) instance POWERLED.count_clk_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[6] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[6]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[6]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[6]
    net        POWERLED.un1_count_clk_2[6]
    input  pin POWERLED.count_clk_1[6]/I[1]
    instance   POWERLED.count_clk_1[6] (cell and)
    output pin POWERLED.count_clk_1[6]/OUT
    net        POWERLED.count_clk_1[6]
    input  pin POWERLED.count_clk_fb_2/B[0]
    instance   POWERLED.count_clk_fb_2 (cell mux)
    output pin POWERLED.count_clk_fb_2/OUT[0]
    net        POWERLED.count_clk_fb_2
    input  pin POWERLED.count_clk_latmux_2/B[0]
    instance   POWERLED.count_clk_latmux_2 (cell mux)
    output pin POWERLED.count_clk_latmux_2/OUT[0]
    net        POWERLED.count_clk[6]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[7]
99) instance POWERLED.count_clk_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[7] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[7]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[7]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[7]
    net        POWERLED.un1_count_clk_2[7]
    input  pin POWERLED.count_clk_1[7]/I[1]
    instance   POWERLED.count_clk_1[7] (cell and)
    output pin POWERLED.count_clk_1[7]/OUT
    net        POWERLED.count_clk_1[7]
    input  pin POWERLED.count_clk_fb_1/B[0]
    instance   POWERLED.count_clk_fb_1 (cell mux)
    output pin POWERLED.count_clk_fb_1/OUT[0]
    net        POWERLED.count_clk_fb_1
    input  pin POWERLED.count_clk_latmux_1/B[0]
    instance   POWERLED.count_clk_latmux_1 (cell mux)
    output pin POWERLED.count_clk_latmux_1/OUT[0]
    net        POWERLED.count_clk[7]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[8]
100) instance POWERLED.count_clk_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[8] (in view: work.TOP(bdf_type))
    net        POWERLED.count_clk[8]
    input  pin POWERLED.un1_count_clk_2[15:0]/D0[8]
    instance   POWERLED.un1_count_clk_2[15:0] (cell add)
    output pin POWERLED.un1_count_clk_2[15:0]/OUT[8]
    net        POWERLED.un1_count_clk_2[8]
    input  pin POWERLED.count_clk_1[8]/I[1]
    instance   POWERLED.count_clk_1[8] (cell and)
    output pin POWERLED.count_clk_1[8]/OUT
    net        POWERLED.count_clk_1[8]
    input  pin POWERLED.count_clk_fb_0/B[0]
    instance   POWERLED.count_clk_fb_0 (cell mux)
    output pin POWERLED.count_clk_fb_0/OUT[0]
    net        POWERLED.count_clk_fb_0
    input  pin POWERLED.count_clk_latmux_0/B[0]
    instance   POWERLED.count_clk_latmux_0 (cell mux)
    output pin POWERLED.count_clk_latmux_0/OUT[0]
    net        POWERLED.count_clk[8]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[9]
101) instance POWERLED.count_clk_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_352
102) instance POWERLED.un1_count_off_0_sqmuxa_4_i_a2 (in view: work.TOP(bdf_type)), output net N_352 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[10]
103) instance POWERLED.count_clk_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[11]
104) instance POWERLED.count_clk_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[12]
105) instance POWERLED.count_clk_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[13]
106) instance POWERLED.count_clk_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[14]
107) instance POWERLED.count_clk_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_clk[15]
108) instance POWERLED.count_clk_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count_clk[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net N_176
109) instance POWERLED.un1_count_off_0_sqmuxa_4_i_o2 (in view: work.TOP(bdf_type)), output net N_176 (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[0]
110) instance POWERLED.count_off_latmux_5 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[0] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[1]
111) instance POWERLED.count_off_latmux_6 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[1] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[2]
112) instance POWERLED.count_off_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[2] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[3]
113) instance POWERLED.count_off_latmux_8 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[3] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[4]
114) instance POWERLED.count_off_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[4] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[5]
115) instance POWERLED.count_off_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[5] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[6]
116) instance POWERLED.count_off_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[6] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[7]
117) instance POWERLED.count_off_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[7] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[8]
118) instance POWERLED.count_off_latmux_13 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[9]
119) instance POWERLED.count_off_latmux_14 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[10]
120) instance POWERLED.count_off_latmux (in view: work.TOP(bdf_type)), output net POWERLED.count_off[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[11]
121) instance POWERLED.count_off_latmux_0 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[12]
122) instance POWERLED.count_off_latmux_1 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[13]
123) instance POWERLED.count_off_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[14]
124) instance POWERLED.count_off_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[14] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.count_off[15]
125) instance POWERLED.count_off_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.count_off[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[8]
126) instance POWERLED.dutycycle_latmux_3 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[8] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[13]
127) instance POWERLED.dutycycle_latmux_10 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[13] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[9]
128) instance POWERLED.dutycycle_latmux_2 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[9] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[10]
129) instance POWERLED.dutycycle_latmux_4 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[10] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[11]
130) instance POWERLED.dutycycle_latmux_7 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[11] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[12]
131) instance POWERLED.dutycycle_latmux_9 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[12] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[15]
132) instance POWERLED.dutycycle_latmux_12 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[15] (in view: work.TOP(bdf_type))
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.dutycycle[14]
133) instance POWERLED.dutycycle_latmux_11 (in view: work.TOP(bdf_type)), output net POWERLED.dutycycle[14] (in view: work.TOP(bdf_type))
End of loops

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 141MB peak: 145MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 142MB peak: 145MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 147MB peak: 147MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 146MB peak: 148MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 146MB peak: 148MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 164MB peak: 166MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		   -13.30ns		 935 /       218
   2		0h:00m:05s		   -13.30ns		 924 /       218
   3		0h:00m:05s		   -12.01ns		 925 /       218
   4		0h:00m:05s		   -11.84ns		 925 /       218
   5		0h:00m:05s		   -11.84ns		 925 /       218
   6		0h:00m:05s		   -11.84ns		 926 /       218
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Replicating instance POWERLED.func_m2_0_a2 (in view: work.TOP(bdf_type)) with 38 loads 1 time to improve timing.
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Replicating instance RSMRST_PWRGD.RSMRSTn_2 (in view: work.TOP(bdf_type)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Replicating instance COUNTER.tmp_0 (in view: work.TOP(bdf_type)) with 36 loads 2 times to improve timing.
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":137:3:137:6|Replicating instance POWERLED.curr_state_3_i_m2[0] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Replicating instance POWERLED.g0_2 (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   7		0h:00m:06s		   -10.18ns		 953 /       222
   8		0h:00m:06s		   -10.18ns		 953 /       222


   9		0h:00m:06s		    -9.68ns		 955 /       222
  10		0h:00m:06s		    -9.68ns		 955 /       222
  11		0h:00m:06s		    -9.68ns		 955 /       222
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_o2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.N_9_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":414:16:414:60|Unbuffered I/O POWERLED.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O HDA_STRAP.m4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":414:16:414:60|Unbuffered I/O POWERLED.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":426:20:426:45|Unbuffered I/O POWERLED.VCCST_EN_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_set_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd_1_sqmuxa_i_i_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":56:3:56:6|Unbuffered I/O VPP_VDDQ.un1_curr_state12_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":56:3:56:6|Unbuffered I/O VPP_VDDQ.curr_state_7_0_a3_0_a2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O HDA_STRAP.m14_bm which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_x1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_4_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_m1_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m2_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_a2_5_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_a2_6_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_4_i_a2_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_o2_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.un1_curr_state_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":47:9:47:19|Unbuffered I/O DSW_PWRGD.DSW_PWROK_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.un1_curr_state10 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd_1_sqmuxa_i_i_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m4_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.N_53_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.N_55_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":56:3:56:6|Unbuffered I/O VPP_VDDQ.un1_curr_state12_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":56:3:56:6|Unbuffered I/O VPP_VDDQ.curr_state_7_0_a3_0_a2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.un1_curr_state_210_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m2_0_a2_iso which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.g0_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_a2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.un1_clk_100khz_2_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_8 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_9 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_10 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_11 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_12 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_13 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_14 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_0_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":160:4:160:17|Unbuffered I/O POWERLED.pwm_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.curr_state_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2_latmux which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.G_9 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_mx which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m2_0_a2_iso which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_m2_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_34_0_a4_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_14_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_25_and_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_x1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_a2_6_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_m1_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_m1_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":421:19:421:44|Unbuffered I/O POWERLED.slp_s3n_signal_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_m2_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_34_0_a4_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_14_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_a2_6_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_o2_4_N_3L3_x0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_m1_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_m3_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_o2_4_N_3L3_x1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m2_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":426:20:426:45|Unbuffered I/O POWERLED.VCCST_EN_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.pwm_out which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.N_9_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":414:16:414:60|Unbuffered I/O POWERLED.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O HDA_STRAP.m4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m2_0_a2_iso which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_14_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_34_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.g0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O true which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_o2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.N_9_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":414:16:414:60|Unbuffered I/O POWERLED.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O HDA_STRAP.m4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":414:16:414:60|Unbuffered I/O POWERLED.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":426:20:426:45|Unbuffered I/O POWERLED.VCCST_EN_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_set_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd_1_sqmuxa_i_i_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":56:3:56:6|Unbuffered I/O VPP_VDDQ.un1_curr_state12_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":56:3:56:6|Unbuffered I/O VPP_VDDQ.curr_state_7_0_a3_0_a2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_6_0_o_POWERLED.un1_func_state25_6_0_a2_1_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O HDA_STRAP.m14_bm which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_x1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_4_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_m1_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m2_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_a2_5_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_a2_6_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_func_state25_4_i_a2_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_o2_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.un1_curr_state_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.curr_state_7_1_0_.m6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":47:9:47:19|Unbuffered I/O DSW_PWRGD.DSW_PWROK_0_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":44:3:44:6|Unbuffered I/O DSW_PWRGD.un1_curr_state10 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd_1_sqmuxa_i_i_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m4_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":99:3:99:6|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.m6_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.N_53_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2_4_1_0_.N_55_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":56:3:56:6|Unbuffered I/O VPP_VDDQ.un1_curr_state12_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":56:3:56:6|Unbuffered I/O VPP_VDDQ.curr_state_7_0_a3_0_a2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.un1_curr_state_210_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":44:22:44:55|Unbuffered I/O VPP_VDDQ.un1_vddq_en which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O VPP_VDDQ.un2_vpp_en_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m2_0_a2_iso which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.g0_i_a3_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":119:4:119:19|Unbuffered I/O PCH_PWRGD.count_0_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m0_0_a2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.un1_clk_100khz_2_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_5 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_6 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_7 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_8 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_9 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2_latmux_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_10 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_11 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_12 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_13 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_latmux_14 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count_0_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":160:4:160:17|Unbuffered I/O POWERLED.pwm_out_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.curr_state_latmux which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2_latmux which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.G_9 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_mx which could cause problems in P&R 
@W: FX689 :"c:\lscc\icecube2.2020.12\synpbase\lib\vhd\std.vhd":1:1:1:2|Unbuffered I/O false which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":150:9:150:29|Unbuffered I/O POWERLED.un85_clk_100khz_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":48:8:48:20|Unbuffered I/O COUNTER.un4_counter_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:48|Unbuffered I/O POWERLED.un1_dutycycle_53_cry_16_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":57:15:57:23|Unbuffered I/O RSMRST_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":114:15:114:23|Unbuffered I/O PCH_PWRGD.un2_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":62:20:62:28|Unbuffered I/O DSW_PWRGD.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":40:15:40:23|Unbuffered I/O HDA_STRAP.un1_count_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_15_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_16_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_17_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_18_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_19_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_20_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_21_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_22_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_23_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_24_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_25_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_26_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_27_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_28_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_29_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":47:15:47:25|Unbuffered I/O COUNTER.counter_1_cry_30_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":115:20:115:30|Unbuffered I/O VPP_VDDQ.un1_count_2_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":78:15:78:23|Unbuffered I/O VPP_VDDQ.un1_count_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un131_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un138_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un145_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un152_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un159_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un166_sum_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un47_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un54_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un61_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un68_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un75_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un82_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un89_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un96_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un103_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un110_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un117_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Unbuffered I/O POWERLED.un1_onclocks.if_generate_plusmult1_un124_sum_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":46:21:46:33|Unbuffered I/O POWERLED.un1_count_clk_2_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":74:21:74:33|Unbuffered I/O POWERLED.un3_count_off_1_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_1_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_2_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_3_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_4_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_5_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_6_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_7_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_8_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_9_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_10_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_11_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_12_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_13_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":143:15:143:23|Unbuffered I/O POWERLED.un1_count_cry_14_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_0_c which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_1_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_2_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_5_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_6_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_9_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_11_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_12_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_13_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_dutycycle_94_cry_14_s which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m2_0_a2_iso which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_m2_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_34_0_a4_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_14_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_25_and_i_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_0_x1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_a2_6_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_m1_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_m1_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":421:19:421:44|Unbuffered I/O POWERLED.slp_s3n_signal_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_m2_0_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_34_0_a4_0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_14_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2_1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk_en_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_a2_6_sx which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_o2_4_N_3L3_x0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_m1_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_1_0_iv_i_a2_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_state_0_sqmuxa_0_o2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.un1_count_clk_1_sqmuxa_0_m3_e which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_ss0_i_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_o2_4_N_3L3_x1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m2_0_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":426:20:426:45|Unbuffered I/O POWERLED.VCCST_EN_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":29:27:29:100|Unbuffered I/O RSMRST_PWRGD.un6_rsmrst_pwrgd which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O SLP_SUSn_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[27] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[28] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[29] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[30] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[31] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[18] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[19] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[20] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[21] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[22] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[23] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[24] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[25] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[26] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[16] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[17] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.curr_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.curr_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.curr_state_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.count[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":97:2:97:3|Unbuffered I/O PCH_PWRGD.delayed_vccin_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_ok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":98:2:98:3|Unbuffered I/O VPP_VDDQ.count_2[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_clk[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[7] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[8] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[9] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[0] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[11] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[12] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[13] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[14] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[15] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.pwm_out which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.count_off[10] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vpp_vddq.vhd":55:2:55:3|Unbuffered I/O VPP_VDDQ.delayed_vddq_pwrgd which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0_fast which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Unbuffered I/O COUNTER.tmp_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\pch_pwrok.vhd":78:24:78:65|Unbuffered I/O PCH_PWRGD.un1_pch_pwrok which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.N_9_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":414:16:414:60|Unbuffered I/O POWERLED.VCCST_PWRGD which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O HDA_STRAP.m4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Unbuffered I/O RSMRST_PWRGD.RSMRSTn_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m2_0_a2_iso which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Unbuffered I/O POWERLED.func_m2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.dutycycle_eena_14_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_34_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.un1_count_off_0_sqmuxa_4_i_a2_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_en which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.func_state_1_m2s2_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_52_and_i_a2_0 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Unbuffered I/O POWERLED.g0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\top.vhd":452:1:452:8|Unbuffered I/O POWERLED.un1_clk_100khz_51_and_i_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O POWERLED.slp_s3n_signal_i which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\dsw_pwrok.vhd":43:2:43:3|Unbuffered I/O DSW_PWRGD.DSW_PWROK which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\vccin_en.vhd":30:22:30:151|Unbuffered I/O VCCIN_PWRGD.un10_output_3 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Unbuffered I/O POWERLED.g0_2 which could cause problems in P&R 
@W: FX689 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\hda_strap.vhd":24:2:24:3|Unbuffered I/O HDA_STRAP.HDA_SDO_ATP which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net N_29.
@N: FX1017 :|SB_GB inserted on the net N_570.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 170MB peak: 171MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 170MB peak: 171MB)

@N: MT611 :|Automatically generated clock counter_block|tmp_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 222 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
187 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance           
--------------------------------------------------------------------------------------------------
@K:CKID0001       FPGA_OSC            port                   222        PCH_PWRGD.delayed_vccin_ok
==================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 142MB peak: 171MB)

Writing Analyst data base C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\synwork\SBCTI22WORK3_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 168MB peak: 171MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 169MB peak: 172MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 167MB peak: 172MB)

Warning: Found 128 combinational loops!
         Loop details will only be printed for 100 loops.
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_0_sqmuxa_i
1) instance curr_state_RNIE5D5[0] (in view: work.powerled_block(netlist)), output net count_0_sqmuxa_i (in view: work.powerled_block(netlist))
    net        POWERLED.count_0_sqmuxa_i
    input  pin POWERLED.un1_count_cry_7_c_RNIHE69/I0
    instance   POWERLED.un1_count_cry_7_c_RNIHE69 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_7_c_RNIHE69/O
    net        POWERLED.count_1[8]
    input  pin POWERLED.count_RNI81MN[8]/I1
    instance   POWERLED.count_RNI81MN[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI81MN[8]/O
    net        POWERLED.count[8]
    input  pin POWERLED.count_RNI[8]/I0
    instance   POWERLED.count_RNI[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI[8]/O
    net        POWERLED.count_RNI[8]
    input  pin POWERLED.curr_state_RNIE5D5[0]/I0
    instance   POWERLED.curr_state_RNIE5D5[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNIE5D5[0]/O
    net        POWERLED.count_0_sqmuxa_i
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[8]
2) instance count_RNI81MN[8] (in view: work.powerled_block(netlist)), output net count[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count[8]
    input  pin POWERLED.un1_count_cry_7_c_RNIHE69/I1
    instance   POWERLED.un1_count_cry_7_c_RNIHE69 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_7_c_RNIHE69/O
    net        POWERLED.count_1[8]
    input  pin POWERLED.count_RNI81MN[8]/I1
    instance   POWERLED.count_RNI81MN[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI81MN[8]/O
    net        POWERLED.count[8]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[7]
3) instance count_RNI6UKN[7] (in view: work.powerled_block(netlist)), output net count[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count[7]
    input  pin POWERLED.un1_count_cry_6_c_RNIGC59/I1
    instance   POWERLED.un1_count_cry_6_c_RNIGC59 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_6_c_RNIGC59/O
    net        POWERLED.count_1[7]
    input  pin POWERLED.count_RNI6UKN[7]/I1
    instance   POWERLED.count_RNI6UKN[7] (cell SB_LUT4)
    output pin POWERLED.count_RNI6UKN[7]/O
    net        POWERLED.count[7]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[6]
4) instance count_RNI4RJN[6] (in view: work.powerled_block(netlist)), output net count[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count[6]
    input  pin POWERLED.un1_count_cry_5_c_RNIFA49/I1
    instance   POWERLED.un1_count_cry_5_c_RNIFA49 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_5_c_RNIFA49/O
    net        POWERLED.count_1[6]
    input  pin POWERLED.count_RNI4RJN[6]/I1
    instance   POWERLED.count_RNI4RJN[6] (cell SB_LUT4)
    output pin POWERLED.count_RNI4RJN[6]/O
    net        POWERLED.count[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[5]
5) instance count_RNI2OIN[5] (in view: work.powerled_block(netlist)), output net count[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count[5]
    input  pin POWERLED.un1_count_cry_4_c_RNIE839/I1
    instance   POWERLED.un1_count_cry_4_c_RNIE839 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_4_c_RNIE839/O
    net        POWERLED.count_1[5]
    input  pin POWERLED.count_RNI2OIN[5]/I1
    instance   POWERLED.count_RNI2OIN[5] (cell SB_LUT4)
    output pin POWERLED.count_RNI2OIN[5]/O
    net        POWERLED.count[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[4]
6) instance count_RNI0LHN[4] (in view: work.powerled_block(netlist)), output net count[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count[4]
    input  pin POWERLED.un1_count_cry_3_c_RNID629/I1
    instance   POWERLED.un1_count_cry_3_c_RNID629 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_3_c_RNID629/O
    net        POWERLED.count_1[4]
    input  pin POWERLED.count_RNI0LHN[4]/I1
    instance   POWERLED.count_RNI0LHN[4] (cell SB_LUT4)
    output pin POWERLED.count_RNI0LHN[4]/O
    net        POWERLED.count[4]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[3]
7) instance count_RNIUHGN[3] (in view: work.powerled_block(netlist)), output net count[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count[3]
    input  pin POWERLED.un1_count_cry_2_c_RNIC419/I1
    instance   POWERLED.un1_count_cry_2_c_RNIC419 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_2_c_RNIC419/O
    net        POWERLED.count_1[3]
    input  pin POWERLED.count_RNIUHGN[3]/I1
    instance   POWERLED.count_RNIUHGN[3] (cell SB_LUT4)
    output pin POWERLED.count_RNIUHGN[3]/O
    net        POWERLED.count[3]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[2]
8) instance count_RNISEFN[2] (in view: work.powerled_block(netlist)), output net count[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count[2]
    input  pin POWERLED.un1_count_cry_1_c_RNIB209/I1
    instance   POWERLED.un1_count_cry_1_c_RNIB209 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_1_c_RNIB209/O
    net        POWERLED.count_1[2]
    input  pin POWERLED.count_RNISEFN[2]/I1
    instance   POWERLED.count_RNISEFN[2] (cell SB_LUT4)
    output pin POWERLED.count_RNISEFN[2]/O
    net        POWERLED.count[2]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[1]
9) instance count_RNIGBFE[1] (in view: work.powerled_block(netlist)), output net count[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count[1]
    input  pin POWERLED.count_RNI[1]/I0
    instance   POWERLED.count_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_RNI[1]/O
    net        POWERLED.count_1[1]
    input  pin POWERLED.count_RNIGBFE[1]/I1
    instance   POWERLED.count_RNIGBFE[1] (cell SB_LUT4)
    output pin POWERLED.count_RNIGBFE[1]/O
    net        POWERLED.count[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[0]
10) instance count_RNIFAFE[0] (in view: work.powerled_block(netlist)), output net count[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count[0]
    input  pin POWERLED.count_RNI[1]/I1
    instance   POWERLED.count_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_RNI[1]/O
    net        POWERLED.count_1[1]
    input  pin POWERLED.count_RNIGBFE[1]/I1
    instance   POWERLED.count_RNIGBFE[1] (cell SB_LUT4)
    output pin POWERLED.count_RNIGBFE[1]/O
    net        POWERLED.count[1]
    input  pin POWERLED.un1_count_cry_1_c/I0
    instance   POWERLED.un1_count_cry_1_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_1_c/CO
    net        POWERLED.un1_count_cry_1
    input  pin POWERLED.un1_count_cry_1_c_RNIB209/I3
    instance   POWERLED.un1_count_cry_1_c_RNIB209 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_1_c_RNIB209/O
    net        POWERLED.count_1[2]
    input  pin POWERLED.count_RNISEFN[2]/I1
    instance   POWERLED.count_RNISEFN[2] (cell SB_LUT4)
    output pin POWERLED.count_RNISEFN[2]/O
    net        POWERLED.count[2]
    input  pin POWERLED.un1_count_cry_2_c/I0
    instance   POWERLED.un1_count_cry_2_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_2_c/CO
    net        POWERLED.un1_count_cry_2
    input  pin POWERLED.un1_count_cry_2_c_RNIC419/I3
    instance   POWERLED.un1_count_cry_2_c_RNIC419 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_2_c_RNIC419/O
    net        POWERLED.count_1[3]
    input  pin POWERLED.count_RNIUHGN[3]/I1
    instance   POWERLED.count_RNIUHGN[3] (cell SB_LUT4)
    output pin POWERLED.count_RNIUHGN[3]/O
    net        POWERLED.count[3]
    input  pin POWERLED.un1_count_cry_3_c/I0
    instance   POWERLED.un1_count_cry_3_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_3_c/CO
    net        POWERLED.un1_count_cry_3
    input  pin POWERLED.un1_count_cry_3_c_RNID629/I3
    instance   POWERLED.un1_count_cry_3_c_RNID629 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_3_c_RNID629/O
    net        POWERLED.count_1[4]
    input  pin POWERLED.count_RNI0LHN[4]/I1
    instance   POWERLED.count_RNI0LHN[4] (cell SB_LUT4)
    output pin POWERLED.count_RNI0LHN[4]/O
    net        POWERLED.count[4]
    input  pin POWERLED.un1_count_cry_4_c/I0
    instance   POWERLED.un1_count_cry_4_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_4_c/CO
    net        POWERLED.un1_count_cry_4
    input  pin POWERLED.un1_count_cry_4_c_RNIE839/I3
    instance   POWERLED.un1_count_cry_4_c_RNIE839 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_4_c_RNIE839/O
    net        POWERLED.count_1[5]
    input  pin POWERLED.count_RNI2OIN[5]/I1
    instance   POWERLED.count_RNI2OIN[5] (cell SB_LUT4)
    output pin POWERLED.count_RNI2OIN[5]/O
    net        POWERLED.count[5]
    input  pin POWERLED.un1_count_cry_5_c/I0
    instance   POWERLED.un1_count_cry_5_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_5_c/CO
    net        POWERLED.un1_count_cry_5
    input  pin POWERLED.un1_count_cry_5_c_RNIFA49/I3
    instance   POWERLED.un1_count_cry_5_c_RNIFA49 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_5_c_RNIFA49/O
    net        POWERLED.count_1[6]
    input  pin POWERLED.count_RNI4RJN[6]/I1
    instance   POWERLED.count_RNI4RJN[6] (cell SB_LUT4)
    output pin POWERLED.count_RNI4RJN[6]/O
    net        POWERLED.count[6]
    input  pin POWERLED.un1_count_cry_6_c/I0
    instance   POWERLED.un1_count_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_6_c/CO
    net        POWERLED.un1_count_cry_6
    input  pin POWERLED.un1_count_cry_6_c_RNIGC59/I3
    instance   POWERLED.un1_count_cry_6_c_RNIGC59 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_6_c_RNIGC59/O
    net        POWERLED.count_1[7]
    input  pin POWERLED.count_RNI6UKN[7]/I1
    instance   POWERLED.count_RNI6UKN[7] (cell SB_LUT4)
    output pin POWERLED.count_RNI6UKN[7]/O
    net        POWERLED.count[7]
    input  pin POWERLED.un1_count_cry_7_c/I0
    instance   POWERLED.un1_count_cry_7_c (cell SB_CARRY)
    output pin POWERLED.un1_count_cry_7_c/CO
    net        POWERLED.un1_count_cry_7
    input  pin POWERLED.un1_count_cry_7_c_RNIHE69/I3
    instance   POWERLED.un1_count_cry_7_c_RNIHE69 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_7_c_RNIHE69/O
    net        POWERLED.count_1[8]
    input  pin POWERLED.count_RNI81MN[8]/I1
    instance   POWERLED.count_RNI81MN[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI81MN[8]/O
    net        POWERLED.count[8]
    input  pin POWERLED.count_RNI[8]/I0
    instance   POWERLED.count_RNI[8] (cell SB_LUT4)
    output pin POWERLED.count_RNI[8]/O
    net        POWERLED.count_RNI[8]
    input  pin POWERLED.curr_state_RNIE5D5[0]/I0
    instance   POWERLED.curr_state_RNIE5D5[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNIE5D5[0]/O
    net        POWERLED.count_0_sqmuxa_i
    input  pin POWERLED.count_RNI[0]/I0
    instance   POWERLED.count_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_RNI[0]/O
    net        POWERLED.count_1[0]
    input  pin POWERLED.count_RNIFAFE[0]/I1
    instance   POWERLED.count_RNIFAFE[0] (cell SB_LUT4)
    output pin POWERLED.count_RNIFAFE[0]/O
    net        POWERLED.count[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[9]
11) instance count_RNIA4NN[9] (in view: work.powerled_block(netlist)), output net count[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count[9]
    input  pin POWERLED.un1_count_cry_8_c_RNIIG79/I1
    instance   POWERLED.un1_count_cry_8_c_RNIIG79 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_8_c_RNIIG79/O
    net        POWERLED.count_1[9]
    input  pin POWERLED.count_RNIA4NN[9]/I1
    instance   POWERLED.count_RNIA4NN[9] (cell SB_LUT4)
    output pin POWERLED.count_RNIA4NN[9]/O
    net        POWERLED.count[9]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[14]
12) instance count_RNI2P7O[14] (in view: work.powerled_block(netlist)), output net count[14] (in view: work.powerled_block(netlist))
    net        POWERLED.count[14]
    input  pin POWERLED.un1_count_cry_13_c_RNIUIJ7/I1
    instance   POWERLED.un1_count_cry_13_c_RNIUIJ7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_13_c_RNIUIJ7/O
    net        POWERLED.un1_count_cry_13_c_RNIUIJ7
    input  pin POWERLED.count_RNI2P7O[14]/I1
    instance   POWERLED.count_RNI2P7O[14] (cell SB_LUT4)
    output pin POWERLED.count_RNI2P7O[14]/O
    net        POWERLED.count[14]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[13]
13) instance count_RNI0M6O[13] (in view: work.powerled_block(netlist)), output net count[13] (in view: work.powerled_block(netlist))
    net        POWERLED.count[13]
    input  pin POWERLED.un1_count_cry_12_c_RNITGI7/I1
    instance   POWERLED.un1_count_cry_12_c_RNITGI7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_12_c_RNITGI7/O
    net        POWERLED.count_1[13]
    input  pin POWERLED.count_RNI0M6O[13]/I1
    instance   POWERLED.count_RNI0M6O[13] (cell SB_LUT4)
    output pin POWERLED.count_RNI0M6O[13]/O
    net        POWERLED.count[13]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[12]
14) instance count_RNIUI5O[12] (in view: work.powerled_block(netlist)), output net count[12] (in view: work.powerled_block(netlist))
    net        POWERLED.count[12]
    input  pin POWERLED.un1_count_cry_11_c_RNISEH7/I1
    instance   POWERLED.un1_count_cry_11_c_RNISEH7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_11_c_RNISEH7/O
    net        POWERLED.count_1[12]
    input  pin POWERLED.count_RNIUI5O[12]/I1
    instance   POWERLED.count_RNIUI5O[12] (cell SB_LUT4)
    output pin POWERLED.count_RNIUI5O[12]/O
    net        POWERLED.count[12]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[11]
15) instance count_RNISF4O[11] (in view: work.powerled_block(netlist)), output net count[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count[11]
    input  pin POWERLED.un1_count_cry_10_c_RNIRCG7/I1
    instance   POWERLED.un1_count_cry_10_c_RNIRCG7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_10_c_RNIRCG7/O
    net        POWERLED.count_1[11]
    input  pin POWERLED.count_RNISF4O[11]/I1
    instance   POWERLED.count_RNISF4O[11] (cell SB_LUT4)
    output pin POWERLED.count_RNISF4O[11]/O
    net        POWERLED.count[11]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[10]
16) instance count_RNIJKSP[10] (in view: work.powerled_block(netlist)), output net count[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count[10]
    input  pin POWERLED.un1_count_cry_9_c_RNIJI89/I1
    instance   POWERLED.un1_count_cry_9_c_RNIJI89 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_9_c_RNIJI89/O
    net        POWERLED.count_1[10]
    input  pin POWERLED.count_RNIJKSP[10]/I1
    instance   POWERLED.count_RNIJKSP[10] (cell SB_LUT4)
    output pin POWERLED.count_RNIJKSP[10]/O
    net        POWERLED.count[10]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count[15]
17) instance count_RNI4S8O[15] (in view: work.powerled_block(netlist)), output net count[15] (in view: work.powerled_block(netlist))
    net        POWERLED.count[15]
    input  pin POWERLED.un1_count_cry_14_c_RNIVKK7/I0
    instance   POWERLED.un1_count_cry_14_c_RNIVKK7 (cell SB_LUT4)
    output pin POWERLED.un1_count_cry_14_c_RNIVKK7/O
    net        POWERLED.un1_count_cry_14_c_RNIVKK7
    input  pin POWERLED.count_RNI4S8O[15]/I1
    instance   POWERLED.count_RNI4S8O[15] (cell SB_LUT4)
    output pin POWERLED.count_RNI4S8O[15]/O
    net        POWERLED.count[15]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.curr_state[0]
18) instance curr_state_RNI2P6L[0] (in view: work.powerled_block(netlist)), output net curr_state[0] (in view: work.powerled_block(netlist))
    net        POWERLED.curr_state[0]
    input  pin POWERLED.un85_clk_100khz_cry_15_c_RNI/I1
    instance   POWERLED.un85_clk_100khz_cry_15_c_RNI (cell SB_LUT4)
    output pin POWERLED.un85_clk_100khz_cry_15_c_RNI/O
    net        POWERLED.curr_state_3[0]
    input  pin POWERLED.curr_state_RNI2P6L[0]/I1
    instance   POWERLED.curr_state_RNI2P6L[0] (cell SB_LUT4)
    output pin POWERLED.curr_state_RNI2P6L[0]/O
    net        POWERLED.curr_state[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_76
19) instance func_state_RNIN2PE3[1] (in view: work.powerled_block(netlist)), output net N_76 (in view: work.powerled_block(netlist))
    net        POWERLED.N_76
    input  pin POWERLED.func_state_RNI4CHA7[0]/I0
    instance   POWERLED.func_state_RNI4CHA7[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4CHA7[0]/O
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_RNIA20K9[0]/I1
    instance   POWERLED.func_state_RNIA20K9[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIA20K9[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_2216_i
    input  pin POWERLED.func_state_RNI_9[1]/I0
    instance   POWERLED.func_state_RNI_9[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_9[1]/O
    net        POWERLED.func_state_1_m2s2_i_a2_0_0
    input  pin POWERLED.func_state_RNIU2UT[1]/I0
    instance   POWERLED.func_state_RNIU2UT[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIU2UT[1]/O
    net        POWERLED.N_301
    input  pin POWERLED.func_state_RNIN2PE3[1]/I1
    instance   POWERLED.func_state_RNIN2PE3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIN2PE3[1]/O
    net        POWERLED.N_76
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state
20) instance func_state_RNIRD4EA[1] (in view: work.powerled_block(netlist)), output net func_state (in view: work.powerled_block(netlist))
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNI_2[1]/I0
    instance   POWERLED.func_state_RNI_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[1]/O
    net        POWERLED.func_state_RNI_2[1]
    input  pin POWERLED.func_state_RNI3VDK[0]/I0
    instance   POWERLED.func_state_RNI3VDK[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3VDK[0]/O
    net        POWERLED.N_297
    input  pin POWERLED.func_state_RNIRAVV2[0]/I0
    instance   POWERLED.func_state_RNIRAVV2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIRAVV2[0]/O
    net        POWERLED.func_state_RNIRAVV2[0]
    input  pin POWERLED.func_state_RNI4CHA7[0]/I1
    instance   POWERLED.func_state_RNI4CHA7[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4CHA7[0]/O
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_RNIA20K9[0]/I1
    instance   POWERLED.func_state_RNIA20K9[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIA20K9[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_2216_i
    input  pin POWERLED.func_state_RNI_9[1]/I0
    instance   POWERLED.func_state_RNI_9[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_9[1]/O
    net        POWERLED.func_state_1_m2s2_i_a2_0_0
    input  pin POWERLED.func_state_RNIU2UT[1]/I0
    instance   POWERLED.func_state_RNIU2UT[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIU2UT[1]/O
    net        POWERLED.N_301
    input  pin POWERLED.func_state_RNIN2PE3[1]/I1
    instance   POWERLED.func_state_RNIN2PE3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIN2PE3[1]/O
    net        POWERLED.N_76
    input  pin POWERLED.func_state_RNIKML48[1]/I0
    instance   POWERLED.func_state_RNIKML48[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIKML48[1]/O
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_RNIRD4EA[1]/I1
    instance   POWERLED.func_state_RNIRD4EA[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIRD4EA[1]/O
    net        POWERLED.func_state
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_0
21) instance func_state_RNIA20K9[0] (in view: work.powerled_block(netlist)), output net func_state_0 (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_1[0]/I1
    instance   POWERLED.func_state_RNI_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_1[0]/O
    net        POWERLED.func_state_RNI_1[0]
    input  pin POWERLED.func_state_RNIBQDB2[0]/I0
    instance   POWERLED.func_state_RNIBQDB2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBQDB2[0]/O
    net        POWERLED.func_state_RNIBQDB2[0]
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNI5DR1A[7]/I1
    instance   POWERLED.count_off_RNI5DR1A[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI5DR1A[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_2[1]/I1
    instance   POWERLED.func_state_RNI_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[1]/O
    net        POWERLED.func_state_RNI_2[1]
    input  pin POWERLED.func_state_RNI3VDK[0]/I0
    instance   POWERLED.func_state_RNI3VDK[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3VDK[0]/O
    net        POWERLED.N_297
    input  pin POWERLED.func_state_RNIRAVV2[0]/I0
    instance   POWERLED.func_state_RNIRAVV2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIRAVV2[0]/O
    net        POWERLED.func_state_RNIRAVV2[0]
    input  pin POWERLED.func_state_RNI4CHA7[0]/I1
    instance   POWERLED.func_state_RNI4CHA7[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4CHA7[0]/O
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_RNIA20K9[0]/I1
    instance   POWERLED.func_state_RNIA20K9[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIA20K9[0]/O
    net        POWERLED.func_state_0
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[1]
22) instance count_clk_RNIRG8B[1] (in view: work.powerled_block(netlist)), output net count_clk[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[1]
    input  pin POWERLED.count_clk_RNI[0]/I0
    instance   POWERLED.count_clk_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[0]/O
    net        POWERLED.count_clk_RNI[0]
    input  pin POWERLED.count_clk_RNIRG8B[1]/I1
    instance   POWERLED.count_clk_RNIRG8B[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIRG8B[1]/O
    net        POWERLED.count_clk[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_RNIH9594_0[1]
23) instance func_state_RNIH9594[1] (in view: work.powerled_block(netlist)), output net func_state_RNIH9594_0[1] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNIH9594_0[1]
    input  pin POWERLED.count_clk_RNI_0[0]/I0
    instance   POWERLED.count_clk_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[0]/O
    net        POWERLED.count_clk_RNI_0[0]
    input  pin POWERLED.count_clk_RNIQF8B[0]/I1
    instance   POWERLED.count_clk_RNIQF8B[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIQF8B[0]/O
    net        POWERLED.count_clk[0]
    input  pin POWERLED.count_clk_RNI[0]/I1
    instance   POWERLED.count_clk_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[0]/O
    net        POWERLED.count_clk_RNI[0]
    input  pin POWERLED.count_clk_RNIRG8B[1]/I1
    instance   POWERLED.count_clk_RNIRG8B[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIRG8B[1]/O
    net        POWERLED.count_clk[1]
    input  pin POWERLED.count_clk_RNI_0[1]/I0
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNIOGRS_1[1]/I0
    instance   POWERLED.func_state_RNIOGRS_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS_1[1]/O
    net        POWERLED.N_177
    input  pin POWERLED.func_state_RNIH9594[1]/I0
    instance   POWERLED.func_state_RNIH9594[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH9594[1]/O
    net        POWERLED.func_state_RNIH9594_0[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[0]
24) instance count_clk_RNIQF8B[0] (in view: work.powerled_block(netlist)), output net count_clk[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[0]
    input  pin POWERLED.count_clk_RNI_0[0]/I1
    instance   POWERLED.count_clk_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[0]/O
    net        POWERLED.count_clk_RNI_0[0]
    input  pin POWERLED.count_clk_RNIQF8B[0]/I1
    instance   POWERLED.count_clk_RNIQF8B[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIQF8B[0]/O
    net        POWERLED.count_clk[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_RNI2O4A1_1[1]
25) instance func_state_RNI2O4A1_1[1] (in view: work.powerled_block(netlist)), output net func_state_RNI2O4A1_1[1] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNI2O4A1_1[1]
    input  pin POWERLED.func_state_RNI1U3S4[1]/I1
    instance   POWERLED.func_state_RNI1U3S4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1U3S4[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNIQF8B[0]/I2
    instance   POWERLED.count_clk_RNIQF8B[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIQF8B[0]/O
    net        POWERLED.count_clk[0]
    input  pin POWERLED.count_clk_RNI[0]/I1
    instance   POWERLED.count_clk_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[0]/O
    net        POWERLED.count_clk_RNI[0]
    input  pin POWERLED.count_clk_RNIRG8B[1]/I1
    instance   POWERLED.count_clk_RNIRG8B[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIRG8B[1]/O
    net        POWERLED.count_clk[1]
    input  pin POWERLED.count_clk_RNI_0[1]/I0
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNIOGRS_1[1]/I0
    instance   POWERLED.func_state_RNIOGRS_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS_1[1]/O
    net        POWERLED.N_177
    input  pin POWERLED.func_state_RNIH9594[1]/I0
    instance   POWERLED.func_state_RNIH9594[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH9594[1]/O
    net        POWERLED.func_state_RNIH9594_0[1]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I0
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNITF0E[8]/I1
    instance   POWERLED.count_clk_RNITF0E[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNITF0E[8]/O
    net        POWERLED.count_clk[8]
    input  pin POWERLED.count_clk_RNI_0[8]/I0
    instance   POWERLED.count_clk_RNI_0[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[8]/O
    net        POWERLED.N_352
    input  pin POWERLED.count_clk_RNIBVNS[1]/I0
    instance   POWERLED.count_clk_RNIBVNS[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIBVNS[1]/O
    net        POWERLED.N_284
    input  pin POWERLED.func_state_RNIBQDB2[0]/I1
    instance   POWERLED.func_state_RNIBQDB2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBQDB2[0]/O
    net        POWERLED.func_state_RNIBQDB2[0]
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNI5DR1A[7]/I1
    instance   POWERLED.count_off_RNI5DR1A[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI5DR1A[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_2[1]/I1
    instance   POWERLED.func_state_RNI_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[1]/O
    net        POWERLED.func_state_RNI_2[1]
    input  pin POWERLED.func_state_RNI3VDK[0]/I0
    instance   POWERLED.func_state_RNI3VDK[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3VDK[0]/O
    net        POWERLED.N_297
    input  pin POWERLED.func_state_RNIRAVV2[0]/I0
    instance   POWERLED.func_state_RNIRAVV2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIRAVV2[0]/O
    net        POWERLED.func_state_RNIRAVV2[0]
    input  pin POWERLED.func_state_RNI4CHA7[0]/I1
    instance   POWERLED.func_state_RNI4CHA7[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4CHA7[0]/O
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_RNIA20K9[0]/I1
    instance   POWERLED.func_state_RNIA20K9[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIA20K9[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_2216_i
    input  pin POWERLED.func_state_RNI_9[1]/I0
    instance   POWERLED.func_state_RNI_9[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_9[1]/O
    net        POWERLED.func_state_1_m2s2_i_a2_0_0
    input  pin POWERLED.func_state_RNIU2UT[1]/I0
    instance   POWERLED.func_state_RNIU2UT[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIU2UT[1]/O
    net        POWERLED.N_301
    input  pin POWERLED.func_state_RNIN2PE3[1]/I1
    instance   POWERLED.func_state_RNIN2PE3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIN2PE3[1]/O
    net        POWERLED.N_76
    input  pin POWERLED.func_state_RNIKML48[1]/I0
    instance   POWERLED.func_state_RNIKML48[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIKML48[1]/O
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_RNIRD4EA[1]/I1
    instance   POWERLED.func_state_RNIRD4EA[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIRD4EA[1]/O
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNI2O4A1[1]/I0
    instance   POWERLED.func_state_RNI2O4A1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2O4A1[1]/O
    net        POWERLED.func_state_RNI2O4A1[1]
    input  pin POWERLED.func_state_RNI2O4A1_1[1]/I0
    instance   POWERLED.func_state_RNI2O4A1_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2O4A1_1[1]/O
    net        POWERLED.func_state_RNI2O4A1_1[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_2216_i
26) instance func_state_RNI_2[0] (in view: work.powerled_block(netlist)), output net N_2216_i (in view: work.powerled_block(netlist))
    net        POWERLED.N_2216_i
    input  pin POWERLED.func_state_RNI[1]/I1
    instance   POWERLED.func_state_RNI[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[1]/O
    net        POWERLED.func_state_RNI[1]
    input  pin POWERLED.func_state_RNI_8[1]/I0
    instance   POWERLED.func_state_RNI_8[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_8[1]/O
    net        POWERLED.N_162_i
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I1
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI7KKU5[1]/I2
    instance   POWERLED.dutycycle_RNI7KKU5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI7KKU5[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.dutycycle_RNI_5[0]/I0
    instance   POWERLED.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[0]/O
    net        POWERLED.dutycycle_RNI_5[0]
    input  pin POWERLED.dutycycle_RNI[5]/I0
    instance   POWERLED.dutycycle_RNI[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[5]/O
    net        POWERLED.dutycycle_RNI[5]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_396
    input  pin POWERLED.func_state_RNI1U3S4[1]/I2
    instance   POWERLED.func_state_RNI1U3S4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1U3S4[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNIQF8B[0]/I2
    instance   POWERLED.count_clk_RNIQF8B[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIQF8B[0]/O
    net        POWERLED.count_clk[0]
    input  pin POWERLED.count_clk_RNI[0]/I1
    instance   POWERLED.count_clk_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[0]/O
    net        POWERLED.count_clk_RNI[0]
    input  pin POWERLED.count_clk_RNIRG8B[1]/I1
    instance   POWERLED.count_clk_RNIRG8B[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIRG8B[1]/O
    net        POWERLED.count_clk[1]
    input  pin POWERLED.count_clk_RNI_0[1]/I0
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNIOGRS_1[1]/I0
    instance   POWERLED.func_state_RNIOGRS_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS_1[1]/O
    net        POWERLED.N_177
    input  pin POWERLED.func_state_RNIH9594[1]/I0
    instance   POWERLED.func_state_RNIH9594[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH9594[1]/O
    net        POWERLED.func_state_RNIH9594_0[1]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I0
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNITF0E[8]/I1
    instance   POWERLED.count_clk_RNITF0E[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNITF0E[8]/O
    net        POWERLED.count_clk[8]
    input  pin POWERLED.count_clk_RNI_0[8]/I0
    instance   POWERLED.count_clk_RNI_0[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[8]/O
    net        POWERLED.N_352
    input  pin POWERLED.count_clk_RNIBVNS[1]/I0
    instance   POWERLED.count_clk_RNIBVNS[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIBVNS[1]/O
    net        POWERLED.N_284
    input  pin POWERLED.func_state_RNIBQDB2[0]/I1
    instance   POWERLED.func_state_RNIBQDB2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBQDB2[0]/O
    net        POWERLED.func_state_RNIBQDB2[0]
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNI5DR1A[7]/I1
    instance   POWERLED.count_off_RNI5DR1A[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI5DR1A[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_2[1]/I1
    instance   POWERLED.func_state_RNI_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[1]/O
    net        POWERLED.func_state_RNI_2[1]
    input  pin POWERLED.func_state_RNI3VDK[0]/I0
    instance   POWERLED.func_state_RNI3VDK[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3VDK[0]/O
    net        POWERLED.N_297
    input  pin POWERLED.func_state_RNIRAVV2[0]/I0
    instance   POWERLED.func_state_RNIRAVV2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIRAVV2[0]/O
    net        POWERLED.func_state_RNIRAVV2[0]
    input  pin POWERLED.func_state_RNI4CHA7[0]/I1
    instance   POWERLED.func_state_RNI4CHA7[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4CHA7[0]/O
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_RNIA20K9[0]/I1
    instance   POWERLED.func_state_RNIA20K9[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIA20K9[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_2216_i
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_0
27) instance dutycycle_RNI7KKU5[1] (in view: work.powerled_block(netlist)), output net dutycycle_0 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_0
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I2
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI7KKU5[1]/I2
    instance   POWERLED.dutycycle_RNI7KKU5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI7KKU5[1]/O
    net        POWERLED.dutycycle_0
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_1
28) instance dutycycle_RNI39MT5[0] (in view: work.powerled_block(netlist)), output net dutycycle_1 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_1
    input  pin POWERLED.func_state_RNI2O4A1[0]/I2
    instance   POWERLED.func_state_RNI2O4A1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2O4A1[0]/O
    net        POWERLED.dutycycle_1_0[0]
    input  pin POWERLED.dutycycle_RNI39MT5[0]/I2
    instance   POWERLED.dutycycle_RNI39MT5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI39MT5[0]/O
    net        POWERLED.dutycycle_1
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_RNI[5]
29) instance dutycycle_RNI[5] (in view: work.powerled_block(netlist)), output net dutycycle_RNI[5] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_RNI[5]
    input  pin POWERLED.dutycycle_RNI2O4A1_2[2]/I0
    instance   POWERLED.dutycycle_RNI2O4A1_2[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1_2[2]/O
    net        POWERLED.dutycycle_RNI2O4A1_2[2]
    input  pin POWERLED.func_state_RNI4G9K2[1]/I1
    instance   POWERLED.func_state_RNI4G9K2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4G9K2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m1
    input  pin POWERLED.func_state_RNI68EU3[1]/I0
    instance   POWERLED.func_state_RNI68EU3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI68EU3[1]/O
    net        POWERLED.func_state_RNI68EU3[1]
    input  pin POWERLED.func_state_RNIT69J5[1]/I1
    instance   POWERLED.func_state_RNIT69J5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIT69J5[1]/O
    net        POWERLED.func_state_RNIT69J5[1]
    input  pin POWERLED.func_state_RNIA02P1[1]/I2
    instance   POWERLED.func_state_RNIA02P1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIA02P1[1]/O
    net        POWERLED.N_115_f0_1
    input  pin POWERLED.dutycycle_RNII3LM3[0]/I0
    instance   POWERLED.dutycycle_RNII3LM3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII3LM3[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNI39MT5[0]/I3
    instance   POWERLED.dutycycle_RNI39MT5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI39MT5[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI7KKU5[1]/I2
    instance   POWERLED.dutycycle_RNI7KKU5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI7KKU5[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.dutycycle_RNI_5[0]/I0
    instance   POWERLED.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[0]/O
    net        POWERLED.dutycycle_RNI_5[0]
    input  pin POWERLED.dutycycle_RNI[5]/I0
    instance   POWERLED.dutycycle_RNI[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[5]/O
    net        POWERLED.dutycycle_RNI[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_396
30) instance func_state_RNI[0] (in view: work.powerled_block(netlist)), output net N_396 (in view: work.powerled_block(netlist))
    net        POWERLED.N_396
    input  pin POWERLED.func_state_RNI2O4A1_1[0]/I1
    instance   POWERLED.func_state_RNI2O4A1_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2O4A1_1[0]/O
    net        POWERLED.N_3_0
    input  pin POWERLED.dutycycle_RNIQN4F7[4]/I0
    instance   POWERLED.dutycycle_RNIQN4F7[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQN4F7[4]/O
    net        POWERLED.dutycycle_eena_6
    input  pin POWERLED.dutycycle_RNILH7N9[4]/I2
    instance   POWERLED.dutycycle_RNILH7N9[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILH7N9[4]/O
    net        POWERLED.dutycycle_4
    input  pin POWERLED.dutycycle_RNI_7[3]/I0
    instance   POWERLED.dutycycle_RNI_7[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[3]/O
    net        POWERLED.N_325
    input  pin POWERLED.dutycycle_RNI_3[10]/I0
    instance   POWERLED.dutycycle_RNI_3[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[10]/O
    net        POWERLED.dutycycle_RNI_3[10]
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_331
    input  pin POWERLED.dutycycle_RNI2O4A1_2[2]/I1
    instance   POWERLED.dutycycle_RNI2O4A1_2[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1_2[2]/O
    net        POWERLED.dutycycle_RNI2O4A1_2[2]
    input  pin POWERLED.func_state_RNI4G9K2[1]/I1
    instance   POWERLED.func_state_RNI4G9K2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4G9K2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m1
    input  pin POWERLED.func_state_RNI68EU3[1]/I0
    instance   POWERLED.func_state_RNI68EU3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI68EU3[1]/O
    net        POWERLED.func_state_RNI68EU3[1]
    input  pin POWERLED.func_state_RNIT69J5[1]/I1
    instance   POWERLED.func_state_RNIT69J5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIT69J5[1]/O
    net        POWERLED.func_state_RNIT69J5[1]
    input  pin POWERLED.func_state_RNIA02P1[1]/I2
    instance   POWERLED.func_state_RNIA02P1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIA02P1[1]/O
    net        POWERLED.N_115_f0_1
    input  pin POWERLED.dutycycle_RNII3LM3[0]/I0
    instance   POWERLED.dutycycle_RNII3LM3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII3LM3[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNI39MT5[0]/I3
    instance   POWERLED.dutycycle_RNI39MT5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI39MT5[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI7KKU5[1]/I2
    instance   POWERLED.dutycycle_RNI7KKU5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI7KKU5[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.dutycycle_RNI_5[0]/I0
    instance   POWERLED.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[0]/O
    net        POWERLED.dutycycle_RNI_5[0]
    input  pin POWERLED.dutycycle_RNI[5]/I0
    instance   POWERLED.dutycycle_RNI[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[5]/O
    net        POWERLED.dutycycle_RNI[5]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_396
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk_en
31) instance func_state_RNI1U3S4[1] (in view: work.powerled_block(netlist)), output net count_clk_en (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNIL3SD[4]/I0
    instance   POWERLED.count_clk_RNIL3SD[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIL3SD[4]/O
    net        POWERLED.count_clk[4]
    input  pin POWERLED.count_clk_RNI[4]/I0
    instance   POWERLED.count_clk_RNI[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[4]/O
    net        POWERLED.un2_count_clk_15_0_8
    input  pin POWERLED.count_clk_RNI_1[10]/I0
    instance   POWERLED.count_clk_RNI_1[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_1[10]/O
    net        POWERLED.un2_count_clk_15_1
    input  pin POWERLED.func_state_RNI2O4A1_1[0]/I2
    instance   POWERLED.func_state_RNI2O4A1_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2O4A1_1[0]/O
    net        POWERLED.N_3_0
    input  pin POWERLED.dutycycle_RNIQN4F7[4]/I0
    instance   POWERLED.dutycycle_RNIQN4F7[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQN4F7[4]/O
    net        POWERLED.dutycycle_eena_6
    input  pin POWERLED.dutycycle_RNILH7N9[4]/I2
    instance   POWERLED.dutycycle_RNILH7N9[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILH7N9[4]/O
    net        POWERLED.dutycycle_4
    input  pin POWERLED.dutycycle_RNI_7[3]/I0
    instance   POWERLED.dutycycle_RNI_7[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[3]/O
    net        POWERLED.N_325
    input  pin POWERLED.dutycycle_RNI_3[10]/I0
    instance   POWERLED.dutycycle_RNI_3[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[10]/O
    net        POWERLED.dutycycle_RNI_3[10]
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_331
    input  pin POWERLED.dutycycle_RNI2O4A1_2[2]/I1
    instance   POWERLED.dutycycle_RNI2O4A1_2[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1_2[2]/O
    net        POWERLED.dutycycle_RNI2O4A1_2[2]
    input  pin POWERLED.func_state_RNI4G9K2[1]/I1
    instance   POWERLED.func_state_RNI4G9K2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4G9K2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m1
    input  pin POWERLED.func_state_RNI68EU3[1]/I0
    instance   POWERLED.func_state_RNI68EU3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI68EU3[1]/O
    net        POWERLED.func_state_RNI68EU3[1]
    input  pin POWERLED.func_state_RNIT69J5[1]/I1
    instance   POWERLED.func_state_RNIT69J5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIT69J5[1]/O
    net        POWERLED.func_state_RNIT69J5[1]
    input  pin POWERLED.func_state_RNIA02P1[1]/I2
    instance   POWERLED.func_state_RNIA02P1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIA02P1[1]/O
    net        POWERLED.N_115_f0_1
    input  pin POWERLED.dutycycle_RNII3LM3[0]/I0
    instance   POWERLED.dutycycle_RNII3LM3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII3LM3[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNI39MT5[0]/I3
    instance   POWERLED.dutycycle_RNI39MT5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI39MT5[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI7KKU5[1]/I2
    instance   POWERLED.dutycycle_RNI7KKU5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI7KKU5[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.dutycycle_RNI_5[0]/I0
    instance   POWERLED.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[0]/O
    net        POWERLED.dutycycle_RNI_5[0]
    input  pin POWERLED.dutycycle_RNI[5]/I0
    instance   POWERLED.dutycycle_RNI[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[5]/O
    net        POWERLED.dutycycle_RNI[5]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_396
    input  pin POWERLED.func_state_RNI1U3S4[1]/I2
    instance   POWERLED.func_state_RNI1U3S4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1U3S4[1]/O
    net        POWERLED.count_clk_en
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[4]
32) instance count_clk_RNIL3SD[4] (in view: work.powerled_block(netlist)), output net count_clk[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[4]
    input  pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/I1
    instance   POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2/O
    net        POWERLED.un1_count_clk_2_cry_3_c_RNINFJ2
    input  pin POWERLED.count_clk_RNIL3SD[4]/I3
    instance   POWERLED.count_clk_RNIL3SD[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIL3SD[4]/O
    net        POWERLED.count_clk[4]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[3]
33) instance count_clk_RNIJ0RD[3] (in view: work.powerled_block(netlist)), output net count_clk[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[3]
    input  pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/I1
    instance   POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2/O
    net        POWERLED.un1_count_clk_2_cry_2_c_RNIMDI2
    input  pin POWERLED.count_clk_RNIJ0RD[3]/I3
    instance   POWERLED.count_clk_RNIJ0RD[3] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIJ0RD[3]/O
    net        POWERLED.count_clk[3]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[2]
34) instance count_clk_RNIHTPD[2] (in view: work.powerled_block(netlist)), output net count_clk[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[2]
    input  pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/I1
    instance   POWERLED.un1_count_clk_2_cry_1_c_RNILBH2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_1_c_RNILBH2/O
    net        POWERLED.un1_count_clk_2_cry_1_c_RNILBH2
    input  pin POWERLED.count_clk_RNIHTPD[2]/I3
    instance   POWERLED.count_clk_RNIHTPD[2] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIHTPD[2]/O
    net        POWERLED.count_clk[2]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[5]
35) instance count_clk_RNIN6TD[5] (in view: work.powerled_block(netlist)), output net count_clk[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[5]
    input  pin POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2/I1
    instance   POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2/O
    net        POWERLED.un1_count_clk_2_cry_4_c_RNIOHK2
    input  pin POWERLED.count_clk_RNIN6TD[5]/I1
    instance   POWERLED.count_clk_RNIN6TD[5] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIN6TD[5]/O
    net        POWERLED.count_clk[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[6]
36) instance count_clk_RNIP9UD[6] (in view: work.powerled_block(netlist)), output net count_clk[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[6]
    input  pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/I1
    instance   POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2/O
    net        POWERLED.un1_count_clk_2_cry_5_c_RNIPJL2
    input  pin POWERLED.count_clk_RNIP9UD[6]/I3
    instance   POWERLED.count_clk_RNIP9UD[6] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIP9UD[6]/O
    net        POWERLED.count_clk[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[13]
37) instance count_clk_RNIL756[13] (in view: work.powerled_block(netlist)), output net count_clk[13] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[13]
    input  pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/I1
    instance   POWERLED.un1_count_clk_2_cry_12_c_RNI74D2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/O
    net        POWERLED.un1_count_clk_2_cry_12_c_RNI74D2
    input  pin POWERLED.count_clk_RNIL756[13]/I3
    instance   POWERLED.count_clk_RNIL756[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIL756[13]/O
    net        POWERLED.count_clk[13]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[12]
38) instance count_clk_RNIJ446[12] (in view: work.powerled_block(netlist)), output net count_clk[12] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[12]
    input  pin POWERLED.un1_count_clk_2_cry_11_c_RNI62C2/I1
    instance   POWERLED.un1_count_clk_2_cry_11_c_RNI62C2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_11_c_RNI62C2/O
    net        POWERLED.un1_count_clk_2_cry_11_c_RNI62C2
    input  pin POWERLED.count_clk_RNIJ446[12]/I1
    instance   POWERLED.count_clk_RNIJ446[12] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIJ446[12]/O
    net        POWERLED.count_clk[12]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[11]
39) instance count_clk_RNIH136[11] (in view: work.powerled_block(netlist)), output net count_clk[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[11]
    input  pin POWERLED.un1_count_clk_2_cry_10_c_RNI50B2/I1
    instance   POWERLED.un1_count_clk_2_cry_10_c_RNI50B2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_10_c_RNI50B2/O
    net        POWERLED.un1_count_clk_2_cry_10_c_RNI50B2
    input  pin POWERLED.count_clk_RNIH136[11]/I3
    instance   POWERLED.count_clk_RNIH136[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIH136[11]/O
    net        POWERLED.count_clk[11]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[10]
40) instance count_clk_RNI8SH6[10] (in view: work.powerled_block(netlist)), output net count_clk[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[10]
    input  pin POWERLED.un1_count_clk_2_cry_9_c_RNITRP2/I1
    instance   POWERLED.un1_count_clk_2_cry_9_c_RNITRP2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_9_c_RNITRP2/O
    net        POWERLED.un1_count_clk_2_cry_9_c_RNITRP2
    input  pin POWERLED.count_clk_RNI8SH6[10]/I3
    instance   POWERLED.count_clk_RNI8SH6[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI8SH6[10]/O
    net        POWERLED.count_clk[10]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[9]
41) instance count_clk_RNIVI1E[9] (in view: work.powerled_block(netlist)), output net count_clk[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[9]
    input  pin POWERLED.un1_count_clk_2_cry_8_c_RNISPO2/I1
    instance   POWERLED.un1_count_clk_2_cry_8_c_RNISPO2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_8_c_RNISPO2/O
    net        POWERLED.un1_count_clk_2_cry_8_c_RNISPO2
    input  pin POWERLED.count_clk_RNIVI1E[9]/I1
    instance   POWERLED.count_clk_RNIVI1E[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIVI1E[9]/O
    net        POWERLED.count_clk[9]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[8]
42) instance count_clk_RNITF0E[8] (in view: work.powerled_block(netlist)), output net count_clk[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[8]
    input  pin POWERLED.un1_count_clk_2_cry_8_c/I0
    instance   POWERLED.un1_count_clk_2_cry_8_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_8_c/CO
    net        POWERLED.un1_count_clk_2_cry_8_c
    input  pin POWERLED.un1_count_clk_2_cry_8_c_RNISPO2/I3
    instance   POWERLED.un1_count_clk_2_cry_8_c_RNISPO2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_8_c_RNISPO2/O
    net        POWERLED.un1_count_clk_2_cry_8_c_RNISPO2
    input  pin POWERLED.count_clk_RNIVI1E[9]/I1
    instance   POWERLED.count_clk_RNIVI1E[9] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIVI1E[9]/O
    net        POWERLED.count_clk[9]
    input  pin POWERLED.un1_count_clk_2_cry_9_c/I0
    instance   POWERLED.un1_count_clk_2_cry_9_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_9_c/CO
    net        POWERLED.un1_count_clk_2_cry_9
    input  pin POWERLED.un1_count_clk_2_cry_9_c_RNITRP2/I3
    instance   POWERLED.un1_count_clk_2_cry_9_c_RNITRP2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_9_c_RNITRP2/O
    net        POWERLED.un1_count_clk_2_cry_9_c_RNITRP2
    input  pin POWERLED.count_clk_RNI8SH6[10]/I3
    instance   POWERLED.count_clk_RNI8SH6[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI8SH6[10]/O
    net        POWERLED.count_clk[10]
    input  pin POWERLED.un1_count_clk_2_cry_10_c/I0
    instance   POWERLED.un1_count_clk_2_cry_10_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_10_c/CO
    net        POWERLED.un1_count_clk_2_cry_10
    input  pin POWERLED.un1_count_clk_2_cry_10_c_RNI50B2/I3
    instance   POWERLED.un1_count_clk_2_cry_10_c_RNI50B2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_10_c_RNI50B2/O
    net        POWERLED.un1_count_clk_2_cry_10_c_RNI50B2
    input  pin POWERLED.count_clk_RNIH136[11]/I3
    instance   POWERLED.count_clk_RNIH136[11] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIH136[11]/O
    net        POWERLED.count_clk[11]
    input  pin POWERLED.un1_count_clk_2_cry_11_c/I0
    instance   POWERLED.un1_count_clk_2_cry_11_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_11_c/CO
    net        POWERLED.un1_count_clk_2_cry_11
    input  pin POWERLED.un1_count_clk_2_cry_11_c_RNI62C2/I3
    instance   POWERLED.un1_count_clk_2_cry_11_c_RNI62C2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_11_c_RNI62C2/O
    net        POWERLED.un1_count_clk_2_cry_11_c_RNI62C2
    input  pin POWERLED.count_clk_RNIJ446[12]/I1
    instance   POWERLED.count_clk_RNIJ446[12] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIJ446[12]/O
    net        POWERLED.count_clk[12]
    input  pin POWERLED.un1_count_clk_2_cry_12_c/I0
    instance   POWERLED.un1_count_clk_2_cry_12_c (cell SB_CARRY)
    output pin POWERLED.un1_count_clk_2_cry_12_c/CO
    net        POWERLED.un1_count_clk_2_cry_12
    input  pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/I3
    instance   POWERLED.un1_count_clk_2_cry_12_c_RNI74D2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_12_c_RNI74D2/O
    net        POWERLED.un1_count_clk_2_cry_12_c_RNI74D2
    input  pin POWERLED.count_clk_RNIL756[13]/I3
    instance   POWERLED.count_clk_RNIL756[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIL756[13]/O
    net        POWERLED.count_clk[13]
    input  pin POWERLED.count_clk_RNI[13]/I0
    instance   POWERLED.count_clk_RNI[13] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[13]/O
    net        POWERLED.count_clk_RNI[13]
    input  pin POWERLED.count_clk_RNI[4]/I3
    instance   POWERLED.count_clk_RNI[4] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[4]/O
    net        POWERLED.un2_count_clk_15_0_8
    input  pin POWERLED.count_clk_RNI_1[10]/I0
    instance   POWERLED.count_clk_RNI_1[10] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_1[10]/O
    net        POWERLED.un2_count_clk_15_1
    input  pin POWERLED.func_state_RNI2O4A1_1[0]/I2
    instance   POWERLED.func_state_RNI2O4A1_1[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2O4A1_1[0]/O
    net        POWERLED.N_3_0
    input  pin POWERLED.dutycycle_RNIQN4F7[4]/I0
    instance   POWERLED.dutycycle_RNIQN4F7[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQN4F7[4]/O
    net        POWERLED.dutycycle_eena_6
    input  pin POWERLED.dutycycle_RNILH7N9[4]/I2
    instance   POWERLED.dutycycle_RNILH7N9[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILH7N9[4]/O
    net        POWERLED.dutycycle_4
    input  pin POWERLED.dutycycle_RNI_7[3]/I0
    instance   POWERLED.dutycycle_RNI_7[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[3]/O
    net        POWERLED.N_325
    input  pin POWERLED.dutycycle_RNI_3[10]/I0
    instance   POWERLED.dutycycle_RNI_3[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[10]/O
    net        POWERLED.dutycycle_RNI_3[10]
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_331
    input  pin POWERLED.dutycycle_RNI2O4A1_2[2]/I1
    instance   POWERLED.dutycycle_RNI2O4A1_2[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1_2[2]/O
    net        POWERLED.dutycycle_RNI2O4A1_2[2]
    input  pin POWERLED.func_state_RNI4G9K2[1]/I1
    instance   POWERLED.func_state_RNI4G9K2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4G9K2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m1
    input  pin POWERLED.func_state_RNI68EU3[1]/I0
    instance   POWERLED.func_state_RNI68EU3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI68EU3[1]/O
    net        POWERLED.func_state_RNI68EU3[1]
    input  pin POWERLED.func_state_RNIT69J5[1]/I1
    instance   POWERLED.func_state_RNIT69J5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIT69J5[1]/O
    net        POWERLED.func_state_RNIT69J5[1]
    input  pin POWERLED.func_state_RNIA02P1[1]/I2
    instance   POWERLED.func_state_RNIA02P1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIA02P1[1]/O
    net        POWERLED.N_115_f0_1
    input  pin POWERLED.dutycycle_RNII3LM3[0]/I0
    instance   POWERLED.dutycycle_RNII3LM3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII3LM3[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNI39MT5[0]/I3
    instance   POWERLED.dutycycle_RNI39MT5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI39MT5[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI7KKU5[1]/I2
    instance   POWERLED.dutycycle_RNI7KKU5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI7KKU5[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.dutycycle_RNI_5[0]/I0
    instance   POWERLED.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[0]/O
    net        POWERLED.dutycycle_RNI_5[0]
    input  pin POWERLED.dutycycle_RNI[5]/I0
    instance   POWERLED.dutycycle_RNI[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[5]/O
    net        POWERLED.dutycycle_RNI[5]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_396
    input  pin POWERLED.func_state_RNI1U3S4[1]/I2
    instance   POWERLED.func_state_RNI1U3S4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1U3S4[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNIQF8B[0]/I2
    instance   POWERLED.count_clk_RNIQF8B[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIQF8B[0]/O
    net        POWERLED.count_clk[0]
    input  pin POWERLED.count_clk_RNI[0]/I1
    instance   POWERLED.count_clk_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[0]/O
    net        POWERLED.count_clk_RNI[0]
    input  pin POWERLED.count_clk_RNIRG8B[1]/I1
    instance   POWERLED.count_clk_RNIRG8B[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIRG8B[1]/O
    net        POWERLED.count_clk[1]
    input  pin POWERLED.count_clk_RNI_0[1]/I0
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNIOGRS_1[1]/I0
    instance   POWERLED.func_state_RNIOGRS_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS_1[1]/O
    net        POWERLED.N_177
    input  pin POWERLED.func_state_RNIH9594[1]/I0
    instance   POWERLED.func_state_RNIH9594[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH9594[1]/O
    net        POWERLED.func_state_RNIH9594_0[1]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I0
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNITF0E[8]/I1
    instance   POWERLED.count_clk_RNITF0E[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNITF0E[8]/O
    net        POWERLED.count_clk[8]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[7]
43) instance count_clk_RNIRCVD[7] (in view: work.powerled_block(netlist)), output net count_clk[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[7]
    input  pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/I1
    instance   POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2/O
    net        POWERLED.un1_count_clk_2_cry_6_c_RNIQLM2
    input  pin POWERLED.count_clk_RNIRCVD[7]/I1
    instance   POWERLED.count_clk_RNIRCVD[7] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIRCVD[7]/O
    net        POWERLED.count_clk[7]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[14]
44) instance count_clk_RNINA66[14] (in view: work.powerled_block(netlist)), output net count_clk[14] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[14]
    input  pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/I1
    instance   POWERLED.un1_count_clk_2_cry_13_c_RNI86E2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_13_c_RNI86E2/O
    net        POWERLED.un1_count_clk_2_cry_13_c_RNI86E2
    input  pin POWERLED.count_clk_RNINA66[14]/I3
    instance   POWERLED.count_clk_RNINA66[14] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNINA66[14]/O
    net        POWERLED.count_clk[14]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_clk[15]
45) instance count_clk_RNIPD76[15] (in view: work.powerled_block(netlist)), output net count_clk[15] (in view: work.powerled_block(netlist))
    net        POWERLED.count_clk[15]
    input  pin POWERLED.un1_count_clk_2_cry_14_c_RNI98F2/I0
    instance   POWERLED.un1_count_clk_2_cry_14_c_RNI98F2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_14_c_RNI98F2/O
    net        POWERLED.un1_count_clk_2_cry_14_c_RNI98F2
    input  pin POWERLED.count_clk_RNIPD76[15]/I1
    instance   POWERLED.count_clk_RNIPD76[15] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIPD76[15]/O
    net        POWERLED.count_clk[15]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_4
46) instance dutycycle_RNILH7N9[4] (in view: work.powerled_block(netlist)), output net dutycycle_4 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_4
    input  pin POWERLED.dutycycle_RNI3U8C3[4]/I2
    instance   POWERLED.dutycycle_RNI3U8C3[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI3U8C3[4]/O
    net        POWERLED.dutycycle_eena_6_1
    input  pin POWERLED.dutycycle_RNIQN4F7[4]/I2
    instance   POWERLED.dutycycle_RNIQN4F7[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQN4F7[4]/O
    net        POWERLED.dutycycle_eena_6
    input  pin POWERLED.dutycycle_RNILH7N9[4]/I2
    instance   POWERLED.dutycycle_RNILH7N9[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILH7N9[4]/O
    net        POWERLED.dutycycle_4
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_7
47) instance dutycycle_RNIJE6N9[3] (in view: work.powerled_block(netlist)), output net dutycycle_7 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_7
    input  pin POWERLED.dutycycle_RNI3U8C3[3]/I2
    instance   POWERLED.dutycycle_RNI3U8C3[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI3U8C3[3]/O
    net        POWERLED.dutycycle_eena_8_1
    input  pin POWERLED.dutycycle_RNIQN4F7[3]/I2
    instance   POWERLED.dutycycle_RNIQN4F7[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQN4F7[3]/O
    net        POWERLED.dutycycle_eena_8
    input  pin POWERLED.dutycycle_RNIJE6N9[3]/I2
    instance   POWERLED.dutycycle_RNIJE6N9[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIJE6N9[3]/O
    net        POWERLED.dutycycle_7
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle
48) instance dutycycle_RNIJDU46[2] (in view: work.powerled_block(netlist)), output net dutycycle (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/I2
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/O
    net        POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIF01V/I1
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIF01V (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIF01V/O
    net        POWERLED.dutycycle_1_0_iv_i_0[2]
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIFRMD2/I3
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIFRMD2 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIFRMD2/O
    net        POWERLED.N_73
    input  pin POWERLED.dutycycle_RNIJDU46[2]/I0
    instance   POWERLED.dutycycle_RNIJDU46[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIJDU46[2]/O
    net        POWERLED.dutycycle
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.un1_dutycycle_94_cry_0_c
49) instance un1_dutycycle_94_cry_0_c (in view: work.powerled_block(netlist)), output net un1_dutycycle_94_cry_0_c (in view: work.powerled_block(netlist))
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_1_c/CI
    instance   POWERLED.un1_dutycycle_94_cry_1_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_1_c/CO
    net        POWERLED.un1_dutycycle_94_cry_1_c
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/I3
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV/O
    net        POWERLED.un1_dutycycle_94_cry_1_c_RNI4CV
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIF01V/I1
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIF01V (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIF01V/O
    net        POWERLED.dutycycle_1_0_iv_i_0[2]
    input  pin POWERLED.un1_dutycycle_94_cry_1_c_RNIFRMD2/I3
    instance   POWERLED.un1_dutycycle_94_cry_1_c_RNIFRMD2 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_1_c_RNIFRMD2/O
    net        POWERLED.N_73
    input  pin POWERLED.dutycycle_RNIJDU46[2]/I0
    instance   POWERLED.dutycycle_RNIJDU46[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIJDU46[2]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.un1_dutycycle_94_cry_2_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_2_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_2_c/CO
    net        POWERLED.un1_dutycycle_94_cry_2
    input  pin POWERLED.un1_dutycycle_94_cry_2_c_RNI765B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_2_c_RNI765B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_2_c_RNI765B1/O
    net        POWERLED.un1_dutycycle_94_cry_2_c_RNI765B1
    input  pin POWERLED.dutycycle_RNIJE6N9[3]/I3
    instance   POWERLED.dutycycle_RNIJE6N9[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIJE6N9[3]/O
    net        POWERLED.dutycycle_7
    input  pin POWERLED.un1_dutycycle_94_cry_3_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_3_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_3_c/CO
    net        POWERLED.un1_dutycycle_94_cry_3
    input  pin POWERLED.un1_dutycycle_94_cry_3_c_RNI886B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_3_c_RNI886B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_3_c_RNI886B1/O
    net        POWERLED.un1_dutycycle_94_cry_3_c_RNI886B1
    input  pin POWERLED.dutycycle_RNILH7N9[4]/I3
    instance   POWERLED.dutycycle_RNILH7N9[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILH7N9[4]/O
    net        POWERLED.dutycycle_4
    input  pin POWERLED.dutycycle_RNI_7[3]/I0
    instance   POWERLED.dutycycle_RNI_7[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[3]/O
    net        POWERLED.N_325
    input  pin POWERLED.dutycycle_RNI_3[10]/I0
    instance   POWERLED.dutycycle_RNI_3[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[10]/O
    net        POWERLED.dutycycle_RNI_3[10]
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_331
    input  pin POWERLED.dutycycle_RNI2O4A1_2[2]/I1
    instance   POWERLED.dutycycle_RNI2O4A1_2[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1_2[2]/O
    net        POWERLED.dutycycle_RNI2O4A1_2[2]
    input  pin POWERLED.func_state_RNI4G9K2[1]/I1
    instance   POWERLED.func_state_RNI4G9K2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4G9K2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m1
    input  pin POWERLED.func_state_RNI68EU3[1]/I0
    instance   POWERLED.func_state_RNI68EU3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI68EU3[1]/O
    net        POWERLED.func_state_RNI68EU3[1]
    input  pin POWERLED.func_state_RNIT69J5[1]/I1
    instance   POWERLED.func_state_RNIT69J5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIT69J5[1]/O
    net        POWERLED.func_state_RNIT69J5[1]
    input  pin POWERLED.func_state_RNIA02P1[1]/I2
    instance   POWERLED.func_state_RNIA02P1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIA02P1[1]/O
    net        POWERLED.N_115_f0_1
    input  pin POWERLED.dutycycle_RNII3LM3[0]/I0
    instance   POWERLED.dutycycle_RNII3LM3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII3LM3[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNI39MT5[0]/I3
    instance   POWERLED.dutycycle_RNI39MT5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI39MT5[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_RNIT69J5[1]
50) instance func_state_RNIT69J5[1] (in view: work.powerled_block(netlist)), output net func_state_RNIT69J5[1] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNIT69J5[1]
    input  pin POWERLED.dutycycle_RNIJ2BQ2[2]/I2
    instance   POWERLED.dutycycle_RNIJ2BQ2[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIJ2BQ2[2]/O
    net        POWERLED.dutycycle_eena_1
    input  pin POWERLED.dutycycle_RNIJDU46[2]/I3
    instance   POWERLED.dutycycle_RNIJDU46[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIJDU46[2]/O
    net        POWERLED.dutycycle
    input  pin POWERLED.un1_dutycycle_94_cry_2_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_2_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_2_c/CO
    net        POWERLED.un1_dutycycle_94_cry_2
    input  pin POWERLED.un1_dutycycle_94_cry_2_c_RNI765B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_2_c_RNI765B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_2_c_RNI765B1/O
    net        POWERLED.un1_dutycycle_94_cry_2_c_RNI765B1
    input  pin POWERLED.dutycycle_RNIJE6N9[3]/I3
    instance   POWERLED.dutycycle_RNIJE6N9[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIJE6N9[3]/O
    net        POWERLED.dutycycle_7
    input  pin POWERLED.un1_dutycycle_94_cry_3_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_3_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_3_c/CO
    net        POWERLED.un1_dutycycle_94_cry_3
    input  pin POWERLED.un1_dutycycle_94_cry_3_c_RNI886B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_3_c_RNI886B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_3_c_RNI886B1/O
    net        POWERLED.un1_dutycycle_94_cry_3_c_RNI886B1
    input  pin POWERLED.dutycycle_RNILH7N9[4]/I3
    instance   POWERLED.dutycycle_RNILH7N9[4] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILH7N9[4]/O
    net        POWERLED.dutycycle_4
    input  pin POWERLED.dutycycle_RNI_7[3]/I0
    instance   POWERLED.dutycycle_RNI_7[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[3]/O
    net        POWERLED.N_325
    input  pin POWERLED.dutycycle_RNI_3[10]/I0
    instance   POWERLED.dutycycle_RNI_3[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[10]/O
    net        POWERLED.dutycycle_RNI_3[10]
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_331
    input  pin POWERLED.dutycycle_RNI2O4A1_2[2]/I1
    instance   POWERLED.dutycycle_RNI2O4A1_2[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1_2[2]/O
    net        POWERLED.dutycycle_RNI2O4A1_2[2]
    input  pin POWERLED.func_state_RNI4G9K2[1]/I1
    instance   POWERLED.func_state_RNI4G9K2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4G9K2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m1
    input  pin POWERLED.func_state_RNI68EU3[1]/I0
    instance   POWERLED.func_state_RNI68EU3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI68EU3[1]/O
    net        POWERLED.func_state_RNI68EU3[1]
    input  pin POWERLED.func_state_RNIT69J5[1]/I1
    instance   POWERLED.func_state_RNIT69J5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIT69J5[1]/O
    net        POWERLED.func_state_RNIT69J5[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_5
51) instance dutycycle_RNII46M9[7] (in view: work.powerled_block(netlist)), output net dutycycle_5 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_5
    input  pin POWERLED.dutycycle_RNI3U8C3[7]/I2
    instance   POWERLED.dutycycle_RNI3U8C3[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI3U8C3[7]/O
    net        POWERLED.dutycycle_eena_5_1
    input  pin POWERLED.dutycycle_RNIQN4F7[7]/I2
    instance   POWERLED.dutycycle_RNIQN4F7[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQN4F7[7]/O
    net        POWERLED.dutycycle_eena_5
    input  pin POWERLED.dutycycle_RNII46M9[7]/I2
    instance   POWERLED.dutycycle_RNII46M9[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII46M9[7]/O
    net        POWERLED.dutycycle_5
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle[6]
52) instance dutycycle_RNIEP8SA[6] (in view: work.powerled_block(netlist)), output net dutycycle[6] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.dutycycle_RNI8H551[6]/I0
    instance   POWERLED.dutycycle_RNI8H551[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI8H551[6]/O
    net        POWERLED.un1_clk_100khz_51_and_i_a2_6_sx
    input  pin POWERLED.dutycycle_RNIRKB61[6]/I0
    instance   POWERLED.dutycycle_RNIRKB61[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIRKB61[6]/O
    net        POWERLED.N_309_N
    input  pin POWERLED.dutycycle_RNI44JG4[6]/I0
    instance   POWERLED.dutycycle_RNI44JG4[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI44JG4[6]/O
    net        POWERLED.N_145_N
    input  pin POWERLED.dutycycle_RNILG3T6[6]/I0
    instance   POWERLED.dutycycle_RNILG3T6[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILG3T6[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIEP8SA[6]/I2
    instance   POWERLED.dutycycle_RNIEP8SA[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIEP8SA[6]/O
    net        POWERLED.dutycycle[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_331
53) instance dutycycle_RNI_0[2] (in view: work.powerled_block(netlist)), output net N_331 (in view: work.powerled_block(netlist))
    net        POWERLED.N_331
    input  pin POWERLED.func_state_RNI_0[0]/I2
    instance   POWERLED.func_state_RNI_0[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_0[0]/O
    net        POWERLED.func_state_RNI_0[0]
    input  pin POWERLED.func_state_RNI88TE[0]/I0
    instance   POWERLED.func_state_RNI88TE[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI88TE[0]/O
    net        POWERLED.N_271
    input  pin POWERLED.dutycycle_RNILG3T6[6]/I1
    instance   POWERLED.dutycycle_RNILG3T6[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILG3T6[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIEP8SA[6]/I2
    instance   POWERLED.dutycycle_RNIEP8SA[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIEP8SA[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1
    input  pin POWERLED.dutycycle_RNII46M9[7]/I3
    instance   POWERLED.dutycycle_RNII46M9[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII46M9[7]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.dutycycle_RNI_7[3]/I2
    instance   POWERLED.dutycycle_RNI_7[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[3]/O
    net        POWERLED.N_325
    input  pin POWERLED.dutycycle_RNI_3[10]/I0
    instance   POWERLED.dutycycle_RNI_3[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[10]/O
    net        POWERLED.dutycycle_RNI_3[10]
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_331
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle[5]
54) instance dutycycle_RNI1DAA11[5] (in view: work.powerled_block(netlist)), output net dutycycle[5] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI4G9K2[5]/I0
    instance   POWERLED.dutycycle_RNI4G9K2[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI4G9K2[5]/O
    net        POWERLED.dutycycle_RNI4G9K2[5]
    input  pin POWERLED.dutycycle_RNIBQG35[5]/I1
    instance   POWERLED.dutycycle_RNIBQG35[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBQG35[5]/O
    net        POWERLED.dutycycle_fb_15_0
    input  pin POWERLED.dutycycle_RNI1DAA11[5]/I0
    instance   POWERLED.dutycycle_RNI1DAA11[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI1DAA11[5]/O
    net        POWERLED.dutycycle[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_RNI_3[10]
55) instance dutycycle_RNI_3[10] (in view: work.powerled_block(netlist)), output net dutycycle_RNI_3[10] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_RNI_3[10]
    input  pin POWERLED.dutycycle_RNI[6]/I0
    instance   POWERLED.dutycycle_RNI[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[6]/O
    net        POWERLED.dutycycle_RNI[6]
    input  pin POWERLED.dutycycle_RNI_4[6]/I0
    instance   POWERLED.dutycycle_RNI_4[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[6]/O
    net        POWERLED.dutycycle_RNI_4[6]
    input  pin POWERLED.dutycycle_RNI4G9K2[5]/I3
    instance   POWERLED.dutycycle_RNI4G9K2[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI4G9K2[5]/O
    net        POWERLED.dutycycle_RNI4G9K2[5]
    input  pin POWERLED.dutycycle_RNIBQG35[5]/I1
    instance   POWERLED.dutycycle_RNIBQG35[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBQG35[5]/O
    net        POWERLED.dutycycle_fb_15_0
    input  pin POWERLED.dutycycle_RNI1DAA11[5]/I0
    instance   POWERLED.dutycycle_RNI1DAA11[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI1DAA11[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_0[6]/I3
    instance   POWERLED.dutycycle_RNI_0[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[6]/O
    net        POWERLED.N_366
    input  pin POWERLED.func_state_RNIMQ0F[1]/I2
    instance   POWERLED.func_state_RNIMQ0F[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIMQ0F[1]/O
    net        POWERLED.N_272
    input  pin POWERLED.dutycycle_RNILG3T6[6]/I2
    instance   POWERLED.dutycycle_RNILG3T6[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILG3T6[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIEP8SA[6]/I2
    instance   POWERLED.dutycycle_RNIEP8SA[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIEP8SA[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1
    input  pin POWERLED.dutycycle_RNII46M9[7]/I3
    instance   POWERLED.dutycycle_RNII46M9[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII46M9[7]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.dutycycle_RNI_7[3]/I2
    instance   POWERLED.dutycycle_RNI_7[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[3]/O
    net        POWERLED.N_325
    input  pin POWERLED.dutycycle_RNI_3[10]/I0
    instance   POWERLED.dutycycle_RNI_3[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[10]/O
    net        POWERLED.dutycycle_RNI_3[10]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_RNI_5[0]
56) instance dutycycle_RNI_5[0] (in view: work.powerled_block(netlist)), output net dutycycle_RNI_5[0] (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_RNI_5[0]
    input  pin POWERLED.func_state_RNI_6[1]/I2
    instance   POWERLED.func_state_RNI_6[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_6[1]/O
    net        POWERLED.un2_count_clk_17_0
    input  pin POWERLED.dutycycle_RNI_13[3]/I2
    instance   POWERLED.dutycycle_RNI_13[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_13[3]/O
    net        POWERLED.un1_dutycycle_172_m3s4_1
    input  pin POWERLED.dutycycle_RNI_3[6]/I2
    instance   POWERLED.dutycycle_RNI_3[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[6]/O
    net        POWERLED.dutycycle_RNI_3[6]
    input  pin POWERLED.dutycycle_RNI8OIL[5]/I1
    instance   POWERLED.dutycycle_RNI8OIL[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI8OIL[5]/O
    net        POWERLED.dutycycle_fb_14_a4_1
    input  pin POWERLED.dutycycle_RNIBQG35[5]/I3
    instance   POWERLED.dutycycle_RNIBQG35[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBQG35[5]/O
    net        POWERLED.dutycycle_fb_15_0
    input  pin POWERLED.dutycycle_RNI1DAA11[5]/I0
    instance   POWERLED.dutycycle_RNI1DAA11[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI1DAA11[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_0[6]/I3
    instance   POWERLED.dutycycle_RNI_0[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[6]/O
    net        POWERLED.N_366
    input  pin POWERLED.func_state_RNIMQ0F[1]/I2
    instance   POWERLED.func_state_RNIMQ0F[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIMQ0F[1]/O
    net        POWERLED.N_272
    input  pin POWERLED.dutycycle_RNILG3T6[6]/I2
    instance   POWERLED.dutycycle_RNILG3T6[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILG3T6[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIEP8SA[6]/I2
    instance   POWERLED.dutycycle_RNIEP8SA[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIEP8SA[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1
    input  pin POWERLED.dutycycle_RNII46M9[7]/I3
    instance   POWERLED.dutycycle_RNII46M9[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII46M9[7]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.dutycycle_RNI_7[3]/I2
    instance   POWERLED.dutycycle_RNI_7[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[3]/O
    net        POWERLED.N_325
    input  pin POWERLED.dutycycle_RNI_3[10]/I0
    instance   POWERLED.dutycycle_RNI_3[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[10]/O
    net        POWERLED.dutycycle_RNI_3[10]
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_331
    input  pin POWERLED.dutycycle_RNI2O4A1_2[2]/I1
    instance   POWERLED.dutycycle_RNI2O4A1_2[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1_2[2]/O
    net        POWERLED.dutycycle_RNI2O4A1_2[2]
    input  pin POWERLED.func_state_RNI4G9K2[1]/I1
    instance   POWERLED.func_state_RNI4G9K2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4G9K2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m1
    input  pin POWERLED.func_state_RNI68EU3[1]/I0
    instance   POWERLED.func_state_RNI68EU3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI68EU3[1]/O
    net        POWERLED.func_state_RNI68EU3[1]
    input  pin POWERLED.func_state_RNIT69J5[1]/I1
    instance   POWERLED.func_state_RNIT69J5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIT69J5[1]/O
    net        POWERLED.func_state_RNIT69J5[1]
    input  pin POWERLED.func_state_RNIA02P1[1]/I2
    instance   POWERLED.func_state_RNIA02P1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIA02P1[1]/O
    net        POWERLED.N_115_f0_1
    input  pin POWERLED.dutycycle_RNII3LM3[0]/I0
    instance   POWERLED.dutycycle_RNII3LM3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII3LM3[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNI39MT5[0]/I3
    instance   POWERLED.dutycycle_RNI39MT5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI39MT5[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI7KKU5[1]/I2
    instance   POWERLED.dutycycle_RNI7KKU5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI7KKU5[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.dutycycle_RNI_5[0]/I0
    instance   POWERLED.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[0]/O
    net        POWERLED.dutycycle_RNI_5[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_325
57) instance dutycycle_RNI_7[3] (in view: work.powerled_block(netlist)), output net N_325 (in view: work.powerled_block(netlist))
    net        POWERLED.N_325
    input  pin POWERLED.dutycycle_RNI_8[0]/I0
    instance   POWERLED.dutycycle_RNI_8[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_8[0]/O
    net        POWERLED.dutycycle_RNI_8[0]
    input  pin POWERLED.dutycycle_RNI8OIL[5]/I2
    instance   POWERLED.dutycycle_RNI8OIL[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI8OIL[5]/O
    net        POWERLED.dutycycle_fb_14_a4_1
    input  pin POWERLED.dutycycle_RNIBQG35[5]/I3
    instance   POWERLED.dutycycle_RNIBQG35[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIBQG35[5]/O
    net        POWERLED.dutycycle_fb_15_0
    input  pin POWERLED.dutycycle_RNI1DAA11[5]/I0
    instance   POWERLED.dutycycle_RNI1DAA11[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI1DAA11[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_0[6]/I3
    instance   POWERLED.dutycycle_RNI_0[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[6]/O
    net        POWERLED.N_366
    input  pin POWERLED.func_state_RNIMQ0F[1]/I2
    instance   POWERLED.func_state_RNIMQ0F[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIMQ0F[1]/O
    net        POWERLED.N_272
    input  pin POWERLED.dutycycle_RNILG3T6[6]/I2
    instance   POWERLED.dutycycle_RNILG3T6[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILG3T6[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIEP8SA[6]/I2
    instance   POWERLED.dutycycle_RNIEP8SA[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIEP8SA[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1
    input  pin POWERLED.dutycycle_RNII46M9[7]/I3
    instance   POWERLED.dutycycle_RNII46M9[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII46M9[7]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.dutycycle_RNI_7[3]/I2
    instance   POWERLED.dutycycle_RNI_7[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[3]/O
    net        POWERLED.N_325
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_6
58) instance dutycycle_RNI8U6P9[10] (in view: work.powerled_block(netlist)), output net dutycycle_6 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_6
    input  pin POWERLED.dutycycle_RNI3U8C3[10]/I2
    instance   POWERLED.dutycycle_RNI3U8C3[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI3U8C3[10]/O
    net        POWERLED.dutycycle_eena_4_1
    input  pin POWERLED.dutycycle_RNIQN4F7[10]/I2
    instance   POWERLED.dutycycle_RNIQN4F7[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQN4F7[10]/O
    net        POWERLED.dutycycle_eena_4
    input  pin POWERLED.dutycycle_RNI8U6P9[10]/I2
    instance   POWERLED.dutycycle_RNI8U6P9[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI8U6P9[10]/O
    net        POWERLED.dutycycle_6
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_RNI2O4A1[1]
59) instance func_state_RNI2O4A1[1] (in view: work.powerled_block(netlist)), output net func_state_RNI2O4A1[1] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNI2O4A1[1]
    input  pin POWERLED.dutycycle_RNI2O4A1[9]/I1
    instance   POWERLED.dutycycle_RNI2O4A1[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1[9]/O
    net        POWERLED.un1_clk_100khz_30_and_i_0_0
    input  pin POWERLED.dutycycle_RNI4J2O7[9]/I3
    instance   POWERLED.dutycycle_RNI4J2O7[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI4J2O7[9]/O
    net        POWERLED.dutycycle_RNI4J2O7[9]
    input  pin POWERLED.dutycycle_RNI880A9[9]/I2
    instance   POWERLED.dutycycle_RNI880A9[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI880A9[9]/O
    net        POWERLED.dutycycle_3
    input  pin POWERLED.un1_dutycycle_94_cry_9_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_9_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_9_c/CO
    net        POWERLED.un1_dutycycle_94_cry_9
    input  pin POWERLED.un1_dutycycle_94_cry_9_c_RNIEKCB1/I3
    instance   POWERLED.un1_dutycycle_94_cry_9_c_RNIEKCB1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_9_c_RNIEKCB1/O
    net        POWERLED.un1_dutycycle_94_cry_9_c_RNIEKCB1
    input  pin POWERLED.dutycycle_RNI8U6P9[10]/I3
    instance   POWERLED.dutycycle_RNI8U6P9[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI8U6P9[10]/O
    net        POWERLED.dutycycle_6
    input  pin POWERLED.dutycycle_RNI_2[10]/I1
    instance   POWERLED.dutycycle_RNI_2[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[10]/O
    net        POWERLED.g0_4_4
    input  pin POWERLED.dutycycle_RNI_4[0]/I2
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.N_398_0
    input  pin POWERLED.dutycycle_RNILP0F_0[0]/I0
    instance   POWERLED.dutycycle_RNILP0F_0[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILP0F_0[0]/O
    net        POWERLED.g0_1_0
    input  pin POWERLED.dutycycle_RNILMBVD[5]/I1
    instance   POWERLED.dutycycle_RNILMBVD[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILMBVD[5]/O
    net        POWERLED.dutycycle_fb_15_4_0
    input  pin POWERLED.dutycycle_RNI1DAA11[5]/I3
    instance   POWERLED.dutycycle_RNI1DAA11[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI1DAA11[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_0[6]/I3
    instance   POWERLED.dutycycle_RNI_0[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[6]/O
    net        POWERLED.N_366
    input  pin POWERLED.func_state_RNIMQ0F[1]/I2
    instance   POWERLED.func_state_RNIMQ0F[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIMQ0F[1]/O
    net        POWERLED.N_272
    input  pin POWERLED.dutycycle_RNILG3T6[6]/I2
    instance   POWERLED.dutycycle_RNILG3T6[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILG3T6[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIEP8SA[6]/I2
    instance   POWERLED.dutycycle_RNIEP8SA[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIEP8SA[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1
    input  pin POWERLED.dutycycle_RNII46M9[7]/I3
    instance   POWERLED.dutycycle_RNII46M9[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII46M9[7]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.dutycycle_RNI_7[3]/I2
    instance   POWERLED.dutycycle_RNI_7[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[3]/O
    net        POWERLED.N_325
    input  pin POWERLED.dutycycle_RNI_3[10]/I0
    instance   POWERLED.dutycycle_RNI_3[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[10]/O
    net        POWERLED.dutycycle_RNI_3[10]
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_331
    input  pin POWERLED.dutycycle_RNI2O4A1_2[2]/I1
    instance   POWERLED.dutycycle_RNI2O4A1_2[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1_2[2]/O
    net        POWERLED.dutycycle_RNI2O4A1_2[2]
    input  pin POWERLED.func_state_RNI4G9K2[1]/I1
    instance   POWERLED.func_state_RNI4G9K2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4G9K2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m1
    input  pin POWERLED.func_state_RNI68EU3[1]/I0
    instance   POWERLED.func_state_RNI68EU3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI68EU3[1]/O
    net        POWERLED.func_state_RNI68EU3[1]
    input  pin POWERLED.func_state_RNIT69J5[1]/I1
    instance   POWERLED.func_state_RNIT69J5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIT69J5[1]/O
    net        POWERLED.func_state_RNIT69J5[1]
    input  pin POWERLED.func_state_RNIA02P1[1]/I2
    instance   POWERLED.func_state_RNIA02P1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIA02P1[1]/O
    net        POWERLED.N_115_f0_1
    input  pin POWERLED.dutycycle_RNII3LM3[0]/I0
    instance   POWERLED.dutycycle_RNII3LM3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII3LM3[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNI39MT5[0]/I3
    instance   POWERLED.dutycycle_RNI39MT5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI39MT5[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI7KKU5[1]/I2
    instance   POWERLED.dutycycle_RNI7KKU5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI7KKU5[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.dutycycle_RNI_5[0]/I0
    instance   POWERLED.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[0]/O
    net        POWERLED.dutycycle_RNI_5[0]
    input  pin POWERLED.dutycycle_RNI[5]/I0
    instance   POWERLED.dutycycle_RNI[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[5]/O
    net        POWERLED.dutycycle_RNI[5]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_396
    input  pin POWERLED.func_state_RNI1U3S4[1]/I2
    instance   POWERLED.func_state_RNI1U3S4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1U3S4[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNIQF8B[0]/I2
    instance   POWERLED.count_clk_RNIQF8B[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIQF8B[0]/O
    net        POWERLED.count_clk[0]
    input  pin POWERLED.count_clk_RNI[0]/I1
    instance   POWERLED.count_clk_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[0]/O
    net        POWERLED.count_clk_RNI[0]
    input  pin POWERLED.count_clk_RNIRG8B[1]/I1
    instance   POWERLED.count_clk_RNIRG8B[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIRG8B[1]/O
    net        POWERLED.count_clk[1]
    input  pin POWERLED.count_clk_RNI_0[1]/I0
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNIOGRS_1[1]/I0
    instance   POWERLED.func_state_RNIOGRS_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS_1[1]/O
    net        POWERLED.N_177
    input  pin POWERLED.func_state_RNIH9594[1]/I0
    instance   POWERLED.func_state_RNIH9594[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH9594[1]/O
    net        POWERLED.func_state_RNIH9594_0[1]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I0
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNITF0E[8]/I1
    instance   POWERLED.count_clk_RNITF0E[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNITF0E[8]/O
    net        POWERLED.count_clk[8]
    input  pin POWERLED.count_clk_RNI_0[8]/I0
    instance   POWERLED.count_clk_RNI_0[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[8]/O
    net        POWERLED.N_352
    input  pin POWERLED.count_clk_RNIBVNS[1]/I0
    instance   POWERLED.count_clk_RNIBVNS[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIBVNS[1]/O
    net        POWERLED.N_284
    input  pin POWERLED.func_state_RNIBQDB2[0]/I1
    instance   POWERLED.func_state_RNIBQDB2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBQDB2[0]/O
    net        POWERLED.func_state_RNIBQDB2[0]
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNI5DR1A[7]/I1
    instance   POWERLED.count_off_RNI5DR1A[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI5DR1A[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_2[1]/I1
    instance   POWERLED.func_state_RNI_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[1]/O
    net        POWERLED.func_state_RNI_2[1]
    input  pin POWERLED.func_state_RNI3VDK[0]/I0
    instance   POWERLED.func_state_RNI3VDK[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3VDK[0]/O
    net        POWERLED.N_297
    input  pin POWERLED.func_state_RNIRAVV2[0]/I0
    instance   POWERLED.func_state_RNIRAVV2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIRAVV2[0]/O
    net        POWERLED.func_state_RNIRAVV2[0]
    input  pin POWERLED.func_state_RNI4CHA7[0]/I1
    instance   POWERLED.func_state_RNI4CHA7[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4CHA7[0]/O
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_RNIA20K9[0]/I1
    instance   POWERLED.func_state_RNIA20K9[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIA20K9[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_2216_i
    input  pin POWERLED.func_state_RNI_9[1]/I0
    instance   POWERLED.func_state_RNI_9[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_9[1]/O
    net        POWERLED.func_state_1_m2s2_i_a2_0_0
    input  pin POWERLED.func_state_RNIU2UT[1]/I0
    instance   POWERLED.func_state_RNIU2UT[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIU2UT[1]/O
    net        POWERLED.N_301
    input  pin POWERLED.func_state_RNIN2PE3[1]/I1
    instance   POWERLED.func_state_RNIN2PE3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIN2PE3[1]/O
    net        POWERLED.N_76
    input  pin POWERLED.func_state_RNIKML48[1]/I0
    instance   POWERLED.func_state_RNIKML48[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIKML48[1]/O
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_RNIRD4EA[1]/I1
    instance   POWERLED.func_state_RNIRD4EA[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIRD4EA[1]/O
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNI2O4A1[1]/I0
    instance   POWERLED.func_state_RNI2O4A1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2O4A1[1]/O
    net        POWERLED.func_state_RNI2O4A1[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_3
60) instance dutycycle_RNI880A9[9] (in view: work.powerled_block(netlist)), output net dutycycle_3 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_3
    input  pin POWERLED.dutycycle_RNI2O4A1[9]/I2
    instance   POWERLED.dutycycle_RNI2O4A1[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1[9]/O
    net        POWERLED.un1_clk_100khz_30_and_i_0_0
    input  pin POWERLED.dutycycle_RNI4J2O7[9]/I3
    instance   POWERLED.dutycycle_RNI4J2O7[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI4J2O7[9]/O
    net        POWERLED.dutycycle_RNI4J2O7[9]
    input  pin POWERLED.dutycycle_RNI880A9[9]/I2
    instance   POWERLED.dutycycle_RNI880A9[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI880A9[9]/O
    net        POWERLED.dutycycle_3
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_2
61) instance dutycycle_RNITTBN9[8] (in view: work.powerled_block(netlist)), output net dutycycle_2 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_2
    input  pin POWERLED.dutycycle_RNI3U8C3[8]/I2
    instance   POWERLED.dutycycle_RNI3U8C3[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI3U8C3[8]/O
    net        POWERLED.dutycycle_eena_3_1
    input  pin POWERLED.dutycycle_RNIQN4F7[8]/I2
    instance   POWERLED.dutycycle_RNIQN4F7[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQN4F7[8]/O
    net        POWERLED.dutycycle_eena_3
    input  pin POWERLED.dutycycle_RNITTBN9[8]/I2
    instance   POWERLED.dutycycle_RNITTBN9[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITTBN9[8]/O
    net        POWERLED.dutycycle_2
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":34:2:34:3|Found combinational loop during mapping at net POWERLED.un1_dutycycle_94_cry_6_c
62) instance un1_dutycycle_94_cry_6_c (in view: work.powerled_block(netlist)), output net un1_dutycycle_94_cry_6_c (in view: work.powerled_block(netlist))
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_7_c/CI
    instance   POWERLED.un1_dutycycle_94_cry_7_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_7_c/CO
    net        POWERLED.un1_dutycycle_94_cry_7
    input  pin POWERLED.un1_dutycycle_94_cry_7_c_RNICGAB1/I3
    instance   POWERLED.un1_dutycycle_94_cry_7_c_RNICGAB1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_7_c_RNICGAB1/O
    net        POWERLED.un1_dutycycle_94_cry_7_c_RNICGAB1
    input  pin POWERLED.dutycycle_RNITTBN9[8]/I3
    instance   POWERLED.dutycycle_RNITTBN9[8] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNITTBN9[8]/O
    net        POWERLED.dutycycle_2
    input  pin POWERLED.un1_dutycycle_94_cry_8_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_8_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_8_c/CO
    net        POWERLED.un1_dutycycle_94_cry_8_c
    input  pin POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61/I3
    instance   POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61/O
    net        POWERLED.un1_dutycycle_94_cry_8_c_RNIBQ61
    input  pin POWERLED.dutycycle_RNI880A9[9]/I3
    instance   POWERLED.dutycycle_RNI880A9[9] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI880A9[9]/O
    net        POWERLED.dutycycle_3
    input  pin POWERLED.un1_dutycycle_94_cry_9_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_9_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_9_c/CO
    net        POWERLED.un1_dutycycle_94_cry_9
    input  pin POWERLED.un1_dutycycle_94_cry_9_c_RNIEKCB1/I3
    instance   POWERLED.un1_dutycycle_94_cry_9_c_RNIEKCB1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_9_c_RNIEKCB1/O
    net        POWERLED.un1_dutycycle_94_cry_9_c_RNIEKCB1
    input  pin POWERLED.dutycycle_RNI8U6P9[10]/I3
    instance   POWERLED.dutycycle_RNI8U6P9[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI8U6P9[10]/O
    net        POWERLED.dutycycle_6
    input  pin POWERLED.dutycycle_RNI_2[10]/I1
    instance   POWERLED.dutycycle_RNI_2[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[10]/O
    net        POWERLED.g0_4_4
    input  pin POWERLED.dutycycle_RNI_4[0]/I2
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.N_398_0
    input  pin POWERLED.dutycycle_RNILP0F_0[0]/I0
    instance   POWERLED.dutycycle_RNILP0F_0[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILP0F_0[0]/O
    net        POWERLED.g0_1_0
    input  pin POWERLED.dutycycle_RNILMBVD[5]/I1
    instance   POWERLED.dutycycle_RNILMBVD[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILMBVD[5]/O
    net        POWERLED.dutycycle_fb_15_4_0
    input  pin POWERLED.dutycycle_RNI1DAA11[5]/I3
    instance   POWERLED.dutycycle_RNI1DAA11[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI1DAA11[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_0[6]/I3
    instance   POWERLED.dutycycle_RNI_0[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[6]/O
    net        POWERLED.N_366
    input  pin POWERLED.func_state_RNIMQ0F[1]/I2
    instance   POWERLED.func_state_RNIMQ0F[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIMQ0F[1]/O
    net        POWERLED.N_272
    input  pin POWERLED.dutycycle_RNILG3T6[6]/I2
    instance   POWERLED.dutycycle_RNILG3T6[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILG3T6[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIEP8SA[6]/I2
    instance   POWERLED.dutycycle_RNIEP8SA[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIEP8SA[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_10
63) instance dutycycle_RNILOQ6A[13] (in view: work.powerled_block(netlist)), output net dutycycle_10 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_10
    input  pin POWERLED.dutycycle_RNI2O4A1[13]/I1
    instance   POWERLED.dutycycle_RNI2O4A1[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1[13]/O
    net        POWERLED.un1_clk_100khz_45_and_i_i_a3_0_0
    input  pin POWERLED.dutycycle_RNI5MDM4[13]/I3
    instance   POWERLED.dutycycle_RNI5MDM4[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI5MDM4[13]/O
    net        POWERLED.N_4
    input  pin POWERLED.dutycycle_RNIRBF58[13]/I1
    instance   POWERLED.dutycycle_RNIRBF58[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIRBF58[13]/O
    net        POWERLED.dutycycle_en_10
    input  pin POWERLED.dutycycle_RNILOQ6A[13]/I2
    instance   POWERLED.dutycycle_RNILOQ6A[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILOQ6A[13]/O
    net        POWERLED.dutycycle_10
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_11
64) instance dutycycle_RNISSCP9[12] (in view: work.powerled_block(netlist)), output net dutycycle_11 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_11
    input  pin POWERLED.dutycycle_RNI2O4A1[12]/I2
    instance   POWERLED.dutycycle_RNI2O4A1[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1[12]/O
    net        POWERLED.un1_clk_100khz_42_and_i_0_0
    input  pin POWERLED.dutycycle_RNI4J2O7[12]/I3
    instance   POWERLED.dutycycle_RNI4J2O7[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI4J2O7[12]/O
    net        POWERLED.dutycycle_en_9
    input  pin POWERLED.dutycycle_RNISSCP9[12]/I2
    instance   POWERLED.dutycycle_RNISSCP9[12] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNISSCP9[12]/O
    net        POWERLED.dutycycle_11
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_8
65) instance dutycycle_RNIQPBP9[11] (in view: work.powerled_block(netlist)), output net dutycycle_8 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_8
    input  pin POWERLED.dutycycle_RNI_2[11]/I0
    instance   POWERLED.dutycycle_RNI_2[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_2[11]/O
    net        POWERLED.dutycycle_RNI_2[11]
    input  pin POWERLED.func_state_RNI2O4A1_0[1]/I2
    instance   POWERLED.func_state_RNI2O4A1_0[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2O4A1_0[1]/O
    net        POWERLED.un1_clk_100khz_39_and_i_0_0
    input  pin POWERLED.func_state_RNI4J2O7[1]/I3
    instance   POWERLED.func_state_RNI4J2O7[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4J2O7[1]/O
    net        POWERLED.dutycycle_en_7
    input  pin POWERLED.dutycycle_RNIQPBP9[11]/I2
    instance   POWERLED.dutycycle_RNIQPBP9[11] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIQPBP9[11]/O
    net        POWERLED.dutycycle_8
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_13
66) instance dutycycle_RNIPUS6A[15] (in view: work.powerled_block(netlist)), output net dutycycle_13 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_13
    input  pin POWERLED.dutycycle_RNI_3[13]/I2
    instance   POWERLED.dutycycle_RNI_3[13] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[13]/O
    net        POWERLED.un2_count_clk_17_0_a2_5
    input  pin POWERLED.dutycycle_RNI_8[3]/I3
    instance   POWERLED.dutycycle_RNI_8[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_8[3]/O
    net        POWERLED.g0_4_5
    input  pin POWERLED.dutycycle_RNI_4[0]/I3
    instance   POWERLED.dutycycle_RNI_4[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_4[0]/O
    net        POWERLED.N_398_0
    input  pin POWERLED.dutycycle_RNILP0F_0[0]/I0
    instance   POWERLED.dutycycle_RNILP0F_0[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILP0F_0[0]/O
    net        POWERLED.g0_1_0
    input  pin POWERLED.dutycycle_RNILMBVD[5]/I1
    instance   POWERLED.dutycycle_RNILMBVD[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILMBVD[5]/O
    net        POWERLED.dutycycle_fb_15_4_0
    input  pin POWERLED.dutycycle_RNI1DAA11[5]/I3
    instance   POWERLED.dutycycle_RNI1DAA11[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI1DAA11[5]/O
    net        POWERLED.dutycycle[5]
    input  pin POWERLED.dutycycle_RNI_0[6]/I3
    instance   POWERLED.dutycycle_RNI_0[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[6]/O
    net        POWERLED.N_366
    input  pin POWERLED.func_state_RNIMQ0F[1]/I2
    instance   POWERLED.func_state_RNIMQ0F[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIMQ0F[1]/O
    net        POWERLED.N_272
    input  pin POWERLED.dutycycle_RNILG3T6[6]/I2
    instance   POWERLED.dutycycle_RNILG3T6[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNILG3T6[6]/O
    net        POWERLED.dutycycle_eena_13
    input  pin POWERLED.dutycycle_RNIEP8SA[6]/I2
    instance   POWERLED.dutycycle_RNIEP8SA[6] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIEP8SA[6]/O
    net        POWERLED.dutycycle[6]
    input  pin POWERLED.un1_dutycycle_94_cry_6_c/I1
    instance   POWERLED.un1_dutycycle_94_cry_6_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_6_c/CO
    net        POWERLED.un1_dutycycle_94_cry_6_c
    input  pin POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1/I3
    instance   POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1/O
    net        POWERLED.un1_dutycycle_94_cry_6_c_RNI2O4A1
    input  pin POWERLED.dutycycle_RNII46M9[7]/I3
    instance   POWERLED.dutycycle_RNII46M9[7] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII46M9[7]/O
    net        POWERLED.dutycycle_5
    input  pin POWERLED.dutycycle_RNI_7[3]/I2
    instance   POWERLED.dutycycle_RNI_7[3] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_7[3]/O
    net        POWERLED.N_325
    input  pin POWERLED.dutycycle_RNI_3[10]/I0
    instance   POWERLED.dutycycle_RNI_3[10] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_3[10]/O
    net        POWERLED.dutycycle_RNI_3[10]
    input  pin POWERLED.dutycycle_RNI_0[2]/I0
    instance   POWERLED.dutycycle_RNI_0[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_0[2]/O
    net        POWERLED.N_331
    input  pin POWERLED.dutycycle_RNI2O4A1_2[2]/I1
    instance   POWERLED.dutycycle_RNI2O4A1_2[2] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1_2[2]/O
    net        POWERLED.dutycycle_RNI2O4A1_2[2]
    input  pin POWERLED.func_state_RNI4G9K2[1]/I1
    instance   POWERLED.func_state_RNI4G9K2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4G9K2[1]/O
    net        POWERLED.un1_count_off_1_sqmuxa_8_m1
    input  pin POWERLED.func_state_RNI68EU3[1]/I0
    instance   POWERLED.func_state_RNI68EU3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI68EU3[1]/O
    net        POWERLED.func_state_RNI68EU3[1]
    input  pin POWERLED.func_state_RNIT69J5[1]/I1
    instance   POWERLED.func_state_RNIT69J5[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIT69J5[1]/O
    net        POWERLED.func_state_RNIT69J5[1]
    input  pin POWERLED.func_state_RNIA02P1[1]/I2
    instance   POWERLED.func_state_RNIA02P1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIA02P1[1]/O
    net        POWERLED.N_115_f0_1
    input  pin POWERLED.dutycycle_RNII3LM3[0]/I0
    instance   POWERLED.dutycycle_RNII3LM3[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNII3LM3[0]/O
    net        POWERLED.dutycycle_eena
    input  pin POWERLED.dutycycle_RNI39MT5[0]/I3
    instance   POWERLED.dutycycle_RNI39MT5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI39MT5[0]/O
    net        POWERLED.dutycycle_1
    input  pin POWERLED.un1_dutycycle_94_cry_0_c/I0
    instance   POWERLED.un1_dutycycle_94_cry_0_c (cell SB_CARRY)
    output pin POWERLED.un1_dutycycle_94_cry_0_c/CO
    net        POWERLED.un1_dutycycle_94_cry_0_c
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU/O
    net        POWERLED.un1_dutycycle_94_cry_0_c_RNI3AU
    input  pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/I3
    instance   POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1 (cell SB_LUT4)
    output pin POWERLED.un1_dutycycle_94_cry_0_c_RNI523B1/O
    net        POWERLED.dutycycle_1_0[1]
    input  pin POWERLED.dutycycle_RNI7KKU5[1]/I2
    instance   POWERLED.dutycycle_RNI7KKU5[1] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI7KKU5[1]/O
    net        POWERLED.dutycycle_0
    input  pin POWERLED.dutycycle_RNI_5[0]/I0
    instance   POWERLED.dutycycle_RNI_5[0] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI_5[0]/O
    net        POWERLED.dutycycle_RNI_5[0]
    input  pin POWERLED.dutycycle_RNI[5]/I0
    instance   POWERLED.dutycycle_RNI[5] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI[5]/O
    net        POWERLED.dutycycle_RNI[5]
    input  pin POWERLED.func_state_RNI[0]/I0
    instance   POWERLED.func_state_RNI[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI[0]/O
    net        POWERLED.N_396
    input  pin POWERLED.func_state_RNI1U3S4[1]/I2
    instance   POWERLED.func_state_RNI1U3S4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1U3S4[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNIQF8B[0]/I2
    instance   POWERLED.count_clk_RNIQF8B[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIQF8B[0]/O
    net        POWERLED.count_clk[0]
    input  pin POWERLED.count_clk_RNI[0]/I1
    instance   POWERLED.count_clk_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[0]/O
    net        POWERLED.count_clk_RNI[0]
    input  pin POWERLED.count_clk_RNIRG8B[1]/I1
    instance   POWERLED.count_clk_RNIRG8B[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIRG8B[1]/O
    net        POWERLED.count_clk[1]
    input  pin POWERLED.count_clk_RNI_0[1]/I0
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNIOGRS_1[1]/I0
    instance   POWERLED.func_state_RNIOGRS_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS_1[1]/O
    net        POWERLED.N_177
    input  pin POWERLED.func_state_RNIH9594[1]/I0
    instance   POWERLED.func_state_RNIH9594[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH9594[1]/O
    net        POWERLED.func_state_RNIH9594_0[1]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I0
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNITF0E[8]/I1
    instance   POWERLED.count_clk_RNITF0E[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNITF0E[8]/O
    net        POWERLED.count_clk[8]
    input  pin POWERLED.count_clk_RNI_0[8]/I0
    instance   POWERLED.count_clk_RNI_0[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[8]/O
    net        POWERLED.N_352
    input  pin POWERLED.count_clk_RNIBVNS[1]/I0
    instance   POWERLED.count_clk_RNIBVNS[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIBVNS[1]/O
    net        POWERLED.N_284
    input  pin POWERLED.func_state_RNIBQDB2[0]/I1
    instance   POWERLED.func_state_RNIBQDB2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBQDB2[0]/O
    net        POWERLED.func_state_RNIBQDB2[0]
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNI5DR1A[7]/I1
    instance   POWERLED.count_off_RNI5DR1A[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI5DR1A[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_2[1]/I1
    instance   POWERLED.func_state_RNI_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[1]/O
    net        POWERLED.func_state_RNI_2[1]
    input  pin POWERLED.func_state_RNI3VDK[0]/I0
    instance   POWERLED.func_state_RNI3VDK[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI3VDK[0]/O
    net        POWERLED.N_297
    input  pin POWERLED.func_state_RNIRAVV2[0]/I0
    instance   POWERLED.func_state_RNIRAVV2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIRAVV2[0]/O
    net        POWERLED.func_state_RNIRAVV2[0]
    input  pin POWERLED.func_state_RNI4CHA7[0]/I1
    instance   POWERLED.func_state_RNI4CHA7[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI4CHA7[0]/O
    net        POWERLED.func_state_1_m2[0]
    input  pin POWERLED.func_state_RNIA20K9[0]/I1
    instance   POWERLED.func_state_RNIA20K9[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIA20K9[0]/O
    net        POWERLED.func_state_0
    input  pin POWERLED.func_state_RNI_2[0]/I0
    instance   POWERLED.func_state_RNI_2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[0]/O
    net        POWERLED.N_2216_i
    input  pin POWERLED.func_state_RNI_9[1]/I0
    instance   POWERLED.func_state_RNI_9[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_9[1]/O
    net        POWERLED.func_state_1_m2s2_i_a2_0_0
    input  pin POWERLED.func_state_RNIU2UT[1]/I0
    instance   POWERLED.func_state_RNIU2UT[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIU2UT[1]/O
    net        POWERLED.N_301
    input  pin POWERLED.func_state_RNIN2PE3[1]/I1
    instance   POWERLED.func_state_RNIN2PE3[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIN2PE3[1]/O
    net        POWERLED.N_76
    input  pin POWERLED.func_state_RNIKML48[1]/I0
    instance   POWERLED.func_state_RNIKML48[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIKML48[1]/O
    net        POWERLED.func_state_1_m2[1]
    input  pin POWERLED.func_state_RNIRD4EA[1]/I1
    instance   POWERLED.func_state_RNIRD4EA[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIRD4EA[1]/O
    net        POWERLED.func_state
    input  pin POWERLED.func_state_RNI2O4A1[1]/I0
    instance   POWERLED.func_state_RNI2O4A1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2O4A1[1]/O
    net        POWERLED.func_state_RNI2O4A1[1]
    input  pin POWERLED.func_state_RNI2O4A1_1[1]/I0
    instance   POWERLED.func_state_RNI2O4A1_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI2O4A1_1[1]/O
    net        POWERLED.func_state_RNI2O4A1_1[1]
    input  pin POWERLED.dutycycle_RNIPUS6A[15]/I1
    instance   POWERLED.dutycycle_RNIPUS6A[15] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNIPUS6A[15]/O
    net        POWERLED.dutycycle_13
@W: BN137 :|Found combinational loop during mapping at net POWERLED.dutycycle_9
67) instance dutycycle_RNI03FP9[14] (in view: work.powerled_block(netlist)), output net dutycycle_9 (in view: work.powerled_block(netlist))
    net        POWERLED.dutycycle_9
    input  pin POWERLED.dutycycle_RNI2O4A1[14]/I2
    instance   POWERLED.dutycycle_RNI2O4A1[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI2O4A1[14]/O
    net        POWERLED.un1_clk_100khz_47_and_i_0_0
    input  pin POWERLED.dutycycle_RNI4J2O7[14]/I3
    instance   POWERLED.dutycycle_RNI4J2O7[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI4J2O7[14]/O
    net        POWERLED.dutycycle_en_11
    input  pin POWERLED.dutycycle_RNI03FP9[14]/I2
    instance   POWERLED.dutycycle_RNI03FP9[14] (cell SB_LUT4)
    output pin POWERLED.dutycycle_RNI03FP9[14]/O
    net        POWERLED.dutycycle_9
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off_RNI_0[10]
68) instance count_off_RNI_0[10] (in view: work.powerled_block(netlist)), output net count_off_RNI_0[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNIOTGO[1]/I2
    instance   POWERLED.func_state_RNIOTGO[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOTGO[1]/O
    net        POWERLED.N_291
    input  pin POWERLED.func_state_RNIUHKR2[1]/I0
    instance   POWERLED.func_state_RNIUHKR2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIUHKR2[1]/O
    net        POWERLED.count_clk_en_2
    input  pin POWERLED.func_state_RNI1U3S4[1]/I3
    instance   POWERLED.func_state_RNI1U3S4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1U3S4[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNIQF8B[0]/I2
    instance   POWERLED.count_clk_RNIQF8B[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIQF8B[0]/O
    net        POWERLED.count_clk[0]
    input  pin POWERLED.count_clk_RNI[0]/I1
    instance   POWERLED.count_clk_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[0]/O
    net        POWERLED.count_clk_RNI[0]
    input  pin POWERLED.count_clk_RNIRG8B[1]/I1
    instance   POWERLED.count_clk_RNIRG8B[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIRG8B[1]/O
    net        POWERLED.count_clk[1]
    input  pin POWERLED.count_clk_RNI_0[1]/I0
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNIOGRS_1[1]/I0
    instance   POWERLED.func_state_RNIOGRS_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS_1[1]/O
    net        POWERLED.N_177
    input  pin POWERLED.func_state_RNIH9594[1]/I0
    instance   POWERLED.func_state_RNIH9594[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH9594[1]/O
    net        POWERLED.func_state_RNIH9594_0[1]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I0
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNITF0E[8]/I1
    instance   POWERLED.count_clk_RNITF0E[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNITF0E[8]/O
    net        POWERLED.count_clk[8]
    input  pin POWERLED.count_clk_RNI_0[8]/I0
    instance   POWERLED.count_clk_RNI_0[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[8]/O
    net        POWERLED.N_352
    input  pin POWERLED.count_clk_RNIBVNS[1]/I0
    instance   POWERLED.count_clk_RNIBVNS[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIBVNS[1]/O
    net        POWERLED.N_284
    input  pin POWERLED.func_state_RNIBQDB2[0]/I1
    instance   POWERLED.func_state_RNIBQDB2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBQDB2[0]/O
    net        POWERLED.func_state_RNIBQDB2[0]
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNI5DR1A[7]/I1
    instance   POWERLED.count_off_RNI5DR1A[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI5DR1A[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.func_state_RNI_2[1]
69) instance func_state_RNI_2[1] (in view: work.powerled_block(netlist)), output net func_state_RNI_2[1] (in view: work.powerled_block(netlist))
    net        POWERLED.func_state_RNI_2[1]
    input  pin POWERLED.func_state_RNIUHKR2[1]/I1
    instance   POWERLED.func_state_RNIUHKR2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIUHKR2[1]/O
    net        POWERLED.count_clk_en_2
    input  pin POWERLED.func_state_RNI1U3S4[1]/I3
    instance   POWERLED.func_state_RNI1U3S4[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI1U3S4[1]/O
    net        POWERLED.count_clk_en
    input  pin POWERLED.count_clk_RNIQF8B[0]/I2
    instance   POWERLED.count_clk_RNIQF8B[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIQF8B[0]/O
    net        POWERLED.count_clk[0]
    input  pin POWERLED.count_clk_RNI[0]/I1
    instance   POWERLED.count_clk_RNI[0] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI[0]/O
    net        POWERLED.count_clk_RNI[0]
    input  pin POWERLED.count_clk_RNIRG8B[1]/I1
    instance   POWERLED.count_clk_RNIRG8B[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIRG8B[1]/O
    net        POWERLED.count_clk[1]
    input  pin POWERLED.count_clk_RNI_0[1]/I0
    instance   POWERLED.count_clk_RNI_0[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[1]/O
    net        POWERLED.count_clk_RNI_0[1]
    input  pin POWERLED.func_state_RNIOGRS_1[1]/I0
    instance   POWERLED.func_state_RNIOGRS_1[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIOGRS_1[1]/O
    net        POWERLED.N_177
    input  pin POWERLED.func_state_RNIH9594[1]/I0
    instance   POWERLED.func_state_RNIH9594[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH9594[1]/O
    net        POWERLED.func_state_RNIH9594_0[1]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I0
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNITF0E[8]/I1
    instance   POWERLED.count_clk_RNITF0E[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNITF0E[8]/O
    net        POWERLED.count_clk[8]
    input  pin POWERLED.count_clk_RNI_0[8]/I0
    instance   POWERLED.count_clk_RNI_0[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[8]/O
    net        POWERLED.N_352
    input  pin POWERLED.count_clk_RNIBVNS[1]/I0
    instance   POWERLED.count_clk_RNIBVNS[1] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNIBVNS[1]/O
    net        POWERLED.N_284
    input  pin POWERLED.func_state_RNIBQDB2[0]/I1
    instance   POWERLED.func_state_RNIBQDB2[0] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIBQDB2[0]/O
    net        POWERLED.func_state_RNIBQDB2[0]
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2/I0
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNI5DR1A[7]/I1
    instance   POWERLED.count_off_RNI5DR1A[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI5DR1A[7]/O
    net        POWERLED.count_off[7]
    input  pin POWERLED.count_off_RNI[3]/I0
    instance   POWERLED.count_off_RNI[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[3]/O
    net        POWERLED.un34_clk_100khz_8
    input  pin POWERLED.count_off_RNI_0[10]/I0
    instance   POWERLED.count_off_RNI_0[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI_0[10]/O
    net        POWERLED.count_off_RNI_0[10]
    input  pin POWERLED.func_state_RNI_2[1]/I1
    instance   POWERLED.func_state_RNI_2[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNI_2[1]/O
    net        POWERLED.func_state_RNI_2[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.N_352
70) instance count_clk_RNI_0[8] (in view: work.powerled_block(netlist)), output net N_352 (in view: work.powerled_block(netlist))
    net        POWERLED.N_352
    input  pin POWERLED.func_state_RNIH9594[1]/I2
    instance   POWERLED.func_state_RNIH9594[1] (cell SB_LUT4)
    output pin POWERLED.func_state_RNIH9594[1]/O
    net        POWERLED.func_state_RNIH9594_0[1]
    input  pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/I0
    instance   POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2 (cell SB_LUT4)
    output pin POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2/O
    net        POWERLED.un1_count_clk_2_cry_7_c_RNIRNN2
    input  pin POWERLED.count_clk_RNITF0E[8]/I1
    instance   POWERLED.count_clk_RNITF0E[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNITF0E[8]/O
    net        POWERLED.count_clk[8]
    input  pin POWERLED.count_clk_RNI_0[8]/I0
    instance   POWERLED.count_clk_RNI_0[8] (cell SB_LUT4)
    output pin POWERLED.count_clk_RNI_0[8]/O
    net        POWERLED.N_352
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[7]
71) instance count_off_RNI5DR1A[7] (in view: work.powerled_block(netlist)), output net count_off[7] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[7]
    input  pin POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2/I1
    instance   POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_6_c_RNI7CJQ2/O
    net        POWERLED.count_off_1[7]
    input  pin POWERLED.count_off_RNI5DR1A[7]/I1
    instance   POWERLED.count_off_RNI5DR1A[7] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI5DR1A[7]/O
    net        POWERLED.count_off[7]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[6]
72) instance count_off_RNI3AQ1A[6] (in view: work.powerled_block(netlist)), output net count_off[6] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[6]
    input  pin POWERLED.un3_count_off_1_cry_5_c_RNI6AIQ2/I1
    instance   POWERLED.un3_count_off_1_cry_5_c_RNI6AIQ2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_5_c_RNI6AIQ2/O
    net        POWERLED.count_off_1[6]
    input  pin POWERLED.count_off_RNI3AQ1A[6]/I1
    instance   POWERLED.count_off_RNI3AQ1A[6] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI3AQ1A[6]/O
    net        POWERLED.count_off[6]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[5]
73) instance count_off_RNI17P1A[5] (in view: work.powerled_block(netlist)), output net count_off[5] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[5]
    input  pin POWERLED.un3_count_off_1_cry_4_c_RNI58HQ2/I1
    instance   POWERLED.un3_count_off_1_cry_4_c_RNI58HQ2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_4_c_RNI58HQ2/O
    net        POWERLED.count_off_1[5]
    input  pin POWERLED.count_off_RNI17P1A[5]/I1
    instance   POWERLED.count_off_RNI17P1A[5] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI17P1A[5]/O
    net        POWERLED.count_off[5]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[4]
74) instance count_off_RNIV3O1A[4] (in view: work.powerled_block(netlist)), output net count_off[4] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[4]
    input  pin POWERLED.un3_count_off_1_cry_3_c_RNIPB2F/I1
    instance   POWERLED.un3_count_off_1_cry_3_c_RNIPB2F (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_3_c_RNIPB2F/O
    net        POWERLED.un3_count_off_1_cry_3_c_RNIPB2F
    input  pin POWERLED.count_off_RNIV3O1A[4]/I2
    instance   POWERLED.count_off_RNIV3O1A[4] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIV3O1A[4]/O
    net        POWERLED.count_off[4]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[3]
75) instance count_off_RNIT0N1A[3] (in view: work.powerled_block(netlist)), output net count_off[3] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[3]
    input  pin POWERLED.un3_count_off_1_cry_2_c_RNIO91F/I1
    instance   POWERLED.un3_count_off_1_cry_2_c_RNIO91F (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_2_c_RNIO91F/O
    net        POWERLED.un3_count_off_1_cry_2_c_RNIO91F
    input  pin POWERLED.count_off_RNIT0N1A[3]/I2
    instance   POWERLED.count_off_RNIT0N1A[3] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIT0N1A[3]/O
    net        POWERLED.count_off[3]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[2]
76) instance count_off_RNIRTL1A[2] (in view: work.powerled_block(netlist)), output net count_off[2] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[2]
    input  pin POWERLED.un3_count_off_1_cry_1_c_RNI22EQ2/I1
    instance   POWERLED.un3_count_off_1_cry_1_c_RNI22EQ2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_1_c_RNI22EQ2/O
    net        POWERLED.count_off_1[2]
    input  pin POWERLED.count_off_RNIRTL1A[2]/I1
    instance   POWERLED.count_off_RNIRTL1A[2] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIRTL1A[2]/O
    net        POWERLED.count_off[2]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[1]
77) instance count_off_RNI3LLI9[1] (in view: work.powerled_block(netlist)), output net count_off[1] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[1]
    input  pin POWERLED.count_off_RNI[1]/I1
    instance   POWERLED.count_off_RNI[1] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI[1]/O
    net        POWERLED.count_off_RNI[1]
    input  pin POWERLED.count_off_RNI3LLI9[1]/I2
    instance   POWERLED.count_off_RNI3LLI9[1] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI3LLI9[1]/O
    net        POWERLED.count_off[1]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[0]
78) instance count_off_RNI2KLI9[0] (in view: work.powerled_block(netlist)), output net count_off[0] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[0]
    input  pin POWERLED.count_off_RNIBQDB2[0]/I1
    instance   POWERLED.count_off_RNIBQDB2[0] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIBQDB2[0]/O
    net        POWERLED.count_off_RNIBQDB2[0]
    input  pin POWERLED.count_off_RNI2KLI9[0]/I1
    instance   POWERLED.count_off_RNI2KLI9[0] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI2KLI9[0]/O
    net        POWERLED.count_off[0]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[8]
79) instance count_off_RNI7GS1A[8] (in view: work.powerled_block(netlist)), output net count_off[8] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[8]
    input  pin POWERLED.un3_count_off_1_cry_7_c_RNI8EKQ2/I1
    instance   POWERLED.un3_count_off_1_cry_7_c_RNI8EKQ2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_7_c_RNI8EKQ2/O
    net        POWERLED.count_off_1[8]
    input  pin POWERLED.count_off_RNI7GS1A[8]/I1
    instance   POWERLED.count_off_RNI7GS1A[8] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI7GS1A[8]/O
    net        POWERLED.count_off[8]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[13]
80) instance count_off_RNIVAIU9[13] (in view: work.powerled_block(netlist)), output net count_off[13] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[13]
    input  pin POWERLED.un3_count_off_1_cry_12_c_RNIKS5P2/I1
    instance   POWERLED.un3_count_off_1_cry_12_c_RNIKS5P2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_12_c_RNIKS5P2/O
    net        POWERLED.count_off_1[13]
    input  pin POWERLED.count_off_RNIVAIU9[13]/I1
    instance   POWERLED.count_off_RNIVAIU9[13] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIVAIU9[13]/O
    net        POWERLED.count_off[13]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[12]
81) instance count_off_RNIT7HU9[12] (in view: work.powerled_block(netlist)), output net count_off[12] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[12]
    input  pin POWERLED.un3_count_off_1_cry_11_c_RNIJQ4P2/I1
    instance   POWERLED.un3_count_off_1_cry_11_c_RNIJQ4P2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_11_c_RNIJQ4P2/O
    net        POWERLED.count_off_1[12]
    input  pin POWERLED.count_off_RNIT7HU9[12]/I1
    instance   POWERLED.count_off_RNIT7HU9[12] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIT7HU9[12]/O
    net        POWERLED.count_off[12]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[11]
82) instance count_off_RNIR4GU9[11] (in view: work.powerled_block(netlist)), output net count_off[11] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[11]
    input  pin POWERLED.un3_count_off_1_cry_10_c_RNIIO3P2/I1
    instance   POWERLED.un3_count_off_1_cry_10_c_RNIIO3P2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_10_c_RNIIO3P2/O
    net        POWERLED.count_off_1[11]
    input  pin POWERLED.count_off_RNIR4GU9[11]/I1
    instance   POWERLED.count_off_RNIR4GU9[11] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIR4GU9[11]/O
    net        POWERLED.count_off[11]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[10]
83) instance count_off_RNIIT20A[10] (in view: work.powerled_block(netlist)), output net count_off[10] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[10]
    input  pin POWERLED.un3_count_off_1_cry_9_c_RNIAIMQ2/I1
    instance   POWERLED.un3_count_off_1_cry_9_c_RNIAIMQ2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_9_c_RNIAIMQ2/O
    net        POWERLED.count_off_1[10]
    input  pin POWERLED.count_off_RNIIT20A[10]/I1
    instance   POWERLED.count_off_RNIIT20A[10] (cell SB_LUT4)
    output pin POWERLED.count_off_RNIIT20A[10]/O
    net        POWERLED.count_off[10]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[9]
84) instance count_off_RNI9JT1A[9] (in view: work.powerled_block(netlist)), output net count_off[9] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[9]
    input  pin POWERLED.un3_count_off_1_cry_8_c_RNI9GLQ2/I1
    instance   POWERLED.un3_count_off_1_cry_8_c_RNI9GLQ2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_8_c_RNI9GLQ2/O
    net        POWERLED.count_off_1[9]
    input  pin POWERLED.count_off_RNI9JT1A[9]/I1
    instance   POWERLED.count_off_RNI9JT1A[9] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI9JT1A[9]/O
    net        POWERLED.count_off[9]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[14]
85) instance count_off_RNI1EJU9[14] (in view: work.powerled_block(netlist)), output net count_off[14] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[14]
    input  pin POWERLED.un3_count_off_1_cry_13_c_RNILU6P2/I1
    instance   POWERLED.un3_count_off_1_cry_13_c_RNILU6P2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_13_c_RNILU6P2/O
    net        POWERLED.count_off_1[14]
    input  pin POWERLED.count_off_RNI1EJU9[14]/I1
    instance   POWERLED.count_off_RNI1EJU9[14] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI1EJU9[14]/O
    net        POWERLED.count_off[14]
@W: BN137 :|Found combinational loop during mapping at net POWERLED.count_off[15]
86) instance count_off_RNI3HKU9[15] (in view: work.powerled_block(netlist)), output net count_off[15] (in view: work.powerled_block(netlist))
    net        POWERLED.count_off[15]
    input  pin POWERLED.un3_count_off_1_cry_14_c_RNIM08P2/I0
    instance   POWERLED.un3_count_off_1_cry_14_c_RNIM08P2 (cell SB_LUT4)
    output pin POWERLED.un3_count_off_1_cry_14_c_RNIM08P2/O
    net        POWERLED.un3_count_off_1_cry_14_c_RNIM08P2
    input  pin POWERLED.count_off_RNI3HKU9[15]/I1
    instance   POWERLED.count_off_RNI3HKU9[15] (cell SB_LUT4)
    output pin POWERLED.count_off_RNI3HKU9[15]/O
    net        POWERLED.count_off[15]
@W: BN137 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Found combinational loop during mapping at net POWERLED.mult1_un159_sum_i_0[8]
87) instance un1_onclocks.if_generate_plus\.mult1_un166_sum_cry_1_c_inv (in view: work.powerled_block(netlist)), output net mult1_un159_sum_i_0[8] (in view: work.powerled_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.curr_state[0]
88) instance curr_state_RNI0EA52[0] (in view: work.pch_pwrok_block(netlist)), output net curr_state[0] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_218
89) instance curr_state_7_1_0_.m6_i_o3_0 (in view: work.pch_pwrok_block(netlist)), output net N_218 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.m6_i_a2
90) instance curr_state_7_1_0_.m6_i_a2 (in view: work.pch_pwrok_block(netlist)), output net m6_i_a2 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_2171_i
91) instance curr_state_RNI[0] (in view: work.pch_pwrok_block(netlist)), output net N_2171_i (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_2173_i
92) instance count_RNI[0] (in view: work.pch_pwrok_block(netlist)), output net N_2173_i (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[12]
93) instance count_RNIQ63O4[12] (in view: work.pch_pwrok_block(netlist)), output net count[12] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[11]
94) instance count_RNIO32O4[11] (in view: work.pch_pwrok_block(netlist)), output net count[11] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_10
95) instance count_RNIFRFT4[10] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_10 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_9
96) instance count_RNI6FVK4[9] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_9 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[8]
97) instance count_RNI4CUK4[8] (in view: work.pch_pwrok_block(netlist)), output net count[8] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_7
98) instance count_RNI29TK4[7] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_7 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[6]
99) instance count_RNI06SK4[6] (in view: work.pch_pwrok_block(netlist)), output net count[6] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[5]
100) instance count_RNIU2RK4[5] (in view: work.pch_pwrok_block(netlist)), output net count[5] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_4
101) instance count_RNISVPK4[4] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_4 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[3]
102) instance count_RNIQSOK4[3] (in view: work.pch_pwrok_block(netlist)), output net count[3] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_2
103) instance count_RNIOPNK4[2] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_2 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_1
104) instance count_RNIVBR74[1] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_1 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[0]
105) instance count_RNI4EPO41[0] (in view: work.pch_pwrok_block(netlist)), output net count[0] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.N_364
106) instance count_RNI63UG01[1] (in view: work.pch_pwrok_block(netlist)), output net N_364 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[14]
107) instance count_RNIUC5O4[14] (in view: work.pch_pwrok_block(netlist)), output net count[14] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.un2_count_1_axb_13
108) instance count_RNIS94O4[13] (in view: work.pch_pwrok_block(netlist)), output net un2_count_1_axb_13 (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net PCH_PWRGD.count[15]
109) instance count_RNI0G6O4[15] (in view: work.pch_pwrok_block(netlist)), output net count[15] (in view: work.pch_pwrok_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[0]
110) instance curr_state_2_RNITHRH[0] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2[0] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.curr_state_2[1]
111) instance curr_state_2_RNIUIRH[1] (in view: work.vpp_vddq_block(netlist)), output net curr_state_2[1] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[4]
112) instance count_2_RNIHA461[4] (in view: work.vpp_vddq_block(netlist)), output net count_2[4] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[3]
113) instance count_2_RNIF7361[3] (in view: work.vpp_vddq_block(netlist)), output net count_2[3] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[2]
114) instance count_2_RNID4261[2] (in view: work.vpp_vddq_block(netlist)), output net count_2[2] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_1
115) instance count_2_RNIU2QU[1] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_1 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.N_1_i
116) instance count_2_RNIOUR33[1] (in view: work.vpp_vddq_block(netlist)), output net N_1_i (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[0]
117) instance count_2_RNIT1QU[0] (in view: work.vpp_vddq_block(netlist)), output net count_2[0] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2_1[6]
118) instance un1_count_2_1_cry_5_c_RNILG661_0 (in view: work.vpp_vddq_block(netlist)), output net count_2_1[6] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[5]
119) instance count_2_RNIJD561[5] (in view: work.vpp_vddq_block(netlist)), output net count_2[5] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[8]
120) instance count_2_RNIPM861[8] (in view: work.vpp_vddq_block(netlist)), output net count_2[8] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.un1_count_2_1_axb_7
121) instance count_2_RNINJ761[7] (in view: work.vpp_vddq_block(netlist)), output net un1_count_2_1_axb_7 (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[10]
122) instance count_2_RNI4TU51[10] (in view: work.vpp_vddq_block(netlist)), output net count_2[10] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[9]
123) instance count_2_RNIRP961[9] (in view: work.vpp_vddq_block(netlist)), output net count_2[9] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[11]
124) instance count_2_RNIDR4C1[11] (in view: work.vpp_vddq_block(netlist)), output net count_2[11] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[12]
125) instance count_2_RNIFU5C1[12] (in view: work.vpp_vddq_block(netlist)), output net count_2[12] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[13]
126) instance count_2_RNIH17C1[13] (in view: work.vpp_vddq_block(netlist)), output net count_2[13] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[14]
127) instance count_2_RNIJ48C1[14] (in view: work.vpp_vddq_block(netlist)), output net count_2[14] (in view: work.vpp_vddq_block(netlist))
@W: BN137 :|Found combinational loop during mapping at net VPP_VDDQ.count_2[15]
128) instance count_2_RNIL79C1[15] (in view: work.vpp_vddq_block(netlist)), output net count_2[15] (in view: work.vpp_vddq_block(netlist))
End of loops
@W: MT420 |Found inferred clock TOP|FPGA_OSC with period 28.87ns. Please declare a user-defined clock on object "p:FPGA_OSC"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Jun 07 10:02:17 2022
#


Top view:               TOP
Requested Frequency:    34.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -87.987

                   Requested     Estimated     Requested     Estimated                 Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group                
-------------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC       34.6 MHz      8.6 MHz       28.871        116.858       -87.987     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------
Starting      Ending        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------
TOP|FPGA_OSC  TOP|FPGA_OSC  |  28.871      -87.987  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|FPGA_OSC
====================================



Starting Points with Worst Slack
********************************

                       Starting                                           Arrival            
Instance               Reference        Type       Pin     Net            Time        Slack  
                       Clock                                                                 
---------------------------------------------------------------------------------------------
COUNTER.counter[0]     TOP|FPGA_OSC     SB_DFF     Q       counter[0]     0.796       -87.987
COUNTER.counter[2]     TOP|FPGA_OSC     SB_DFF     Q       counter[2]     0.796       -87.915
COUNTER.counter[3]     TOP|FPGA_OSC     SB_DFF     Q       counter[3]     0.796       -87.884
COUNTER.counter[4]     TOP|FPGA_OSC     SB_DFF     Q       counter[4]     0.796       -87.791
COUNTER.counter[1]     TOP|FPGA_OSC     SB_DFF     Q       counter[1]     0.796       -87.787
COUNTER.counter[5]     TOP|FPGA_OSC     SB_DFF     Q       counter[5]     0.796       -87.715
COUNTER.counter[6]     TOP|FPGA_OSC     SB_DFF     Q       counter[6]     0.796       -87.684
COUNTER.counter[7]     TOP|FPGA_OSC     SB_DFF     Q       counter[7]     0.796       -87.591
COUNTER.counter[8]     TOP|FPGA_OSC     SB_DFF     Q       counter[8]     0.796       -87.588
COUNTER.counter[9]     TOP|FPGA_OSC     SB_DFF     Q       counter[9]     0.796       -87.515
=============================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                        Required            
Instance                   Reference        Type         Pin     Net                       Time         Slack  
                           Clock                                                                               
---------------------------------------------------------------------------------------------------------------
POWERLED.curr_state[0]     TOP|FPGA_OSC     SB_DFFE      D       curr_state_3_0_rep1       28.716       -87.987
POWERLED.pwm_out           TOP|FPGA_OSC     SB_DFFR      D       PWRBTN_LED_rep1           28.716       -87.987
POWERLED.dutycycle[5]      TOP|FPGA_OSC     SB_DFFS      D       dutycycle_14              28.716       -0.864 
PCH_PWRGD.count[0]         TOP|FPGA_OSC     SB_DFFER     D       count_RNIM6A821[1]        28.716       0.843  
PCH_PWRGD.count[14]        TOP|FPGA_OSC     SB_DFFER     D       count_rst_0               28.716       4.171  
POWERLED.count_off[0]      TOP|FPGA_OSC     SB_DFFE      D       count_off_RNIBQDB2[0]     28.716       4.799  
POWERLED.count_off[1]      TOP|FPGA_OSC     SB_DFFE      D       count_off_1[1]            28.716       4.799  
POWERLED.count_off[2]      TOP|FPGA_OSC     SB_DFFE      D       count_off_1[2]            28.716       4.799  
POWERLED.count_off[3]      TOP|FPGA_OSC     SB_DFFE      D       count_off_1[3]            28.716       4.799  
POWERLED.count_off[4]      TOP|FPGA_OSC     SB_DFFE      D       count_off_1[4]            28.716       4.799  
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      28.871
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.716

    - Propagation time:                      116.703
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -87.987

    Number of logic level(s):                153
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                                            Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                                                         Net          -        -       0.386     -           13        
POWERLED.G_155                                                        SB_LUT4      I3       In      -         6.127       -         
POWERLED.G_155                                                        SB_LUT4      O        Out     0.465     6.592       -         
G_155                                                                 Net          -        -       1.371     -           22        
POWERLED.func_state_RNI4J2O7[1]                                       SB_LUT4      I0       In      -         7.963       -         
POWERLED.func_state_RNI4J2O7[1]                                       SB_LUT4      O        Out     0.661     8.624       -         
dutycycle_en_7                                                        Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIQPBP9[11]                                       SB_LUT4      I2       In      -         9.995       -         
POWERLED.dutycycle_RNIQPBP9[11]                                       SB_LUT4      O        Out     0.558     10.554      -         
dutycycle_8                                                           Net          -        -       1.371     -           10        
POWERLED.dutycycle_RNI_2[11]                                          SB_LUT4      I0       In      -         11.925      -         
POWERLED.dutycycle_RNI_2[11]                                          SB_LUT4      O        Out     0.661     12.586      -         
dutycycle_RNI_2[11]                                                   Net          -        -       1.371     -           10        
POWERLED.dutycycle_RNI_11[9]                                          SB_LUT4      I3       In      -         13.957      -         
POWERLED.dutycycle_RNI_11[9]                                          SB_LUT4      O        Out     0.465     14.422      -         
dutycycle_RNI_11[9]                                                   Net          -        -       1.371     -           3         
POWERLED.dutycycle_RNI_15[9]                                          SB_LUT4      I0       In      -         15.793      -         
POWERLED.dutycycle_RNI_15[9]                                          SB_LUT4      O        Out     0.569     16.362      -         
dutycycle_RNI_15[9]                                                   Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[11]                                          SB_LUT4      I3       In      -         17.733      -         
POWERLED.dutycycle_RNI_0[11]                                          SB_LUT4      O        Out     0.465     18.198      -         
un1_dutycycle_53_axb_12                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[15]                                            SB_LUT4      I1       In      -         19.569      -         
POWERLED.dutycycle_RNI[15]                                            SB_LUT4      O        Out     0.589     20.158      -         
dutycycle_RNI[15]                                                     Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     I0       In      -         21.063      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.380     21.442      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.456      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.642      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.657      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     21.843      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         22.229      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     22.694      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         24.065      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     24.726      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         26.097      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     26.655      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         28.026      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     28.688      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         29.593      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     29.972      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         29.986      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     30.172      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         30.186      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     30.372      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         30.386      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     30.572      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         30.958      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     31.516      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         32.887      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.549      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.454      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     34.833      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         34.847      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.033      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.047      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.233      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.247      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.433      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.447      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.633      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.019      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.484      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         37.855      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.517      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.422      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     39.801      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         39.815      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.001      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.015      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.201      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.215      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.401      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.415      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.601      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         40.987      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.453      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         42.824      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.485      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.390      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     44.770      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         44.783      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     44.969      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         44.983      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.169      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.184      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.370      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.383      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.569      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         45.956      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.421      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         47.792      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.453      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.358      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     49.738      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         49.752      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     49.938      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         49.952      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.138      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.152      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.338      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.352      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.538      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         50.924      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.389      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         52.760      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.421      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.326      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     54.706      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         54.720      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     54.906      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         54.920      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.106      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.120      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.306      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.320      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.506      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         55.892      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.357      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         57.728      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.389      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.294      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     59.674      -         
mult1_un96_sum_cry_3_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         59.688      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     59.874      -         
mult1_un96_sum_cry_4_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         59.888      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.074      -         
mult1_un96_sum_cry_5_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.088      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.274      -         
mult1_un96_sum_cry_6_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.288      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.474      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         60.860      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.325      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         62.696      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.357      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.262      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.642      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.656      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     64.842      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         64.856      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.042      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.056      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.242      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.256      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.442      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         65.828      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.293      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         67.664      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.326      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.231      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.610      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.624      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     69.810      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         69.824      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.010      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.024      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.210      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.224      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.410      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         70.796      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.261      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.632      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.294      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.199      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.578      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.592      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     74.778      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         74.792      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     74.978      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         74.992      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.178      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.192      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.378      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         75.764      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.229      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.600      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.262      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.167      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.546      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.560      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     79.746      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         79.760      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     79.946      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         79.960      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.146      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.160      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.346      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         80.732      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.197      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.568      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.230      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.135      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.514      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.528      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     84.714      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         84.728      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     84.914      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         84.928      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.114      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.128      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.314      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         85.700      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.165      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.536      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.198      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.103      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.482      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.496      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     89.682      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         89.696      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     89.882      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         89.896      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.082      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.096      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.282      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         90.668      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.133      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.504      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.166      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.071      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.451      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.465      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.650      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         94.665      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     94.850      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         94.865      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.051      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.064      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.251      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.636      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.102      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.473      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.134      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.039      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.419      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.433      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.619      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.633      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     99.819      -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         99.833      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.019     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.033     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.219     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.605     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.070     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.441     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.102     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.007     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.387     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.401     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.587     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.601     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     104.787     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         104.801     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     104.987     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.001     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.187     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.573     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.038     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.409     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.070     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.441     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.103     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.008     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.345     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.359     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.545     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.559     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     111.745     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         111.759     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     111.945     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         111.959     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.145     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.159     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.345     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.359     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.545     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.559     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     112.745     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         112.759     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     112.945     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         112.959     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.145     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.159     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.345     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.359     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.545     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.559     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     113.745     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         113.759     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     113.945     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         113.959     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.145     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.159     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.345     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         114.731     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     115.196     -         
curr_state_3_0_rep1                                                   Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         116.703     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 116.858 is 50.988(43.6%) logic and 65.870(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      28.871
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.716

    - Propagation time:                      116.703
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -87.987

    Number of logic level(s):                153
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            POWERLED.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                                            Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                                                         Net          -        -       0.386     -           13        
POWERLED.G_155                                                        SB_LUT4      I3       In      -         6.127       -         
POWERLED.G_155                                                        SB_LUT4      O        Out     0.465     6.592       -         
G_155                                                                 Net          -        -       1.371     -           22        
POWERLED.func_state_RNI4J2O7[1]                                       SB_LUT4      I0       In      -         7.963       -         
POWERLED.func_state_RNI4J2O7[1]                                       SB_LUT4      O        Out     0.661     8.624       -         
dutycycle_en_7                                                        Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIQPBP9[11]                                       SB_LUT4      I2       In      -         9.995       -         
POWERLED.dutycycle_RNIQPBP9[11]                                       SB_LUT4      O        Out     0.558     10.554      -         
dutycycle_8                                                           Net          -        -       1.371     -           10        
POWERLED.dutycycle_RNI_2[11]                                          SB_LUT4      I0       In      -         11.925      -         
POWERLED.dutycycle_RNI_2[11]                                          SB_LUT4      O        Out     0.661     12.586      -         
dutycycle_RNI_2[11]                                                   Net          -        -       1.371     -           10        
POWERLED.dutycycle_RNI_11[9]                                          SB_LUT4      I3       In      -         13.957      -         
POWERLED.dutycycle_RNI_11[9]                                          SB_LUT4      O        Out     0.465     14.422      -         
dutycycle_RNI_11[9]                                                   Net          -        -       1.371     -           3         
POWERLED.dutycycle_RNI_15[9]                                          SB_LUT4      I0       In      -         15.793      -         
POWERLED.dutycycle_RNI_15[9]                                          SB_LUT4      O        Out     0.569     16.362      -         
dutycycle_RNI_15[9]                                                   Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[11]                                          SB_LUT4      I3       In      -         17.733      -         
POWERLED.dutycycle_RNI_0[11]                                          SB_LUT4      O        Out     0.465     18.198      -         
un1_dutycycle_53_axb_12                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[15]                                            SB_LUT4      I1       In      -         19.569      -         
POWERLED.dutycycle_RNI[15]                                            SB_LUT4      O        Out     0.589     20.158      -         
dutycycle_RNI[15]                                                     Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     I0       In      -         21.063      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.380     21.442      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.456      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.642      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.657      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     21.843      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         22.229      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     22.694      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         24.065      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     24.726      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         26.097      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     26.655      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         28.026      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     28.688      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         29.593      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     29.972      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         29.986      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     30.172      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         30.186      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     30.372      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         30.386      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     30.572      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         30.958      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     31.516      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         32.887      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.549      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.454      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     34.833      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         34.847      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.033      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.047      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.233      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.247      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.433      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.447      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.633      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.019      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.484      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         37.855      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.517      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.422      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     39.801      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         39.815      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     40.001      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.015      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.201      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.215      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.401      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.415      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.601      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         40.987      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.453      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         42.824      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.485      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.390      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     44.770      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         44.783      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     44.969      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         44.983      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.169      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.184      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.370      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.383      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.569      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         45.956      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.421      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         47.792      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.453      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.358      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     49.738      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         49.752      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     49.938      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         49.952      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.138      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.152      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.338      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.352      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.538      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         50.924      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.389      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         52.760      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.421      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.326      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     54.706      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         54.720      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     54.906      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         54.920      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.106      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.120      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.306      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.320      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.506      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         55.892      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.357      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         57.728      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.389      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.294      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     59.674      -         
mult1_un96_sum_cry_3_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         59.688      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     59.874      -         
mult1_un96_sum_cry_4_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         59.888      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.074      -         
mult1_un96_sum_cry_5_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.088      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.274      -         
mult1_un96_sum_cry_6_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.288      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.474      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         60.860      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.325      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         62.696      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.357      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.262      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.642      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.656      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     64.842      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         64.856      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.042      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.056      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.242      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.256      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.442      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         65.828      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.293      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         67.664      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.326      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.231      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.610      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.624      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     69.810      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         69.824      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.010      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.024      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.210      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.224      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.410      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         70.796      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.261      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.632      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.294      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.199      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.578      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.592      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     74.778      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         74.792      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     74.978      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         74.992      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.178      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.192      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.378      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         75.764      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.229      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.600      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.262      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.167      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.546      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.560      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     79.746      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         79.760      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     79.946      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         79.960      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.146      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.160      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.346      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         80.732      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.197      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.568      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.230      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.135      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.514      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.528      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     84.714      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         84.728      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     84.914      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         84.928      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.114      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.128      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.314      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         85.700      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.165      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.536      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.198      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.103      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.482      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.496      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     89.682      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         89.696      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     89.882      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         89.896      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.082      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.096      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.282      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         90.668      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.133      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.504      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.166      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.071      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.451      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.465      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.650      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         94.665      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     94.850      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         94.865      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.051      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.064      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.251      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.636      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.102      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.473      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.134      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.039      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.419      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.433      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.619      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.633      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     99.819      -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         99.833      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.019     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.033     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.219     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.605     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.070     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.441     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.102     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         104.007     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.387     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.401     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.587     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.601     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     104.787     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         104.801     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     104.987     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         105.001     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.187     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.573     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.038     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.409     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.070     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.441     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.103     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         111.008     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.345     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.359     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.545     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.559     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     111.745     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         111.759     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     111.945     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         111.959     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.145     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.159     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.345     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.359     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.545     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.559     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     112.745     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         112.759     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     112.945     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         112.959     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.145     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.159     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.345     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.359     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.545     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.559     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     113.745     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         113.759     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     113.945     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         113.959     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.145     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.159     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.345     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.pwm_out_RNO                                                  SB_LUT4      I3       In      -         114.731     -         
POWERLED.pwm_out_RNO                                                  SB_LUT4      O        Out     0.465     115.196     -         
PWRBTN_LED_rep1                                                       Net          -        -       1.507     -           1         
POWERLED.pwm_out                                                      SB_DFFR      D        In      -         116.703     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 116.858 is 50.988(43.6%) logic and 65.870(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      28.871
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.716

    - Propagation time:                      116.693
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -87.977

    Number of logic level(s):                153
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                                            Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                                                         Net          -        -       0.386     -           13        
POWERLED.G_155                                                        SB_LUT4      I3       In      -         6.127       -         
POWERLED.G_155                                                        SB_LUT4      O        Out     0.465     6.592       -         
G_155                                                                 Net          -        -       1.371     -           22        
POWERLED.func_state_RNI4J2O7[1]                                       SB_LUT4      I0       In      -         7.963       -         
POWERLED.func_state_RNI4J2O7[1]                                       SB_LUT4      O        Out     0.661     8.624       -         
dutycycle_en_7                                                        Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIQPBP9[11]                                       SB_LUT4      I2       In      -         9.995       -         
POWERLED.dutycycle_RNIQPBP9[11]                                       SB_LUT4      O        Out     0.558     10.554      -         
dutycycle_8                                                           Net          -        -       1.371     -           10        
POWERLED.dutycycle_RNI_2[11]                                          SB_LUT4      I0       In      -         11.925      -         
POWERLED.dutycycle_RNI_2[11]                                          SB_LUT4      O        Out     0.661     12.586      -         
dutycycle_RNI_2[11]                                                   Net          -        -       1.371     -           10        
POWERLED.dutycycle_RNI_12[9]                                          SB_LUT4      I3       In      -         13.957      -         
POWERLED.dutycycle_RNI_12[9]                                          SB_LUT4      O        Out     0.465     14.422      -         
dutycycle_RNI_12[9]                                                   Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_15[9]                                          SB_LUT4      I1       In      -         15.793      -         
POWERLED.dutycycle_RNI_15[9]                                          SB_LUT4      O        Out     0.558     16.351      -         
dutycycle_RNI_15[9]                                                   Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[11]                                          SB_LUT4      I3       In      -         17.722      -         
POWERLED.dutycycle_RNI_0[11]                                          SB_LUT4      O        Out     0.465     18.187      -         
un1_dutycycle_53_axb_12                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[15]                                            SB_LUT4      I1       In      -         19.558      -         
POWERLED.dutycycle_RNI[15]                                            SB_LUT4      O        Out     0.589     20.148      -         
dutycycle_RNI[15]                                                     Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     I0       In      -         21.053      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.380     21.432      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.446      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.632      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.646      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     21.832      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         22.218      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     22.683      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         24.054      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     24.716      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         26.087      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     26.645      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         28.016      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     28.677      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         29.582      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     29.962      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         29.976      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     30.162      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         30.176      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     30.362      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         30.376      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     30.562      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         30.948      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     31.506      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         32.877      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.538      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.443      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     34.823      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         34.837      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.023      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.037      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.223      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.237      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.423      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.437      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.623      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.009      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.474      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         37.845      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.507      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.411      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     39.791      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         39.805      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     39.991      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.005      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.191      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.205      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.391      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.405      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.591      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         40.977      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.442      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         42.813      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.475      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.380      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     44.759      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         44.773      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     44.959      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         44.973      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.159      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.173      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.359      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.373      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.559      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         45.945      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.410      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         47.781      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.443      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.348      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     49.727      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         49.741      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     49.927      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         49.941      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.127      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.141      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.327      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.341      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.527      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         50.913      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.378      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         52.749      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.411      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.316      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     54.695      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         54.709      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     54.895      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         54.909      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.095      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.109      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.295      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.309      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.495      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         55.881      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.346      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         57.717      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.379      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.284      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     59.663      -         
mult1_un96_sum_cry_3_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         59.677      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     59.863      -         
mult1_un96_sum_cry_4_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         59.877      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.063      -         
mult1_un96_sum_cry_5_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.077      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.263      -         
mult1_un96_sum_cry_6_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.277      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.463      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         60.849      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.315      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         62.685      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.347      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.252      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.632      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.645      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     64.832      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         64.846      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.031      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.046      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.231      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.246      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.432      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         65.817      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.283      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         67.654      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.315      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.220      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.600      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.614      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     69.800      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         69.814      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.000      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.014      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.200      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.214      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.400      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         70.786      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.251      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.622      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.283      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.188      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.568      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.582      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     74.768      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         74.782      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     74.968      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         74.982      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.168      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.182      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.368      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         75.754      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.219      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.590      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.251      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.156      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.536      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.550      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     79.736      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         79.750      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     79.936      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         79.950      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.136      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.150      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.336      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         80.722      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.187      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.558      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.219      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.124      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.504      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.518      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     84.704      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         84.718      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     84.904      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         84.918      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.104      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.118      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.304      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         85.690      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.155      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.526      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.188      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.093      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.472      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.486      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     89.672      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         89.686      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     89.872      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         89.886      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.072      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.086      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.272      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         90.658      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.123      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.494      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.156      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.061      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.440      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.454      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.640      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         94.654      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     94.840      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         94.854      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.040      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.054      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.240      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.626      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.091      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.462      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.124      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.029      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.408      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.422      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.608      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.622      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     99.808      -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         99.822      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.008     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.022     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.208     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.594     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.059     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.430     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.092     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         103.997     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.376     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.390     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.576     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.590     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     104.776     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         104.790     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     104.976     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         104.990     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.176     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.562     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.027     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.398     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.060     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.431     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.092     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         110.997     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.335     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.349     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.535     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.549     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     111.735     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         111.749     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     111.935     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         111.949     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.135     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.149     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.335     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.349     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.535     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.549     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     112.735     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         112.749     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     112.935     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         112.949     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.135     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.149     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.335     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.349     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.535     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.549     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     113.735     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         113.749     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     113.935     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         113.949     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.135     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.149     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.335     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         114.721     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     115.186     -         
curr_state_3_0_rep1                                                   Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         116.693     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 116.848 is 50.978(43.6%) logic and 65.870(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      28.871
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.716

    - Propagation time:                      116.693
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -87.977

    Number of logic level(s):                153
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            POWERLED.pwm_out / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                                            Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                                                         Net          -        -       0.386     -           13        
POWERLED.G_155                                                        SB_LUT4      I3       In      -         6.127       -         
POWERLED.G_155                                                        SB_LUT4      O        Out     0.465     6.592       -         
G_155                                                                 Net          -        -       1.371     -           22        
POWERLED.func_state_RNI4J2O7[1]                                       SB_LUT4      I0       In      -         7.963       -         
POWERLED.func_state_RNI4J2O7[1]                                       SB_LUT4      O        Out     0.661     8.624       -         
dutycycle_en_7                                                        Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIQPBP9[11]                                       SB_LUT4      I2       In      -         9.995       -         
POWERLED.dutycycle_RNIQPBP9[11]                                       SB_LUT4      O        Out     0.558     10.554      -         
dutycycle_8                                                           Net          -        -       1.371     -           10        
POWERLED.dutycycle_RNI_2[11]                                          SB_LUT4      I0       In      -         11.925      -         
POWERLED.dutycycle_RNI_2[11]                                          SB_LUT4      O        Out     0.661     12.586      -         
dutycycle_RNI_2[11]                                                   Net          -        -       1.371     -           10        
POWERLED.dutycycle_RNI_12[9]                                          SB_LUT4      I3       In      -         13.957      -         
POWERLED.dutycycle_RNI_12[9]                                          SB_LUT4      O        Out     0.465     14.422      -         
dutycycle_RNI_12[9]                                                   Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_15[9]                                          SB_LUT4      I1       In      -         15.793      -         
POWERLED.dutycycle_RNI_15[9]                                          SB_LUT4      O        Out     0.558     16.351      -         
dutycycle_RNI_15[9]                                                   Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[11]                                          SB_LUT4      I3       In      -         17.722      -         
POWERLED.dutycycle_RNI_0[11]                                          SB_LUT4      O        Out     0.465     18.187      -         
un1_dutycycle_53_axb_12                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[15]                                            SB_LUT4      I1       In      -         19.558      -         
POWERLED.dutycycle_RNI[15]                                            SB_LUT4      O        Out     0.589     20.148      -         
dutycycle_RNI[15]                                                     Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     I0       In      -         21.053      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.380     21.432      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.446      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.632      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.646      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     21.832      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         22.218      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     22.683      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         24.054      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     24.716      -         
un1_dutycycle_53_i[29]                                                Net          -        -       1.371     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      I2       In      -         26.087      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_s        SB_LUT4      O        Out     0.558     26.645      -         
mult1_un47_sum_cry_3_s                                                Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      I0       In      -         28.016      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[3]        SB_LUT4      O        Out     0.661     28.677      -         
mult1_un47_sum_l_fx[3]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     I0       In      -         29.582      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_4_c        SB_CARRY     CO       Out     0.380     29.962      -         
mult1_un54_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CI       In      -         29.976      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_5_c        SB_CARRY     CO       Out     0.186     30.162      -         
mult1_un54_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CI       In      -         30.176      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_6_c        SB_CARRY     CO       Out     0.186     30.362      -         
mult1_un54_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CI       In      -         30.376      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.186     30.562      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         30.948      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     31.506      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         32.877      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.538      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.443      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     34.823      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         34.837      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     35.023      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.037      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.223      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.237      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.423      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.437      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.623      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         36.009      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.474      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         37.845      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.507      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.411      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     39.791      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         39.805      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     39.991      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         40.005      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.191      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.205      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.391      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.405      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.591      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         40.977      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.442      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         42.813      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.475      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.380      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     44.759      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         44.773      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     44.959      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         44.973      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.159      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.173      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.359      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.373      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.559      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         45.945      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.410      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         47.781      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.443      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.348      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     49.727      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         49.741      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     49.927      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         49.941      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.127      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.141      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.327      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.341      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.527      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         50.913      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.378      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         52.749      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.411      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.316      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     54.695      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         54.709      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     54.895      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         54.909      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.095      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.109      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.295      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.309      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.495      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         55.881      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.346      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         57.717      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.379      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.284      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     59.663      -         
mult1_un96_sum_cry_3_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         59.677      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     59.863      -         
mult1_un96_sum_cry_4_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         59.877      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.063      -         
mult1_un96_sum_cry_5_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.077      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.263      -         
mult1_un96_sum_cry_6_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.277      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.463      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         60.849      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.315      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         62.685      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.347      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.252      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.632      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.645      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     64.832      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         64.846      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.031      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.046      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.231      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.246      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.432      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         65.817      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.283      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         67.654      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.315      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.220      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.600      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.614      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     69.800      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         69.814      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     70.000      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         70.014      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.200      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.214      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.400      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         70.786      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.251      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.622      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.283      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.188      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.568      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.582      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     74.768      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         74.782      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     74.968      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         74.982      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.168      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.182      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.368      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         75.754      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.219      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.590      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.251      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.156      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.536      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.550      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     79.736      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         79.750      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     79.936      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         79.950      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.136      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.150      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.336      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         80.722      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.187      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.558      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.219      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.124      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.504      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.518      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     84.704      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         84.718      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     84.904      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         84.918      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.104      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.118      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.304      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         85.690      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.155      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.526      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.188      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.093      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.472      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.486      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     89.672      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         89.686      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     89.872      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         89.886      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.072      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.086      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.272      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         90.658      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.123      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.494      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.156      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.061      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.440      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.454      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.640      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         94.654      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     94.840      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         94.854      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.040      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.054      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.240      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.626      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.091      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.462      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.124      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.029      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.408      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.422      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.608      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.622      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     99.808      -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         99.822      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     100.008     -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         100.022     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.208     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.594     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.059     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.430     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.092     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         103.997     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.376     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.390     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.576     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.590     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     104.776     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         104.790     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     104.976     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         104.990     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.176     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.562     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.027     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.398     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.060     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.431     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.092     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         110.997     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.335     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.349     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.535     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.549     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     111.735     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         111.749     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     111.935     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         111.949     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.135     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.149     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.335     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.349     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.535     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.549     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     112.735     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         112.749     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     112.935     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         112.949     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.135     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.149     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.335     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.349     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.535     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.549     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     113.735     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         113.749     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     113.935     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         113.949     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.135     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.149     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.335     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.pwm_out_RNO                                                  SB_LUT4      I3       In      -         114.721     -         
POWERLED.pwm_out_RNO                                                  SB_LUT4      O        Out     0.465     115.186     -         
PWRBTN_LED_rep1                                                       Net          -        -       1.507     -           1         
POWERLED.pwm_out                                                      SB_DFFR      D        In      -         116.693     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 116.848 is 50.978(43.6%) logic and 65.870(56.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      28.871
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         28.716

    - Propagation time:                      116.668
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -87.952

    Number of logic level(s):                153
    Starting point:                          COUNTER.counter[0] / Q
    Ending point:                            POWERLED.curr_state[0] / D
    The start point is clocked by            TOP|FPGA_OSC [rising] on pin C
    The end   point is clocked by            TOP|FPGA_OSC [rising] on pin C

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
COUNTER.counter[0]                                                    SB_DFF       Q        Out     0.796     0.796       -         
counter[0]                                                            Net          -        -       1.599     -           4         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      I0       In      -         2.395       -         
COUNTER.un4_counter_0_c_RNO                                           SB_LUT4      O        Out     0.661     3.056       -         
un4_counter_0_and                                                     Net          -        -       0.905     -           1         
COUNTER.un4_counter_0_c                                               SB_CARRY     I0       In      -         3.961       -         
COUNTER.un4_counter_0_c                                               SB_CARRY     CO       Out     0.380     4.341       -         
un4_counter_0                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_1_c                                               SB_CARRY     CI       In      -         4.355       -         
COUNTER.un4_counter_1_c                                               SB_CARRY     CO       Out     0.186     4.541       -         
un4_counter_1                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_2_c                                               SB_CARRY     CI       In      -         4.555       -         
COUNTER.un4_counter_2_c                                               SB_CARRY     CO       Out     0.186     4.741       -         
un4_counter_2                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_3_c                                               SB_CARRY     CI       In      -         4.755       -         
COUNTER.un4_counter_3_c                                               SB_CARRY     CO       Out     0.186     4.941       -         
un4_counter_3                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_4_c                                               SB_CARRY     CI       In      -         4.955       -         
COUNTER.un4_counter_4_c                                               SB_CARRY     CO       Out     0.186     5.141       -         
un4_counter_4                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_5_c                                               SB_CARRY     CI       In      -         5.155       -         
COUNTER.un4_counter_5_c                                               SB_CARRY     CO       Out     0.186     5.341       -         
un4_counter_5                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_6_c                                               SB_CARRY     CI       In      -         5.355       -         
COUNTER.un4_counter_6_c                                               SB_CARRY     CO       Out     0.186     5.541       -         
un4_counter_6                                                         Net          -        -       0.014     -           1         
COUNTER.un4_counter_7_c                                               SB_CARRY     CI       In      -         5.555       -         
COUNTER.un4_counter_7_c                                               SB_CARRY     CO       Out     0.186     5.741       -         
un4_counter_7                                                         Net          -        -       0.386     -           13        
POWERLED.G_155                                                        SB_LUT4      I3       In      -         6.127       -         
POWERLED.G_155                                                        SB_LUT4      O        Out     0.465     6.592       -         
G_155                                                                 Net          -        -       1.371     -           22        
POWERLED.func_state_RNI4J2O7[1]                                       SB_LUT4      I0       In      -         7.963       -         
POWERLED.func_state_RNI4J2O7[1]                                       SB_LUT4      O        Out     0.661     8.624       -         
dutycycle_en_7                                                        Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNIQPBP9[11]                                       SB_LUT4      I2       In      -         9.995       -         
POWERLED.dutycycle_RNIQPBP9[11]                                       SB_LUT4      O        Out     0.558     10.554      -         
dutycycle_8                                                           Net          -        -       1.371     -           10        
POWERLED.dutycycle_RNI_2[11]                                          SB_LUT4      I0       In      -         11.925      -         
POWERLED.dutycycle_RNI_2[11]                                          SB_LUT4      O        Out     0.661     12.586      -         
dutycycle_RNI_2[11]                                                   Net          -        -       1.371     -           10        
POWERLED.dutycycle_RNI_11[9]                                          SB_LUT4      I3       In      -         13.957      -         
POWERLED.dutycycle_RNI_11[9]                                          SB_LUT4      O        Out     0.465     14.422      -         
dutycycle_RNI_11[9]                                                   Net          -        -       1.371     -           3         
POWERLED.dutycycle_RNI_15[9]                                          SB_LUT4      I0       In      -         15.793      -         
POWERLED.dutycycle_RNI_15[9]                                          SB_LUT4      O        Out     0.569     16.362      -         
dutycycle_RNI_15[9]                                                   Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI_0[11]                                          SB_LUT4      I3       In      -         17.733      -         
POWERLED.dutycycle_RNI_0[11]                                          SB_LUT4      O        Out     0.465     18.198      -         
un1_dutycycle_53_axb_12                                               Net          -        -       1.371     -           1         
POWERLED.dutycycle_RNI[15]                                            SB_LUT4      I1       In      -         19.569      -         
POWERLED.dutycycle_RNI[15]                                            SB_LUT4      O        Out     0.589     20.158      -         
dutycycle_RNI[15]                                                     Net          -        -       0.905     -           2         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     I0       In      -         21.063      -         
POWERLED.un1_dutycycle_53_cry_12_c                                    SB_CARRY     CO       Out     0.380     21.442      -         
un1_dutycycle_53_cry_12                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CI       In      -         21.456      -         
POWERLED.un1_dutycycle_53_cry_13_c                                    SB_CARRY     CO       Out     0.186     21.642      -         
un1_dutycycle_53_cry_13                                               Net          -        -       0.014     -           2         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CI       In      -         21.657      -         
POWERLED.un1_dutycycle_53_cry_14_c                                    SB_CARRY     CO       Out     0.186     21.843      -         
un1_dutycycle_53_cry_14                                               Net          -        -       0.386     -           2         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      I3       In      -         22.229      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644                            SB_LUT4      O        Out     0.465     22.694      -         
un1_dutycycle_53_cry_14_c_RNIJ644                                     Net          -        -       1.371     -           4         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      I0       In      -         24.065      -         
POWERLED.un1_dutycycle_53_cry_14_c_RNIJ644_0                          SB_LUT4      O        Out     0.661     24.726      -         
un1_dutycycle_53_i[29]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     I1       In      -         25.631      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_3_c        SB_CARRY     CO       Out     0.337     25.968      -         
mult1_un47_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CI       In      -         25.982      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_4_c        SB_CARRY     CO       Out     0.186     26.168      -         
mult1_un47_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CI       In      -         26.182      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_cry_5_c        SB_CARRY     CO       Out     0.186     26.368      -         
mult1_un47_sum_cry_5                                                  Net          -        -       0.386     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      I3       In      -         26.754      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_s_6            SB_LUT4      O        Out     0.465     27.220      -         
mult1_un47_sum_s_6                                                    Net          -        -       1.371     -           4         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      I0       In      -         28.590      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un47_sum_l_fx[6]        SB_LUT4      O        Out     0.661     29.252      -         
mult1_un47_sum_l_fx[6]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     I0       In      -         30.157      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_cry_7_c        SB_CARRY     CO       Out     0.380     30.537      -         
mult1_un54_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      I2       In      -         30.922      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_s_8            SB_LUT4      O        Out     0.558     31.481      -         
mult1_un54_sum_s_8                                                    Net          -        -       1.371     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      I0       In      -         32.852      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un54_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     33.513      -         
mult1_un54_sum_i[8]                                                   Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     I0       In      -         34.418      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_3_c        SB_CARRY     CO       Out     0.380     34.798      -         
mult1_un61_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CI       In      -         34.812      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_4_c        SB_CARRY     CO       Out     0.186     34.998      -         
mult1_un61_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CI       In      -         35.012      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_5_c        SB_CARRY     CO       Out     0.186     35.198      -         
mult1_un61_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CI       In      -         35.212      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_6_c        SB_CARRY     CO       Out     0.186     35.398      -         
mult1_un61_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CI       In      -         35.412      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_cry_7_c        SB_CARRY     CO       Out     0.186     35.598      -         
mult1_un61_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      I3       In      -         35.984      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_s_8            SB_LUT4      O        Out     0.465     36.449      -         
mult1_un61_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      I0       In      -         37.820      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un61_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     38.481      -         
mult1_un61_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     I0       In      -         39.386      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_3_c        SB_CARRY     CO       Out     0.380     39.766      -         
mult1_un68_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CI       In      -         39.780      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_4_c        SB_CARRY     CO       Out     0.186     39.966      -         
mult1_un68_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CI       In      -         39.980      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_5_c        SB_CARRY     CO       Out     0.186     40.166      -         
mult1_un68_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CI       In      -         40.180      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_6_c        SB_CARRY     CO       Out     0.186     40.366      -         
mult1_un68_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CI       In      -         40.380      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_cry_7_c        SB_CARRY     CO       Out     0.186     40.566      -         
mult1_un68_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      I3       In      -         40.952      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_s_8            SB_LUT4      O        Out     0.465     41.417      -         
mult1_un68_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      I0       In      -         42.788      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un68_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     43.449      -         
mult1_un68_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     I0       In      -         44.354      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_3_c        SB_CARRY     CO       Out     0.380     44.734      -         
mult1_un75_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CI       In      -         44.748      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_4_c        SB_CARRY     CO       Out     0.186     44.934      -         
mult1_un75_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CI       In      -         44.948      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_5_c        SB_CARRY     CO       Out     0.186     45.134      -         
mult1_un75_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CI       In      -         45.148      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_6_c        SB_CARRY     CO       Out     0.186     45.334      -         
mult1_un75_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CI       In      -         45.348      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_cry_7_c        SB_CARRY     CO       Out     0.186     45.534      -         
mult1_un75_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      I3       In      -         45.920      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_s_8            SB_LUT4      O        Out     0.465     46.385      -         
mult1_un75_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      I0       In      -         47.756      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un75_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     48.417      -         
mult1_un75_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     I0       In      -         49.322      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_3_c        SB_CARRY     CO       Out     0.380     49.702      -         
mult1_un82_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CI       In      -         49.716      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_4_c        SB_CARRY     CO       Out     0.186     49.902      -         
mult1_un82_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CI       In      -         49.916      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_5_c        SB_CARRY     CO       Out     0.186     50.102      -         
mult1_un82_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CI       In      -         50.116      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_6_c        SB_CARRY     CO       Out     0.186     50.302      -         
mult1_un82_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CI       In      -         50.316      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_cry_7_c        SB_CARRY     CO       Out     0.186     50.502      -         
mult1_un82_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      I3       In      -         50.888      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_s_8            SB_LUT4      O        Out     0.465     51.353      -         
mult1_un82_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      I0       In      -         52.724      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un82_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     53.386      -         
mult1_un82_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     I0       In      -         54.291      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_3_c        SB_CARRY     CO       Out     0.380     54.670      -         
mult1_un89_sum_cry_3                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CI       In      -         54.684      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_4_c        SB_CARRY     CO       Out     0.186     54.870      -         
mult1_un89_sum_cry_4                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CI       In      -         54.884      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_5_c        SB_CARRY     CO       Out     0.186     55.070      -         
mult1_un89_sum_cry_5                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CI       In      -         55.084      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_6_c        SB_CARRY     CO       Out     0.186     55.270      -         
mult1_un89_sum_cry_6                                                  Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CI       In      -         55.284      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_cry_7_c        SB_CARRY     CO       Out     0.186     55.470      -         
mult1_un89_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      I3       In      -         55.856      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_s_8            SB_LUT4      O        Out     0.465     56.321      -         
mult1_un89_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      I0       In      -         57.692      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un89_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     58.354      -         
mult1_un89_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     I0       In      -         59.259      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_3_c        SB_CARRY     CO       Out     0.380     59.638      -         
mult1_un96_sum_cry_3_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CI       In      -         59.652      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_4_c        SB_CARRY     CO       Out     0.186     59.838      -         
mult1_un96_sum_cry_4_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CI       In      -         59.852      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_5_c        SB_CARRY     CO       Out     0.186     60.038      -         
mult1_un96_sum_cry_5_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CI       In      -         60.052      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_6_c        SB_CARRY     CO       Out     0.186     60.238      -         
mult1_un96_sum_cry_6_c                                                Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CI       In      -         60.252      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_cry_7_c        SB_CARRY     CO       Out     0.186     60.438      -         
mult1_un96_sum_cry_7                                                  Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      I3       In      -         60.824      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_s_8            SB_LUT4      O        Out     0.465     61.289      -         
mult1_un96_sum_s_8                                                    Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      I0       In      -         62.660      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un96_sum_sbtinv[8]      SB_LUT4      O        Out     0.661     63.322      -         
mult1_un96_sum_i_0[8]                                                 Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     I0       In      -         64.227      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_3_c       SB_CARRY     CO       Out     0.380     64.606      -         
mult1_un103_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CI       In      -         64.620      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_4_c       SB_CARRY     CO       Out     0.186     64.806      -         
mult1_un103_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CI       In      -         64.820      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_5_c       SB_CARRY     CO       Out     0.186     65.006      -         
mult1_un103_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CI       In      -         65.020      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_6_c       SB_CARRY     CO       Out     0.186     65.206      -         
mult1_un103_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CI       In      -         65.220      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_cry_7_c       SB_CARRY     CO       Out     0.186     65.406      -         
mult1_un103_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      I3       In      -         65.792      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_s_8           SB_LUT4      O        Out     0.465     66.257      -         
mult1_un103_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      I0       In      -         67.628      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un103_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     68.290      -         
mult1_un103_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     I0       In      -         69.195      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_3_c       SB_CARRY     CO       Out     0.380     69.574      -         
mult1_un110_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CI       In      -         69.588      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_4_c       SB_CARRY     CO       Out     0.186     69.774      -         
mult1_un110_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CI       In      -         69.788      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_5_c       SB_CARRY     CO       Out     0.186     69.974      -         
mult1_un110_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CI       In      -         69.988      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_6_c       SB_CARRY     CO       Out     0.186     70.174      -         
mult1_un110_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CI       In      -         70.188      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_cry_7_c       SB_CARRY     CO       Out     0.186     70.374      -         
mult1_un110_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      I3       In      -         70.760      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_s_8           SB_LUT4      O        Out     0.465     71.225      -         
mult1_un110_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      I0       In      -         72.596      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un110_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     73.258      -         
mult1_un110_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     I0       In      -         74.163      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_3_c       SB_CARRY     CO       Out     0.380     74.542      -         
mult1_un117_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CI       In      -         74.556      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_4_c       SB_CARRY     CO       Out     0.186     74.742      -         
mult1_un117_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CI       In      -         74.756      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_5_c       SB_CARRY     CO       Out     0.186     74.942      -         
mult1_un117_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CI       In      -         74.956      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_6_c       SB_CARRY     CO       Out     0.186     75.142      -         
mult1_un117_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CI       In      -         75.156      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_cry_7_c       SB_CARRY     CO       Out     0.186     75.342      -         
mult1_un117_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      I3       In      -         75.728      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_s_8           SB_LUT4      O        Out     0.465     76.194      -         
mult1_un117_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      I0       In      -         77.564      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un117_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     78.226      -         
mult1_un117_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     I0       In      -         79.131      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_3_c       SB_CARRY     CO       Out     0.380     79.510      -         
mult1_un124_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CI       In      -         79.525      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_4_c       SB_CARRY     CO       Out     0.186     79.710      -         
mult1_un124_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CI       In      -         79.725      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_5_c       SB_CARRY     CO       Out     0.186     79.910      -         
mult1_un124_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CI       In      -         79.924      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_6_c       SB_CARRY     CO       Out     0.186     80.111      -         
mult1_un124_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CI       In      -         80.124      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_cry_7_c       SB_CARRY     CO       Out     0.186     80.311      -         
mult1_un124_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      I3       In      -         80.697      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_s_8           SB_LUT4      O        Out     0.465     81.162      -         
mult1_un124_sum_s_8                                                   Net          -        -       1.371     -           9         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      I0       In      -         82.533      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un124_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     83.194      -         
mult1_un124_sum_i_0[8]                                                Net          -        -       0.905     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     I0       In      -         84.099      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_3_c       SB_CARRY     CO       Out     0.380     84.479      -         
mult1_un131_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CI       In      -         84.493      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_4_c       SB_CARRY     CO       Out     0.186     84.679      -         
mult1_un131_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CI       In      -         84.693      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_5_c       SB_CARRY     CO       Out     0.186     84.879      -         
mult1_un131_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CI       In      -         84.893      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_6_c       SB_CARRY     CO       Out     0.186     85.079      -         
mult1_un131_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CI       In      -         85.093      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_cry_7_c       SB_CARRY     CO       Out     0.186     85.279      -         
mult1_un131_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      I3       In      -         85.665      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_s_8           SB_LUT4      O        Out     0.465     86.130      -         
mult1_un131_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      I0       In      -         87.501      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un131_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     88.162      -         
mult1_un131_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     I0       In      -         89.067      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_3_c       SB_CARRY     CO       Out     0.380     89.447      -         
mult1_un138_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CI       In      -         89.461      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_4_c       SB_CARRY     CO       Out     0.186     89.647      -         
mult1_un138_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CI       In      -         89.661      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_5_c       SB_CARRY     CO       Out     0.186     89.847      -         
mult1_un138_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CI       In      -         89.861      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_6_c       SB_CARRY     CO       Out     0.186     90.047      -         
mult1_un138_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CI       In      -         90.061      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_cry_7_c       SB_CARRY     CO       Out     0.186     90.247      -         
mult1_un138_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      I3       In      -         90.633      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_s_8           SB_LUT4      O        Out     0.465     91.098      -         
mult1_un138_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      I0       In      -         92.469      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un138_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     93.130      -         
mult1_un138_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     I0       In      -         94.035      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_3_c       SB_CARRY     CO       Out     0.380     94.415      -         
mult1_un145_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CI       In      -         94.429      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_4_c       SB_CARRY     CO       Out     0.186     94.615      -         
mult1_un145_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CI       In      -         94.629      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_5_c       SB_CARRY     CO       Out     0.186     94.815      -         
mult1_un145_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CI       In      -         94.829      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_6_c       SB_CARRY     CO       Out     0.186     95.015      -         
mult1_un145_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CI       In      -         95.029      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_cry_7_c       SB_CARRY     CO       Out     0.186     95.215      -         
mult1_un145_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      I3       In      -         95.601      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_s_8           SB_LUT4      O        Out     0.465     96.066      -         
mult1_un145_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      I0       In      -         97.437      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un145_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     98.098      -         
mult1_un145_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     I0       In      -         99.003      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_3_c       SB_CARRY     CO       Out     0.380     99.383      -         
mult1_un152_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CI       In      -         99.397      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_4_c       SB_CARRY     CO       Out     0.186     99.583      -         
mult1_un152_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CI       In      -         99.597      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_5_c       SB_CARRY     CO       Out     0.186     99.783      -         
mult1_un152_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CI       In      -         99.797      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_6_c       SB_CARRY     CO       Out     0.186     99.983      -         
mult1_un152_sum_cry_6                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CI       In      -         99.997      -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_cry_7_c       SB_CARRY     CO       Out     0.186     100.183     -         
mult1_un152_sum_cry_7                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      I3       In      -         100.569     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_s_8           SB_LUT4      O        Out     0.465     101.034     -         
mult1_un152_sum_s_8                                                   Net          -        -       1.371     -           7         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      I0       In      -         102.405     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un152_sum_sbtinv[8]     SB_LUT4      O        Out     0.661     103.067     -         
mult1_un152_sum_i_0[8]                                                Net          -        -       0.905     -           6         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     I0       In      -         103.972     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_2_c       SB_CARRY     CO       Out     0.380     104.351     -         
mult1_un159_sum_cry_2                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CI       In      -         104.365     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_3_c       SB_CARRY     CO       Out     0.186     104.551     -         
mult1_un159_sum_cry_3                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CI       In      -         104.565     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_4_c       SB_CARRY     CO       Out     0.186     104.751     -         
mult1_un159_sum_cry_4                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CI       In      -         104.765     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_5_c       SB_CARRY     CO       Out     0.186     104.951     -         
mult1_un159_sum_cry_5                                                 Net          -        -       0.014     -           2         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CI       In      -         104.965     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_cry_6_c       SB_CARRY     CO       Out     0.186     105.151     -         
mult1_un159_sum_cry_6                                                 Net          -        -       0.386     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      I3       In      -         105.537     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un159_sum_s_7           SB_LUT4      O        Out     0.465     106.002     -         
mult1_un159_sum_s_7                                                   Net          -        -       1.371     -           5         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      I0       In      -         107.373     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_axb_6         SB_LUT4      O        Out     0.661     108.035     -         
mult1_un166_sum_axb_6                                                 Net          -        -       1.371     -           1         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      I0       In      -         109.406     -         
POWERLED.un1_onclocks.if_generate_plus\.mult1_un166_sum_i[8]          SB_LUT4      O        Out     0.661     110.067     -         
un85_clk_100khz_0                                                     Net          -        -       0.905     -           2         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     I1       In      -         110.972     -         
POWERLED.un85_clk_100khz_cry_0_c                                      SB_CARRY     CO       Out     0.337     111.309     -         
un85_clk_100khz_cry_0                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CI       In      -         111.323     -         
POWERLED.un85_clk_100khz_cry_1_c                                      SB_CARRY     CO       Out     0.186     111.509     -         
un85_clk_100khz_cry_1                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CI       In      -         111.523     -         
POWERLED.un85_clk_100khz_cry_2_c                                      SB_CARRY     CO       Out     0.186     111.709     -         
un85_clk_100khz_cry_2                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CI       In      -         111.723     -         
POWERLED.un85_clk_100khz_cry_3_c                                      SB_CARRY     CO       Out     0.186     111.909     -         
un85_clk_100khz_cry_3                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CI       In      -         111.923     -         
POWERLED.un85_clk_100khz_cry_4_c                                      SB_CARRY     CO       Out     0.186     112.109     -         
un85_clk_100khz_cry_4                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CI       In      -         112.123     -         
POWERLED.un85_clk_100khz_cry_5_c                                      SB_CARRY     CO       Out     0.186     112.309     -         
un85_clk_100khz_cry_5                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CI       In      -         112.323     -         
POWERLED.un85_clk_100khz_cry_6_c                                      SB_CARRY     CO       Out     0.186     112.509     -         
un85_clk_100khz_cry_6                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CI       In      -         112.523     -         
POWERLED.un85_clk_100khz_cry_7_c                                      SB_CARRY     CO       Out     0.186     112.709     -         
un85_clk_100khz_cry_7                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CI       In      -         112.723     -         
POWERLED.un85_clk_100khz_cry_8_c                                      SB_CARRY     CO       Out     0.186     112.909     -         
un85_clk_100khz_cry_8                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CI       In      -         112.923     -         
POWERLED.un85_clk_100khz_cry_9_c                                      SB_CARRY     CO       Out     0.186     113.109     -         
un85_clk_100khz_cry_9                                                 Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CI       In      -         113.123     -         
POWERLED.un85_clk_100khz_cry_10_c                                     SB_CARRY     CO       Out     0.186     113.309     -         
un85_clk_100khz_cry_10                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CI       In      -         113.323     -         
POWERLED.un85_clk_100khz_cry_11_c                                     SB_CARRY     CO       Out     0.186     113.509     -         
un85_clk_100khz_cry_11                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CI       In      -         113.523     -         
POWERLED.un85_clk_100khz_cry_12_c                                     SB_CARRY     CO       Out     0.186     113.709     -         
un85_clk_100khz_cry_12                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CI       In      -         113.723     -         
POWERLED.un85_clk_100khz_cry_13_c                                     SB_CARRY     CO       Out     0.186     113.909     -         
un85_clk_100khz_cry_13                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CI       In      -         113.923     -         
POWERLED.un85_clk_100khz_cry_14_c                                     SB_CARRY     CO       Out     0.186     114.109     -         
un85_clk_100khz_cry_14                                                Net          -        -       0.014     -           1         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CI       In      -         114.123     -         
POWERLED.un85_clk_100khz_cry_15_c                                     SB_CARRY     CO       Out     0.186     114.309     -         
un85_clk_100khz_cry_15_c                                              Net          -        -       0.386     -           4         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      I3       In      -         114.695     -         
POWERLED.curr_state_RNO[0]                                            SB_LUT4      O        Out     0.465     115.161     -         
curr_state_3_0_rep1                                                   Net          -        -       1.507     -           1         
POWERLED.curr_state[0]                                                SB_DFFE      D        In      -         116.668     -         
====================================================================================================================================
Total path delay (propagation time + setup) of 116.823 is 51.046(43.7%) logic and 65.776(56.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 167MB peak: 172MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 167MB peak: 172MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp1kqn84
Cell usage:
GND             8 uses
SB_CARRY        324 uses
SB_DFF          39 uses
SB_DFFE         101 uses
SB_DFFER        16 uses
SB_DFFESR       3 uses
SB_DFFR         15 uses
SB_DFFS         3 uses
SB_DFFSR        45 uses
SB_GB           2 uses
VCC             8 uses
SB_LUT4         913 uses

I/O Register bits:                  0
Register bits not including I/Os:   222 (17%)
Total load per clock:
   TOP|FPGA_OSC: 222

@S |Mapping Summary:
Total  LUTs: 913 (71%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 913 = 913 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 30MB peak: 172MB)

Process took 0h:00m:08s realtime, 0h:00m:07s cputime
# Tue Jun 07 10:02:17 2022

###########################################################]
