/*
 * Copyright (C) Huawei Technologies Co., Ltd. 2001-2023. All rights reserved.
 *
 * Description: file name COMMON_PMIC_interface.h
 *              Auto gen from file "Hi6563V350 nManager寄存器描述_V1.0 (2).xml"
 * Author     : Generated by tool
 * Create     : 2023-4-10 14:02:30
 */

#ifndef __PMIC_INTERFACE_6563V350_H__
#define __PMIC_INTERFACE_6563V350_H__


/*****************************************************************************
  1 Other head file
*****************************************************************************/


#ifdef __cplusplus
#if __cplusplus
    extern "C" {
#endif
#endif


/*****************************************************************************
  2 macro
*****************************************************************************/

/****************************************************************************
                     (1/6) PMU_CTRLA
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: 芯片版本寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_CHIP_VERSION_0_UNION */
#define COMMON_PMIC_CHIP_VERSION_0_ADDR(base)                ((base) + (0x000UL))

/* Register description: 芯片版本寄存器1。
   Bit domain definition UNION:  COMMON_PMIC_CHIP_VERSION_1_UNION */
#define COMMON_PMIC_CHIP_VERSION_1_ADDR(base)                ((base) + (0x001UL))

/* Register description: 芯片版本寄存器2。
   Bit domain definition UNION:  COMMON_PMIC_CHIP_VERSION_2_UNION */
#define COMMON_PMIC_CHIP_VERSION_2_ADDR(base)                ((base) + (0x002UL))

/* Register description: 芯片版本寄存器3。
   Bit domain definition UNION:  COMMON_PMIC_CHIP_VERSION_3_UNION */
#define COMMON_PMIC_CHIP_VERSION_3_ADDR(base)                ((base) + (0x003UL))

/* Register description: 芯片版本寄存器4。
   Bit domain definition UNION:  COMMON_PMIC_CHIP_VERSION_4_UNION */
#define COMMON_PMIC_CHIP_VERSION_4_ADDR(base)                ((base) + (0x004UL))

/* Register description: 芯片版本寄存器5。
   Bit domain definition UNION:  COMMON_PMIC_CHIP_VERSION_5_UNION */
#define COMMON_PMIC_CHIP_VERSION_5_ADDR(base)                ((base) + (0x005UL))

/* Register description: 下电区写屏蔽控制寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LOCK_UNION */
#define COMMON_PMIC_LOCK_ADDR(base)                          ((base) + (0x006UL))

/* Register description: 系统状态寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_SYS_STATUS_UNION */
#define COMMON_PMIC_SYS_STATUS_ADDR(base)                    ((base) + (0x008UL))

/* Register description: OCP状态标志寄存器0
   Bit domain definition UNION:  COMMON_PMIC_OCP_STATUS0_UNION */
#define COMMON_PMIC_OCP_STATUS0_ADDR(base)                   ((base) + (0x009UL))

/* Register description: OCP状态标志寄存器1
   Bit domain definition UNION:  COMMON_PMIC_OCP_STATUS1_UNION */
#define COMMON_PMIC_OCP_STATUS1_ADDR(base)                   ((base) + (0x00AUL))

/* Register description: SCP状态标志寄存器0
   Bit domain definition UNION:  COMMON_PMIC_SCP_STATUS0_UNION */
#define COMMON_PMIC_SCP_STATUS0_ADDR(base)                   ((base) + (0x00BUL))

/* Register description: RAMP状态寄存器0
   Bit domain definition UNION:  COMMON_PMIC_RAMP_ST0_UNION */
#define COMMON_PMIC_RAMP_ST0_ADDR(base)                      ((base) + (0x010UL))

/* Register description: 电源开启状态寄存器0
   Bit domain definition UNION:  COMMON_PMIC_POWER_STATUS0_UNION */
#define COMMON_PMIC_POWER_STATUS0_ADDR(base)                 ((base) + (0x015UL))

/* Register description: 电源开启状态寄存器1
   Bit domain definition UNION:  COMMON_PMIC_POWER_STATUS1_UNION */
#define COMMON_PMIC_POWER_STATUS1_ADDR(base)                 ((base) + (0x016UL))

/* Register description: 管脚选择状态寄存器。
   Bit domain definition UNION:  COMMON_PMIC_SEL_STATUS_UNION */
#define COMMON_PMIC_SEL_STATUS_ADDR(base)                    ((base) + (0x017UL))

/* Register description: BUCK0调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_VSET_UNION */
#define COMMON_PMIC_BUCK0_VSET_ADDR(base)                    ((base) + (0x01EUL))

/* Register description: BUCK0开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_ONOFF_UNION */
#define COMMON_PMIC_BUCK0_ONOFF_ADDR(base)                   ((base) + (0x01FUL))

/* Register description: BUCK1调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_VSET_UNION */
#define COMMON_PMIC_BUCK1_VSET_ADDR(base)                    ((base) + (0x020UL))

/* Register description: BUCK1开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_ONOFF_UNION */
#define COMMON_PMIC_BUCK1_ONOFF_ADDR(base)                   ((base) + (0x021UL))

/* Register description: BUCK2调压寄存器
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_VSET_UNION */
#define COMMON_PMIC_BUCK2_VSET_ADDR(base)                    ((base) + (0x022UL))

/* Register description: BUCK2开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_ONOFF_UNION */
#define COMMON_PMIC_BUCK2_ONOFF_ADDR(base)                   ((base) + (0x023UL))

/* Register description: BUCK3调压寄存器
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_VSET_UNION */
#define COMMON_PMIC_BUCK3_VSET_ADDR(base)                    ((base) + (0x024UL))

/* Register description: BUCK3开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_ONOFF_UNION */
#define COMMON_PMIC_BUCK3_ONOFF_ADDR(base)                   ((base) + (0x025UL))

/* Register description: LDO1 调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO1_VSET_UNION */
#define COMMON_PMIC_LDO1_VSET_ADDR(base)                     ((base) + (0x026UL))

/* Register description: LDO1开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO1_ONOFF_UNION */
#define COMMON_PMIC_LDO1_ONOFF_ADDR(base)                    ((base) + (0x027UL))

/* Register description: LDO2 调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO2_VSET_UNION */
#define COMMON_PMIC_LDO2_VSET_ADDR(base)                     ((base) + (0x028UL))

/* Register description: LDO2开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO2_ONOFF_UNION */
#define COMMON_PMIC_LDO2_ONOFF_ADDR(base)                    ((base) + (0x029UL))

/* Register description: LDO3调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO3_VSET_UNION */
#define COMMON_PMIC_LDO3_VSET_ADDR(base)                     ((base) + (0x02AUL))

/* Register description: LDO3开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO3_ONOFF_UNION */
#define COMMON_PMIC_LDO3_ONOFF_ADDR(base)                    ((base) + (0x02BUL))

/* Register description: LDO4调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO4_VSET_UNION */
#define COMMON_PMIC_LDO4_VSET_ADDR(base)                     ((base) + (0x02CUL))

/* Register description: LDO4开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO4_ONOFF_UNION */
#define COMMON_PMIC_LDO4_ONOFF_ADDR(base)                    ((base) + (0x02DUL))

/* Register description: LDO5调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO5_VSET_UNION */
#define COMMON_PMIC_LDO5_VSET_ADDR(base)                     ((base) + (0x02EUL))

/* Register description: LDO5开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO5_ONOFF_UNION */
#define COMMON_PMIC_LDO5_ONOFF_ADDR(base)                    ((base) + (0x02FUL))

/* Register description: LDO6调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO6_VSET_UNION */
#define COMMON_PMIC_LDO6_VSET_ADDR(base)                     ((base) + (0x030UL))

/* Register description: LDO6开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO6_ONOFF_UNION */
#define COMMON_PMIC_LDO6_ONOFF_ADDR(base)                    ((base) + (0x031UL))

/* Register description: LDO7调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO7_VSET_UNION */
#define COMMON_PMIC_LDO7_VSET_ADDR(base)                     ((base) + (0x032UL))

/* Register description: LDO7开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO7_ONOFF_UNION */
#define COMMON_PMIC_LDO7_ONOFF_ADDR(base)                    ((base) + (0x033UL))

/* Register description: LDO8调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO8_VSET_UNION */
#define COMMON_PMIC_LDO8_VSET_ADDR(base)                     ((base) + (0x034UL))

/* Register description: LDO8开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO8_ONOFF_UNION */
#define COMMON_PMIC_LDO8_ONOFF_ADDR(base)                    ((base) + (0x035UL))

/* Register description: PMUH调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_PMUH_VSET_UNION */
#define COMMON_PMIC_PMUH_VSET_ADDR(base)                     ((base) + (0x036UL))

/* Register description: PMUD调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_PMUD_VSET_UNION */
#define COMMON_PMIC_PMUD_VSET_ADDR(base)                     ((base) + (0x037UL))

/* Register description: 电源ECO使能寄存器
   Bit domain definition UNION:  COMMON_PMIC_PWR_ECO_ONOFF0_UNION */
#define COMMON_PMIC_PWR_ECO_ONOFF0_ADDR(base)                ((base) + (0x038UL))

/* Register description: 电源ECO使能寄存器
   Bit domain definition UNION:  COMMON_PMIC_PWR_ECO_ONOFF1_UNION */
#define COMMON_PMIC_PWR_ECO_ONOFF1_ADDR(base)                ((base) + (0x039UL))

/* Register description: THSD使能寄存器
   Bit domain definition UNION:  COMMON_PMIC_BG_THSD_EN_UNION */
#define COMMON_PMIC_BG_THSD_EN_ADDR(base)                    ((base) + (0x03DUL))

/* Register description: PMUH使能锁定寄存器
   Bit domain definition UNION:  COMMON_PMIC_PMUH_LOCK_UNION */
#define COMMON_PMIC_PMUH_LOCK_ADDR(base)                     ((base) + (0x03EUL))

/* Register description: BUCK OCP模式自动关断控制寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_BUCK_OCP_MODE_CTRL0_UNION */
#define COMMON_PMIC_BUCK_OCP_MODE_CTRL0_ADDR(base)           ((base) + (0x040UL))

/* Register description: LDO OCP模式自动关断控制寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_LDO_OCP_MODE_CTRL0_UNION */
#define COMMON_PMIC_LDO_OCP_MODE_CTRL0_ADDR(base)            ((base) + (0x041UL))

/* Register description: LDO OCP模式自动关断控制寄存器1。
   Bit domain definition UNION:  COMMON_PMIC_LDO_OCP_MODE_CTRL1_UNION */
#define COMMON_PMIC_LDO_OCP_MODE_CTRL1_ADDR(base)            ((base) + (0x042UL))

/* Register description: BUCK SCP模式自动关断控制寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_BUCK_SCP_MODE_CTRL0_UNION */
#define COMMON_PMIC_BUCK_SCP_MODE_CTRL0_ADDR(base)           ((base) + (0x043UL))

/* Register description: OCP滤波控制
   Bit domain definition UNION:  COMMON_PMIC_OCP_DEB_CTRL_UNION */
#define COMMON_PMIC_OCP_DEB_CTRL_ADDR(base)                  ((base) + (0x04BUL))

/* Register description: SCP滤波控制
   Bit domain definition UNION:  COMMON_PMIC_SCP_DEB_CTRL_UNION */
#define COMMON_PMIC_SCP_DEB_CTRL_ADDR(base)                  ((base) + (0x04CUL))

/* Register description: 过温滤波时间寄存器
   Bit domain definition UNION:  COMMON_PMIC_OTMP_DEB_CTRL_UNION */
#define COMMON_PMIC_OTMP_DEB_CTRL_ADDR(base)                 ((base) + (0x04DUL))

/* Register description: RAMP时钟控制使能配置
   Bit domain definition UNION:  COMMON_PMIC_RAMP_CLK_EN_UNION */
#define COMMON_PMIC_RAMP_CLK_EN_ADDR(base)                   ((base) + (0x05FUL))

/* Register description: RAMP 时钟门控BYPASS寄存器
   Bit domain definition UNION:  COMMON_PMIC_RAMP_GT_DEBUG_UNION */
#define COMMON_PMIC_RAMP_GT_DEBUG_ADDR(base)                 ((base) + (0x060UL))

/* Register description: BUCK2 RAMP控制寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_RAMP_CTRL0_UNION */
#define COMMON_PMIC_BUCK2_RAMP_CTRL0_ADDR(base)              ((base) + (0x068UL))

/* Register description: BUCK2 RAMP控制寄存器1
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_RAMP_CTRL1_UNION */
#define COMMON_PMIC_BUCK2_RAMP_CTRL1_ADDR(base)              ((base) + (0x069UL))

/* Register description: BUCK2 RAMP UP STATE等待时间配置寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_RAMPUP_STATE_UNION */
#define COMMON_PMIC_BUCK2_RAMPUP_STATE_ADDR(base)            ((base) + (0x06AUL))

/* Register description: BUCK2 RAMP DOWN STATE等待时间配置
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_RAMPDOWN_STATE_UNION */
#define COMMON_PMIC_BUCK2_RAMPDOWN_STATE_ADDR(base)          ((base) + (0x06BUL))

/* Register description: BUCK2 RAMP转折点速率选择寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_RAMP_CHG_RATE_UNION */
#define COMMON_PMIC_BUCK2_RAMP_CHG_RATE_ADDR(base)           ((base) + (0x06CUL))

/* Register description: BUCK2 RAMP转折点电压择寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_RAMP_CHG_VSET_UNION */
#define COMMON_PMIC_BUCK2_RAMP_CHG_VSET_ADDR(base)           ((base) + (0x06DUL))

/* Register description: BUCK2 RAMP范围小于转折点时，ramp速率选择寄存器
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CHG_RATE_SEL_UNION */
#define COMMON_PMIC_BUCK2_CHG_RATE_SEL_ADDR(base)            ((base) + (0x06EUL))

/* Register description: BUCK3 RAMP控制寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_RAMP_CTRL0_UNION */
#define COMMON_PMIC_BUCK3_RAMP_CTRL0_ADDR(base)              ((base) + (0x06FUL))

/* Register description: BUCK3 RAMP控制寄存器1
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_RAMP_CTRL1_UNION */
#define COMMON_PMIC_BUCK3_RAMP_CTRL1_ADDR(base)              ((base) + (0x070UL))

/* Register description: BUCK3 RAMP UP STATE等待时间配置寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_RAMPUP_STATE_UNION */
#define COMMON_PMIC_BUCK3_RAMPUP_STATE_ADDR(base)            ((base) + (0x071UL))

/* Register description: BUCK3 RAMP DOWN STATE等待时间配置
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_RAMPDOWN_STATE_UNION */
#define COMMON_PMIC_BUCK3_RAMPDOWN_STATE_ADDR(base)          ((base) + (0x072UL))

/* Register description: BUCK3 RAMP转折点速率选择寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_RAMP_CHG_RATE_UNION */
#define COMMON_PMIC_BUCK3_RAMP_CHG_RATE_ADDR(base)           ((base) + (0x073UL))

/* Register description: BUCK3 RAMP转折点电压择寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_RAMP_CHG_VSET_UNION */
#define COMMON_PMIC_BUCK3_RAMP_CHG_VSET_ADDR(base)           ((base) + (0x074UL))

/* Register description: BUCK3 RAMP范围小于转折点时，ramp速率选择寄存器
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CHG_RATE_SEL_UNION */
#define COMMON_PMIC_BUCK3_CHG_RATE_SEL_ADDR(base)            ((base) + (0x075UL))

/* Register description: EFUSE IP回读寄存器
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_DATA_UNION */
#define COMMON_PMIC_EFUSE_DATA_ADDR(base)                    ((base) + (0x083UL))

/* Register description: EFUSE时钟门控
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_CLK_GT_EN_UNION */
#define COMMON_PMIC_EFUSE_CLK_GT_EN_ADDR(base)               ((base) + (0x084UL))

/* Register description: EFUSE预修调使能寄存器
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_TRIM_SEL_UNION */
#define COMMON_PMIC_EFUSE_TRIM_SEL_ADDR(base)                ((base) + (0x085UL))

/* Register description: EFUSE模式选择寄存器
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_CFG_0_UNION */
#define COMMON_PMIC_EFUSE_CFG_0_ADDR(base)                   ((base) + (0x086UL))

/* Register description: EFUSE 控制寄存器0
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_CFG_1_UNION */
#define COMMON_PMIC_EFUSE_CFG_1_ADDR(base)                   ((base) + (0x087UL))

/* Register description: EFUSE 控制寄存器1
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_CFG_2_UNION */
#define COMMON_PMIC_EFUSE_CFG_2_ADDR(base)                   ((base) + (0x088UL))

/* Register description: EFUSE 控制寄存器2
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_CFG_3_UNION */
#define COMMON_PMIC_EFUSE_CFG_3_ADDR(base)                   ((base) + (0x089UL))

/* Register description: EFUSE自动回读寄存器
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_AUTO_RD_UNION */
#define COMMON_PMIC_EFUSE_AUTO_RD_ADDR(base)                 ((base) + (0x08AUL))

/* Register description: EFUSE 回读寄存器
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_RDATA_UNION */
#define COMMON_PMIC_EFUSE_RDATA_ADDR(base)                   ((base) + (0x08BUL))

/* Register description: EFUSE预修调寄存器16。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_13_W_UNION */
#define COMMON_PMIC_EFUSE_13_W_ADDR(base)                    ((base) + (0x08CUL))

/* Register description: EFUSE预修调寄存器16。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_16_W_UNION */
#define COMMON_PMIC_EFUSE_16_W_ADDR(base)                    ((base) + (0x08DUL))

/* Register description: EFUSE预修调寄存器17。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_17_W_UNION */
#define COMMON_PMIC_EFUSE_17_W_ADDR(base)                    ((base) + (0x08EUL))

/* Register description: EFUSE预修调寄存器18。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_18_W_UNION */
#define COMMON_PMIC_EFUSE_18_W_ADDR(base)                    ((base) + (0x08FUL))

/* Register description: EFUSE预修调寄存器19。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_19_W_UNION */
#define COMMON_PMIC_EFUSE_19_W_ADDR(base)                    ((base) + (0x090UL))

/* Register description: EFUSE预修调寄存器20。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_20_W_UNION */
#define COMMON_PMIC_EFUSE_20_W_ADDR(base)                    ((base) + (0x091UL))

/* Register description: EFUSE预修调寄存器21。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_21_W_UNION */
#define COMMON_PMIC_EFUSE_21_W_ADDR(base)                    ((base) + (0x092UL))

/* Register description: EFUSE预修调寄存器22。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_22_W_UNION */
#define COMMON_PMIC_EFUSE_22_W_ADDR(base)                    ((base) + (0x093UL))

/* Register description: EFUSE预修调寄存器23。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_23_W_UNION */
#define COMMON_PMIC_EFUSE_23_W_ADDR(base)                    ((base) + (0x094UL))

/* Register description: EFUSE预修调寄存器24。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_24_W_UNION */
#define COMMON_PMIC_EFUSE_24_W_ADDR(base)                    ((base) + (0x095UL))

/* Register description: EFUSE预修调寄存器25。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_25_W_UNION */
#define COMMON_PMIC_EFUSE_25_W_ADDR(base)                    ((base) + (0x096UL))

/* Register description: EFUSE预修调寄存器26。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_26_W_UNION */
#define COMMON_PMIC_EFUSE_26_W_ADDR(base)                    ((base) + (0x097UL))

/* Register description: EFUSE预修调寄存器27。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_27_W_UNION */
#define COMMON_PMIC_EFUSE_27_W_ADDR(base)                    ((base) + (0x098UL))

/* Register description: EFUSE预修调寄存器28。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_28_W_UNION */
#define COMMON_PMIC_EFUSE_28_W_ADDR(base)                    ((base) + (0x099UL))

/* Register description: EFUSE预修调寄存器29。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_29_W_UNION */
#define COMMON_PMIC_EFUSE_29_W_ADDR(base)                    ((base) + (0x09AUL))

/* Register description: EFUSE预修调寄存器30。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_30_W_UNION */
#define COMMON_PMIC_EFUSE_30_W_ADDR(base)                    ((base) + (0x09BUL))

/* Register description: EFUSE预修调寄存器31。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_31_W_UNION */
#define COMMON_PMIC_EFUSE_31_W_ADDR(base)                    ((base) + (0x09CUL))

/* Register description: EFUSE预修调寄存器32。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_32_W_UNION */
#define COMMON_PMIC_EFUSE_32_W_ADDR(base)                    ((base) + (0x09DUL))

/* Register description: EFUSE预修调寄存器33。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_33_W_UNION */
#define COMMON_PMIC_EFUSE_33_W_ADDR(base)                    ((base) + (0x09EUL))

/* Register description: EFUSE预修调寄存器34。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_34_W_UNION */
#define COMMON_PMIC_EFUSE_34_W_ADDR(base)                    ((base) + (0x09FUL))

/* Register description: EFUSE预修调寄存器35。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_35_W_UNION */
#define COMMON_PMIC_EFUSE_35_W_ADDR(base)                    ((base) + (0x0A0UL))

/* Register description: EFUSE预修调寄存器36。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_36_W_UNION */
#define COMMON_PMIC_EFUSE_36_W_ADDR(base)                    ((base) + (0x0A1UL))

/* Register description: EFUSE预修调寄存器37。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_37_W_UNION */
#define COMMON_PMIC_EFUSE_37_W_ADDR(base)                    ((base) + (0x0A2UL))

/* Register description: EFUSE预修调寄存器38。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_38_W_UNION */
#define COMMON_PMIC_EFUSE_38_W_ADDR(base)                    ((base) + (0x0A3UL))

/* Register description: EFUSE预修调寄存器39。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_39_W_UNION */
#define COMMON_PMIC_EFUSE_39_W_ADDR(base)                    ((base) + (0x0A4UL))

/* Register description: EFUSE预修调寄存器40。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_40_W_UNION */
#define COMMON_PMIC_EFUSE_40_W_ADDR(base)                    ((base) + (0x0A5UL))

/* Register description: EFUSE预修调寄存器41。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_41_W_UNION */
#define COMMON_PMIC_EFUSE_41_W_ADDR(base)                    ((base) + (0x0A6UL))

/* Register description: EFUSE预修调寄存器42。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_42_W_UNION */
#define COMMON_PMIC_EFUSE_42_W_ADDR(base)                    ((base) + (0x0A7UL))

/* Register description: EFUSE预修调寄存器43。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_43_W_UNION */
#define COMMON_PMIC_EFUSE_43_W_ADDR(base)                    ((base) + (0x0A8UL))

/* Register description: EFUSE预修调寄存器44。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_44_W_UNION */
#define COMMON_PMIC_EFUSE_44_W_ADDR(base)                    ((base) + (0x0A9UL))

/* Register description: EFUSE预修调寄存器45。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_45_W_UNION */
#define COMMON_PMIC_EFUSE_45_W_ADDR(base)                    ((base) + (0x0AAUL))

/* Register description: EFUSE预修调寄存器46。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_46_W_UNION */
#define COMMON_PMIC_EFUSE_46_W_ADDR(base)                    ((base) + (0x0ABUL))

/* Register description: EFUSE预修调寄存器47。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_47_W_UNION */
#define COMMON_PMIC_EFUSE_47_W_ADDR(base)                    ((base) + (0x0ACUL))


#else


/* Register description: 芯片版本寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_CHIP_VERSION_0_UNION */
#define COMMON_PMIC_CHIP_VERSION_0_ADDR(base)                ((base) + (0x000))

/* Register description: 芯片版本寄存器1。
   Bit domain definition UNION:  COMMON_PMIC_CHIP_VERSION_1_UNION */
#define COMMON_PMIC_CHIP_VERSION_1_ADDR(base)                ((base) + (0x001))

/* Register description: 芯片版本寄存器2。
   Bit domain definition UNION:  COMMON_PMIC_CHIP_VERSION_2_UNION */
#define COMMON_PMIC_CHIP_VERSION_2_ADDR(base)                ((base) + (0x002))

/* Register description: 芯片版本寄存器3。
   Bit domain definition UNION:  COMMON_PMIC_CHIP_VERSION_3_UNION */
#define COMMON_PMIC_CHIP_VERSION_3_ADDR(base)                ((base) + (0x003))

/* Register description: 芯片版本寄存器4。
   Bit domain definition UNION:  COMMON_PMIC_CHIP_VERSION_4_UNION */
#define COMMON_PMIC_CHIP_VERSION_4_ADDR(base)                ((base) + (0x004))

/* Register description: 芯片版本寄存器5。
   Bit domain definition UNION:  COMMON_PMIC_CHIP_VERSION_5_UNION */
#define COMMON_PMIC_CHIP_VERSION_5_ADDR(base)                ((base) + (0x005))

/* Register description: 下电区写屏蔽控制寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LOCK_UNION */
#define COMMON_PMIC_LOCK_ADDR(base)                          ((base) + (0x006))

/* Register description: 系统状态寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_SYS_STATUS_UNION */
#define COMMON_PMIC_SYS_STATUS_ADDR(base)                    ((base) + (0x008))

/* Register description: OCP状态标志寄存器0
   Bit domain definition UNION:  COMMON_PMIC_OCP_STATUS0_UNION */
#define COMMON_PMIC_OCP_STATUS0_ADDR(base)                   ((base) + (0x009))

/* Register description: OCP状态标志寄存器1
   Bit domain definition UNION:  COMMON_PMIC_OCP_STATUS1_UNION */
#define COMMON_PMIC_OCP_STATUS1_ADDR(base)                   ((base) + (0x00A))

/* Register description: SCP状态标志寄存器0
   Bit domain definition UNION:  COMMON_PMIC_SCP_STATUS0_UNION */
#define COMMON_PMIC_SCP_STATUS0_ADDR(base)                   ((base) + (0x00B))

/* Register description: RAMP状态寄存器0
   Bit domain definition UNION:  COMMON_PMIC_RAMP_ST0_UNION */
#define COMMON_PMIC_RAMP_ST0_ADDR(base)                      ((base) + (0x010))

/* Register description: 电源开启状态寄存器0
   Bit domain definition UNION:  COMMON_PMIC_POWER_STATUS0_UNION */
#define COMMON_PMIC_POWER_STATUS0_ADDR(base)                 ((base) + (0x015))

/* Register description: 电源开启状态寄存器1
   Bit domain definition UNION:  COMMON_PMIC_POWER_STATUS1_UNION */
#define COMMON_PMIC_POWER_STATUS1_ADDR(base)                 ((base) + (0x016))

/* Register description: 管脚选择状态寄存器。
   Bit domain definition UNION:  COMMON_PMIC_SEL_STATUS_UNION */
#define COMMON_PMIC_SEL_STATUS_ADDR(base)                    ((base) + (0x017))

/* Register description: BUCK0调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_VSET_UNION */
#define COMMON_PMIC_BUCK0_VSET_ADDR(base)                    ((base) + (0x01E))

/* Register description: BUCK0开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_ONOFF_UNION */
#define COMMON_PMIC_BUCK0_ONOFF_ADDR(base)                   ((base) + (0x01F))

/* Register description: BUCK1调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_VSET_UNION */
#define COMMON_PMIC_BUCK1_VSET_ADDR(base)                    ((base) + (0x020))

/* Register description: BUCK1开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_ONOFF_UNION */
#define COMMON_PMIC_BUCK1_ONOFF_ADDR(base)                   ((base) + (0x021))

/* Register description: BUCK2调压寄存器
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_VSET_UNION */
#define COMMON_PMIC_BUCK2_VSET_ADDR(base)                    ((base) + (0x022))

/* Register description: BUCK2开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_ONOFF_UNION */
#define COMMON_PMIC_BUCK2_ONOFF_ADDR(base)                   ((base) + (0x023))

/* Register description: BUCK3调压寄存器
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_VSET_UNION */
#define COMMON_PMIC_BUCK3_VSET_ADDR(base)                    ((base) + (0x024))

/* Register description: BUCK3开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_ONOFF_UNION */
#define COMMON_PMIC_BUCK3_ONOFF_ADDR(base)                   ((base) + (0x025))

/* Register description: LDO1 调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO1_VSET_UNION */
#define COMMON_PMIC_LDO1_VSET_ADDR(base)                     ((base) + (0x026))

/* Register description: LDO1开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO1_ONOFF_UNION */
#define COMMON_PMIC_LDO1_ONOFF_ADDR(base)                    ((base) + (0x027))

/* Register description: LDO2 调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO2_VSET_UNION */
#define COMMON_PMIC_LDO2_VSET_ADDR(base)                     ((base) + (0x028))

/* Register description: LDO2开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO2_ONOFF_UNION */
#define COMMON_PMIC_LDO2_ONOFF_ADDR(base)                    ((base) + (0x029))

/* Register description: LDO3调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO3_VSET_UNION */
#define COMMON_PMIC_LDO3_VSET_ADDR(base)                     ((base) + (0x02A))

/* Register description: LDO3开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO3_ONOFF_UNION */
#define COMMON_PMIC_LDO3_ONOFF_ADDR(base)                    ((base) + (0x02B))

/* Register description: LDO4调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO4_VSET_UNION */
#define COMMON_PMIC_LDO4_VSET_ADDR(base)                     ((base) + (0x02C))

/* Register description: LDO4开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO4_ONOFF_UNION */
#define COMMON_PMIC_LDO4_ONOFF_ADDR(base)                    ((base) + (0x02D))

/* Register description: LDO5调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO5_VSET_UNION */
#define COMMON_PMIC_LDO5_VSET_ADDR(base)                     ((base) + (0x02E))

/* Register description: LDO5开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO5_ONOFF_UNION */
#define COMMON_PMIC_LDO5_ONOFF_ADDR(base)                    ((base) + (0x02F))

/* Register description: LDO6调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO6_VSET_UNION */
#define COMMON_PMIC_LDO6_VSET_ADDR(base)                     ((base) + (0x030))

/* Register description: LDO6开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO6_ONOFF_UNION */
#define COMMON_PMIC_LDO6_ONOFF_ADDR(base)                    ((base) + (0x031))

/* Register description: LDO7调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO7_VSET_UNION */
#define COMMON_PMIC_LDO7_VSET_ADDR(base)                     ((base) + (0x032))

/* Register description: LDO7开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO7_ONOFF_UNION */
#define COMMON_PMIC_LDO7_ONOFF_ADDR(base)                    ((base) + (0x033))

/* Register description: LDO8调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO8_VSET_UNION */
#define COMMON_PMIC_LDO8_VSET_ADDR(base)                     ((base) + (0x034))

/* Register description: LDO8开关寄存器。
   Bit domain definition UNION:  COMMON_PMIC_LDO8_ONOFF_UNION */
#define COMMON_PMIC_LDO8_ONOFF_ADDR(base)                    ((base) + (0x035))

/* Register description: PMUH调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_PMUH_VSET_UNION */
#define COMMON_PMIC_PMUH_VSET_ADDR(base)                     ((base) + (0x036))

/* Register description: PMUD调压寄存器。
   Bit domain definition UNION:  COMMON_PMIC_PMUD_VSET_UNION */
#define COMMON_PMIC_PMUD_VSET_ADDR(base)                     ((base) + (0x037))

/* Register description: 电源ECO使能寄存器
   Bit domain definition UNION:  COMMON_PMIC_PWR_ECO_ONOFF0_UNION */
#define COMMON_PMIC_PWR_ECO_ONOFF0_ADDR(base)                ((base) + (0x038))

/* Register description: 电源ECO使能寄存器
   Bit domain definition UNION:  COMMON_PMIC_PWR_ECO_ONOFF1_UNION */
#define COMMON_PMIC_PWR_ECO_ONOFF1_ADDR(base)                ((base) + (0x039))

/* Register description: THSD使能寄存器
   Bit domain definition UNION:  COMMON_PMIC_BG_THSD_EN_UNION */
#define COMMON_PMIC_BG_THSD_EN_ADDR(base)                    ((base) + (0x03D))

/* Register description: PMUH使能锁定寄存器
   Bit domain definition UNION:  COMMON_PMIC_PMUH_LOCK_UNION */
#define COMMON_PMIC_PMUH_LOCK_ADDR(base)                     ((base) + (0x03E))

/* Register description: BUCK OCP模式自动关断控制寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_BUCK_OCP_MODE_CTRL0_UNION */
#define COMMON_PMIC_BUCK_OCP_MODE_CTRL0_ADDR(base)           ((base) + (0x040))

/* Register description: LDO OCP模式自动关断控制寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_LDO_OCP_MODE_CTRL0_UNION */
#define COMMON_PMIC_LDO_OCP_MODE_CTRL0_ADDR(base)            ((base) + (0x041))

/* Register description: LDO OCP模式自动关断控制寄存器1。
   Bit domain definition UNION:  COMMON_PMIC_LDO_OCP_MODE_CTRL1_UNION */
#define COMMON_PMIC_LDO_OCP_MODE_CTRL1_ADDR(base)            ((base) + (0x042))

/* Register description: BUCK SCP模式自动关断控制寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_BUCK_SCP_MODE_CTRL0_UNION */
#define COMMON_PMIC_BUCK_SCP_MODE_CTRL0_ADDR(base)           ((base) + (0x043))

/* Register description: OCP滤波控制
   Bit domain definition UNION:  COMMON_PMIC_OCP_DEB_CTRL_UNION */
#define COMMON_PMIC_OCP_DEB_CTRL_ADDR(base)                  ((base) + (0x04B))

/* Register description: SCP滤波控制
   Bit domain definition UNION:  COMMON_PMIC_SCP_DEB_CTRL_UNION */
#define COMMON_PMIC_SCP_DEB_CTRL_ADDR(base)                  ((base) + (0x04C))

/* Register description: 过温滤波时间寄存器
   Bit domain definition UNION:  COMMON_PMIC_OTMP_DEB_CTRL_UNION */
#define COMMON_PMIC_OTMP_DEB_CTRL_ADDR(base)                 ((base) + (0x04D))

/* Register description: RAMP时钟控制使能配置
   Bit domain definition UNION:  COMMON_PMIC_RAMP_CLK_EN_UNION */
#define COMMON_PMIC_RAMP_CLK_EN_ADDR(base)                   ((base) + (0x05F))

/* Register description: RAMP 时钟门控BYPASS寄存器
   Bit domain definition UNION:  COMMON_PMIC_RAMP_GT_DEBUG_UNION */
#define COMMON_PMIC_RAMP_GT_DEBUG_ADDR(base)                 ((base) + (0x060))

/* Register description: BUCK2 RAMP控制寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_RAMP_CTRL0_UNION */
#define COMMON_PMIC_BUCK2_RAMP_CTRL0_ADDR(base)              ((base) + (0x068))

/* Register description: BUCK2 RAMP控制寄存器1
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_RAMP_CTRL1_UNION */
#define COMMON_PMIC_BUCK2_RAMP_CTRL1_ADDR(base)              ((base) + (0x069))

/* Register description: BUCK2 RAMP UP STATE等待时间配置寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_RAMPUP_STATE_UNION */
#define COMMON_PMIC_BUCK2_RAMPUP_STATE_ADDR(base)            ((base) + (0x06A))

/* Register description: BUCK2 RAMP DOWN STATE等待时间配置
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_RAMPDOWN_STATE_UNION */
#define COMMON_PMIC_BUCK2_RAMPDOWN_STATE_ADDR(base)          ((base) + (0x06B))

/* Register description: BUCK2 RAMP转折点速率选择寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_RAMP_CHG_RATE_UNION */
#define COMMON_PMIC_BUCK2_RAMP_CHG_RATE_ADDR(base)           ((base) + (0x06C))

/* Register description: BUCK2 RAMP转折点电压择寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_RAMP_CHG_VSET_UNION */
#define COMMON_PMIC_BUCK2_RAMP_CHG_VSET_ADDR(base)           ((base) + (0x06D))

/* Register description: BUCK2 RAMP范围小于转折点时，ramp速率选择寄存器
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CHG_RATE_SEL_UNION */
#define COMMON_PMIC_BUCK2_CHG_RATE_SEL_ADDR(base)            ((base) + (0x06E))

/* Register description: BUCK3 RAMP控制寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_RAMP_CTRL0_UNION */
#define COMMON_PMIC_BUCK3_RAMP_CTRL0_ADDR(base)              ((base) + (0x06F))

/* Register description: BUCK3 RAMP控制寄存器1
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_RAMP_CTRL1_UNION */
#define COMMON_PMIC_BUCK3_RAMP_CTRL1_ADDR(base)              ((base) + (0x070))

/* Register description: BUCK3 RAMP UP STATE等待时间配置寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_RAMPUP_STATE_UNION */
#define COMMON_PMIC_BUCK3_RAMPUP_STATE_ADDR(base)            ((base) + (0x071))

/* Register description: BUCK3 RAMP DOWN STATE等待时间配置
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_RAMPDOWN_STATE_UNION */
#define COMMON_PMIC_BUCK3_RAMPDOWN_STATE_ADDR(base)          ((base) + (0x072))

/* Register description: BUCK3 RAMP转折点速率选择寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_RAMP_CHG_RATE_UNION */
#define COMMON_PMIC_BUCK3_RAMP_CHG_RATE_ADDR(base)           ((base) + (0x073))

/* Register description: BUCK3 RAMP转折点电压择寄存器。
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_RAMP_CHG_VSET_UNION */
#define COMMON_PMIC_BUCK3_RAMP_CHG_VSET_ADDR(base)           ((base) + (0x074))

/* Register description: BUCK3 RAMP范围小于转折点时，ramp速率选择寄存器
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CHG_RATE_SEL_UNION */
#define COMMON_PMIC_BUCK3_CHG_RATE_SEL_ADDR(base)            ((base) + (0x075))

/* Register description: EFUSE IP回读寄存器
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_DATA_UNION */
#define COMMON_PMIC_EFUSE_DATA_ADDR(base)                    ((base) + (0x083))

/* Register description: EFUSE时钟门控
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_CLK_GT_EN_UNION */
#define COMMON_PMIC_EFUSE_CLK_GT_EN_ADDR(base)               ((base) + (0x084))

/* Register description: EFUSE预修调使能寄存器
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_TRIM_SEL_UNION */
#define COMMON_PMIC_EFUSE_TRIM_SEL_ADDR(base)                ((base) + (0x085))

/* Register description: EFUSE模式选择寄存器
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_CFG_0_UNION */
#define COMMON_PMIC_EFUSE_CFG_0_ADDR(base)                   ((base) + (0x086))

/* Register description: EFUSE 控制寄存器0
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_CFG_1_UNION */
#define COMMON_PMIC_EFUSE_CFG_1_ADDR(base)                   ((base) + (0x087))

/* Register description: EFUSE 控制寄存器1
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_CFG_2_UNION */
#define COMMON_PMIC_EFUSE_CFG_2_ADDR(base)                   ((base) + (0x088))

/* Register description: EFUSE 控制寄存器2
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_CFG_3_UNION */
#define COMMON_PMIC_EFUSE_CFG_3_ADDR(base)                   ((base) + (0x089))

/* Register description: EFUSE自动回读寄存器
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_AUTO_RD_UNION */
#define COMMON_PMIC_EFUSE_AUTO_RD_ADDR(base)                 ((base) + (0x08A))

/* Register description: EFUSE 回读寄存器
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_RDATA_UNION */
#define COMMON_PMIC_EFUSE_RDATA_ADDR(base)                   ((base) + (0x08B))

/* Register description: EFUSE预修调寄存器16。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_13_W_UNION */
#define COMMON_PMIC_EFUSE_13_W_ADDR(base)                    ((base) + (0x08C))

/* Register description: EFUSE预修调寄存器16。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_16_W_UNION */
#define COMMON_PMIC_EFUSE_16_W_ADDR(base)                    ((base) + (0x08D))

/* Register description: EFUSE预修调寄存器17。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_17_W_UNION */
#define COMMON_PMIC_EFUSE_17_W_ADDR(base)                    ((base) + (0x08E))

/* Register description: EFUSE预修调寄存器18。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_18_W_UNION */
#define COMMON_PMIC_EFUSE_18_W_ADDR(base)                    ((base) + (0x08F))

/* Register description: EFUSE预修调寄存器19。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_19_W_UNION */
#define COMMON_PMIC_EFUSE_19_W_ADDR(base)                    ((base) + (0x090))

/* Register description: EFUSE预修调寄存器20。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_20_W_UNION */
#define COMMON_PMIC_EFUSE_20_W_ADDR(base)                    ((base) + (0x091))

/* Register description: EFUSE预修调寄存器21。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_21_W_UNION */
#define COMMON_PMIC_EFUSE_21_W_ADDR(base)                    ((base) + (0x092))

/* Register description: EFUSE预修调寄存器22。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_22_W_UNION */
#define COMMON_PMIC_EFUSE_22_W_ADDR(base)                    ((base) + (0x093))

/* Register description: EFUSE预修调寄存器23。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_23_W_UNION */
#define COMMON_PMIC_EFUSE_23_W_ADDR(base)                    ((base) + (0x094))

/* Register description: EFUSE预修调寄存器24。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_24_W_UNION */
#define COMMON_PMIC_EFUSE_24_W_ADDR(base)                    ((base) + (0x095))

/* Register description: EFUSE预修调寄存器25。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_25_W_UNION */
#define COMMON_PMIC_EFUSE_25_W_ADDR(base)                    ((base) + (0x096))

/* Register description: EFUSE预修调寄存器26。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_26_W_UNION */
#define COMMON_PMIC_EFUSE_26_W_ADDR(base)                    ((base) + (0x097))

/* Register description: EFUSE预修调寄存器27。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_27_W_UNION */
#define COMMON_PMIC_EFUSE_27_W_ADDR(base)                    ((base) + (0x098))

/* Register description: EFUSE预修调寄存器28。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_28_W_UNION */
#define COMMON_PMIC_EFUSE_28_W_ADDR(base)                    ((base) + (0x099))

/* Register description: EFUSE预修调寄存器29。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_29_W_UNION */
#define COMMON_PMIC_EFUSE_29_W_ADDR(base)                    ((base) + (0x09A))

/* Register description: EFUSE预修调寄存器30。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_30_W_UNION */
#define COMMON_PMIC_EFUSE_30_W_ADDR(base)                    ((base) + (0x09B))

/* Register description: EFUSE预修调寄存器31。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_31_W_UNION */
#define COMMON_PMIC_EFUSE_31_W_ADDR(base)                    ((base) + (0x09C))

/* Register description: EFUSE预修调寄存器32。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_32_W_UNION */
#define COMMON_PMIC_EFUSE_32_W_ADDR(base)                    ((base) + (0x09D))

/* Register description: EFUSE预修调寄存器33。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_33_W_UNION */
#define COMMON_PMIC_EFUSE_33_W_ADDR(base)                    ((base) + (0x09E))

/* Register description: EFUSE预修调寄存器34。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_34_W_UNION */
#define COMMON_PMIC_EFUSE_34_W_ADDR(base)                    ((base) + (0x09F))

/* Register description: EFUSE预修调寄存器35。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_35_W_UNION */
#define COMMON_PMIC_EFUSE_35_W_ADDR(base)                    ((base) + (0x0A0))

/* Register description: EFUSE预修调寄存器36。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_36_W_UNION */
#define COMMON_PMIC_EFUSE_36_W_ADDR(base)                    ((base) + (0x0A1))

/* Register description: EFUSE预修调寄存器37。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_37_W_UNION */
#define COMMON_PMIC_EFUSE_37_W_ADDR(base)                    ((base) + (0x0A2))

/* Register description: EFUSE预修调寄存器38。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_38_W_UNION */
#define COMMON_PMIC_EFUSE_38_W_ADDR(base)                    ((base) + (0x0A3))

/* Register description: EFUSE预修调寄存器39。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_39_W_UNION */
#define COMMON_PMIC_EFUSE_39_W_ADDR(base)                    ((base) + (0x0A4))

/* Register description: EFUSE预修调寄存器40。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_40_W_UNION */
#define COMMON_PMIC_EFUSE_40_W_ADDR(base)                    ((base) + (0x0A5))

/* Register description: EFUSE预修调寄存器41。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_41_W_UNION */
#define COMMON_PMIC_EFUSE_41_W_ADDR(base)                    ((base) + (0x0A6))

/* Register description: EFUSE预修调寄存器42。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_42_W_UNION */
#define COMMON_PMIC_EFUSE_42_W_ADDR(base)                    ((base) + (0x0A7))

/* Register description: EFUSE预修调寄存器43。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_43_W_UNION */
#define COMMON_PMIC_EFUSE_43_W_ADDR(base)                    ((base) + (0x0A8))

/* Register description: EFUSE预修调寄存器44。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_44_W_UNION */
#define COMMON_PMIC_EFUSE_44_W_ADDR(base)                    ((base) + (0x0A9))

/* Register description: EFUSE预修调寄存器45。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_45_W_UNION */
#define COMMON_PMIC_EFUSE_45_W_ADDR(base)                    ((base) + (0x0AA))

/* Register description: EFUSE预修调寄存器46。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_46_W_UNION */
#define COMMON_PMIC_EFUSE_46_W_ADDR(base)                    ((base) + (0x0AB))

/* Register description: EFUSE预修调寄存器47。
   Bit domain definition UNION:  COMMON_PMIC_EFUSE_47_W_UNION */
#define COMMON_PMIC_EFUSE_47_W_ADDR(base)                    ((base) + (0x0AC))


#endif


/****************************************************************************
                     (2/6) PMU_IRQ_MASK
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: OCP中断屏蔽寄存器0
   Bit domain definition UNION:  COMMON_PMIC_IRQ_OCP_MASK0_UNION */
#define COMMON_PMIC_IRQ_OCP_MASK0_ADDR(base)                 ((base) + (0x000UL))

/* Register description: OCP中断屏蔽寄存器1
   Bit domain definition UNION:  COMMON_PMIC_IRQ_OCP_MASK1_UNION */
#define COMMON_PMIC_IRQ_OCP_MASK1_ADDR(base)                 ((base) + (0x001UL))

/* Register description: SCP中断屏蔽寄存器0
   Bit domain definition UNION:  COMMON_PMIC_IRQ_SCP_MASK0_UNION */
#define COMMON_PMIC_IRQ_SCP_MASK0_ADDR(base)                 ((base) + (0x002UL))

/* Register description: IRQ_MASK0控制寄存器
   Bit domain definition UNION:  COMMON_PMIC_IRQ_MASK_0_UNION */
#define COMMON_PMIC_IRQ_MASK_0_ADDR(base)                    ((base) + (0x004UL))


#else


/* Register description: OCP中断屏蔽寄存器0
   Bit domain definition UNION:  COMMON_PMIC_IRQ_OCP_MASK0_UNION */
#define COMMON_PMIC_IRQ_OCP_MASK0_ADDR(base)                 ((base) + (0x000))

/* Register description: OCP中断屏蔽寄存器1
   Bit domain definition UNION:  COMMON_PMIC_IRQ_OCP_MASK1_UNION */
#define COMMON_PMIC_IRQ_OCP_MASK1_ADDR(base)                 ((base) + (0x001))

/* Register description: SCP中断屏蔽寄存器0
   Bit domain definition UNION:  COMMON_PMIC_IRQ_SCP_MASK0_UNION */
#define COMMON_PMIC_IRQ_SCP_MASK0_ADDR(base)                 ((base) + (0x002))

/* Register description: IRQ_MASK0控制寄存器
   Bit domain definition UNION:  COMMON_PMIC_IRQ_MASK_0_UNION */
#define COMMON_PMIC_IRQ_MASK_0_ADDR(base)                    ((base) + (0x004))


#endif


/****************************************************************************
                     (3/6) PMU_IRQ
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: OCP中断寄存器0
   Bit domain definition UNION:  COMMON_PMIC_IRQ_OCP0_UNION */
#define COMMON_PMIC_IRQ_OCP0_ADDR(base)                      ((base) + (0x000UL))

/* Register description: OCP中断寄存器1
   Bit domain definition UNION:  COMMON_PMIC_IRQ_OCP1_UNION */
#define COMMON_PMIC_IRQ_OCP1_ADDR(base)                      ((base) + (0x001UL))

/* Register description: SCP中断寄存器0
   Bit domain definition UNION:  COMMON_PMIC_IRQ_SCP0_UNION */
#define COMMON_PMIC_IRQ_SCP0_ADDR(base)                      ((base) + (0x002UL))

/* Register description: 中断寄存器0
   Bit domain definition UNION:  COMMON_PMIC_IRQ0_SYS_UNION */
#define COMMON_PMIC_IRQ0_SYS_ADDR(base)                      ((base) + (0x004UL))


#else


/* Register description: OCP中断寄存器0
   Bit domain definition UNION:  COMMON_PMIC_IRQ_OCP0_UNION */
#define COMMON_PMIC_IRQ_OCP0_ADDR(base)                      ((base) + (0x000))

/* Register description: OCP中断寄存器1
   Bit domain definition UNION:  COMMON_PMIC_IRQ_OCP1_UNION */
#define COMMON_PMIC_IRQ_OCP1_ADDR(base)                      ((base) + (0x001))

/* Register description: SCP中断寄存器0
   Bit domain definition UNION:  COMMON_PMIC_IRQ_SCP0_UNION */
#define COMMON_PMIC_IRQ_SCP0_ADDR(base)                      ((base) + (0x002))

/* Register description: 中断寄存器0
   Bit domain definition UNION:  COMMON_PMIC_IRQ0_SYS_UNION */
#define COMMON_PMIC_IRQ0_SYS_ADDR(base)                      ((base) + (0x004))


#endif


/****************************************************************************
                     (4/6) NP_PMU_EVENT
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: OCP事件记录寄存器0
   Bit domain definition UNION:  COMMON_PMIC_NP_OCP0_UNION */
#define COMMON_PMIC_NP_OCP0_ADDR(base)                       ((base) + (0x0000UL))

/* Register description: OCP事件记录寄存器1
   Bit domain definition UNION:  COMMON_PMIC_NP_OCP1_UNION */
#define COMMON_PMIC_NP_OCP1_ADDR(base)                       ((base) + (0x0001UL))

/* Register description: SCP事件记录寄存器0
   Bit domain definition UNION:  COMMON_PMIC_NP_SCP0_UNION */
#define COMMON_PMIC_NP_SCP0_ADDR(base)                       ((base) + (0x0002UL))

/* Register description: ramp事件记录寄存器0
   Bit domain definition UNION:  COMMON_PMIC_RAMP_EVENT0_UNION */
#define COMMON_PMIC_RAMP_EVENT0_ADDR(base)                   ((base) + (0x0004UL))

/* Register description: ramp事件记录寄存器1
   Bit domain definition UNION:  COMMON_PMIC_RAMP_EVENT1_UNION */
#define COMMON_PMIC_RAMP_EVENT1_ADDR(base)                   ((base) + (0x0005UL))

/* Register description: 系统异常事件寄存器0
   Bit domain definition UNION:  COMMON_PMIC_NP_SYS_EVENT0_UNION */
#define COMMON_PMIC_NP_SYS_EVENT0_ADDR(base)                 ((base) + (0x0006UL))

/* Register description: 系统异常事件寄存器1
   Bit domain definition UNION:  COMMON_PMIC_NP_SYS_EVENT1_UNION */
#define COMMON_PMIC_NP_SYS_EVENT1_ADDR(base)                 ((base) + (0x0007UL))


#else


/* Register description: OCP事件记录寄存器0
   Bit domain definition UNION:  COMMON_PMIC_NP_OCP0_UNION */
#define COMMON_PMIC_NP_OCP0_ADDR(base)                       ((base) + (0x0000))

/* Register description: OCP事件记录寄存器1
   Bit domain definition UNION:  COMMON_PMIC_NP_OCP1_UNION */
#define COMMON_PMIC_NP_OCP1_ADDR(base)                       ((base) + (0x0001))

/* Register description: SCP事件记录寄存器0
   Bit domain definition UNION:  COMMON_PMIC_NP_SCP0_UNION */
#define COMMON_PMIC_NP_SCP0_ADDR(base)                       ((base) + (0x0002))

/* Register description: ramp事件记录寄存器0
   Bit domain definition UNION:  COMMON_PMIC_RAMP_EVENT0_UNION */
#define COMMON_PMIC_RAMP_EVENT0_ADDR(base)                   ((base) + (0x0004))

/* Register description: ramp事件记录寄存器1
   Bit domain definition UNION:  COMMON_PMIC_RAMP_EVENT1_UNION */
#define COMMON_PMIC_RAMP_EVENT1_ADDR(base)                   ((base) + (0x0005))

/* Register description: 系统异常事件寄存器0
   Bit domain definition UNION:  COMMON_PMIC_NP_SYS_EVENT0_UNION */
#define COMMON_PMIC_NP_SYS_EVENT0_ADDR(base)                 ((base) + (0x0006))

/* Register description: 系统异常事件寄存器1
   Bit domain definition UNION:  COMMON_PMIC_NP_SYS_EVENT1_UNION */
#define COMMON_PMIC_NP_SYS_EVENT1_ADDR(base)                 ((base) + (0x0007))


#endif


/****************************************************************************
                     (5/6) NP_PMU_CTRL
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: PMU软复位寄存器。
   Bit domain definition UNION:  COMMON_PMIC_PMU_SOFT_RST_UNION */
#define COMMON_PMIC_PMU_SOFT_RST_ADDR(base)                  ((base) + (0x000UL))

/* Register description: 异常关机屏蔽寄存器
   Bit domain definition UNION:  COMMON_PMIC_NP_PD_MASK_UNION */
#define COMMON_PMIC_NP_PD_MASK_ADDR(base)                    ((base) + (0x007UL))

/* Register description: 开机延时配置寄存器
   Bit domain definition UNION:  COMMON_PMIC_NP_PWRUP_DLY_CTRL_UNION */
#define COMMON_PMIC_NP_PWRUP_DLY_CTRL_ADDR(base)             ((base) + (0x008UL))

/* Register description: 开机滤波档位控制
   Bit domain definition UNION:  COMMON_PMIC_NP_PWRUP_DEB_CTRL_UNION */
#define COMMON_PMIC_NP_PWRUP_DEB_CTRL_ADDR(base)             ((base) + (0x009UL))

/* Register description: 256KHz时钟使能寄存器
   Bit domain definition UNION:  COMMON_PMIC_NP_RC256K_CTRL_UNION */
#define COMMON_PMIC_NP_RC256K_CTRL_ADDR(base)                ((base) + (0x00BUL))

/* Register description: 管脚驱动能力配置
   Bit domain definition UNION:  COMMON_PMIC_NP_DATA_IO_DS0_UNION */
#define COMMON_PMIC_NP_DATA_IO_DS0_ADDR(base)                ((base) + (0x011UL))

/* Register description: 管脚驱动能力配置
   Bit domain definition UNION:  COMMON_PMIC_NP_DATA_IO_DS1_UNION */
#define COMMON_PMIC_NP_DATA_IO_DS1_ADDR(base)                ((base) + (0x012UL))

/* Register description: EFUSE回读选择寄存器
   Bit domain definition UNION:  COMMON_PMIC_NP_EFUSE_READ_SEL_UNION */
#define COMMON_PMIC_NP_EFUSE_READ_SEL_ADDR(base)             ((base) + (0x013UL))

/* Register description: 测试观测选通寄存器
   Bit domain definition UNION:  COMMON_PMIC_NP_ATEST_SEL_UNION */
#define COMMON_PMIC_NP_ATEST_SEL_ADDR(base)                  ((base) + (0x020UL))

/* Register description: SYS_CTRL_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_NP_SYS_CTRL0_UNION */
#define COMMON_PMIC_NP_SYS_CTRL0_ADDR(base)                  ((base) + (0x021UL))

/* Register description: PMUD非下电控制寄存器0
   Bit domain definition UNION:  COMMON_PMIC_NP_PMUD_CTRL0_UNION */
#define COMMON_PMIC_NP_PMUD_CTRL0_ADDR(base)                 ((base) + (0x022UL))

/* Register description: PMUD非下电控制寄存器1
   Bit domain definition UNION:  COMMON_PMIC_NP_PMUD_CTRL1_UNION */
#define COMMON_PMIC_NP_PMUD_CTRL1_ADDR(base)                 ((base) + (0x023UL))

/* Register description: BANDGAP_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_NP_BANDGAP_CTRL0_UNION */
#define COMMON_PMIC_NP_BANDGAP_CTRL0_ADDR(base)              ((base) + (0x025UL))

/* Register description: BANDGAP_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_NP_BANDGAP_CTRL1_UNION */
#define COMMON_PMIC_NP_BANDGAP_CTRL1_ADDR(base)              ((base) + (0x026UL))

/* Register description: BUCK2_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_NP_BUCK2_CTRL0_UNION */
#define COMMON_PMIC_NP_BUCK2_CTRL0_ADDR(base)                ((base) + (0x050UL))

/* Register description: BUCK2_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_NP_BUCK2_CTRL1_UNION */
#define COMMON_PMIC_NP_BUCK2_CTRL1_ADDR(base)                ((base) + (0x051UL))

/* Register description: BUCK2_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_NP_BUCK2_CTRL2_UNION */
#define COMMON_PMIC_NP_BUCK2_CTRL2_ADDR(base)                ((base) + (0x052UL))

/* Register description: BUCK3_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_NP_BUCK3_CTRL0_UNION */
#define COMMON_PMIC_NP_BUCK3_CTRL0_ADDR(base)                ((base) + (0x060UL))

/* Register description: BUCK3_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_NP_BUCK3_CTRL1_UNION */
#define COMMON_PMIC_NP_BUCK3_CTRL1_ADDR(base)                ((base) + (0x061UL))

/* Register description: BUCK3_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_NP_BUCK3_CTRL2_UNION */
#define COMMON_PMIC_NP_BUCK3_CTRL2_ADDR(base)                ((base) + (0x062UL))

/* Register description: LDO非下电配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_NP_LDO_RESERVE0_UNION */
#define COMMON_PMIC_NP_LDO_RESERVE0_ADDR(base)               ((base) + (0x070UL))

/* Register description: LDO非下电配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_NP_LDO_RESERVE1_UNION */
#define COMMON_PMIC_NP_LDO_RESERVE1_ADDR(base)               ((base) + (0x071UL))

/* Register description: 非下电预留配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_NP_D2A_RES0_UNION */
#define COMMON_PMIC_NP_D2A_RES0_ADDR(base)                   ((base) + (0x080UL))

/* Register description: 非下电预留配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_NP_D2A_RES1_UNION */
#define COMMON_PMIC_NP_D2A_RES1_ADDR(base)                   ((base) + (0x081UL))

/* Register description: 非下电预留配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_NP_D2A_RES2_UNION */
#define COMMON_PMIC_NP_D2A_RES2_ADDR(base)                   ((base) + (0x082UL))

/* Register description: 非下电预留配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_NP_D2A_RES3_UNION */
#define COMMON_PMIC_NP_D2A_RES3_ADDR(base)                   ((base) + (0x083UL))

/* Register description: 非下电预留配置寄存器_4
   Bit domain definition UNION:  COMMON_PMIC_NP_D2A_RES4_UNION */
#define COMMON_PMIC_NP_D2A_RES4_ADDR(base)                   ((base) + (0x084UL))

/* Register description: debug寄存器写屏蔽控制寄存器。
   Bit domain definition UNION:  COMMON_PMIC_DEBUG_LOCK_UNION */
#define COMMON_PMIC_DEBUG_LOCK_ADDR(base)                    ((base) + (0x090UL))

/* Register description: 数字系统debug预留寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_SYS_DEBUG0_UNION */
#define COMMON_PMIC_SYS_DEBUG0_ADDR(base)                    ((base) + (0x091UL))

/* Register description: 数字系统debug预留寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_SYS_DEBUG1_UNION */
#define COMMON_PMIC_SYS_DEBUG1_ADDR(base)                    ((base) + (0x092UL))

/* Register description: 软件预留寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_NP_HRST_REG0_UNION */
#define COMMON_PMIC_NP_HRST_REG0_ADDR(base)                  ((base) + (0x093UL))

/* Register description: 软件预留寄存器1。
   Bit domain definition UNION:  COMMON_PMIC_NP_HRST_REG1_UNION */
#define COMMON_PMIC_NP_HRST_REG1_ADDR(base)                  ((base) + (0x094UL))

/* Register description: 软件预留寄存器2。
   Bit domain definition UNION:  COMMON_PMIC_NP_HRST_REG2_UNION */
#define COMMON_PMIC_NP_HRST_REG2_ADDR(base)                  ((base) + (0x095UL))

/* Register description: 软件预留寄存器3。
   Bit domain definition UNION:  COMMON_PMIC_NP_HRST_REG3_UNION */
#define COMMON_PMIC_NP_HRST_REG3_ADDR(base)                  ((base) + (0x096UL))


#else


/* Register description: PMU软复位寄存器。
   Bit domain definition UNION:  COMMON_PMIC_PMU_SOFT_RST_UNION */
#define COMMON_PMIC_PMU_SOFT_RST_ADDR(base)                  ((base) + (0x000))

/* Register description: 异常关机屏蔽寄存器
   Bit domain definition UNION:  COMMON_PMIC_NP_PD_MASK_UNION */
#define COMMON_PMIC_NP_PD_MASK_ADDR(base)                    ((base) + (0x007))

/* Register description: 开机延时配置寄存器
   Bit domain definition UNION:  COMMON_PMIC_NP_PWRUP_DLY_CTRL_UNION */
#define COMMON_PMIC_NP_PWRUP_DLY_CTRL_ADDR(base)             ((base) + (0x008))

/* Register description: 开机滤波档位控制
   Bit domain definition UNION:  COMMON_PMIC_NP_PWRUP_DEB_CTRL_UNION */
#define COMMON_PMIC_NP_PWRUP_DEB_CTRL_ADDR(base)             ((base) + (0x009))

/* Register description: 256KHz时钟使能寄存器
   Bit domain definition UNION:  COMMON_PMIC_NP_RC256K_CTRL_UNION */
#define COMMON_PMIC_NP_RC256K_CTRL_ADDR(base)                ((base) + (0x00B))

/* Register description: 管脚驱动能力配置
   Bit domain definition UNION:  COMMON_PMIC_NP_DATA_IO_DS0_UNION */
#define COMMON_PMIC_NP_DATA_IO_DS0_ADDR(base)                ((base) + (0x011))

/* Register description: 管脚驱动能力配置
   Bit domain definition UNION:  COMMON_PMIC_NP_DATA_IO_DS1_UNION */
#define COMMON_PMIC_NP_DATA_IO_DS1_ADDR(base)                ((base) + (0x012))

/* Register description: EFUSE回读选择寄存器
   Bit domain definition UNION:  COMMON_PMIC_NP_EFUSE_READ_SEL_UNION */
#define COMMON_PMIC_NP_EFUSE_READ_SEL_ADDR(base)             ((base) + (0x013))

/* Register description: 测试观测选通寄存器
   Bit domain definition UNION:  COMMON_PMIC_NP_ATEST_SEL_UNION */
#define COMMON_PMIC_NP_ATEST_SEL_ADDR(base)                  ((base) + (0x020))

/* Register description: SYS_CTRL_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_NP_SYS_CTRL0_UNION */
#define COMMON_PMIC_NP_SYS_CTRL0_ADDR(base)                  ((base) + (0x021))

/* Register description: PMUD非下电控制寄存器0
   Bit domain definition UNION:  COMMON_PMIC_NP_PMUD_CTRL0_UNION */
#define COMMON_PMIC_NP_PMUD_CTRL0_ADDR(base)                 ((base) + (0x022))

/* Register description: PMUD非下电控制寄存器1
   Bit domain definition UNION:  COMMON_PMIC_NP_PMUD_CTRL1_UNION */
#define COMMON_PMIC_NP_PMUD_CTRL1_ADDR(base)                 ((base) + (0x023))

/* Register description: BANDGAP_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_NP_BANDGAP_CTRL0_UNION */
#define COMMON_PMIC_NP_BANDGAP_CTRL0_ADDR(base)              ((base) + (0x025))

/* Register description: BANDGAP_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_NP_BANDGAP_CTRL1_UNION */
#define COMMON_PMIC_NP_BANDGAP_CTRL1_ADDR(base)              ((base) + (0x026))

/* Register description: BUCK2_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_NP_BUCK2_CTRL0_UNION */
#define COMMON_PMIC_NP_BUCK2_CTRL0_ADDR(base)                ((base) + (0x050))

/* Register description: BUCK2_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_NP_BUCK2_CTRL1_UNION */
#define COMMON_PMIC_NP_BUCK2_CTRL1_ADDR(base)                ((base) + (0x051))

/* Register description: BUCK2_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_NP_BUCK2_CTRL2_UNION */
#define COMMON_PMIC_NP_BUCK2_CTRL2_ADDR(base)                ((base) + (0x052))

/* Register description: BUCK3_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_NP_BUCK3_CTRL0_UNION */
#define COMMON_PMIC_NP_BUCK3_CTRL0_ADDR(base)                ((base) + (0x060))

/* Register description: BUCK3_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_NP_BUCK3_CTRL1_UNION */
#define COMMON_PMIC_NP_BUCK3_CTRL1_ADDR(base)                ((base) + (0x061))

/* Register description: BUCK3_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_NP_BUCK3_CTRL2_UNION */
#define COMMON_PMIC_NP_BUCK3_CTRL2_ADDR(base)                ((base) + (0x062))

/* Register description: LDO非下电配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_NP_LDO_RESERVE0_UNION */
#define COMMON_PMIC_NP_LDO_RESERVE0_ADDR(base)               ((base) + (0x070))

/* Register description: LDO非下电配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_NP_LDO_RESERVE1_UNION */
#define COMMON_PMIC_NP_LDO_RESERVE1_ADDR(base)               ((base) + (0x071))

/* Register description: 非下电预留配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_NP_D2A_RES0_UNION */
#define COMMON_PMIC_NP_D2A_RES0_ADDR(base)                   ((base) + (0x080))

/* Register description: 非下电预留配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_NP_D2A_RES1_UNION */
#define COMMON_PMIC_NP_D2A_RES1_ADDR(base)                   ((base) + (0x081))

/* Register description: 非下电预留配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_NP_D2A_RES2_UNION */
#define COMMON_PMIC_NP_D2A_RES2_ADDR(base)                   ((base) + (0x082))

/* Register description: 非下电预留配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_NP_D2A_RES3_UNION */
#define COMMON_PMIC_NP_D2A_RES3_ADDR(base)                   ((base) + (0x083))

/* Register description: 非下电预留配置寄存器_4
   Bit domain definition UNION:  COMMON_PMIC_NP_D2A_RES4_UNION */
#define COMMON_PMIC_NP_D2A_RES4_ADDR(base)                   ((base) + (0x084))

/* Register description: debug寄存器写屏蔽控制寄存器。
   Bit domain definition UNION:  COMMON_PMIC_DEBUG_LOCK_UNION */
#define COMMON_PMIC_DEBUG_LOCK_ADDR(base)                    ((base) + (0x090))

/* Register description: 数字系统debug预留寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_SYS_DEBUG0_UNION */
#define COMMON_PMIC_SYS_DEBUG0_ADDR(base)                    ((base) + (0x091))

/* Register description: 数字系统debug预留寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_SYS_DEBUG1_UNION */
#define COMMON_PMIC_SYS_DEBUG1_ADDR(base)                    ((base) + (0x092))

/* Register description: 软件预留寄存器0。
   Bit domain definition UNION:  COMMON_PMIC_NP_HRST_REG0_UNION */
#define COMMON_PMIC_NP_HRST_REG0_ADDR(base)                  ((base) + (0x093))

/* Register description: 软件预留寄存器1。
   Bit domain definition UNION:  COMMON_PMIC_NP_HRST_REG1_UNION */
#define COMMON_PMIC_NP_HRST_REG1_ADDR(base)                  ((base) + (0x094))

/* Register description: 软件预留寄存器2。
   Bit domain definition UNION:  COMMON_PMIC_NP_HRST_REG2_UNION */
#define COMMON_PMIC_NP_HRST_REG2_ADDR(base)                  ((base) + (0x095))

/* Register description: 软件预留寄存器3。
   Bit domain definition UNION:  COMMON_PMIC_NP_HRST_REG3_UNION */
#define COMMON_PMIC_NP_HRST_REG3_ADDR(base)                  ((base) + (0x096))


#endif


/****************************************************************************
                     (6/6) PMU_CTRLB
 ****************************************************************************/
#ifndef __SOC_H_FOR_ASM__


/* Register description: BANDGAP_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BANDGAP_CFG0_UNION */
#define COMMON_PMIC_BANDGAP_CFG0_ADDR(base)                  ((base) + (0x000UL))

/* Register description: BANDGAP_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_BANDGAP_CFG1_UNION */
#define COMMON_PMIC_BANDGAP_CFG1_ADDR(base)                  ((base) + (0x001UL))

/* Register description: BANDGAP_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_BANDGAP_CFG2_UNION */
#define COMMON_PMIC_BANDGAP_CFG2_ADDR(base)                  ((base) + (0x002UL))

/* Register description: BANDGAP_配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_BANDGAP_CFG3_UNION */
#define COMMON_PMIC_BANDGAP_CFG3_ADDR(base)                  ((base) + (0x003UL))

/* Register description: BANDGAP_配置寄存器_4
   Bit domain definition UNION:  COMMON_PMIC_BANDGAP_CFG4_UNION */
#define COMMON_PMIC_BANDGAP_CFG4_ADDR(base)                  ((base) + (0x004UL))

/* Register description: BANDGAP_配置寄存器_5
   Bit domain definition UNION:  COMMON_PMIC_BANDGAP_CFG5_UNION */
#define COMMON_PMIC_BANDGAP_CFG5_ADDR(base)                  ((base) + (0x005UL))

/* Register description: OSC_9M6_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_OSC_9M6_CFG0_UNION */
#define COMMON_PMIC_OSC_9M6_CFG0_ADDR(base)                  ((base) + (0x00AUL))

/* Register description: SYS_CTRL_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_SYS_CTRL_CFG0_UNION */
#define COMMON_PMIC_SYS_CTRL_CFG0_ADDR(base)                 ((base) + (0x00BUL))

/* Register description: SYS_CTRL_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_SYS_CTRL_CFG1_UNION */
#define COMMON_PMIC_SYS_CTRL_CFG1_ADDR(base)                 ((base) + (0x00CUL))

/* Register description: BUCK0_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG0_UNION */
#define COMMON_PMIC_BUCK0_CFG0_ADDR(base)                    ((base) + (0x010UL))

/* Register description: BUCK0_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG1_UNION */
#define COMMON_PMIC_BUCK0_CFG1_ADDR(base)                    ((base) + (0x011UL))

/* Register description: BUCK0_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG2_UNION */
#define COMMON_PMIC_BUCK0_CFG2_ADDR(base)                    ((base) + (0x012UL))

/* Register description: BUCK0_配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG3_UNION */
#define COMMON_PMIC_BUCK0_CFG3_ADDR(base)                    ((base) + (0x013UL))

/* Register description: BUCK0_配置寄存器_4
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG4_UNION */
#define COMMON_PMIC_BUCK0_CFG4_ADDR(base)                    ((base) + (0x014UL))

/* Register description: BUCK0_配置寄存器_5
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG5_UNION */
#define COMMON_PMIC_BUCK0_CFG5_ADDR(base)                    ((base) + (0x015UL))

/* Register description: BUCK0_配置寄存器_6
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG6_UNION */
#define COMMON_PMIC_BUCK0_CFG6_ADDR(base)                    ((base) + (0x016UL))

/* Register description: BUCK0_配置寄存器_7
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG7_UNION */
#define COMMON_PMIC_BUCK0_CFG7_ADDR(base)                    ((base) + (0x017UL))

/* Register description: BUCK0_配置寄存器_8
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG8_UNION */
#define COMMON_PMIC_BUCK0_CFG8_ADDR(base)                    ((base) + (0x018UL))

/* Register description: BUCK0_配置寄存器_9
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG9_UNION */
#define COMMON_PMIC_BUCK0_CFG9_ADDR(base)                    ((base) + (0x019UL))

/* Register description: BUCK0_配置寄存器_10
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG10_UNION */
#define COMMON_PMIC_BUCK0_CFG10_ADDR(base)                   ((base) + (0x01AUL))

/* Register description: BUCK0_配置寄存器_11
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG11_UNION */
#define COMMON_PMIC_BUCK0_CFG11_ADDR(base)                   ((base) + (0x01BUL))

/* Register description: BUCK0_配置寄存器_12
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG12_UNION */
#define COMMON_PMIC_BUCK0_CFG12_ADDR(base)                   ((base) + (0x01CUL))

/* Register description: BUCK0_配置寄存器_13
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG13_UNION */
#define COMMON_PMIC_BUCK0_CFG13_ADDR(base)                   ((base) + (0x01DUL))

/* Register description: BUCK0_配置寄存器_14
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG14_UNION */
#define COMMON_PMIC_BUCK0_CFG14_ADDR(base)                   ((base) + (0x01EUL))

/* Register description: BUCK0_配置寄存器_15
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG15_UNION */
#define COMMON_PMIC_BUCK0_CFG15_ADDR(base)                   ((base) + (0x01FUL))

/* Register description: BUCK0_只读寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_STATUS0_UNION */
#define COMMON_PMIC_BUCK0_STATUS0_ADDR(base)                 ((base) + (0x020UL))

/* Register description: BUCK1_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG0_UNION */
#define COMMON_PMIC_BUCK1_CFG0_ADDR(base)                    ((base) + (0x030UL))

/* Register description: BUCK1_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG1_UNION */
#define COMMON_PMIC_BUCK1_CFG1_ADDR(base)                    ((base) + (0x031UL))

/* Register description: BUCK1_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG2_UNION */
#define COMMON_PMIC_BUCK1_CFG2_ADDR(base)                    ((base) + (0x032UL))

/* Register description: BUCK1_配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG3_UNION */
#define COMMON_PMIC_BUCK1_CFG3_ADDR(base)                    ((base) + (0x033UL))

/* Register description: BUCK1_配置寄存器_4
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG4_UNION */
#define COMMON_PMIC_BUCK1_CFG4_ADDR(base)                    ((base) + (0x034UL))

/* Register description: BUCK1_配置寄存器_5
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG5_UNION */
#define COMMON_PMIC_BUCK1_CFG5_ADDR(base)                    ((base) + (0x035UL))

/* Register description: BUCK1_配置寄存器_6
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG6_UNION */
#define COMMON_PMIC_BUCK1_CFG6_ADDR(base)                    ((base) + (0x036UL))

/* Register description: BUCK1_配置寄存器_7
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG7_UNION */
#define COMMON_PMIC_BUCK1_CFG7_ADDR(base)                    ((base) + (0x037UL))

/* Register description: BUCK1_配置寄存器_8
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG8_UNION */
#define COMMON_PMIC_BUCK1_CFG8_ADDR(base)                    ((base) + (0x038UL))

/* Register description: BUCK1_配置寄存器_9
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG9_UNION */
#define COMMON_PMIC_BUCK1_CFG9_ADDR(base)                    ((base) + (0x039UL))

/* Register description: BUCK1_配置寄存器_10
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG10_UNION */
#define COMMON_PMIC_BUCK1_CFG10_ADDR(base)                   ((base) + (0x03AUL))

/* Register description: BUCK1_配置寄存器_11
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG11_UNION */
#define COMMON_PMIC_BUCK1_CFG11_ADDR(base)                   ((base) + (0x03BUL))

/* Register description: BUCK1_配置寄存器_12
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG12_UNION */
#define COMMON_PMIC_BUCK1_CFG12_ADDR(base)                   ((base) + (0x03CUL))

/* Register description: BUCK1_配置寄存器_13
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG13_UNION */
#define COMMON_PMIC_BUCK1_CFG13_ADDR(base)                   ((base) + (0x03DUL))

/* Register description: BUCK1_配置寄存器_14
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG14_UNION */
#define COMMON_PMIC_BUCK1_CFG14_ADDR(base)                   ((base) + (0x03EUL))

/* Register description: BUCK1_配置寄存器_15
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG15_UNION */
#define COMMON_PMIC_BUCK1_CFG15_ADDR(base)                   ((base) + (0x03FUL))

/* Register description: BUCK1_只读寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_STATUS0_UNION */
#define COMMON_PMIC_BUCK1_STATUS0_ADDR(base)                 ((base) + (0x040UL))

/* Register description: BUCK2_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG0_UNION */
#define COMMON_PMIC_BUCK2_CFG0_ADDR(base)                    ((base) + (0x060UL))

/* Register description: BUCK2_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG1_UNION */
#define COMMON_PMIC_BUCK2_CFG1_ADDR(base)                    ((base) + (0x061UL))

/* Register description: BUCK2_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG2_UNION */
#define COMMON_PMIC_BUCK2_CFG2_ADDR(base)                    ((base) + (0x062UL))

/* Register description: BUCK2_配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG3_UNION */
#define COMMON_PMIC_BUCK2_CFG3_ADDR(base)                    ((base) + (0x063UL))

/* Register description: BUCK2_配置寄存器_4
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG4_UNION */
#define COMMON_PMIC_BUCK2_CFG4_ADDR(base)                    ((base) + (0x064UL))

/* Register description: BUCK2_配置寄存器_5
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG5_UNION */
#define COMMON_PMIC_BUCK2_CFG5_ADDR(base)                    ((base) + (0x065UL))

/* Register description: BUCK2_配置寄存器_6
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG6_UNION */
#define COMMON_PMIC_BUCK2_CFG6_ADDR(base)                    ((base) + (0x066UL))

/* Register description: BUCK2_配置寄存器_7
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG7_UNION */
#define COMMON_PMIC_BUCK2_CFG7_ADDR(base)                    ((base) + (0x067UL))

/* Register description: BUCK2_配置寄存器_8
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG8_UNION */
#define COMMON_PMIC_BUCK2_CFG8_ADDR(base)                    ((base) + (0x068UL))

/* Register description: BUCK2_配置寄存器_9
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG9_UNION */
#define COMMON_PMIC_BUCK2_CFG9_ADDR(base)                    ((base) + (0x069UL))

/* Register description: BUCK2_配置寄存器_10
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG10_UNION */
#define COMMON_PMIC_BUCK2_CFG10_ADDR(base)                   ((base) + (0x06AUL))

/* Register description: BUCK2_配置寄存器_11
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG11_UNION */
#define COMMON_PMIC_BUCK2_CFG11_ADDR(base)                   ((base) + (0x06BUL))

/* Register description: BUCK2_配置寄存器_12
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG12_UNION */
#define COMMON_PMIC_BUCK2_CFG12_ADDR(base)                   ((base) + (0x06CUL))

/* Register description: BUCK2_配置寄存器_13
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG13_UNION */
#define COMMON_PMIC_BUCK2_CFG13_ADDR(base)                   ((base) + (0x06DUL))

/* Register description: BUCK2_只读寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_STATUS0_UNION */
#define COMMON_PMIC_BUCK2_STATUS0_ADDR(base)                 ((base) + (0x06EUL))

/* Register description: BUCK3_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG0_UNION */
#define COMMON_PMIC_BUCK3_CFG0_ADDR(base)                    ((base) + (0x080UL))

/* Register description: BUCK3_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG1_UNION */
#define COMMON_PMIC_BUCK3_CFG1_ADDR(base)                    ((base) + (0x081UL))

/* Register description: BUCK3_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG2_UNION */
#define COMMON_PMIC_BUCK3_CFG2_ADDR(base)                    ((base) + (0x082UL))

/* Register description: BUCK3_配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG3_UNION */
#define COMMON_PMIC_BUCK3_CFG3_ADDR(base)                    ((base) + (0x083UL))

/* Register description: BUCK3_配置寄存器_4
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG4_UNION */
#define COMMON_PMIC_BUCK3_CFG4_ADDR(base)                    ((base) + (0x084UL))

/* Register description: BUCK3_配置寄存器_5
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG5_UNION */
#define COMMON_PMIC_BUCK3_CFG5_ADDR(base)                    ((base) + (0x085UL))

/* Register description: BUCK3_配置寄存器_6
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG6_UNION */
#define COMMON_PMIC_BUCK3_CFG6_ADDR(base)                    ((base) + (0x086UL))

/* Register description: BUCK3_配置寄存器_7
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG7_UNION */
#define COMMON_PMIC_BUCK3_CFG7_ADDR(base)                    ((base) + (0x087UL))

/* Register description: BUCK3_配置寄存器_8
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG8_UNION */
#define COMMON_PMIC_BUCK3_CFG8_ADDR(base)                    ((base) + (0x088UL))

/* Register description: BUCK3_配置寄存器_9
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG9_UNION */
#define COMMON_PMIC_BUCK3_CFG9_ADDR(base)                    ((base) + (0x089UL))

/* Register description: BUCK3_配置寄存器_10
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG10_UNION */
#define COMMON_PMIC_BUCK3_CFG10_ADDR(base)                   ((base) + (0x08AUL))

/* Register description: BUCK3_配置寄存器_11
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG11_UNION */
#define COMMON_PMIC_BUCK3_CFG11_ADDR(base)                   ((base) + (0x08BUL))

/* Register description: BUCK3_配置寄存器_12
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG12_UNION */
#define COMMON_PMIC_BUCK3_CFG12_ADDR(base)                   ((base) + (0x08CUL))

/* Register description: BUCK3_配置寄存器_13
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG13_UNION */
#define COMMON_PMIC_BUCK3_CFG13_ADDR(base)                   ((base) + (0x08DUL))

/* Register description: BUCK3_只读寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_STATUS0_UNION */
#define COMMON_PMIC_BUCK3_STATUS0_ADDR(base)                 ((base) + (0x08EUL))

/* Register description: BUCK_HYS_TOP_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BUCK_HYS_TOP_CFG0_UNION */
#define COMMON_PMIC_BUCK_HYS_TOP_CFG0_ADDR(base)             ((base) + (0x0A0UL))

/* Register description: BUCK_HYS_TOP_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_BUCK_HYS_TOP_CFG1_UNION */
#define COMMON_PMIC_BUCK_HYS_TOP_CFG1_ADDR(base)             ((base) + (0x0A1UL))

/* Register description: BUCK_HYS_TOP_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_BUCK_HYS_TOP_CFG2_UNION */
#define COMMON_PMIC_BUCK_HYS_TOP_CFG2_ADDR(base)             ((base) + (0x0A2UL))

/* Register description: BUCK_HYS_TOP_配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_BUCK_HYS_TOP_CFG3_UNION */
#define COMMON_PMIC_BUCK_HYS_TOP_CFG3_ADDR(base)             ((base) + (0x0A3UL))

/* Register description: BUCK_HYS_TOP_配置寄存器_4
   Bit domain definition UNION:  COMMON_PMIC_BUCK_HYS_TOP_CFG4_UNION */
#define COMMON_PMIC_BUCK_HYS_TOP_CFG4_ADDR(base)             ((base) + (0x0A4UL))

/* Register description: BUCK_HYS_TOP_配置寄存器_5
   Bit domain definition UNION:  COMMON_PMIC_BUCK_HYS_TOP_CFG5_UNION */
#define COMMON_PMIC_BUCK_HYS_TOP_CFG5_ADDR(base)             ((base) + (0x0A5UL))

/* Register description: LDO1_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_LDO1_CFG0_UNION */
#define COMMON_PMIC_LDO1_CFG0_ADDR(base)                     ((base) + (0x0B0UL))

/* Register description: LDO1_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_LDO1_CFG1_UNION */
#define COMMON_PMIC_LDO1_CFG1_ADDR(base)                     ((base) + (0x0B1UL))

/* Register description: LDO2_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_LDO2_CFG0_UNION */
#define COMMON_PMIC_LDO2_CFG0_ADDR(base)                     ((base) + (0x0B2UL))

/* Register description: LDO2_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_LDO2_CFG1_UNION */
#define COMMON_PMIC_LDO2_CFG1_ADDR(base)                     ((base) + (0x0B3UL))

/* Register description: LDO3_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_LDO3_CFG0_UNION */
#define COMMON_PMIC_LDO3_CFG0_ADDR(base)                     ((base) + (0x0B4UL))

/* Register description: LDO3_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_LDO3_CFG1_UNION */
#define COMMON_PMIC_LDO3_CFG1_ADDR(base)                     ((base) + (0x0B5UL))

/* Register description: LDO4_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_LDO4_CFG0_UNION */
#define COMMON_PMIC_LDO4_CFG0_ADDR(base)                     ((base) + (0x0B6UL))

/* Register description: LDO4_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_LDO4_CFG1_UNION */
#define COMMON_PMIC_LDO4_CFG1_ADDR(base)                     ((base) + (0x0B7UL))

/* Register description: LDO5_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_LDO5_CFG0_UNION */
#define COMMON_PMIC_LDO5_CFG0_ADDR(base)                     ((base) + (0x0B8UL))

/* Register description: LDO5_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_LDO5_CFG1_UNION */
#define COMMON_PMIC_LDO5_CFG1_ADDR(base)                     ((base) + (0x0B9UL))

/* Register description: LDO6_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_LDO6_CFG0_UNION */
#define COMMON_PMIC_LDO6_CFG0_ADDR(base)                     ((base) + (0x0BAUL))

/* Register description: LDO6_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_LDO6_CFG1_UNION */
#define COMMON_PMIC_LDO6_CFG1_ADDR(base)                     ((base) + (0x0BBUL))

/* Register description: LDO7_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_LDO7_CFG0_UNION */
#define COMMON_PMIC_LDO7_CFG0_ADDR(base)                     ((base) + (0x0BCUL))

/* Register description: LDO7_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_LDO7_CFG1_UNION */
#define COMMON_PMIC_LDO7_CFG1_ADDR(base)                     ((base) + (0x0BDUL))

/* Register description: LDO8_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_LDO8_CFG0_UNION */
#define COMMON_PMIC_LDO8_CFG0_ADDR(base)                     ((base) + (0x0BEUL))

/* Register description: LDO8_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_LDO8_CFG1_UNION */
#define COMMON_PMIC_LDO8_CFG1_ADDR(base)                     ((base) + (0x0BFUL))

/* Register description: LDO_RESERVE_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_LDO_RESERVE_CFG0_UNION */
#define COMMON_PMIC_LDO_RESERVE_CFG0_ADDR(base)              ((base) + (0x0C4UL))

/* Register description: LDO_RESERVE_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_LDO_RESERVE_CFG1_UNION */
#define COMMON_PMIC_LDO_RESERVE_CFG1_ADDR(base)              ((base) + (0x0C5UL))

/* Register description: LDO_RESERVE_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_LDO_RESERVE_CFG2_UNION */
#define COMMON_PMIC_LDO_RESERVE_CFG2_ADDR(base)              ((base) + (0x0C6UL))

/* Register description: LDO_RESERVE_配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_LDO_RESERVE_CFG3_UNION */
#define COMMON_PMIC_LDO_RESERVE_CFG3_ADDR(base)              ((base) + (0x0C7UL))

/* Register description: LDO_RESERVE_配置寄存器_4
   Bit domain definition UNION:  COMMON_PMIC_LDO_RESERVE_CFG4_UNION */
#define COMMON_PMIC_LDO_RESERVE_CFG4_ADDR(base)              ((base) + (0x0C8UL))

/* Register description: LDO_PMUH_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_PMUH_CFG0_UNION */
#define COMMON_PMIC_PMUH_CFG0_ADDR(base)                     ((base) + (0x0D0UL))

/* Register description: 模拟预留配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_D2A_RESERVE_CFG0_UNION */
#define COMMON_PMIC_D2A_RESERVE_CFG0_ADDR(base)              ((base) + (0x0E0UL))

/* Register description: 模拟预留配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_D2A_RESERVE_CFG1_UNION */
#define COMMON_PMIC_D2A_RESERVE_CFG1_ADDR(base)              ((base) + (0x0E1UL))

/* Register description: 模拟预留配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_D2A_RESERVE_CFG2_UNION */
#define COMMON_PMIC_D2A_RESERVE_CFG2_ADDR(base)              ((base) + (0x0E2UL))

/* Register description: 模拟预留配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_D2A_RESERVE_CFG3_UNION */
#define COMMON_PMIC_D2A_RESERVE_CFG3_ADDR(base)              ((base) + (0x0E3UL))

/* Register description: A2D_RESERVE_只读寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_A2D_RESERVE0_UNION */
#define COMMON_PMIC_A2D_RESERVE0_ADDR(base)                  ((base) + (0x0E4UL))

/* Register description: A2D_RESERVE_只读寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_A2D_RESERVE1_UNION */
#define COMMON_PMIC_A2D_RESERVE1_ADDR(base)                  ((base) + (0x0E5UL))

/* Register description: 预留_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_ATEST_RESERVE_CFG0_UNION */
#define COMMON_PMIC_ATEST_RESERVE_CFG0_ADDR(base)            ((base) + (0x0E6UL))

/* Register description: 预留_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_ATEST_RESERVE_CFG1_UNION */
#define COMMON_PMIC_ATEST_RESERVE_CFG1_ADDR(base)            ((base) + (0x0E7UL))

/* Register description: 预留_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_ATEST_RESERVE_CFG2_UNION */
#define COMMON_PMIC_ATEST_RESERVE_CFG2_ADDR(base)            ((base) + (0x0E8UL))

/* Register description: 预留_配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_ATEST_RESERVE_CFG3_UNION */
#define COMMON_PMIC_ATEST_RESERVE_CFG3_ADDR(base)            ((base) + (0x0E9UL))


#else


/* Register description: BANDGAP_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BANDGAP_CFG0_UNION */
#define COMMON_PMIC_BANDGAP_CFG0_ADDR(base)                  ((base) + (0x000))

/* Register description: BANDGAP_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_BANDGAP_CFG1_UNION */
#define COMMON_PMIC_BANDGAP_CFG1_ADDR(base)                  ((base) + (0x001))

/* Register description: BANDGAP_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_BANDGAP_CFG2_UNION */
#define COMMON_PMIC_BANDGAP_CFG2_ADDR(base)                  ((base) + (0x002))

/* Register description: BANDGAP_配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_BANDGAP_CFG3_UNION */
#define COMMON_PMIC_BANDGAP_CFG3_ADDR(base)                  ((base) + (0x003))

/* Register description: BANDGAP_配置寄存器_4
   Bit domain definition UNION:  COMMON_PMIC_BANDGAP_CFG4_UNION */
#define COMMON_PMIC_BANDGAP_CFG4_ADDR(base)                  ((base) + (0x004))

/* Register description: BANDGAP_配置寄存器_5
   Bit domain definition UNION:  COMMON_PMIC_BANDGAP_CFG5_UNION */
#define COMMON_PMIC_BANDGAP_CFG5_ADDR(base)                  ((base) + (0x005))

/* Register description: OSC_9M6_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_OSC_9M6_CFG0_UNION */
#define COMMON_PMIC_OSC_9M6_CFG0_ADDR(base)                  ((base) + (0x00A))

/* Register description: SYS_CTRL_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_SYS_CTRL_CFG0_UNION */
#define COMMON_PMIC_SYS_CTRL_CFG0_ADDR(base)                 ((base) + (0x00B))

/* Register description: SYS_CTRL_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_SYS_CTRL_CFG1_UNION */
#define COMMON_PMIC_SYS_CTRL_CFG1_ADDR(base)                 ((base) + (0x00C))

/* Register description: BUCK0_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG0_UNION */
#define COMMON_PMIC_BUCK0_CFG0_ADDR(base)                    ((base) + (0x010))

/* Register description: BUCK0_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG1_UNION */
#define COMMON_PMIC_BUCK0_CFG1_ADDR(base)                    ((base) + (0x011))

/* Register description: BUCK0_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG2_UNION */
#define COMMON_PMIC_BUCK0_CFG2_ADDR(base)                    ((base) + (0x012))

/* Register description: BUCK0_配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG3_UNION */
#define COMMON_PMIC_BUCK0_CFG3_ADDR(base)                    ((base) + (0x013))

/* Register description: BUCK0_配置寄存器_4
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG4_UNION */
#define COMMON_PMIC_BUCK0_CFG4_ADDR(base)                    ((base) + (0x014))

/* Register description: BUCK0_配置寄存器_5
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG5_UNION */
#define COMMON_PMIC_BUCK0_CFG5_ADDR(base)                    ((base) + (0x015))

/* Register description: BUCK0_配置寄存器_6
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG6_UNION */
#define COMMON_PMIC_BUCK0_CFG6_ADDR(base)                    ((base) + (0x016))

/* Register description: BUCK0_配置寄存器_7
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG7_UNION */
#define COMMON_PMIC_BUCK0_CFG7_ADDR(base)                    ((base) + (0x017))

/* Register description: BUCK0_配置寄存器_8
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG8_UNION */
#define COMMON_PMIC_BUCK0_CFG8_ADDR(base)                    ((base) + (0x018))

/* Register description: BUCK0_配置寄存器_9
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG9_UNION */
#define COMMON_PMIC_BUCK0_CFG9_ADDR(base)                    ((base) + (0x019))

/* Register description: BUCK0_配置寄存器_10
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG10_UNION */
#define COMMON_PMIC_BUCK0_CFG10_ADDR(base)                   ((base) + (0x01A))

/* Register description: BUCK0_配置寄存器_11
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG11_UNION */
#define COMMON_PMIC_BUCK0_CFG11_ADDR(base)                   ((base) + (0x01B))

/* Register description: BUCK0_配置寄存器_12
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG12_UNION */
#define COMMON_PMIC_BUCK0_CFG12_ADDR(base)                   ((base) + (0x01C))

/* Register description: BUCK0_配置寄存器_13
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG13_UNION */
#define COMMON_PMIC_BUCK0_CFG13_ADDR(base)                   ((base) + (0x01D))

/* Register description: BUCK0_配置寄存器_14
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG14_UNION */
#define COMMON_PMIC_BUCK0_CFG14_ADDR(base)                   ((base) + (0x01E))

/* Register description: BUCK0_配置寄存器_15
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_CFG15_UNION */
#define COMMON_PMIC_BUCK0_CFG15_ADDR(base)                   ((base) + (0x01F))

/* Register description: BUCK0_只读寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BUCK0_STATUS0_UNION */
#define COMMON_PMIC_BUCK0_STATUS0_ADDR(base)                 ((base) + (0x020))

/* Register description: BUCK1_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG0_UNION */
#define COMMON_PMIC_BUCK1_CFG0_ADDR(base)                    ((base) + (0x030))

/* Register description: BUCK1_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG1_UNION */
#define COMMON_PMIC_BUCK1_CFG1_ADDR(base)                    ((base) + (0x031))

/* Register description: BUCK1_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG2_UNION */
#define COMMON_PMIC_BUCK1_CFG2_ADDR(base)                    ((base) + (0x032))

/* Register description: BUCK1_配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG3_UNION */
#define COMMON_PMIC_BUCK1_CFG3_ADDR(base)                    ((base) + (0x033))

/* Register description: BUCK1_配置寄存器_4
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG4_UNION */
#define COMMON_PMIC_BUCK1_CFG4_ADDR(base)                    ((base) + (0x034))

/* Register description: BUCK1_配置寄存器_5
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG5_UNION */
#define COMMON_PMIC_BUCK1_CFG5_ADDR(base)                    ((base) + (0x035))

/* Register description: BUCK1_配置寄存器_6
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG6_UNION */
#define COMMON_PMIC_BUCK1_CFG6_ADDR(base)                    ((base) + (0x036))

/* Register description: BUCK1_配置寄存器_7
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG7_UNION */
#define COMMON_PMIC_BUCK1_CFG7_ADDR(base)                    ((base) + (0x037))

/* Register description: BUCK1_配置寄存器_8
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG8_UNION */
#define COMMON_PMIC_BUCK1_CFG8_ADDR(base)                    ((base) + (0x038))

/* Register description: BUCK1_配置寄存器_9
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG9_UNION */
#define COMMON_PMIC_BUCK1_CFG9_ADDR(base)                    ((base) + (0x039))

/* Register description: BUCK1_配置寄存器_10
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG10_UNION */
#define COMMON_PMIC_BUCK1_CFG10_ADDR(base)                   ((base) + (0x03A))

/* Register description: BUCK1_配置寄存器_11
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG11_UNION */
#define COMMON_PMIC_BUCK1_CFG11_ADDR(base)                   ((base) + (0x03B))

/* Register description: BUCK1_配置寄存器_12
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG12_UNION */
#define COMMON_PMIC_BUCK1_CFG12_ADDR(base)                   ((base) + (0x03C))

/* Register description: BUCK1_配置寄存器_13
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG13_UNION */
#define COMMON_PMIC_BUCK1_CFG13_ADDR(base)                   ((base) + (0x03D))

/* Register description: BUCK1_配置寄存器_14
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG14_UNION */
#define COMMON_PMIC_BUCK1_CFG14_ADDR(base)                   ((base) + (0x03E))

/* Register description: BUCK1_配置寄存器_15
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_CFG15_UNION */
#define COMMON_PMIC_BUCK1_CFG15_ADDR(base)                   ((base) + (0x03F))

/* Register description: BUCK1_只读寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BUCK1_STATUS0_UNION */
#define COMMON_PMIC_BUCK1_STATUS0_ADDR(base)                 ((base) + (0x040))

/* Register description: BUCK2_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG0_UNION */
#define COMMON_PMIC_BUCK2_CFG0_ADDR(base)                    ((base) + (0x060))

/* Register description: BUCK2_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG1_UNION */
#define COMMON_PMIC_BUCK2_CFG1_ADDR(base)                    ((base) + (0x061))

/* Register description: BUCK2_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG2_UNION */
#define COMMON_PMIC_BUCK2_CFG2_ADDR(base)                    ((base) + (0x062))

/* Register description: BUCK2_配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG3_UNION */
#define COMMON_PMIC_BUCK2_CFG3_ADDR(base)                    ((base) + (0x063))

/* Register description: BUCK2_配置寄存器_4
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG4_UNION */
#define COMMON_PMIC_BUCK2_CFG4_ADDR(base)                    ((base) + (0x064))

/* Register description: BUCK2_配置寄存器_5
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG5_UNION */
#define COMMON_PMIC_BUCK2_CFG5_ADDR(base)                    ((base) + (0x065))

/* Register description: BUCK2_配置寄存器_6
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG6_UNION */
#define COMMON_PMIC_BUCK2_CFG6_ADDR(base)                    ((base) + (0x066))

/* Register description: BUCK2_配置寄存器_7
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG7_UNION */
#define COMMON_PMIC_BUCK2_CFG7_ADDR(base)                    ((base) + (0x067))

/* Register description: BUCK2_配置寄存器_8
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG8_UNION */
#define COMMON_PMIC_BUCK2_CFG8_ADDR(base)                    ((base) + (0x068))

/* Register description: BUCK2_配置寄存器_9
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG9_UNION */
#define COMMON_PMIC_BUCK2_CFG9_ADDR(base)                    ((base) + (0x069))

/* Register description: BUCK2_配置寄存器_10
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG10_UNION */
#define COMMON_PMIC_BUCK2_CFG10_ADDR(base)                   ((base) + (0x06A))

/* Register description: BUCK2_配置寄存器_11
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG11_UNION */
#define COMMON_PMIC_BUCK2_CFG11_ADDR(base)                   ((base) + (0x06B))

/* Register description: BUCK2_配置寄存器_12
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG12_UNION */
#define COMMON_PMIC_BUCK2_CFG12_ADDR(base)                   ((base) + (0x06C))

/* Register description: BUCK2_配置寄存器_13
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_CFG13_UNION */
#define COMMON_PMIC_BUCK2_CFG13_ADDR(base)                   ((base) + (0x06D))

/* Register description: BUCK2_只读寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BUCK2_STATUS0_UNION */
#define COMMON_PMIC_BUCK2_STATUS0_ADDR(base)                 ((base) + (0x06E))

/* Register description: BUCK3_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG0_UNION */
#define COMMON_PMIC_BUCK3_CFG0_ADDR(base)                    ((base) + (0x080))

/* Register description: BUCK3_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG1_UNION */
#define COMMON_PMIC_BUCK3_CFG1_ADDR(base)                    ((base) + (0x081))

/* Register description: BUCK3_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG2_UNION */
#define COMMON_PMIC_BUCK3_CFG2_ADDR(base)                    ((base) + (0x082))

/* Register description: BUCK3_配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG3_UNION */
#define COMMON_PMIC_BUCK3_CFG3_ADDR(base)                    ((base) + (0x083))

/* Register description: BUCK3_配置寄存器_4
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG4_UNION */
#define COMMON_PMIC_BUCK3_CFG4_ADDR(base)                    ((base) + (0x084))

/* Register description: BUCK3_配置寄存器_5
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG5_UNION */
#define COMMON_PMIC_BUCK3_CFG5_ADDR(base)                    ((base) + (0x085))

/* Register description: BUCK3_配置寄存器_6
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG6_UNION */
#define COMMON_PMIC_BUCK3_CFG6_ADDR(base)                    ((base) + (0x086))

/* Register description: BUCK3_配置寄存器_7
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG7_UNION */
#define COMMON_PMIC_BUCK3_CFG7_ADDR(base)                    ((base) + (0x087))

/* Register description: BUCK3_配置寄存器_8
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG8_UNION */
#define COMMON_PMIC_BUCK3_CFG8_ADDR(base)                    ((base) + (0x088))

/* Register description: BUCK3_配置寄存器_9
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG9_UNION */
#define COMMON_PMIC_BUCK3_CFG9_ADDR(base)                    ((base) + (0x089))

/* Register description: BUCK3_配置寄存器_10
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG10_UNION */
#define COMMON_PMIC_BUCK3_CFG10_ADDR(base)                   ((base) + (0x08A))

/* Register description: BUCK3_配置寄存器_11
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG11_UNION */
#define COMMON_PMIC_BUCK3_CFG11_ADDR(base)                   ((base) + (0x08B))

/* Register description: BUCK3_配置寄存器_12
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG12_UNION */
#define COMMON_PMIC_BUCK3_CFG12_ADDR(base)                   ((base) + (0x08C))

/* Register description: BUCK3_配置寄存器_13
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_CFG13_UNION */
#define COMMON_PMIC_BUCK3_CFG13_ADDR(base)                   ((base) + (0x08D))

/* Register description: BUCK3_只读寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BUCK3_STATUS0_UNION */
#define COMMON_PMIC_BUCK3_STATUS0_ADDR(base)                 ((base) + (0x08E))

/* Register description: BUCK_HYS_TOP_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_BUCK_HYS_TOP_CFG0_UNION */
#define COMMON_PMIC_BUCK_HYS_TOP_CFG0_ADDR(base)             ((base) + (0x0A0))

/* Register description: BUCK_HYS_TOP_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_BUCK_HYS_TOP_CFG1_UNION */
#define COMMON_PMIC_BUCK_HYS_TOP_CFG1_ADDR(base)             ((base) + (0x0A1))

/* Register description: BUCK_HYS_TOP_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_BUCK_HYS_TOP_CFG2_UNION */
#define COMMON_PMIC_BUCK_HYS_TOP_CFG2_ADDR(base)             ((base) + (0x0A2))

/* Register description: BUCK_HYS_TOP_配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_BUCK_HYS_TOP_CFG3_UNION */
#define COMMON_PMIC_BUCK_HYS_TOP_CFG3_ADDR(base)             ((base) + (0x0A3))

/* Register description: BUCK_HYS_TOP_配置寄存器_4
   Bit domain definition UNION:  COMMON_PMIC_BUCK_HYS_TOP_CFG4_UNION */
#define COMMON_PMIC_BUCK_HYS_TOP_CFG4_ADDR(base)             ((base) + (0x0A4))

/* Register description: BUCK_HYS_TOP_配置寄存器_5
   Bit domain definition UNION:  COMMON_PMIC_BUCK_HYS_TOP_CFG5_UNION */
#define COMMON_PMIC_BUCK_HYS_TOP_CFG5_ADDR(base)             ((base) + (0x0A5))

/* Register description: LDO1_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_LDO1_CFG0_UNION */
#define COMMON_PMIC_LDO1_CFG0_ADDR(base)                     ((base) + (0x0B0))

/* Register description: LDO1_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_LDO1_CFG1_UNION */
#define COMMON_PMIC_LDO1_CFG1_ADDR(base)                     ((base) + (0x0B1))

/* Register description: LDO2_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_LDO2_CFG0_UNION */
#define COMMON_PMIC_LDO2_CFG0_ADDR(base)                     ((base) + (0x0B2))

/* Register description: LDO2_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_LDO2_CFG1_UNION */
#define COMMON_PMIC_LDO2_CFG1_ADDR(base)                     ((base) + (0x0B3))

/* Register description: LDO3_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_LDO3_CFG0_UNION */
#define COMMON_PMIC_LDO3_CFG0_ADDR(base)                     ((base) + (0x0B4))

/* Register description: LDO3_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_LDO3_CFG1_UNION */
#define COMMON_PMIC_LDO3_CFG1_ADDR(base)                     ((base) + (0x0B5))

/* Register description: LDO4_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_LDO4_CFG0_UNION */
#define COMMON_PMIC_LDO4_CFG0_ADDR(base)                     ((base) + (0x0B6))

/* Register description: LDO4_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_LDO4_CFG1_UNION */
#define COMMON_PMIC_LDO4_CFG1_ADDR(base)                     ((base) + (0x0B7))

/* Register description: LDO5_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_LDO5_CFG0_UNION */
#define COMMON_PMIC_LDO5_CFG0_ADDR(base)                     ((base) + (0x0B8))

/* Register description: LDO5_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_LDO5_CFG1_UNION */
#define COMMON_PMIC_LDO5_CFG1_ADDR(base)                     ((base) + (0x0B9))

/* Register description: LDO6_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_LDO6_CFG0_UNION */
#define COMMON_PMIC_LDO6_CFG0_ADDR(base)                     ((base) + (0x0BA))

/* Register description: LDO6_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_LDO6_CFG1_UNION */
#define COMMON_PMIC_LDO6_CFG1_ADDR(base)                     ((base) + (0x0BB))

/* Register description: LDO7_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_LDO7_CFG0_UNION */
#define COMMON_PMIC_LDO7_CFG0_ADDR(base)                     ((base) + (0x0BC))

/* Register description: LDO7_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_LDO7_CFG1_UNION */
#define COMMON_PMIC_LDO7_CFG1_ADDR(base)                     ((base) + (0x0BD))

/* Register description: LDO8_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_LDO8_CFG0_UNION */
#define COMMON_PMIC_LDO8_CFG0_ADDR(base)                     ((base) + (0x0BE))

/* Register description: LDO8_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_LDO8_CFG1_UNION */
#define COMMON_PMIC_LDO8_CFG1_ADDR(base)                     ((base) + (0x0BF))

/* Register description: LDO_RESERVE_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_LDO_RESERVE_CFG0_UNION */
#define COMMON_PMIC_LDO_RESERVE_CFG0_ADDR(base)              ((base) + (0x0C4))

/* Register description: LDO_RESERVE_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_LDO_RESERVE_CFG1_UNION */
#define COMMON_PMIC_LDO_RESERVE_CFG1_ADDR(base)              ((base) + (0x0C5))

/* Register description: LDO_RESERVE_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_LDO_RESERVE_CFG2_UNION */
#define COMMON_PMIC_LDO_RESERVE_CFG2_ADDR(base)              ((base) + (0x0C6))

/* Register description: LDO_RESERVE_配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_LDO_RESERVE_CFG3_UNION */
#define COMMON_PMIC_LDO_RESERVE_CFG3_ADDR(base)              ((base) + (0x0C7))

/* Register description: LDO_RESERVE_配置寄存器_4
   Bit domain definition UNION:  COMMON_PMIC_LDO_RESERVE_CFG4_UNION */
#define COMMON_PMIC_LDO_RESERVE_CFG4_ADDR(base)              ((base) + (0x0C8))

/* Register description: LDO_PMUH_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_PMUH_CFG0_UNION */
#define COMMON_PMIC_PMUH_CFG0_ADDR(base)                     ((base) + (0x0D0))

/* Register description: 模拟预留配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_D2A_RESERVE_CFG0_UNION */
#define COMMON_PMIC_D2A_RESERVE_CFG0_ADDR(base)              ((base) + (0x0E0))

/* Register description: 模拟预留配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_D2A_RESERVE_CFG1_UNION */
#define COMMON_PMIC_D2A_RESERVE_CFG1_ADDR(base)              ((base) + (0x0E1))

/* Register description: 模拟预留配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_D2A_RESERVE_CFG2_UNION */
#define COMMON_PMIC_D2A_RESERVE_CFG2_ADDR(base)              ((base) + (0x0E2))

/* Register description: 模拟预留配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_D2A_RESERVE_CFG3_UNION */
#define COMMON_PMIC_D2A_RESERVE_CFG3_ADDR(base)              ((base) + (0x0E3))

/* Register description: A2D_RESERVE_只读寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_A2D_RESERVE0_UNION */
#define COMMON_PMIC_A2D_RESERVE0_ADDR(base)                  ((base) + (0x0E4))

/* Register description: A2D_RESERVE_只读寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_A2D_RESERVE1_UNION */
#define COMMON_PMIC_A2D_RESERVE1_ADDR(base)                  ((base) + (0x0E5))

/* Register description: 预留_配置寄存器_0
   Bit domain definition UNION:  COMMON_PMIC_ATEST_RESERVE_CFG0_UNION */
#define COMMON_PMIC_ATEST_RESERVE_CFG0_ADDR(base)            ((base) + (0x0E6))

/* Register description: 预留_配置寄存器_1
   Bit domain definition UNION:  COMMON_PMIC_ATEST_RESERVE_CFG1_UNION */
#define COMMON_PMIC_ATEST_RESERVE_CFG1_ADDR(base)            ((base) + (0x0E7))

/* Register description: 预留_配置寄存器_2
   Bit domain definition UNION:  COMMON_PMIC_ATEST_RESERVE_CFG2_UNION */
#define COMMON_PMIC_ATEST_RESERVE_CFG2_ADDR(base)            ((base) + (0x0E8))

/* Register description: 预留_配置寄存器_3
   Bit domain definition UNION:  COMMON_PMIC_ATEST_RESERVE_CFG3_UNION */
#define COMMON_PMIC_ATEST_RESERVE_CFG3_ADDR(base)            ((base) + (0x0E9))


#endif




/*****************************************************************************
  3 enums
*****************************************************************************/



/*****************************************************************************
  4 message head
*****************************************************************************/



/*****************************************************************************
  5 message
*****************************************************************************/



/*****************************************************************************
  6 struct
*****************************************************************************/



/*****************************************************************************
  7 union
*****************************************************************************/

/****************************************************************************
                     (1/6) PMU_CTRLA
 ****************************************************************************/
/*****************************************************************************
 struct               : COMMON_PMIC_CHIP_VERSION_0_UNION
 struct description   : CHIP_VERSION_0 Register structure definition
                        Address Offset:0x000 Initial:0x36 Width:8
 register description : 芯片版本寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  project_num0 : 8;  /* bit[0-7]: ASIC码表示项目编号6。 */
    } reg;
} COMMON_PMIC_CHIP_VERSION_0_UNION;
#endif
#define COMMON_PMIC_CHIP_VERSION_0_project_num0_START  (0)
#define COMMON_PMIC_CHIP_VERSION_0_project_num0_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_CHIP_VERSION_1_UNION
 struct description   : CHIP_VERSION_1 Register structure definition
                        Address Offset:0x001 Initial:0x35 Width:8
 register description : 芯片版本寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  project_num1 : 8;  /* bit[0-7]: ASIC码表示项目编号5。 */
    } reg;
} COMMON_PMIC_CHIP_VERSION_1_UNION;
#endif
#define COMMON_PMIC_CHIP_VERSION_1_project_num1_START  (0)
#define COMMON_PMIC_CHIP_VERSION_1_project_num1_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_CHIP_VERSION_2_UNION
 struct description   : CHIP_VERSION_2 Register structure definition
                        Address Offset:0x002 Initial:0x36 Width:8
 register description : 芯片版本寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  project_num2 : 8;  /* bit[0-7]: ASIC码表示项目编号6。 */
    } reg;
} COMMON_PMIC_CHIP_VERSION_2_UNION;
#endif
#define COMMON_PMIC_CHIP_VERSION_2_project_num2_START  (0)
#define COMMON_PMIC_CHIP_VERSION_2_project_num2_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_CHIP_VERSION_3_UNION
 struct description   : CHIP_VERSION_3 Register structure definition
                        Address Offset:0x003 Initial:0x33 Width:8
 register description : 芯片版本寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  project_num3 : 8;  /* bit[0-7]: ASIC码表示项目编号3。 */
    } reg;
} COMMON_PMIC_CHIP_VERSION_3_UNION;
#endif
#define COMMON_PMIC_CHIP_VERSION_3_project_num3_START  (0)
#define COMMON_PMIC_CHIP_VERSION_3_project_num3_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_CHIP_VERSION_4_UNION
 struct description   : CHIP_VERSION_4 Register structure definition
                        Address Offset:0x004 Initial:0x03 Width:8
 register description : 芯片版本寄存器4。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  version : 8;  /* bit[0-7]: 版本寄存器，表示版本为V350的3。 */
    } reg;
} COMMON_PMIC_CHIP_VERSION_4_UNION;
#endif
#define COMMON_PMIC_CHIP_VERSION_4_version_START  (0)
#define COMMON_PMIC_CHIP_VERSION_4_version_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_CHIP_VERSION_5_UNION
 struct description   : CHIP_VERSION_5 Register structure definition
                        Address Offset:0x005 Initial:0x50 Width:8
 register description : 芯片版本寄存器5。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  chip_id : 8;  /* bit[0-7]: 版本寄存器，表示版本为V350的50。 */
    } reg;
} COMMON_PMIC_CHIP_VERSION_5_UNION;
#endif
#define COMMON_PMIC_CHIP_VERSION_5_chip_id_START  (0)
#define COMMON_PMIC_CHIP_VERSION_5_chip_id_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_LOCK_UNION
 struct description   : LOCK Register structure definition
                        Address Offset:0x006 Initial:0x00 Width:8
 register description : 下电区写屏蔽控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  lock : 8;  /* bit[0-7]: 下电区加锁寄存器，只有当lock写为8'h7D的时候，被写保护的寄存器才被软件写入 */
    } reg;
} COMMON_PMIC_LOCK_UNION;
#endif
#define COMMON_PMIC_LOCK_lock_START  (0)
#define COMMON_PMIC_LOCK_lock_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_SYS_STATUS_UNION
 struct description   : SYS_STATUS Register structure definition
                        Address Offset:0x008 Initial:0x00 Width:8
 register description : 系统状态寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  st_thsd_otmp140_d180ur   : 1;  /* bit[0-0]: 过温状态位(上升沿去抖1ms)。
                                                                   0：温度小于140℃；
                                                                   1：温度大于140℃。 */
        unsigned char  st_thsd_otmp125_d120ur   : 1;  /* bit[1-1]: 过温状态指示位(上升沿去抖1ms)。
                                                                   0：温度小于设置值；
                                                                   1：温度大于设置值(非140关机门限)。
                                                                   温度设置值参见[thsd_tmp_set]，默认125℃。 */
        unsigned char  st_vsys_pwroff_abs_d20nr : 1;  /* bit[2-2]: 绝对关机电压状态位指示位（没有同步）。
                                                                   0：VSYS电压大于2.2V(可寄存器配置为2.0V/2.1V/2.2V/2.3V)；
                                                                   1：VSYS电压小于2.2V(可寄存器配置为2.0V/2.1V/2.2V/2.3V)。
                                                                   配置寄存器在非下电区。 */
        unsigned char  st_vsys_ov_d200ur        : 1;  /* bit[3-3]: 过压状态指示位(上升沿去抖200us)。
                                                                   0：VSYS电压小于5.6V；
                                                                   1：VSYS电压大于5.6V。 */
        unsigned char  reserved                 : 4;  /* bit[4-7]: reserved */
    } reg;
} COMMON_PMIC_SYS_STATUS_UNION;
#endif
#define COMMON_PMIC_SYS_STATUS_st_thsd_otmp140_d180ur_START    (0)
#define COMMON_PMIC_SYS_STATUS_st_thsd_otmp140_d180ur_END      (0)
#define COMMON_PMIC_SYS_STATUS_st_thsd_otmp125_d120ur_START    (1)
#define COMMON_PMIC_SYS_STATUS_st_thsd_otmp125_d120ur_END      (1)
#define COMMON_PMIC_SYS_STATUS_st_vsys_pwroff_abs_d20nr_START  (2)
#define COMMON_PMIC_SYS_STATUS_st_vsys_pwroff_abs_d20nr_END    (2)
#define COMMON_PMIC_SYS_STATUS_st_vsys_ov_d200ur_START         (3)
#define COMMON_PMIC_SYS_STATUS_st_vsys_ov_d200ur_END           (3)


/*****************************************************************************
 struct               : COMMON_PMIC_OCP_STATUS0_UNION
 struct description   : OCP_STATUS0 Register structure definition
                        Address Offset:0x009 Initial:0x00 Width:8
 register description : OCP状态标志寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  st_b0_ocp   : 1;  /* bit[0-0]: BUCK0输出过载实时状态指示位。
                                                      0：未过载；
                                                      1：过载。 */
        unsigned char  st_b1_ocp   : 1;  /* bit[1-1]: BUCK1输出过载实时状态指示位。
                                                      0：未过载；
                                                      1：过载。 */
        unsigned char  st_b2_ocp   : 1;  /* bit[2-2]: BUCK2输出过载实时状态指示位。
                                                      0：未过载；
                                                      1：过载。 */
        unsigned char  st_b3_ocp   : 1;  /* bit[3-3]: BUCK3输出过载实时状态指示位。
                                                      0：未过载；
                                                      1：过载。 */
        unsigned char  st_pmuh_ocp : 1;  /* bit[4-4]: PMUH输出过载实时状态指示位。
                                                      0：未过载；
                                                      1：过载。 */
        unsigned char  reserved    : 3;  /* bit[5-7]: reserved */
    } reg;
} COMMON_PMIC_OCP_STATUS0_UNION;
#endif
#define COMMON_PMIC_OCP_STATUS0_st_b0_ocp_START    (0)
#define COMMON_PMIC_OCP_STATUS0_st_b0_ocp_END      (0)
#define COMMON_PMIC_OCP_STATUS0_st_b1_ocp_START    (1)
#define COMMON_PMIC_OCP_STATUS0_st_b1_ocp_END      (1)
#define COMMON_PMIC_OCP_STATUS0_st_b2_ocp_START    (2)
#define COMMON_PMIC_OCP_STATUS0_st_b2_ocp_END      (2)
#define COMMON_PMIC_OCP_STATUS0_st_b3_ocp_START    (3)
#define COMMON_PMIC_OCP_STATUS0_st_b3_ocp_END      (3)
#define COMMON_PMIC_OCP_STATUS0_st_pmuh_ocp_START  (4)
#define COMMON_PMIC_OCP_STATUS0_st_pmuh_ocp_END    (4)


/*****************************************************************************
 struct               : COMMON_PMIC_OCP_STATUS1_UNION
 struct description   : OCP_STATUS1 Register structure definition
                        Address Offset:0x00A Initial:0x00 Width:8
 register description : OCP状态标志寄存器1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  st_ldo1_ocp : 1;  /* bit[0-0]: LDO1输出过载实时状态指示位。
                                                      0：未过载；
                                                      1：过载。 */
        unsigned char  st_ldo2_ocp : 1;  /* bit[1-1]: LDO2输出过载实时状态指示位。
                                                      0：未过载；
                                                      1：过载。 */
        unsigned char  st_ldo3_ocp : 1;  /* bit[2-2]: LDO3输出过载实时状态指示位。
                                                      0：未过载；
                                                      1：过载。 */
        unsigned char  st_ldo4_ocp : 1;  /* bit[3-3]: LDO4输出过载实时状态指示位。
                                                      0：未过载；
                                                      1：过载。 */
        unsigned char  st_ldo5_ocp : 1;  /* bit[4-4]: LDO5输出过载实时状态指示位。
                                                      0：未过载；
                                                      1：过载。 */
        unsigned char  st_ldo6_ocp : 1;  /* bit[5-5]: LDO6输出过载实时状态指示位。
                                                      0：未过载；
                                                      1：过载。 */
        unsigned char  st_ldo7_ocp : 1;  /* bit[6-6]: LDO7输出过载实时状态指示位。
                                                      0：未过载；
                                                      1：过载。 */
        unsigned char  st_ldo8_ocp : 1;  /* bit[7-7]: LDO8输出过载实时状态指示位。
                                                      0：未过载；
                                                      1：过载。 */
    } reg;
} COMMON_PMIC_OCP_STATUS1_UNION;
#endif
#define COMMON_PMIC_OCP_STATUS1_st_ldo1_ocp_START  (0)
#define COMMON_PMIC_OCP_STATUS1_st_ldo1_ocp_END    (0)
#define COMMON_PMIC_OCP_STATUS1_st_ldo2_ocp_START  (1)
#define COMMON_PMIC_OCP_STATUS1_st_ldo2_ocp_END    (1)
#define COMMON_PMIC_OCP_STATUS1_st_ldo3_ocp_START  (2)
#define COMMON_PMIC_OCP_STATUS1_st_ldo3_ocp_END    (2)
#define COMMON_PMIC_OCP_STATUS1_st_ldo4_ocp_START  (3)
#define COMMON_PMIC_OCP_STATUS1_st_ldo4_ocp_END    (3)
#define COMMON_PMIC_OCP_STATUS1_st_ldo5_ocp_START  (4)
#define COMMON_PMIC_OCP_STATUS1_st_ldo5_ocp_END    (4)
#define COMMON_PMIC_OCP_STATUS1_st_ldo6_ocp_START  (5)
#define COMMON_PMIC_OCP_STATUS1_st_ldo6_ocp_END    (5)
#define COMMON_PMIC_OCP_STATUS1_st_ldo7_ocp_START  (6)
#define COMMON_PMIC_OCP_STATUS1_st_ldo7_ocp_END    (6)
#define COMMON_PMIC_OCP_STATUS1_st_ldo8_ocp_START  (7)
#define COMMON_PMIC_OCP_STATUS1_st_ldo8_ocp_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_SCP_STATUS0_UNION
 struct description   : SCP_STATUS0 Register structure definition
                        Address Offset:0x00B Initial:0x00 Width:8
 register description : SCP状态标志寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  st_b0_scp : 1;  /* bit[0-0]: BUCK0输出短路实时状态指示位。
                                                    0：未短路；
                                                    1：短路。 */
        unsigned char  st_b1_scp : 1;  /* bit[1-1]: BUCK1输出短路实时状态指示位。
                                                    0：未短路；
                                                    1：短路。 */
        unsigned char  st_b2_scp : 1;  /* bit[2-2]: BUCK2输出短路实时状态指示位。
                                                    0：未短路；
                                                    1：短路。 */
        unsigned char  st_b3_scp : 1;  /* bit[3-3]: BUCK3输出短路实时状态指示位。
                                                    0：未短路；
                                                    1：短路。 */
        unsigned char  reserved  : 4;  /* bit[4-7]: 保留。 */
    } reg;
} COMMON_PMIC_SCP_STATUS0_UNION;
#endif
#define COMMON_PMIC_SCP_STATUS0_st_b0_scp_START  (0)
#define COMMON_PMIC_SCP_STATUS0_st_b0_scp_END    (0)
#define COMMON_PMIC_SCP_STATUS0_st_b1_scp_START  (1)
#define COMMON_PMIC_SCP_STATUS0_st_b1_scp_END    (1)
#define COMMON_PMIC_SCP_STATUS0_st_b2_scp_START  (2)
#define COMMON_PMIC_SCP_STATUS0_st_b2_scp_END    (2)
#define COMMON_PMIC_SCP_STATUS0_st_b3_scp_START  (3)
#define COMMON_PMIC_SCP_STATUS0_st_b3_scp_END    (3)


/*****************************************************************************
 struct               : COMMON_PMIC_RAMP_ST0_UNION
 struct description   : RAMP_ST0 Register structure definition
                        Address Offset:0x010 Initial:0x00 Width:8
 register description : RAMP状态寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  st_b3_rampup    : 1;  /* bit[0-0]: BUCK3 RAMPUP实时状态寄存器；
                                                          1'b0:没有进行RAMPUP；
                                                          1'b1:正在进行RAMPUP； */
        unsigned char  st_b3_rampdown  : 1;  /* bit[1-1]: BUCK3 RAMPDOWN实时状态寄存器；
                                                          1'b0:没有进行RAMPDOWN；
                                                          1'b1:正在进行RAMPDOWN； */
        unsigned char  st_b3_pull_down : 1;  /* bit[2-2]: BUCK3 PULLDOWN实时状态寄存器；
                                                          1'b0:没有下拉；
                                                          1'b1:有下拉； */
        unsigned char  reserved_0      : 1;  /* bit[3-3]: reserved */
        unsigned char  st_b2_rampup    : 1;  /* bit[4-4]: BUCK2 RAMPUP实时状态寄存器；
                                                          1'b0:没有进行RAMPUP；
                                                          1'b1:正在进行RAMPUP； */
        unsigned char  st_b2_rampdown  : 1;  /* bit[5-5]: BUCK2 RAMPDOWN实时状态寄存器；
                                                          1'b0:没有进行RAMPDOWN；
                                                          1'b1:正在进行RAMPDOWN； */
        unsigned char  st_b2_pull_down : 1;  /* bit[6-6]: BUCK2 PULLDOWN实时状态寄存器；
                                                          1'b0:没有下拉；
                                                          1'b1:有下拉； */
        unsigned char  reserved_1      : 1;  /* bit[7-7]: 保留。 */
    } reg;
} COMMON_PMIC_RAMP_ST0_UNION;
#endif
#define COMMON_PMIC_RAMP_ST0_st_b3_rampup_START     (0)
#define COMMON_PMIC_RAMP_ST0_st_b3_rampup_END       (0)
#define COMMON_PMIC_RAMP_ST0_st_b3_rampdown_START   (1)
#define COMMON_PMIC_RAMP_ST0_st_b3_rampdown_END     (1)
#define COMMON_PMIC_RAMP_ST0_st_b3_pull_down_START  (2)
#define COMMON_PMIC_RAMP_ST0_st_b3_pull_down_END    (2)
#define COMMON_PMIC_RAMP_ST0_st_b2_rampup_START     (4)
#define COMMON_PMIC_RAMP_ST0_st_b2_rampup_END       (4)
#define COMMON_PMIC_RAMP_ST0_st_b2_rampdown_START   (5)
#define COMMON_PMIC_RAMP_ST0_st_b2_rampdown_END     (5)
#define COMMON_PMIC_RAMP_ST0_st_b2_pull_down_START  (6)
#define COMMON_PMIC_RAMP_ST0_st_b2_pull_down_END    (6)


/*****************************************************************************
 struct               : COMMON_PMIC_POWER_STATUS0_UNION
 struct description   : POWER_STATUS0 Register structure definition
                        Address Offset:0x015 Initial:0x00 Width:8
 register description : 电源开启状态寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  st_b0_en        : 1;  /* bit[0-0]: BUCK0实时使能状态指示位。
                                                          0：未使能；
                                                          1：使能。 */
        unsigned char  st_b1_en        : 1;  /* bit[1-1]: BUCK1实时使能状态指示位。
                                                          0：未使能；
                                                          1：使能。 */
        unsigned char  st_b2_en        : 1;  /* bit[2-2]: BUCK2实时使能状态指示位。
                                                          0：未使能；
                                                          1：使能。 */
        unsigned char  st_b3_en        : 1;  /* bit[3-3]: BUCK3实时使能状态指示位。
                                                          0：未使能；
                                                          1：使能。 */
        unsigned char  st_pmuh_en      : 1;  /* bit[4-4]: PMUH实时使能状态指示位。
                                                          0：未使能；
                                                          1：使能。 */
        unsigned char  st_pmud_buck_en : 1;  /* bit[5-5]: NP_PMUD_BUCK_EN实时使能状态指示位。
                                                          0：未使能；
                                                          1：使能。 */
        unsigned char  st_pmud_state   : 1;  /* bit[6-6]: 切换到buck3供电时，是否关闭vsys域的pmud：
                                                          0：关闭；
                                                          1：使能； */
        unsigned char  reserved        : 1;  /* bit[7-7]: 保留。 */
    } reg;
} COMMON_PMIC_POWER_STATUS0_UNION;
#endif
#define COMMON_PMIC_POWER_STATUS0_st_b0_en_START         (0)
#define COMMON_PMIC_POWER_STATUS0_st_b0_en_END           (0)
#define COMMON_PMIC_POWER_STATUS0_st_b1_en_START         (1)
#define COMMON_PMIC_POWER_STATUS0_st_b1_en_END           (1)
#define COMMON_PMIC_POWER_STATUS0_st_b2_en_START         (2)
#define COMMON_PMIC_POWER_STATUS0_st_b2_en_END           (2)
#define COMMON_PMIC_POWER_STATUS0_st_b3_en_START         (3)
#define COMMON_PMIC_POWER_STATUS0_st_b3_en_END           (3)
#define COMMON_PMIC_POWER_STATUS0_st_pmuh_en_START       (4)
#define COMMON_PMIC_POWER_STATUS0_st_pmuh_en_END         (4)
#define COMMON_PMIC_POWER_STATUS0_st_pmud_buck_en_START  (5)
#define COMMON_PMIC_POWER_STATUS0_st_pmud_buck_en_END    (5)
#define COMMON_PMIC_POWER_STATUS0_st_pmud_state_START    (6)
#define COMMON_PMIC_POWER_STATUS0_st_pmud_state_END      (6)


/*****************************************************************************
 struct               : COMMON_PMIC_POWER_STATUS1_UNION
 struct description   : POWER_STATUS1 Register structure definition
                        Address Offset:0x016 Initial:0x00 Width:8
 register description : 电源开启状态寄存器1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  st_ldo1_en : 1;  /* bit[0-0]: LDO1实时使能状态指示位。
                                                     0：未使能；
                                                     1：使能。 */
        unsigned char  st_ldo2_en : 1;  /* bit[1-1]: LDO2实时使能状态指示位。
                                                     0：未使能；
                                                     1：使能。 */
        unsigned char  st_ldo3_en : 1;  /* bit[2-2]: LDO3实时使能状态指示位。
                                                     0：未使能；
                                                     1：使能。 */
        unsigned char  st_ldo4_en : 1;  /* bit[3-3]: LDO4实时使能状态指示位。
                                                     0：未使能；
                                                     1：使能。 */
        unsigned char  st_ldo5_en : 1;  /* bit[4-4]: LDO5实时使能状态指示位。
                                                     0：未使能；
                                                     1：使能。 */
        unsigned char  st_ldo6_en : 1;  /* bit[5-5]: LDO6实时使能状态指示位。
                                                     0：未使能；
                                                     1：使能。 */
        unsigned char  st_ldo7_en : 1;  /* bit[6-6]: LDO7实时使能状态指示位。
                                                     0：未使能；
                                                     1：使能。 */
        unsigned char  st_ldo8_en : 1;  /* bit[7-7]: LDO8实时使能状态指示位。
                                                     0：未使能；
                                                     1：使能。 */
    } reg;
} COMMON_PMIC_POWER_STATUS1_UNION;
#endif
#define COMMON_PMIC_POWER_STATUS1_st_ldo1_en_START  (0)
#define COMMON_PMIC_POWER_STATUS1_st_ldo1_en_END    (0)
#define COMMON_PMIC_POWER_STATUS1_st_ldo2_en_START  (1)
#define COMMON_PMIC_POWER_STATUS1_st_ldo2_en_END    (1)
#define COMMON_PMIC_POWER_STATUS1_st_ldo3_en_START  (2)
#define COMMON_PMIC_POWER_STATUS1_st_ldo3_en_END    (2)
#define COMMON_PMIC_POWER_STATUS1_st_ldo4_en_START  (3)
#define COMMON_PMIC_POWER_STATUS1_st_ldo4_en_END    (3)
#define COMMON_PMIC_POWER_STATUS1_st_ldo5_en_START  (4)
#define COMMON_PMIC_POWER_STATUS1_st_ldo5_en_END    (4)
#define COMMON_PMIC_POWER_STATUS1_st_ldo6_en_START  (5)
#define COMMON_PMIC_POWER_STATUS1_st_ldo6_en_END    (5)
#define COMMON_PMIC_POWER_STATUS1_st_ldo7_en_START  (6)
#define COMMON_PMIC_POWER_STATUS1_st_ldo7_en_END    (6)
#define COMMON_PMIC_POWER_STATUS1_st_ldo8_en_START  (7)
#define COMMON_PMIC_POWER_STATUS1_st_ldo8_en_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_SEL_STATUS_UNION
 struct description   : SEL_STATUS Register structure definition
                        Address Offset:0x017 Initial:0x00 Width:8
 register description : 管脚选择状态寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  st_i2c_spmi_sel  : 1;  /* bit[0-0]: I2C和SPMI选择管脚状态回读:
                                                           0：SPMI
                                                           1：I2C */
        unsigned char  st_rfic_mode_sel : 1;  /* bit[1-1]: 场景区分信号。
                                                           0：ALICE；
                                                           1：RFIC； */
        unsigned char  st_slave_id_sel  : 1;  /* bit[2-2]: SPMI slave ID选择管脚状态回读：
                                                           0：4'b1100；
                                                           1：4'b1110。 */
        unsigned char  reserved         : 5;  /* bit[3-7]: 保留。 */
    } reg;
} COMMON_PMIC_SEL_STATUS_UNION;
#endif
#define COMMON_PMIC_SEL_STATUS_st_i2c_spmi_sel_START   (0)
#define COMMON_PMIC_SEL_STATUS_st_i2c_spmi_sel_END     (0)
#define COMMON_PMIC_SEL_STATUS_st_rfic_mode_sel_START  (1)
#define COMMON_PMIC_SEL_STATUS_st_rfic_mode_sel_END    (1)
#define COMMON_PMIC_SEL_STATUS_st_slave_id_sel_START   (2)
#define COMMON_PMIC_SEL_STATUS_st_slave_id_sel_END     (2)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK0_VSET_UNION
 struct description   : BUCK0_VSET Register structure definition
                        Address Offset:0x01E Initial:0xBA Width:8
 register description : BUCK0调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_vset : 8;  /* bit[0-7]: BUCK0输出电压调节：
                                                  0.27~1.44v，5mV/Step，大于1.44v的档位数字锁定为1.44v，
                                                  默认档位：1.2V
                                                  0x00：0.27V
                                                  ……
                                                  0xBA：1.2V
                                                  ……
                                                  0xEA：1.44V
                                                  0xEB~0xFF：不允许软件配置，数字内部做饱和处理，处理为0xEA。 */
    } reg;
} COMMON_PMIC_BUCK0_VSET_UNION;
#endif
#define COMMON_PMIC_BUCK0_VSET_b0_vset_START  (0)
#define COMMON_PMIC_BUCK0_VSET_b0_vset_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK0_ONOFF_UNION
 struct description   : BUCK0_ONOFF Register structure definition
                        Address Offset:0x01F Initial:0x00 Width:8
 register description : BUCK0开关寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_b0_en : 1;  /* bit[0-0]: BUCK0使能信号。
                                                    0：关闭；
                                                    1：开启。  */
        unsigned char  reserved  : 7;  /* bit[1-7]: 保留。 */
    } reg;
} COMMON_PMIC_BUCK0_ONOFF_UNION;
#endif
#define COMMON_PMIC_BUCK0_ONOFF_reg_b0_en_START  (0)
#define COMMON_PMIC_BUCK0_ONOFF_reg_b0_en_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK1_VSET_UNION
 struct description   : BUCK1_VSET Register structure definition
                        Address Offset:0x020 Initial:0xCE Width:8
 register description : BUCK1调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_vset : 8;  /* bit[0-7]: BUCK1输出电压调节：
                                                  0.27~1.44v，5mV/Step，大于1.44v的档位数字锁定为1.44v，
                                                  默认档位：1.3V
                                                  0x00：0.27V
                                                  ……
                                                  0xCE：1.3V
                                                  ……
                                                  0xEA：1.44V
                                                  0xEB~0xFF：不允许软件配置，数字内部做饱和处理，处理为0xEA。 */
    } reg;
} COMMON_PMIC_BUCK1_VSET_UNION;
#endif
#define COMMON_PMIC_BUCK1_VSET_b1_vset_START  (0)
#define COMMON_PMIC_BUCK1_VSET_b1_vset_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK1_ONOFF_UNION
 struct description   : BUCK1_ONOFF Register structure definition
                        Address Offset:0x021 Initial:0x00 Width:8
 register description : BUCK1开关寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_b1_en : 1;  /* bit[0-0]: BUCK1使能信号。
                                                    0：关闭；
                                                    1：开启。  */
        unsigned char  reserved  : 7;  /* bit[1-7]: 保留。 */
    } reg;
} COMMON_PMIC_BUCK1_ONOFF_UNION;
#endif
#define COMMON_PMIC_BUCK1_ONOFF_reg_b1_en_START  (0)
#define COMMON_PMIC_BUCK1_ONOFF_reg_b1_en_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_VSET_UNION
 struct description   : BUCK2_VSET Register structure definition
                        Address Offset:0x022 Initial:0x6A Width:8
 register description : BUCK2调压寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_vset_cfg : 8;  /* bit[0-7]: BUCK2输出电压调节：
                                                      0.27~1.44v，5mV/Step，大于1.44v的档位数字锁定为1.44v，默认档位0.8V
                                                      0x00：0.27V
                                                      ……
                                                      0x6A：0.8V
                                                      ……
                                                      0xEA：1.44V
                                                      0xEB~0xFF：不允许软件配置，数字内部做饱和处理，处理为0xEA。 */
    } reg;
} COMMON_PMIC_BUCK2_VSET_UNION;
#endif
#define COMMON_PMIC_BUCK2_VSET_b2_vset_cfg_START  (0)
#define COMMON_PMIC_BUCK2_VSET_b2_vset_cfg_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_ONOFF_UNION
 struct description   : BUCK2_ONOFF Register structure definition
                        Address Offset:0x023 Initial:0x00 Width:8
 register description : BUCK2开关寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_b2_en : 1;  /* bit[0-0]: BUCK2使能信号。
                                                    0：关闭；
                                                    1：开启。  */
        unsigned char  reserved  : 7;  /* bit[1-7]: 保留。 */
    } reg;
} COMMON_PMIC_BUCK2_ONOFF_UNION;
#endif
#define COMMON_PMIC_BUCK2_ONOFF_reg_b2_en_START  (0)
#define COMMON_PMIC_BUCK2_ONOFF_reg_b2_en_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_VSET_UNION
 struct description   : BUCK3_VSET Register structure definition
                        Address Offset:0x024 Initial:0x92 Width:8
 register description : BUCK3调压寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_vset_cfg : 8;  /* bit[0-7]: BUCK3输出电压调节：
                                                      0.27~1.44v，5mV/Step，大于1.44v的档位数字锁定为1.44v，默认档位：1.0V
                                                      0x00：0.27V
                                                      ……
                                                      0x92：1.0V
                                                      ……
                                                      0xEA：1.44V
                                                      0xEB~0xFF：不允许软件配置，数字内部做饱和处理，处理为0xEA。 */
    } reg;
} COMMON_PMIC_BUCK3_VSET_UNION;
#endif
#define COMMON_PMIC_BUCK3_VSET_b3_vset_cfg_START  (0)
#define COMMON_PMIC_BUCK3_VSET_b3_vset_cfg_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_ONOFF_UNION
 struct description   : BUCK3_ONOFF Register structure definition
                        Address Offset:0x025 Initial:0x00 Width:8
 register description : BUCK3开关寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_b3_en : 1;  /* bit[0-0]: BUCK3使能信号。
                                                    0：关闭；
                                                    1：开启。  */
        unsigned char  reserved  : 7;  /* bit[1-7]: 保留。 */
    } reg;
} COMMON_PMIC_BUCK3_ONOFF_UNION;
#endif
#define COMMON_PMIC_BUCK3_ONOFF_reg_b3_en_START  (0)
#define COMMON_PMIC_BUCK3_ONOFF_reg_b3_en_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO1_VSET_UNION
 struct description   : LDO1_VSET Register structure definition
                        Address Offset:0x026 Initial:0x16 Width:8
 register description : LDO1 调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo1_vset : 5;  /* bit[0-4]: LDO1输出电压调节：
                                                    0.95~1.3375V, 32 Step, 12.5mV/step, 默认电压1.225V */
        unsigned char  reserved  : 3;  /* bit[5-7]: reserved */
    } reg;
} COMMON_PMIC_LDO1_VSET_UNION;
#endif
#define COMMON_PMIC_LDO1_VSET_ldo1_vset_START  (0)
#define COMMON_PMIC_LDO1_VSET_ldo1_vset_END    (4)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO1_ONOFF_UNION
 struct description   : LDO1_ONOFF Register structure definition
                        Address Offset:0x027 Initial:0x00 Width:8
 register description : LDO1开关寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo1_en : 1;  /* bit[0-0]: LDO1使能信号。
                                                      0：关闭；
                                                      1：使能。 */
        unsigned char  reserved    : 7;  /* bit[1-7]: 保留。 */
    } reg;
} COMMON_PMIC_LDO1_ONOFF_UNION;
#endif
#define COMMON_PMIC_LDO1_ONOFF_reg_ldo1_en_START  (0)
#define COMMON_PMIC_LDO1_ONOFF_reg_ldo1_en_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO2_VSET_UNION
 struct description   : LDO2_VSET Register structure definition
                        Address Offset:0x028 Initial:0x16 Width:8
 register description : LDO2 调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo2_vset : 5;  /* bit[0-4]: LDO2输出电压调节：
                                                    输出档位0.95~1.3375V, 32 Step, 12.5mV/step, 默认电压1.225V。 */
        unsigned char  reserved  : 3;  /* bit[5-7]: reserved */
    } reg;
} COMMON_PMIC_LDO2_VSET_UNION;
#endif
#define COMMON_PMIC_LDO2_VSET_ldo2_vset_START  (0)
#define COMMON_PMIC_LDO2_VSET_ldo2_vset_END    (4)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO2_ONOFF_UNION
 struct description   : LDO2_ONOFF Register structure definition
                        Address Offset:0x029 Initial:0x00 Width:8
 register description : LDO2开关寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo2_en : 1;  /* bit[0-0]: LDO2使能信号。
                                                      0：关闭；
                                                      1：使能。 */
        unsigned char  reserved    : 7;  /* bit[1-7]: 保留。 */
    } reg;
} COMMON_PMIC_LDO2_ONOFF_UNION;
#endif
#define COMMON_PMIC_LDO2_ONOFF_reg_ldo2_en_START  (0)
#define COMMON_PMIC_LDO2_ONOFF_reg_ldo2_en_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO3_VSET_UNION
 struct description   : LDO3_VSET Register structure definition
                        Address Offset:0x02A Initial:0x1E Width:8
 register description : LDO3调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo3_vset : 6;  /* bit[0-5]: LDO3输出电压设置：
                                                    输出档位：0.5~1.13V，64 Step，10mV/step，默认电压0.8V。  */
        unsigned char  reserved  : 2;  /* bit[6-7]: 保留。 */
    } reg;
} COMMON_PMIC_LDO3_VSET_UNION;
#endif
#define COMMON_PMIC_LDO3_VSET_ldo3_vset_START  (0)
#define COMMON_PMIC_LDO3_VSET_ldo3_vset_END    (5)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO3_ONOFF_UNION
 struct description   : LDO3_ONOFF Register structure definition
                        Address Offset:0x02B Initial:0x00 Width:8
 register description : LDO3开关寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo3_en : 1;  /* bit[0-0]: LDO3使能信号。
                                                      0：关闭；
                                                      1：使能。 */
        unsigned char  reserved    : 7;  /* bit[1-7]: 保留。 */
    } reg;
} COMMON_PMIC_LDO3_ONOFF_UNION;
#endif
#define COMMON_PMIC_LDO3_ONOFF_reg_ldo3_en_START  (0)
#define COMMON_PMIC_LDO3_ONOFF_reg_ldo3_en_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO4_VSET_UNION
 struct description   : LDO4_VSET Register structure definition
                        Address Offset:0x02C Initial:0x10 Width:8
 register description : LDO4调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo4_vset : 5;  /* bit[0-4]: LDO4输出电压设置：
                                                    输出档位：1.6~1.9875V，32 Step，12.5mV/step，默认电压1.8V。  */
        unsigned char  reserved  : 3;  /* bit[5-7]: 保留。 */
    } reg;
} COMMON_PMIC_LDO4_VSET_UNION;
#endif
#define COMMON_PMIC_LDO4_VSET_ldo4_vset_START  (0)
#define COMMON_PMIC_LDO4_VSET_ldo4_vset_END    (4)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO4_ONOFF_UNION
 struct description   : LDO4_ONOFF Register structure definition
                        Address Offset:0x02D Initial:0x00 Width:8
 register description : LDO4开关寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo4_en : 1;  /* bit[0-0]: LDO4使能信号。
                                                      0：关闭；
                                                      1：使能。 */
        unsigned char  reserved    : 7;  /* bit[1-7]: 保留。 */
    } reg;
} COMMON_PMIC_LDO4_ONOFF_UNION;
#endif
#define COMMON_PMIC_LDO4_ONOFF_reg_ldo4_en_START  (0)
#define COMMON_PMIC_LDO4_ONOFF_reg_ldo4_en_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO5_VSET_UNION
 struct description   : LDO5_VSET Register structure definition
                        Address Offset:0x02E Initial:0x08 Width:8
 register description : LDO5调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo5_vset : 5;  /* bit[0-4]: LDO5输出电压设置：
                                                    输出档位1.6~1.9875V，12.5mV/step
                                                    默认1.7V。 */
        unsigned char  reserved  : 3;  /* bit[5-7]: 保留。 */
    } reg;
} COMMON_PMIC_LDO5_VSET_UNION;
#endif
#define COMMON_PMIC_LDO5_VSET_ldo5_vset_START  (0)
#define COMMON_PMIC_LDO5_VSET_ldo5_vset_END    (4)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO5_ONOFF_UNION
 struct description   : LDO5_ONOFF Register structure definition
                        Address Offset:0x02F Initial:0x00 Width:8
 register description : LDO5开关寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo5_en : 1;  /* bit[0-0]: LDO5使能信号。
                                                      0：关闭；
                                                      1：使能。 */
        unsigned char  reserved    : 7;  /* bit[1-7]: 保留。 */
    } reg;
} COMMON_PMIC_LDO5_ONOFF_UNION;
#endif
#define COMMON_PMIC_LDO5_ONOFF_reg_ldo5_en_START  (0)
#define COMMON_PMIC_LDO5_ONOFF_reg_ldo5_en_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO6_VSET_UNION
 struct description   : LDO6_VSET Register structure definition
                        Address Offset:0x030 Initial:0x10 Width:8
 register description : LDO6调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo6_vset : 5;  /* bit[0-4]: LDO6输出电压设置：
                                                    输出档位：1.6~1.9875V，12.5mV/step
                                                    默认1.8V */
        unsigned char  reserved  : 3;  /* bit[5-7]: 保留。 */
    } reg;
} COMMON_PMIC_LDO6_VSET_UNION;
#endif
#define COMMON_PMIC_LDO6_VSET_ldo6_vset_START  (0)
#define COMMON_PMIC_LDO6_VSET_ldo6_vset_END    (4)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO6_ONOFF_UNION
 struct description   : LDO6_ONOFF Register structure definition
                        Address Offset:0x031 Initial:0x00 Width:8
 register description : LDO6开关寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo6_en : 1;  /* bit[0-0]: LDO6使能信号。
                                                      0：关闭；
                                                      1：使能。 */
        unsigned char  reserved    : 7;  /* bit[1-7]: 保留。 */
    } reg;
} COMMON_PMIC_LDO6_ONOFF_UNION;
#endif
#define COMMON_PMIC_LDO6_ONOFF_reg_ldo6_en_START  (0)
#define COMMON_PMIC_LDO6_ONOFF_reg_ldo6_en_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO7_VSET_UNION
 struct description   : LDO7_VSET Register structure definition
                        Address Offset:0x032 Initial:0x10 Width:8
 register description : LDO7调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo7_vset : 5;  /* bit[0-4]: LDO7输出电压设置：
                                                    输出档位：1.6~1.9875V，12.5mV/step
                                                    默认1.8V。 */
        unsigned char  reserved  : 3;  /* bit[5-7]: 保留。 */
    } reg;
} COMMON_PMIC_LDO7_VSET_UNION;
#endif
#define COMMON_PMIC_LDO7_VSET_ldo7_vset_START  (0)
#define COMMON_PMIC_LDO7_VSET_ldo7_vset_END    (4)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO7_ONOFF_UNION
 struct description   : LDO7_ONOFF Register structure definition
                        Address Offset:0x033 Initial:0x00 Width:8
 register description : LDO7开关寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo7_en : 1;  /* bit[0-0]: LDO7使能信号。
                                                      0：关闭；
                                                      1：使能。 */
        unsigned char  reserved    : 7;  /* bit[1-7]: 保留。 */
    } reg;
} COMMON_PMIC_LDO7_ONOFF_UNION;
#endif
#define COMMON_PMIC_LDO7_ONOFF_reg_ldo7_en_START  (0)
#define COMMON_PMIC_LDO7_ONOFF_reg_ldo7_en_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO8_VSET_UNION
 struct description   : LDO8_VSET Register structure definition
                        Address Offset:0x034 Initial:0x1E Width:8
 register description : LDO8调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo8_vset : 6;  /* bit[0-5]: LDO8输出电压设置：
                                                    输出档位：0.5~1.13V，64 Step，10mV/step，默认电压0.8V。  */
        unsigned char  reserved  : 2;  /* bit[6-7]: 保留。 */
    } reg;
} COMMON_PMIC_LDO8_VSET_UNION;
#endif
#define COMMON_PMIC_LDO8_VSET_ldo8_vset_START  (0)
#define COMMON_PMIC_LDO8_VSET_ldo8_vset_END    (5)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO8_ONOFF_UNION
 struct description   : LDO8_ONOFF Register structure definition
                        Address Offset:0x035 Initial:0x00 Width:8
 register description : LDO8开关寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo8_en : 1;  /* bit[0-0]: LDO8使能信号。
                                                      0：关闭；
                                                      1：使能。 */
        unsigned char  reserved    : 7;  /* bit[1-7]: 保留。 */
    } reg;
} COMMON_PMIC_LDO8_ONOFF_UNION;
#endif
#define COMMON_PMIC_LDO8_ONOFF_reg_ldo8_en_START  (0)
#define COMMON_PMIC_LDO8_ONOFF_reg_ldo8_en_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_PMUH_VSET_UNION
 struct description   : PMUH_VSET Register structure definition
                        Address Offset:0x036 Initial:0x02 Width:8
 register description : PMUH调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  pmuh_vset : 3;  /* bit[0-2]: PMUH输出电压设置。
                                                    2.6/2.7/2.8/2.9/3.0/3.0/3.0/3.0V。
                                                    默认档位2.8V；
                                                    000：2.6V；
                                                    001：2.7V；
                                                    010：2.8V；
                                                    011：2.9V；
                                                    100~111：3.0V（模拟处理） */
        unsigned char  reserved  : 5;  /* bit[3-7]: reserved */
    } reg;
} COMMON_PMIC_PMUH_VSET_UNION;
#endif
#define COMMON_PMIC_PMUH_VSET_pmuh_vset_START  (0)
#define COMMON_PMIC_PMUH_VSET_pmuh_vset_END    (2)


/*****************************************************************************
 struct               : COMMON_PMIC_PMUD_VSET_UNION
 struct description   : PMUD_VSET Register structure definition
                        Address Offset:0x037 Initial:0x00 Width:8
 register description : PMUD调压寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  pmud_vset : 2;  /* bit[0-1]: PMUD电压档位选择。
                                                    00：1.8V；
                                                    01：1.7V；
                                                    10：1.85V；
                                                    11：1.9V；
                                                    默认档位1.8V。 */
        unsigned char  reserved  : 6;  /* bit[2-7]: reserved */
    } reg;
} COMMON_PMIC_PMUD_VSET_UNION;
#endif
#define COMMON_PMIC_PMUD_VSET_pmud_vset_START  (0)
#define COMMON_PMIC_PMUD_VSET_pmud_vset_END    (1)


/*****************************************************************************
 struct               : COMMON_PMIC_PWR_ECO_ONOFF0_UNION
 struct description   : PWR_ECO_ONOFF0 Register structure definition
                        Address Offset:0x038 Initial:0x00 Width:8
 register description : 电源ECO使能寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_b0_eco_en   : 1;  /* bit[0-0]: BUCK0 ECO使能寄存器 */
        unsigned char  reg_b1_eco_en   : 1;  /* bit[1-1]: BUCK1 ECO使能寄存器 */
        unsigned char  reg_b2_eco_en   : 1;  /* bit[2-2]: BUCK2 ECO使能寄存器 */
        unsigned char  reg_b3_eco_en   : 1;  /* bit[3-3]: BUCK3 ECO使能寄存器 */
        unsigned char  reg_pmuh_eco_en : 1;  /* bit[4-4]: PMUH ECO使能寄存器 */
        unsigned char  reserved        : 3;  /* bit[5-7]: 保留。 */
    } reg;
} COMMON_PMIC_PWR_ECO_ONOFF0_UNION;
#endif
#define COMMON_PMIC_PWR_ECO_ONOFF0_reg_b0_eco_en_START    (0)
#define COMMON_PMIC_PWR_ECO_ONOFF0_reg_b0_eco_en_END      (0)
#define COMMON_PMIC_PWR_ECO_ONOFF0_reg_b1_eco_en_START    (1)
#define COMMON_PMIC_PWR_ECO_ONOFF0_reg_b1_eco_en_END      (1)
#define COMMON_PMIC_PWR_ECO_ONOFF0_reg_b2_eco_en_START    (2)
#define COMMON_PMIC_PWR_ECO_ONOFF0_reg_b2_eco_en_END      (2)
#define COMMON_PMIC_PWR_ECO_ONOFF0_reg_b3_eco_en_START    (3)
#define COMMON_PMIC_PWR_ECO_ONOFF0_reg_b3_eco_en_END      (3)
#define COMMON_PMIC_PWR_ECO_ONOFF0_reg_pmuh_eco_en_START  (4)
#define COMMON_PMIC_PWR_ECO_ONOFF0_reg_pmuh_eco_en_END    (4)


/*****************************************************************************
 struct               : COMMON_PMIC_PWR_ECO_ONOFF1_UNION
 struct description   : PWR_ECO_ONOFF1 Register structure definition
                        Address Offset:0x039 Initial:0x00 Width:8
 register description : 电源ECO使能寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reg_ldo1_eco_en : 1;  /* bit[0-0]: LDO1 ECO使能寄存器 */
        unsigned char  reg_ldo2_eco_en : 1;  /* bit[1-1]: LDO2 ECO使能寄存器 */
        unsigned char  reg_ldo3_eco_en : 1;  /* bit[2-2]: LDO3 ECO使能寄存器 */
        unsigned char  reg_ldo4_eco_en : 1;  /* bit[3-3]: LDO4 ECO使能寄存器 */
        unsigned char  reg_ldo5_eco_en : 1;  /* bit[4-4]: LDO5 ECO使能寄存器 */
        unsigned char  reg_ldo6_eco_en : 1;  /* bit[5-5]: LDO6 ECO使能寄存器 */
        unsigned char  reg_ldo7_eco_en : 1;  /* bit[6-6]: LDO7 ECO使能寄存器 */
        unsigned char  reg_ldo8_eco_en : 1;  /* bit[7-7]: LDO8 ECO使能寄存器 */
    } reg;
} COMMON_PMIC_PWR_ECO_ONOFF1_UNION;
#endif
#define COMMON_PMIC_PWR_ECO_ONOFF1_reg_ldo1_eco_en_START  (0)
#define COMMON_PMIC_PWR_ECO_ONOFF1_reg_ldo1_eco_en_END    (0)
#define COMMON_PMIC_PWR_ECO_ONOFF1_reg_ldo2_eco_en_START  (1)
#define COMMON_PMIC_PWR_ECO_ONOFF1_reg_ldo2_eco_en_END    (1)
#define COMMON_PMIC_PWR_ECO_ONOFF1_reg_ldo3_eco_en_START  (2)
#define COMMON_PMIC_PWR_ECO_ONOFF1_reg_ldo3_eco_en_END    (2)
#define COMMON_PMIC_PWR_ECO_ONOFF1_reg_ldo4_eco_en_START  (3)
#define COMMON_PMIC_PWR_ECO_ONOFF1_reg_ldo4_eco_en_END    (3)
#define COMMON_PMIC_PWR_ECO_ONOFF1_reg_ldo5_eco_en_START  (4)
#define COMMON_PMIC_PWR_ECO_ONOFF1_reg_ldo5_eco_en_END    (4)
#define COMMON_PMIC_PWR_ECO_ONOFF1_reg_ldo6_eco_en_START  (5)
#define COMMON_PMIC_PWR_ECO_ONOFF1_reg_ldo6_eco_en_END    (5)
#define COMMON_PMIC_PWR_ECO_ONOFF1_reg_ldo7_eco_en_START  (6)
#define COMMON_PMIC_PWR_ECO_ONOFF1_reg_ldo7_eco_en_END    (6)
#define COMMON_PMIC_PWR_ECO_ONOFF1_reg_ldo8_eco_en_START  (7)
#define COMMON_PMIC_PWR_ECO_ONOFF1_reg_ldo8_eco_en_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BG_THSD_EN_UNION
 struct description   : BG_THSD_EN Register structure definition
                        Address Offset:0x03D Initial:0x0E Width:8
 register description : THSD使能寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  thsd_mode_sel : 1;  /* bit[0-0]: 温度保护模块开启方式设置:
                                                        0：通过thsd_en寄存器控制
                                                        1：通过数字逻辑周期性开启 */
        unsigned char  thsd_tmp_set  : 2;  /* bit[1-2]: 温度保护模块报警温度设置:
                                                        00：95℃；
                                                        01：105℃；
                                                        10：115℃；
                                                        11：125℃；
                                                        默认设置为125℃ */
        unsigned char  reg_thsd_en   : 1;  /* bit[3-3]: 1：THSD过温保护模块开启
                                                        0：THSD过温保护模块关闭
                                                        该寄存器只在thsd_mode_sel为0时生效 */
        unsigned char  reserved      : 4;  /* bit[4-7]: reserved */
    } reg;
} COMMON_PMIC_BG_THSD_EN_UNION;
#endif
#define COMMON_PMIC_BG_THSD_EN_thsd_mode_sel_START  (0)
#define COMMON_PMIC_BG_THSD_EN_thsd_mode_sel_END    (0)
#define COMMON_PMIC_BG_THSD_EN_thsd_tmp_set_START   (1)
#define COMMON_PMIC_BG_THSD_EN_thsd_tmp_set_END     (2)
#define COMMON_PMIC_BG_THSD_EN_reg_thsd_en_START    (3)
#define COMMON_PMIC_BG_THSD_EN_reg_thsd_en_END      (3)


/*****************************************************************************
 struct               : COMMON_PMIC_PMUH_LOCK_UNION
 struct description   : PMUH_LOCK Register structure definition
                        Address Offset:0x03E Initial:0x00 Width:8
 register description : PMUH使能锁定寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  pmuh_lock : 1;  /* bit[0-0]: pmuh模块关闭寄存器
                                                    
                                                    注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。  */
        unsigned char  reserved  : 7;  /* bit[1-7]: reserved */
    } reg;
} COMMON_PMIC_PMUH_LOCK_UNION;
#endif
#define COMMON_PMIC_PMUH_LOCK_pmuh_lock_START  (0)
#define COMMON_PMIC_PMUH_LOCK_pmuh_lock_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK_OCP_MODE_CTRL0_UNION
 struct description   : BUCK_OCP_MODE_CTRL0 Register structure definition
                        Address Offset:0x040 Initial:0x55 Width:8
 register description : BUCK OCP模式自动关断控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_ocp_auto_stop : 2;  /* bit[0-1]: BUCK0在发生OCP时是否自动关闭功能选择位。
                                                           X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                           01：上报中断，自动关闭，PMU不下电；
                                                           11：上报中断，自动关闭，PMU下电。 */
        unsigned char  b1_ocp_auto_stop : 2;  /* bit[2-3]: BUCK1在发生OCP时是否自动关闭功能选择位。
                                                           X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                           01：上报中断，自动关闭，PMU不下电；
                                                           11：上报中断，自动关闭，PMU下电。 */
        unsigned char  b2_ocp_auto_stop : 2;  /* bit[4-5]: BUCK2在发生OCP时是否自动关闭功能选择位。
                                                           X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                           01：上报中断，自动关闭，PMU不下电；
                                                           11：上报中断，自动关闭，PMU下电。 */
        unsigned char  b3_ocp_auto_stop : 2;  /* bit[6-7]: BUCK3在发生OCP时是否自动关闭功能选择位。3
                                                           X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                           01：上报中断，自动关闭，PMU不下电；
                                                           11：上报中断，自动关闭，PMU下电。 */
    } reg;
} COMMON_PMIC_BUCK_OCP_MODE_CTRL0_UNION;
#endif
#define COMMON_PMIC_BUCK_OCP_MODE_CTRL0_b0_ocp_auto_stop_START  (0)
#define COMMON_PMIC_BUCK_OCP_MODE_CTRL0_b0_ocp_auto_stop_END    (1)
#define COMMON_PMIC_BUCK_OCP_MODE_CTRL0_b1_ocp_auto_stop_START  (2)
#define COMMON_PMIC_BUCK_OCP_MODE_CTRL0_b1_ocp_auto_stop_END    (3)
#define COMMON_PMIC_BUCK_OCP_MODE_CTRL0_b2_ocp_auto_stop_START  (4)
#define COMMON_PMIC_BUCK_OCP_MODE_CTRL0_b2_ocp_auto_stop_END    (5)
#define COMMON_PMIC_BUCK_OCP_MODE_CTRL0_b3_ocp_auto_stop_START  (6)
#define COMMON_PMIC_BUCK_OCP_MODE_CTRL0_b3_ocp_auto_stop_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO_OCP_MODE_CTRL0_UNION
 struct description   : LDO_OCP_MODE_CTRL0 Register structure definition
                        Address Offset:0x041 Initial:0x55 Width:8
 register description : LDO OCP模式自动关断控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo1_ocp_auto_stop : 2;  /* bit[0-1]: LDO1在发生OCP时是否自动关闭功能选择位。
                                                             X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                             01：上报中断，自动关闭，PMU不下电；
                                                             11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo2_ocp_auto_stop : 2;  /* bit[2-3]: LDO2在发生OCP时是否自动关闭功能选择位。
                                                             X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                             01：上报中断，自动关闭，PMU不下电；
                                                             11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo3_ocp_auto_stop : 2;  /* bit[4-5]: LDO3在发生OCP时是否自动关闭功能选择位。
                                                             X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                             01：上报中断，自动关闭，PMU不下电；
                                                             11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo4_ocp_auto_stop : 2;  /* bit[6-7]: LDO4在发生OCP时是否自动关闭功能选择位。
                                                             X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                             01：上报中断，自动关闭，PMU不下电；
                                                             11：上报中断，自动关闭，PMU下电。 */
    } reg;
} COMMON_PMIC_LDO_OCP_MODE_CTRL0_UNION;
#endif
#define COMMON_PMIC_LDO_OCP_MODE_CTRL0_ldo1_ocp_auto_stop_START  (0)
#define COMMON_PMIC_LDO_OCP_MODE_CTRL0_ldo1_ocp_auto_stop_END    (1)
#define COMMON_PMIC_LDO_OCP_MODE_CTRL0_ldo2_ocp_auto_stop_START  (2)
#define COMMON_PMIC_LDO_OCP_MODE_CTRL0_ldo2_ocp_auto_stop_END    (3)
#define COMMON_PMIC_LDO_OCP_MODE_CTRL0_ldo3_ocp_auto_stop_START  (4)
#define COMMON_PMIC_LDO_OCP_MODE_CTRL0_ldo3_ocp_auto_stop_END    (5)
#define COMMON_PMIC_LDO_OCP_MODE_CTRL0_ldo4_ocp_auto_stop_START  (6)
#define COMMON_PMIC_LDO_OCP_MODE_CTRL0_ldo4_ocp_auto_stop_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO_OCP_MODE_CTRL1_UNION
 struct description   : LDO_OCP_MODE_CTRL1 Register structure definition
                        Address Offset:0x042 Initial:0x55 Width:8
 register description : LDO OCP模式自动关断控制寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo5_ocp_auto_stop : 2;  /* bit[0-1]: LDO5在发生OCP时是否自动关闭功能选择位。
                                                             X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                             01：上报中断，自动关闭，PMU不下电；
                                                             11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo6_ocp_auto_stop : 2;  /* bit[2-3]: LDO6在发生OCP时是否自动关闭功能选择位。
                                                             X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                             01：上报中断，自动关闭，PMU不下电；
                                                             11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo7_ocp_auto_stop : 2;  /* bit[4-5]: LDO7在发生OCP时是否自动关闭功能选择位。
                                                             X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                             01：上报中断，自动关闭，PMU不下电；
                                                             11：上报中断，自动关闭，PMU下电。 */
        unsigned char  ldo8_ocp_auto_stop : 2;  /* bit[6-7]: LDO8在发生OCP时是否自动关闭功能选择位。
                                                             X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                             01：上报中断，自动关闭，PMU不下电；
                                                             11：上报中断，自动关闭，PMU下电。 */
    } reg;
} COMMON_PMIC_LDO_OCP_MODE_CTRL1_UNION;
#endif
#define COMMON_PMIC_LDO_OCP_MODE_CTRL1_ldo5_ocp_auto_stop_START  (0)
#define COMMON_PMIC_LDO_OCP_MODE_CTRL1_ldo5_ocp_auto_stop_END    (1)
#define COMMON_PMIC_LDO_OCP_MODE_CTRL1_ldo6_ocp_auto_stop_START  (2)
#define COMMON_PMIC_LDO_OCP_MODE_CTRL1_ldo6_ocp_auto_stop_END    (3)
#define COMMON_PMIC_LDO_OCP_MODE_CTRL1_ldo7_ocp_auto_stop_START  (4)
#define COMMON_PMIC_LDO_OCP_MODE_CTRL1_ldo7_ocp_auto_stop_END    (5)
#define COMMON_PMIC_LDO_OCP_MODE_CTRL1_ldo8_ocp_auto_stop_START  (6)
#define COMMON_PMIC_LDO_OCP_MODE_CTRL1_ldo8_ocp_auto_stop_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK_SCP_MODE_CTRL0_UNION
 struct description   : BUCK_SCP_MODE_CTRL0 Register structure definition
                        Address Offset:0x043 Initial:0x55 Width:8
 register description : BUCK SCP模式自动关断控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_scp_auto_stop : 2;  /* bit[0-1]: BUCK0在发生SCP时是否自动关闭功能选择位。
                                                           X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                           01：上报中断，自动关闭，PMU不下电；
                                                           11：上报中断，自动关闭，PMU下电。 */
        unsigned char  b1_scp_auto_stop : 2;  /* bit[2-3]: BUCK1在发生SCP时是否自动关闭功能选择位。
                                                           X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                           01：上报中断，自动关闭，PMU不下电；
                                                           11：上报中断，自动关闭，PMU下电。 */
        unsigned char  b2_scp_auto_stop : 2;  /* bit[4-5]: BUCK2在发生SCP时是否自动关闭功能选择位。
                                                           X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                           01：上报中断，自动关闭，PMU不下电；
                                                           11：上报中断，自动关闭，PMU下电。 */
        unsigned char  b3_scp_auto_stop : 2;  /* bit[6-7]: BUCK3在发生SCP时是否自动关闭功能选择位。3
                                                           X0：仅上报中断，不自动关闭，PMU不下电；(不对产品开放)
                                                           01：上报中断，自动关闭，PMU不下电；
                                                           11：上报中断，自动关闭，PMU下电。 */
    } reg;
} COMMON_PMIC_BUCK_SCP_MODE_CTRL0_UNION;
#endif
#define COMMON_PMIC_BUCK_SCP_MODE_CTRL0_b0_scp_auto_stop_START  (0)
#define COMMON_PMIC_BUCK_SCP_MODE_CTRL0_b0_scp_auto_stop_END    (1)
#define COMMON_PMIC_BUCK_SCP_MODE_CTRL0_b1_scp_auto_stop_START  (2)
#define COMMON_PMIC_BUCK_SCP_MODE_CTRL0_b1_scp_auto_stop_END    (3)
#define COMMON_PMIC_BUCK_SCP_MODE_CTRL0_b2_scp_auto_stop_START  (4)
#define COMMON_PMIC_BUCK_SCP_MODE_CTRL0_b2_scp_auto_stop_END    (5)
#define COMMON_PMIC_BUCK_SCP_MODE_CTRL0_b3_scp_auto_stop_START  (6)
#define COMMON_PMIC_BUCK_SCP_MODE_CTRL0_b3_scp_auto_stop_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_OCP_DEB_CTRL_UNION
 struct description   : OCP_DEB_CTRL Register structure definition
                        Address Offset:0x04B Initial:0x2C Width:8
 register description : OCP滤波控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck_ocp_deb_sel : 2;  /* bit[0-1]: BUCK0/1/2/3的OCP滤波时间配置：
                                                           00:60us（非绝对60us，可能是90us~120us等较小值）
                                                           01:0.5ms
                                                           10:1ms
                                                           11:2ms */
        unsigned char  en_buck_ocp_deb  : 1;  /* bit[2-2]: BUCK0/1/2/3的OCP滤波使能：
                                                           0：不使能
                                                           1：使能 */
        unsigned char  ldo_ocp_deb_sel  : 2;  /* bit[3-4]: PMUH/LDO1/2/3/4/5/6/7/8的OCP滤波时间配置：
                                                           00:0.5ms
                                                           01:1ms
                                                           10:2ms
                                                           11:4ms */
        unsigned char  en_ldo_ocp_deb   : 1;  /* bit[5-5]: PMUH/LDO1/2/3/4/5/6/7/8的OCP滤波使能：
                                                           0：不使能
                                                           1：使能 */
        unsigned char  reserved         : 2;  /* bit[6-7]: 保留 */
    } reg;
} COMMON_PMIC_OCP_DEB_CTRL_UNION;
#endif
#define COMMON_PMIC_OCP_DEB_CTRL_buck_ocp_deb_sel_START  (0)
#define COMMON_PMIC_OCP_DEB_CTRL_buck_ocp_deb_sel_END    (1)
#define COMMON_PMIC_OCP_DEB_CTRL_en_buck_ocp_deb_START   (2)
#define COMMON_PMIC_OCP_DEB_CTRL_en_buck_ocp_deb_END     (2)
#define COMMON_PMIC_OCP_DEB_CTRL_ldo_ocp_deb_sel_START   (3)
#define COMMON_PMIC_OCP_DEB_CTRL_ldo_ocp_deb_sel_END     (4)
#define COMMON_PMIC_OCP_DEB_CTRL_en_ldo_ocp_deb_START    (5)
#define COMMON_PMIC_OCP_DEB_CTRL_en_ldo_ocp_deb_END      (5)


/*****************************************************************************
 struct               : COMMON_PMIC_SCP_DEB_CTRL_UNION
 struct description   : SCP_DEB_CTRL Register structure definition
                        Address Offset:0x04C Initial:0x04 Width:8
 register description : SCP滤波控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  buck_scp_deb_sel : 2;  /* bit[0-1]: BUCK和BUCK_BOOST的SCP滤波时间配置：
                                                           00:60us（非绝对60us，可能是90us~120us等较小值）
                                                           01:0.5ms
                                                           10:1ms
                                                           11:2ms */
        unsigned char  en_buck_scp_deb  : 1;  /* bit[2-2]: BUCK和BUCK_BOOST的SCP滤波使能：
                                                           0：不使能
                                                           1：使能 */
        unsigned char  reserved         : 5;  /* bit[3-7]: 保留 */
    } reg;
} COMMON_PMIC_SCP_DEB_CTRL_UNION;
#endif
#define COMMON_PMIC_SCP_DEB_CTRL_buck_scp_deb_sel_START  (0)
#define COMMON_PMIC_SCP_DEB_CTRL_buck_scp_deb_sel_END    (1)
#define COMMON_PMIC_SCP_DEB_CTRL_en_buck_scp_deb_START   (2)
#define COMMON_PMIC_SCP_DEB_CTRL_en_buck_scp_deb_END     (2)


/*****************************************************************************
 struct               : COMMON_PMIC_OTMP_DEB_CTRL_UNION
 struct description   : OTMP_DEB_CTRL Register structure definition
                        Address Offset:0x04D Initial:0x01 Width:8
 register description : 过温滤波时间寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  otmp140_deb_sel : 2;  /* bit[0-1]: 140度过温滤波时间选择。
                                                          00：60us；
                                                          01：180us；
                                                          10：540us；
                                                          11：1ms。 */
        unsigned char  otmp125_deb_sel : 1;  /* bit[2-2]: 125度过温滤波时间选择。
                                                          0：120us；
                                                          1：1ms； */
        unsigned char  reserved        : 5;  /* bit[3-7]: 保留 */
    } reg;
} COMMON_PMIC_OTMP_DEB_CTRL_UNION;
#endif
#define COMMON_PMIC_OTMP_DEB_CTRL_otmp140_deb_sel_START  (0)
#define COMMON_PMIC_OTMP_DEB_CTRL_otmp140_deb_sel_END    (1)
#define COMMON_PMIC_OTMP_DEB_CTRL_otmp125_deb_sel_START  (2)
#define COMMON_PMIC_OTMP_DEB_CTRL_otmp125_deb_sel_END    (2)


/*****************************************************************************
 struct               : COMMON_PMIC_RAMP_CLK_EN_UNION
 struct description   : RAMP_CLK_EN Register structure definition
                        Address Offset:0x05F Initial:0x00 Width:8
 register description : RAMP时钟控制使能配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  osc_9m6_en_d2a : 1;  /* bit[0-0]: ramp 9.6MHz时钟使能信号：
                                                         1'b0：不使能
                                                         1'b1：使能
                                                         注：BUCK2,BUCK3电源电压，若是在一次开机中有ramp调压需求，则其对应电压配置时需要将osc_9m6_en_a2d配置为1。 */
        unsigned char  reserved       : 7;  /* bit[1-7]: reserved */
    } reg;
} COMMON_PMIC_RAMP_CLK_EN_UNION;
#endif
#define COMMON_PMIC_RAMP_CLK_EN_osc_9m6_en_d2a_START  (0)
#define COMMON_PMIC_RAMP_CLK_EN_osc_9m6_en_d2a_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_RAMP_GT_DEBUG_UNION
 struct description   : RAMP_GT_DEBUG Register structure definition
                        Address Offset:0x060 Initial:0x00 Width:8
 register description : RAMP 时钟门控BYPASS寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ramp_gt_debug : 1;  /* bit[0-0]: ramp 时钟门控bypass寄存器：
                                                        0：不bypass（默认）；
                                                        1：bypass。
                                                        注：寄存器需要将寄存器LOCK配置为8'h7D，此寄存器才能配置生效。读不受限。  */
        unsigned char  reserved      : 7;  /* bit[1-7]: 保留 */
    } reg;
} COMMON_PMIC_RAMP_GT_DEBUG_UNION;
#endif
#define COMMON_PMIC_RAMP_GT_DEBUG_ramp_gt_debug_START  (0)
#define COMMON_PMIC_RAMP_GT_DEBUG_ramp_gt_debug_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_RAMP_CTRL0_UNION
 struct description   : BUCK2_RAMP_CTRL0 Register structure definition
                        Address Offset:0x068 Initial:0x36 Width:8
 register description : BUCK2 RAMP控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_rampdown_ctrl : 3;  /* bit[0-2]: buck2自动调压ramp down速率配置寄存器：
                                                           0x0:5mV/(2*T)=24mV/us 
                                                           0x1:5mV/(3*T)=16mV/us
                                                           0x2:5mV/(5*T)=9.6mV/us
                                                           0x3:5mV/(8*T)=6mV/us
                                                           0x4:5mV/(12*T)=4mV/us
                                                           0x5:5mV/(24*T)=2mV/us
                                                           0x6:5mV/(48*T)=1mV/us
                                                           0x7:5mV/(96*T)=0.5mV/us
                                                           注：速率16mV/us、24mV/us档位性能不做约束，不允许软件配置 */
        unsigned char  b2_rampup_ctrl   : 3;  /* bit[3-5]: buck2自动调压ramp up速率配置寄存器：
                                                           0x0:5mV/(2*T)=24mV/us 
                                                           0x1:5mV/(3*T)=16mV/us
                                                           0x2:5mV/(5*T)=9.6mV/us
                                                           0x3:5mV/(8*T)=6mV/us
                                                           0x4:5mV/(12*T)=4mV/us
                                                           0x5:5mV/(24*T)=2mV/us
                                                           0x6:5mV/(48*T)=1mV/us
                                                           0x7:5mV/(96*T)=0.5mV/us
                                                           注：速率16mV/us、24mV/us档位性能不做约束，不允许软件配置 */
        unsigned char  b2_ramp_en_cfg   : 1;  /* bit[6-6]: 寄存器配置的ramp使能信号，默认不使能。
                                                           0：不使能；
                                                           1：使能。 */
        unsigned char  reserved         : 1;  /* bit[7-7]: 保留。 */
    } reg;
} COMMON_PMIC_BUCK2_RAMP_CTRL0_UNION;
#endif
#define COMMON_PMIC_BUCK2_RAMP_CTRL0_b2_rampdown_ctrl_START  (0)
#define COMMON_PMIC_BUCK2_RAMP_CTRL0_b2_rampdown_ctrl_END    (2)
#define COMMON_PMIC_BUCK2_RAMP_CTRL0_b2_rampup_ctrl_START    (3)
#define COMMON_PMIC_BUCK2_RAMP_CTRL0_b2_rampup_ctrl_END      (5)
#define COMMON_PMIC_BUCK2_RAMP_CTRL0_b2_ramp_en_cfg_START    (6)
#define COMMON_PMIC_BUCK2_RAMP_CTRL0_b2_ramp_en_cfg_END      (6)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_RAMP_CTRL1_UNION
 struct description   : BUCK2_RAMP_CTRL1 Register structure definition
                        Address Offset:0x069 Initial:0x11 Width:8
 register description : BUCK2 RAMP控制寄存器1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_pull_down_off_cfg : 3;  /* bit[0-2]: 自适应时buck2下拉通道关闭时间配置寄存器:(Tdelay_pd_off)
                                                               0x0:1us 
                                                               0x1:2us
                                                               0x2:4us
                                                               0x3:6us
                                                               0x4:8us
                                                               0x5:10us
                                                               0x6:12us
                                                               0x7:24us */
        unsigned char  b2_pull_down_on_cfg  : 3;  /* bit[3-5]: 自适应时buck2下拉通道开启时间配置寄存器：(Tdelay_pd_on)
                                                               0/0.5us/1us/2us/4us/5us/6us/7us可配，默认值1us
                                                               0x0:0us 
                                                               0x1:0.5us
                                                               0x2:1us
                                                               0x3:2us
                                                               0x4:4us
                                                               0x5:5us
                                                               0x6:6us
                                                               0x7:7us */
        unsigned char  reserved             : 2;  /* bit[6-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK2_RAMP_CTRL1_UNION;
#endif
#define COMMON_PMIC_BUCK2_RAMP_CTRL1_b2_pull_down_off_cfg_START  (0)
#define COMMON_PMIC_BUCK2_RAMP_CTRL1_b2_pull_down_off_cfg_END    (2)
#define COMMON_PMIC_BUCK2_RAMP_CTRL1_b2_pull_down_on_cfg_START   (3)
#define COMMON_PMIC_BUCK2_RAMP_CTRL1_b2_pull_down_on_cfg_END     (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_RAMPUP_STATE_UNION
 struct description   : BUCK2_RAMPUP_STATE Register structure definition
                        Address Offset:0x06A Initial:0x09 Width:8
 register description : BUCK2 RAMP UP STATE等待时间配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_dly_ru_off_cfg : 3;  /* bit[0-2]: buck2 ramp up状态关闭等待时间(Tdelay_ru_off)：
                                                            0x0:1us 
                                                            0x1:2us
                                                            0x2:4us
                                                            0x3:6us
                                                            0x4:8us
                                                            0x5:10us
                                                            0x6:12us
                                                            0x7:14us */
        unsigned char  b2_dly_ru_on_cfg  : 3;  /* bit[3-5]: buck2 ramp up状态开启等待时间（Tdelay_ru_on）：
                                                            0x0:200ns
                                                            0x1:200ns
                                                            0x2:1us
                                                            0x3:2us
                                                            0x4:3us
                                                            0x5:4us
                                                            0x6:5us
                                                            0x7:7us */
        unsigned char  reserved          : 2;  /* bit[6-7]: 保留。 */
    } reg;
} COMMON_PMIC_BUCK2_RAMPUP_STATE_UNION;
#endif
#define COMMON_PMIC_BUCK2_RAMPUP_STATE_b2_dly_ru_off_cfg_START  (0)
#define COMMON_PMIC_BUCK2_RAMPUP_STATE_b2_dly_ru_off_cfg_END    (2)
#define COMMON_PMIC_BUCK2_RAMPUP_STATE_b2_dly_ru_on_cfg_START   (3)
#define COMMON_PMIC_BUCK2_RAMPUP_STATE_b2_dly_ru_on_cfg_END     (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_RAMPDOWN_STATE_UNION
 struct description   : BUCK2_RAMPDOWN_STATE Register structure definition
                        Address Offset:0x06B Initial:0x00 Width:8
 register description : BUCK2 RAMP DOWN STATE等待时间配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_dly_rd_pd_off_cfg : 3;  /* bit[0-2]: buck2 ramp down状态关闭等待时间(Tdelay_rd_pd_off_gap)：
                                                               0x0:0 
                                                               0x1:200ns
                                                               0x2:0.6us
                                                               0x3:1us
                                                               0x4:1.6us
                                                               0x5:2us
                                                               0x6:2.4us
                                                               0x7:2.8us */
        unsigned char  b2_dly_rd_on_cfg     : 3;  /* bit[3-5]: buck2 ramp down状态开启等待时间（Tdelay_rd_on）：200ns/200ns/0.6us/1us/1.6us/2us/2.4us/2.8us可配，默认值0ns
                                                               0x0:200ns
                                                               0x1:200ns
                                                               0x2:0.6us
                                                               0x3:1us
                                                               0x4:1.6us
                                                               0x5:2us
                                                               0x6:2.4us
                                                               0x7:2.8us */
        unsigned char  reserved             : 2;  /* bit[6-7]: 保留。 */
    } reg;
} COMMON_PMIC_BUCK2_RAMPDOWN_STATE_UNION;
#endif
#define COMMON_PMIC_BUCK2_RAMPDOWN_STATE_b2_dly_rd_pd_off_cfg_START  (0)
#define COMMON_PMIC_BUCK2_RAMPDOWN_STATE_b2_dly_rd_pd_off_cfg_END    (2)
#define COMMON_PMIC_BUCK2_RAMPDOWN_STATE_b2_dly_rd_on_cfg_START      (3)
#define COMMON_PMIC_BUCK2_RAMPDOWN_STATE_b2_dly_rd_on_cfg_END        (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_RAMP_CHG_RATE_UNION
 struct description   : BUCK2_RAMP_CHG_RATE Register structure definition
                        Address Offset:0x06C Initial:0x11 Width:8
 register description : BUCK2 RAMP转折点速率选择寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_rampdown_chg_rate : 2;  /* bit[0-1]: buck2 ramp down过程转折后低速率选择。
                                                               00：0.375mv/us；
                                                               01：0.75mv/us；(默认)
                                                               10：1.5mv/us；
                                                               11：3mv/us； */
        unsigned char  reserved_0           : 2;  /* bit[2-3]: reserved */
        unsigned char  b2_rampup_chg_rate   : 2;  /* bit[4-5]: buck2 ramp up过程转折后低速率选择（Ramp up和Ramp Down速率分开）。
                                                               00：0.375mv/us；
                                                               01：0.75mv/us；(默认)
                                                               10：1.5mv/us；
                                                               11：3mv/us； */
        unsigned char  reserved_1           : 2;  /* bit[6-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK2_RAMP_CHG_RATE_UNION;
#endif
#define COMMON_PMIC_BUCK2_RAMP_CHG_RATE_b2_rampdown_chg_rate_START  (0)
#define COMMON_PMIC_BUCK2_RAMP_CHG_RATE_b2_rampdown_chg_rate_END    (1)
#define COMMON_PMIC_BUCK2_RAMP_CHG_RATE_b2_rampup_chg_rate_START    (4)
#define COMMON_PMIC_BUCK2_RAMP_CHG_RATE_b2_rampup_chg_rate_END      (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_RAMP_CHG_VSET_UNION
 struct description   : BUCK2_RAMP_CHG_VSET Register structure definition
                        Address Offset:0x06D Initial:0x22 Width:8
 register description : BUCK2 RAMP转折点电压择寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_rampdown_chg_vset : 3;  /* bit[0-2]: buck2 ramp down过程速率转折点电压选择。
                                                               000：距离目标电压0mV(0step)
                                                               001：距离目标电压10mV(2step)；
                                                               010：距离目标电压20mV(4step）；（默认）
                                                               011：距离目标电压30mV(6step)；
                                                               100：距离目标电压40mV(8step)；
                                                               101：距离目标电压60mV(12step)；
                                                               110：距离目标电压80mV(16step)；
                                                               111：距离目标电压100mV(20step)； */
        unsigned char  reserved_0           : 1;  /* bit[3-3]: reserved */
        unsigned char  b2_rampup_chg_vset   : 3;  /* bit[4-6]: buck2 ramp up过程速率转折点电压选择（Ramp up和Ramp Down速率分开）。
                                                               000：距离目标电压0mV(0step)
                                                               001：距离目标电压10mV(2step)；
                                                               010：距离目标电压20mV(4step）；（默认）
                                                               011：距离目标电压30mV(6step)；
                                                               100：距离目标电压40mV(8step)；
                                                               101：距离目标电压60mV(12step)；
                                                               110：距离目标电压80mV(16step)；
                                                               111：距离目标电压100mV(20step)； */
        unsigned char  reserved_1           : 1;  /* bit[7-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK2_RAMP_CHG_VSET_UNION;
#endif
#define COMMON_PMIC_BUCK2_RAMP_CHG_VSET_b2_rampdown_chg_vset_START  (0)
#define COMMON_PMIC_BUCK2_RAMP_CHG_VSET_b2_rampdown_chg_vset_END    (2)
#define COMMON_PMIC_BUCK2_RAMP_CHG_VSET_b2_rampup_chg_vset_START    (4)
#define COMMON_PMIC_BUCK2_RAMP_CHG_VSET_b2_rampup_chg_vset_END      (6)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_CHG_RATE_SEL_UNION
 struct description   : BUCK2_CHG_RATE_SEL Register structure definition
                        Address Offset:0x06E Initial:0x11 Width:8
 register description : BUCK2 RAMP范围小于转折点时，ramp速率选择寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_rd_nochg_rate_sel : 1;  /* bit[0-0]: BUCK2 RAMP-DOWN，RAMP范围小于转折点时，ramp速率选择寄存器:
                                                               1'b0：以正常设定的速率进行ramp；
                                                               1'b1：以拐点之后的低速率进行ramp。 */
        unsigned char  reserved_0           : 3;  /* bit[1-3]: reserved */
        unsigned char  b2_ru_nochg_rate_sel : 1;  /* bit[4-4]: BUCK2 RAMP-UP，RAMP范围小于转折点时，ramp速率选择寄存器:
                                                               1'b0：以正常设定的速率进行ramp；
                                                               1'b1：以拐点之后的低速率进行ramp。 */
        unsigned char  reserved_1           : 3;  /* bit[5-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK2_CHG_RATE_SEL_UNION;
#endif
#define COMMON_PMIC_BUCK2_CHG_RATE_SEL_b2_rd_nochg_rate_sel_START  (0)
#define COMMON_PMIC_BUCK2_CHG_RATE_SEL_b2_rd_nochg_rate_sel_END    (0)
#define COMMON_PMIC_BUCK2_CHG_RATE_SEL_b2_ru_nochg_rate_sel_START  (4)
#define COMMON_PMIC_BUCK2_CHG_RATE_SEL_b2_ru_nochg_rate_sel_END    (4)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_RAMP_CTRL0_UNION
 struct description   : BUCK3_RAMP_CTRL0 Register structure definition
                        Address Offset:0x06F Initial:0x36 Width:8
 register description : BUCK3 RAMP控制寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_rampdown_ctrl : 3;  /* bit[0-2]: buck3自动调压ramp down速率配置寄存器：
                                                           0x0:5mV/(2*T)=24mV/us 
                                                           0x1:5mV/(3*T)=16mV/us
                                                           0x2:5mV/(5*T)=9.6mV/us
                                                           0x3:5mV/(8*T)=6mV/us
                                                           0x4:5mV/(12*T)=4mV/us
                                                           0x5:5mV/(24*T)=2mV/us
                                                           0x6:5mV/(48*T)=1mV/us
                                                           0x7:5mV/(96*T)=0.5mV/us
                                                           注：速率16mV/us、24mV/us档位性能不做约束，不允许软件配置 */
        unsigned char  b3_rampup_ctrl   : 3;  /* bit[3-5]: buck3自动调压ramp up速率配置寄存器：
                                                           0x0:5mV/(2*T)=24mV/us 
                                                           0x1:5mV/(3*T)=16mV/us
                                                           0x2:5mV/(5*T)=9.6mV/us
                                                           0x3:5mV/(8*T)=6mV/us
                                                           0x4:5mV/(12*T)=4mV/us
                                                           0x5:5mV/(24*T)=2mV/us
                                                           0x6:5mV/(48*T)=1mV/us
                                                           0x7:5mV/(96*T)=0.5mV/us
                                                           注：速率16mV/us、24mV/us档位性能不做约束，不允许软件配置 */
        unsigned char  b3_ramp_en_cfg   : 1;  /* bit[6-6]: 寄存器配置的ramp使能信号，默认不使能。
                                                           0：不使能；
                                                           1：使能。 */
        unsigned char  reserved         : 1;  /* bit[7-7]: 保留。 */
    } reg;
} COMMON_PMIC_BUCK3_RAMP_CTRL0_UNION;
#endif
#define COMMON_PMIC_BUCK3_RAMP_CTRL0_b3_rampdown_ctrl_START  (0)
#define COMMON_PMIC_BUCK3_RAMP_CTRL0_b3_rampdown_ctrl_END    (2)
#define COMMON_PMIC_BUCK3_RAMP_CTRL0_b3_rampup_ctrl_START    (3)
#define COMMON_PMIC_BUCK3_RAMP_CTRL0_b3_rampup_ctrl_END      (5)
#define COMMON_PMIC_BUCK3_RAMP_CTRL0_b3_ramp_en_cfg_START    (6)
#define COMMON_PMIC_BUCK3_RAMP_CTRL0_b3_ramp_en_cfg_END      (6)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_RAMP_CTRL1_UNION
 struct description   : BUCK3_RAMP_CTRL1 Register structure definition
                        Address Offset:0x070 Initial:0x11 Width:8
 register description : BUCK3 RAMP控制寄存器1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_pull_down_off_cfg : 3;  /* bit[0-2]: 自适应时buck3下拉通道关闭时间配置寄存器:(Tdelay_pd_off)
                                                               0x0:1us 
                                                               0x1:2us
                                                               0x2:4us
                                                               0x3:6us
                                                               0x4:8us
                                                               0x5:10us
                                                               0x6:12us
                                                               0x7:24us */
        unsigned char  b3_pull_down_on_cfg  : 3;  /* bit[3-5]: 自适应时buck3下拉通道开启时间配置寄存器：(Tdelay_pd_on)
                                                               0/0.5us/1us/2us/4us/5us/6us/7us可配，默认值1us
                                                               0x0:0us 
                                                               0x1:0.5us
                                                               0x2:1us
                                                               0x3:2us
                                                               0x4:4us
                                                               0x5:5us
                                                               0x6:6us
                                                               0x7:7us */
        unsigned char  reserved             : 2;  /* bit[6-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK3_RAMP_CTRL1_UNION;
#endif
#define COMMON_PMIC_BUCK3_RAMP_CTRL1_b3_pull_down_off_cfg_START  (0)
#define COMMON_PMIC_BUCK3_RAMP_CTRL1_b3_pull_down_off_cfg_END    (2)
#define COMMON_PMIC_BUCK3_RAMP_CTRL1_b3_pull_down_on_cfg_START   (3)
#define COMMON_PMIC_BUCK3_RAMP_CTRL1_b3_pull_down_on_cfg_END     (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_RAMPUP_STATE_UNION
 struct description   : BUCK3_RAMPUP_STATE Register structure definition
                        Address Offset:0x071 Initial:0x09 Width:8
 register description : BUCK3 RAMP UP STATE等待时间配置寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_dly_ru_off_cfg : 3;  /* bit[0-2]: buck3 ramp up状态关闭等待时间(Tdelay_ru_off)：
                                                            0x0:1us 
                                                            0x1:2us
                                                            0x2:4us
                                                            0x3:6us
                                                            0x4:8us
                                                            0x5:10us
                                                            0x6:12us
                                                            0x7:14us */
        unsigned char  b3_dly_ru_on_cfg  : 3;  /* bit[3-5]: buck3 ramp up状态开启等待时间（Tdelay_ru_on）：
                                                            0x0:200ns
                                                            0x1:200ns
                                                            0x2:1us
                                                            0x3:2us
                                                            0x4:3us
                                                            0x5:4us
                                                            0x6:5us
                                                            0x7:7us */
        unsigned char  reserved          : 2;  /* bit[6-7]: 保留。 */
    } reg;
} COMMON_PMIC_BUCK3_RAMPUP_STATE_UNION;
#endif
#define COMMON_PMIC_BUCK3_RAMPUP_STATE_b3_dly_ru_off_cfg_START  (0)
#define COMMON_PMIC_BUCK3_RAMPUP_STATE_b3_dly_ru_off_cfg_END    (2)
#define COMMON_PMIC_BUCK3_RAMPUP_STATE_b3_dly_ru_on_cfg_START   (3)
#define COMMON_PMIC_BUCK3_RAMPUP_STATE_b3_dly_ru_on_cfg_END     (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_RAMPDOWN_STATE_UNION
 struct description   : BUCK3_RAMPDOWN_STATE Register structure definition
                        Address Offset:0x072 Initial:0x00 Width:8
 register description : BUCK3 RAMP DOWN STATE等待时间配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_dly_rd_pd_off_cfg : 3;  /* bit[0-2]: buck3 ramp down状态关闭等待时间(Tdelay_rd_pd_off_gap)：
                                                               0x0:0 
                                                               0x1:200ns
                                                               0x2:0.6us
                                                               0x3:1us
                                                               0x4:1.6us
                                                               0x5:2us
                                                               0x6:2.4us
                                                               0x7:2.8us */
        unsigned char  b3_dly_rd_on_cfg     : 3;  /* bit[3-5]: buck3 ramp down状态开启等待时间（Tdelay_rd_on）：200ns/200ns/0.6us/1us/1.6us/2us/2.4us/2.8us可配，默认值0ns
                                                               0x0:200ns
                                                               0x1:200ns
                                                               0x2:0.6us
                                                               0x3:1us
                                                               0x4:1.6us
                                                               0x5:2us
                                                               0x6:2.4us
                                                               0x7:2.8us */
        unsigned char  reserved             : 2;  /* bit[6-7]: 保留。 */
    } reg;
} COMMON_PMIC_BUCK3_RAMPDOWN_STATE_UNION;
#endif
#define COMMON_PMIC_BUCK3_RAMPDOWN_STATE_b3_dly_rd_pd_off_cfg_START  (0)
#define COMMON_PMIC_BUCK3_RAMPDOWN_STATE_b3_dly_rd_pd_off_cfg_END    (2)
#define COMMON_PMIC_BUCK3_RAMPDOWN_STATE_b3_dly_rd_on_cfg_START      (3)
#define COMMON_PMIC_BUCK3_RAMPDOWN_STATE_b3_dly_rd_on_cfg_END        (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_RAMP_CHG_RATE_UNION
 struct description   : BUCK3_RAMP_CHG_RATE Register structure definition
                        Address Offset:0x073 Initial:0x11 Width:8
 register description : BUCK3 RAMP转折点速率选择寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_rampdown_chg_rate : 2;  /* bit[0-1]: buck3 ramp down过程转折后低速率选择。
                                                               00：0.375mv/us；
                                                               01：0.75mv/us；(默认)
                                                               10：1.5mv/us；
                                                               11：3mv/us； */
        unsigned char  reserved_0           : 2;  /* bit[2-3]: reserved */
        unsigned char  b3_rampup_chg_rate   : 2;  /* bit[4-5]: buck3 ramp up过程转折后低速率选择（Ramp up和Ramp Down速率分开）。
                                                               00：0.375mv/us；
                                                               01：0.75mv/us；(默认)
                                                               10：1.5mv/us；
                                                               11：3mv/us； */
        unsigned char  reserved_1           : 2;  /* bit[6-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK3_RAMP_CHG_RATE_UNION;
#endif
#define COMMON_PMIC_BUCK3_RAMP_CHG_RATE_b3_rampdown_chg_rate_START  (0)
#define COMMON_PMIC_BUCK3_RAMP_CHG_RATE_b3_rampdown_chg_rate_END    (1)
#define COMMON_PMIC_BUCK3_RAMP_CHG_RATE_b3_rampup_chg_rate_START    (4)
#define COMMON_PMIC_BUCK3_RAMP_CHG_RATE_b3_rampup_chg_rate_END      (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_RAMP_CHG_VSET_UNION
 struct description   : BUCK3_RAMP_CHG_VSET Register structure definition
                        Address Offset:0x074 Initial:0x22 Width:8
 register description : BUCK3 RAMP转折点电压择寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_rampdown_chg_vset : 3;  /* bit[0-2]: buck3 ramp down过程速率转折点电压选择。
                                                               000：距离目标电压0mV(0step)
                                                               001：距离目标电压10mV(2step)；
                                                               010：距离目标电压20mV(4step）；（默认）
                                                               011：距离目标电压30mV(6step)；
                                                               100：距离目标电压40mV(8step)；
                                                               101：距离目标电压60mV(12step)；
                                                               110：距离目标电压80mV(16step)；
                                                               111：距离目标电压100mV(20step)； */
        unsigned char  reserved_0           : 1;  /* bit[3-3]: reserved */
        unsigned char  b3_rampup_chg_vset   : 3;  /* bit[4-6]: buck3 ramp up过程速率转折点电压选择（Ramp up和Ramp Down速率分开）。
                                                               000：距离目标电压0mV(0step)
                                                               001：距离目标电压10mV(2step)；
                                                               010：距离目标电压20mV(4step）；（默认）
                                                               011：距离目标电压30mV(6step)；
                                                               100：距离目标电压40mV(8step)；
                                                               101：距离目标电压60mV(12step)；
                                                               110：距离目标电压80mV(16step)；
                                                               111：距离目标电压100mV(20step)； */
        unsigned char  reserved_1           : 1;  /* bit[7-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK3_RAMP_CHG_VSET_UNION;
#endif
#define COMMON_PMIC_BUCK3_RAMP_CHG_VSET_b3_rampdown_chg_vset_START  (0)
#define COMMON_PMIC_BUCK3_RAMP_CHG_VSET_b3_rampdown_chg_vset_END    (2)
#define COMMON_PMIC_BUCK3_RAMP_CHG_VSET_b3_rampup_chg_vset_START    (4)
#define COMMON_PMIC_BUCK3_RAMP_CHG_VSET_b3_rampup_chg_vset_END      (6)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_CHG_RATE_SEL_UNION
 struct description   : BUCK3_CHG_RATE_SEL Register structure definition
                        Address Offset:0x075 Initial:0x11 Width:8
 register description : BUCK3 RAMP范围小于转折点时，ramp速率选择寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_rd_nochg_rate_sel : 1;  /* bit[0-0]: BUCK3 RAMP-DOWN，RAMP范围小于转折点时，ramp速率选择寄存器:
                                                               1'b0：以正常设定的速率进行ramp；
                                                               1'b1：以拐点之后的低速率进行ramp。 */
        unsigned char  reserved_0           : 3;  /* bit[1-3]: reserved */
        unsigned char  b3_ru_nochg_rate_sel : 1;  /* bit[4-4]: BUCK3 RAMP-UP，RAMP范围小于转折点时，ramp速率选择寄存器:
                                                               1'b0：以正常设定的速率进行ramp；
                                                               1'b1：以拐点之后的低速率进行ramp。 */
        unsigned char  reserved_1           : 3;  /* bit[5-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK3_CHG_RATE_SEL_UNION;
#endif
#define COMMON_PMIC_BUCK3_CHG_RATE_SEL_b3_rd_nochg_rate_sel_START  (0)
#define COMMON_PMIC_BUCK3_CHG_RATE_SEL_b3_rd_nochg_rate_sel_END    (0)
#define COMMON_PMIC_BUCK3_CHG_RATE_SEL_b3_ru_nochg_rate_sel_START  (4)
#define COMMON_PMIC_BUCK3_CHG_RATE_SEL_b3_ru_nochg_rate_sel_END    (4)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_DATA_UNION
 struct description   : EFUSE_DATA Register structure definition
                        Address Offset:0x083 Initial:0x00 Width:8
 register description : EFUSE IP回读寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_data : 8;  /* bit[0-7]: EFUSE IP 回读值bit[7:0]。 */
    } reg;
} COMMON_PMIC_EFUSE_DATA_UNION;
#endif
#define COMMON_PMIC_EFUSE_DATA_efuse_data_START  (0)
#define COMMON_PMIC_EFUSE_DATA_efuse_data_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_CLK_GT_EN_UNION
 struct description   : EFUSE_CLK_GT_EN Register structure definition
                        Address Offset:0x084 Initial:0x00 Width:8
 register description : EFUSE时钟门控
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_efuse_clk_en : 1;  /* bit[0]  : 内部efuse控制时钟门控使能寄存器
                                                          0：efuse_clk门控
                                                          1：efuse_clk打开 */
        unsigned char  reserved        : 7;  /* bit[1-7]: 保留 */
    } reg;
} COMMON_PMIC_EFUSE_CLK_GT_EN_UNION;
#endif
#define COMMON_PMIC_EFUSE_CLK_GT_EN_sc_efuse_clk_en_START  (0)
#define COMMON_PMIC_EFUSE_CLK_GT_EN_sc_efuse_clk_en_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_TRIM_SEL_UNION
 struct description   : EFUSE_TRIM_SEL Register structure definition
                        Address Offset:0x085 Initial:0x00 Width:8
 register description : EFUSE预修调使能寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_efuse_aen_lock : 1;  /* bit[0]  : EFUSE AEN信号复用加锁寄存器，可以将模拟送到数字的rfic_mode_sel_a2d设置为固定值，以防复用RFIC_MODE_SEL IO时对数字造成影响
                                                            0: 模拟侧不对rfic_mode_sel_a2d加锁固定；
                                                            1：模拟侧将rfic_mode_sel_a2d加锁固定； */
        unsigned char  reserved          : 7;  /* bit[1-7]: 保留 */
    } reg;
} COMMON_PMIC_EFUSE_TRIM_SEL_UNION;
#endif
#define COMMON_PMIC_EFUSE_TRIM_SEL_sc_efuse_aen_lock_START  (0)
#define COMMON_PMIC_EFUSE_TRIM_SEL_sc_efuse_aen_lock_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_CFG_0_UNION
 struct description   : EFUSE_CFG_0 Register structure definition
                        Address Offset:0x086 Initial:0x00 Width:8
 register description : EFUSE模式选择寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_efuse_inctrl_sel : 1;  /* bit[0]  : EFUSE自动读模式选择信号
                                                              1'b0: 自动读模式
                                                              1'b1: 手动读模式
                                                              配置为读模式时sc_efuse_prog_sel必须为0 */
        unsigned char  sc_efuse_prog_sel   : 1;  /* bit[1]  : EFUSE写模式选择信号
                                                              1'b0: 非写模式
                                                              1'b1: 写模式 */
        unsigned char  reserved            : 6;  /* bit[2-7]: 保留 */
    } reg;
} COMMON_PMIC_EFUSE_CFG_0_UNION;
#endif
#define COMMON_PMIC_EFUSE_CFG_0_sc_efuse_inctrl_sel_START  (0)
#define COMMON_PMIC_EFUSE_CFG_0_sc_efuse_inctrl_sel_END    (0)
#define COMMON_PMIC_EFUSE_CFG_0_sc_efuse_prog_sel_START    (1)
#define COMMON_PMIC_EFUSE_CFG_0_sc_efuse_prog_sel_END      (1)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_CFG_1_UNION
 struct description   : EFUSE_CFG_1 Register structure definition
                        Address Offset:0x087 Initial:0x00 Width:8
 register description : EFUSE 控制寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_efuse_aen   : 1;  /* bit[0]  : 配置为手动模式时EFUSE编程脉冲 */
        unsigned char  sc_efuse_pgmen : 1;  /* bit[1]  : 配置为手动模式时EFUSE编程使能 */
        unsigned char  sc_efuse_rden  : 1;  /* bit[2]  : 配置为手动模式时EFUSE读使能 */
        unsigned char  reserved       : 5;  /* bit[3-7]: 保留 */
    } reg;
} COMMON_PMIC_EFUSE_CFG_1_UNION;
#endif
#define COMMON_PMIC_EFUSE_CFG_1_sc_efuse_aen_START    (0)
#define COMMON_PMIC_EFUSE_CFG_1_sc_efuse_aen_END      (0)
#define COMMON_PMIC_EFUSE_CFG_1_sc_efuse_pgmen_START  (1)
#define COMMON_PMIC_EFUSE_CFG_1_sc_efuse_pgmen_END    (1)
#define COMMON_PMIC_EFUSE_CFG_1_sc_efuse_rden_START   (2)
#define COMMON_PMIC_EFUSE_CFG_1_sc_efuse_rden_END     (2)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_CFG_2_UNION
 struct description   : EFUSE_CFG_2 Register structure definition
                        Address Offset:0x088 Initial:0x00 Width:8
 register description : EFUSE 控制寄存器1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_efuse_addrl : 8;  /* bit[0-7]: 配置为手动模式时EFUSE读写地址配置寄存器bit[7:0] */
    } reg;
} COMMON_PMIC_EFUSE_CFG_2_UNION;
#endif
#define COMMON_PMIC_EFUSE_CFG_2_sc_efuse_addrl_START  (0)
#define COMMON_PMIC_EFUSE_CFG_2_sc_efuse_addrl_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_CFG_3_UNION
 struct description   : EFUSE_CFG_3 Register structure definition
                        Address Offset:0x089 Initial:0x00 Width:8
 register description : EFUSE 控制寄存器2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_efuse_addrh : 1;  /* bit[0-0]: 配置为手动模式时EFUSE读写地址配置寄存器bit[8] */
        unsigned char  reserved       : 7;  /* bit[1-7]: reserved */
    } reg;
} COMMON_PMIC_EFUSE_CFG_3_UNION;
#endif
#define COMMON_PMIC_EFUSE_CFG_3_sc_efuse_addrh_START  (0)
#define COMMON_PMIC_EFUSE_CFG_3_sc_efuse_addrh_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_AUTO_RD_UNION
 struct description   : EFUSE_AUTO_RD Register structure definition
                        Address Offset:0x08A Initial:0x00 Width:8
 register description : EFUSE自动回读寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sc_efuse_loop_read : 1;  /* bit[0-0]: 在自动读模式下，是否进行循环读：
                                                             1'b0: 不发起循环读；
                                                             1'b1:发起循环读；
                                                             加锁寄存器：只有当寄存器lock写为8'h7D时才能对此寄存器进行读写 */
        unsigned char  reserved           : 7;  /* bit[1-7]: reserved */
    } reg;
} COMMON_PMIC_EFUSE_AUTO_RD_UNION;
#endif
#define COMMON_PMIC_EFUSE_AUTO_RD_sc_efuse_loop_read_START  (0)
#define COMMON_PMIC_EFUSE_AUTO_RD_sc_efuse_loop_read_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_RDATA_UNION
 struct description   : EFUSE_RDATA Register structure definition
                        Address Offset:0x08B Initial:0x00 Width:8
 register description : EFUSE 回读寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_rdata : 8;  /* bit[0-7]: EFUSE回读值，由np_efuse_read_mux决定具体回读的bit位，np_efuse_read_mux的值与回读bit位对应关系为：
                                                      np_efuse_read_mux为6'd0 ：bit[7:0]
                                                      np_efuse_read_mux为6'd1 ：bit[15:8]
                                                      ...
                                                      np_efuse_read_mux为6'd63：bit[511:504] */
    } reg;
} COMMON_PMIC_EFUSE_RDATA_UNION;
#endif
#define COMMON_PMIC_EFUSE_RDATA_efuse_rdata_START  (0)
#define COMMON_PMIC_EFUSE_RDATA_efuse_rdata_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_13_W_UNION
 struct description   : EFUSE_13_W Register structure definition
                        Address Offset:0x08C Initial:0x00 Width:8
 register description : EFUSE预修调寄存器16。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob13_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第13个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_13_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_13_W_efuse_pdob13_w_START  (0)
#define COMMON_PMIC_EFUSE_13_W_efuse_pdob13_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_16_W_UNION
 struct description   : EFUSE_16_W Register structure definition
                        Address Offset:0x08D Initial:0x00 Width:8
 register description : EFUSE预修调寄存器16。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob16_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第16个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_16_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_16_W_efuse_pdob16_w_START  (0)
#define COMMON_PMIC_EFUSE_16_W_efuse_pdob16_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_17_W_UNION
 struct description   : EFUSE_17_W Register structure definition
                        Address Offset:0x08E Initial:0x00 Width:8
 register description : EFUSE预修调寄存器17。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob17_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第17个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_17_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_17_W_efuse_pdob17_w_START  (0)
#define COMMON_PMIC_EFUSE_17_W_efuse_pdob17_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_18_W_UNION
 struct description   : EFUSE_18_W Register structure definition
                        Address Offset:0x08F Initial:0x00 Width:8
 register description : EFUSE预修调寄存器18。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob18_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第18个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_18_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_18_W_efuse_pdob18_w_START  (0)
#define COMMON_PMIC_EFUSE_18_W_efuse_pdob18_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_19_W_UNION
 struct description   : EFUSE_19_W Register structure definition
                        Address Offset:0x090 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器19。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob19_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第19个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_19_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_19_W_efuse_pdob19_w_START  (0)
#define COMMON_PMIC_EFUSE_19_W_efuse_pdob19_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_20_W_UNION
 struct description   : EFUSE_20_W Register structure definition
                        Address Offset:0x091 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器20。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob20_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第20个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_20_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_20_W_efuse_pdob20_w_START  (0)
#define COMMON_PMIC_EFUSE_20_W_efuse_pdob20_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_21_W_UNION
 struct description   : EFUSE_21_W Register structure definition
                        Address Offset:0x092 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器21。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob21_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第21个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_21_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_21_W_efuse_pdob21_w_START  (0)
#define COMMON_PMIC_EFUSE_21_W_efuse_pdob21_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_22_W_UNION
 struct description   : EFUSE_22_W Register structure definition
                        Address Offset:0x093 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器22。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob22_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第22个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_22_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_22_W_efuse_pdob22_w_START  (0)
#define COMMON_PMIC_EFUSE_22_W_efuse_pdob22_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_23_W_UNION
 struct description   : EFUSE_23_W Register structure definition
                        Address Offset:0x094 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器23。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob23_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第23个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_23_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_23_W_efuse_pdob23_w_START  (0)
#define COMMON_PMIC_EFUSE_23_W_efuse_pdob23_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_24_W_UNION
 struct description   : EFUSE_24_W Register structure definition
                        Address Offset:0x095 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器24。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob24_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第24个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_24_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_24_W_efuse_pdob24_w_START  (0)
#define COMMON_PMIC_EFUSE_24_W_efuse_pdob24_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_25_W_UNION
 struct description   : EFUSE_25_W Register structure definition
                        Address Offset:0x096 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器25。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob25_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第25个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_25_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_25_W_efuse_pdob25_w_START  (0)
#define COMMON_PMIC_EFUSE_25_W_efuse_pdob25_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_26_W_UNION
 struct description   : EFUSE_26_W Register structure definition
                        Address Offset:0x097 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器26。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob26_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第26个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_26_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_26_W_efuse_pdob26_w_START  (0)
#define COMMON_PMIC_EFUSE_26_W_efuse_pdob26_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_27_W_UNION
 struct description   : EFUSE_27_W Register structure definition
                        Address Offset:0x098 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器27。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob27_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第27个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_27_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_27_W_efuse_pdob27_w_START  (0)
#define COMMON_PMIC_EFUSE_27_W_efuse_pdob27_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_28_W_UNION
 struct description   : EFUSE_28_W Register structure definition
                        Address Offset:0x099 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器28。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob28_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第28个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_28_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_28_W_efuse_pdob28_w_START  (0)
#define COMMON_PMIC_EFUSE_28_W_efuse_pdob28_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_29_W_UNION
 struct description   : EFUSE_29_W Register structure definition
                        Address Offset:0x09A Initial:0x00 Width:8
 register description : EFUSE预修调寄存器29。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob29_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第29个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_29_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_29_W_efuse_pdob29_w_START  (0)
#define COMMON_PMIC_EFUSE_29_W_efuse_pdob29_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_30_W_UNION
 struct description   : EFUSE_30_W Register structure definition
                        Address Offset:0x09B Initial:0x00 Width:8
 register description : EFUSE预修调寄存器30。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob30_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第30个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_30_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_30_W_efuse_pdob30_w_START  (0)
#define COMMON_PMIC_EFUSE_30_W_efuse_pdob30_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_31_W_UNION
 struct description   : EFUSE_31_W Register structure definition
                        Address Offset:0x09C Initial:0x00 Width:8
 register description : EFUSE预修调寄存器31。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob31_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第31个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_31_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_31_W_efuse_pdob31_w_START  (0)
#define COMMON_PMIC_EFUSE_31_W_efuse_pdob31_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_32_W_UNION
 struct description   : EFUSE_32_W Register structure definition
                        Address Offset:0x09D Initial:0x00 Width:8
 register description : EFUSE预修调寄存器32。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob32_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第32个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_32_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_32_W_efuse_pdob32_w_START  (0)
#define COMMON_PMIC_EFUSE_32_W_efuse_pdob32_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_33_W_UNION
 struct description   : EFUSE_33_W Register structure definition
                        Address Offset:0x09E Initial:0x00 Width:8
 register description : EFUSE预修调寄存器33。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob33_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第33个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_33_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_33_W_efuse_pdob33_w_START  (0)
#define COMMON_PMIC_EFUSE_33_W_efuse_pdob33_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_34_W_UNION
 struct description   : EFUSE_34_W Register structure definition
                        Address Offset:0x09F Initial:0x00 Width:8
 register description : EFUSE预修调寄存器34。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob34_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第34个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_34_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_34_W_efuse_pdob34_w_START  (0)
#define COMMON_PMIC_EFUSE_34_W_efuse_pdob34_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_35_W_UNION
 struct description   : EFUSE_35_W Register structure definition
                        Address Offset:0x0A0 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器35。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob35_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第35个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_35_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_35_W_efuse_pdob35_w_START  (0)
#define COMMON_PMIC_EFUSE_35_W_efuse_pdob35_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_36_W_UNION
 struct description   : EFUSE_36_W Register structure definition
                        Address Offset:0x0A1 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器36。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob36_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第36个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_36_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_36_W_efuse_pdob36_w_START  (0)
#define COMMON_PMIC_EFUSE_36_W_efuse_pdob36_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_37_W_UNION
 struct description   : EFUSE_37_W Register structure definition
                        Address Offset:0x0A2 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器37。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob37_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第37个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_37_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_37_W_efuse_pdob37_w_START  (0)
#define COMMON_PMIC_EFUSE_37_W_efuse_pdob37_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_38_W_UNION
 struct description   : EFUSE_38_W Register structure definition
                        Address Offset:0x0A3 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器38。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob38_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第38个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_38_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_38_W_efuse_pdob38_w_START  (0)
#define COMMON_PMIC_EFUSE_38_W_efuse_pdob38_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_39_W_UNION
 struct description   : EFUSE_39_W Register structure definition
                        Address Offset:0x0A4 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器39。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob39_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第39个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_39_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_39_W_efuse_pdob39_w_START  (0)
#define COMMON_PMIC_EFUSE_39_W_efuse_pdob39_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_40_W_UNION
 struct description   : EFUSE_40_W Register structure definition
                        Address Offset:0x0A5 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器40。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob40_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第40个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_40_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_40_W_efuse_pdob40_w_START  (0)
#define COMMON_PMIC_EFUSE_40_W_efuse_pdob40_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_41_W_UNION
 struct description   : EFUSE_41_W Register structure definition
                        Address Offset:0x0A6 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器41。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob41_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第41个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_41_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_41_W_efuse_pdob41_w_START  (0)
#define COMMON_PMIC_EFUSE_41_W_efuse_pdob41_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_42_W_UNION
 struct description   : EFUSE_42_W Register structure definition
                        Address Offset:0x0A7 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器42。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob42_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第42个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_42_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_42_W_efuse_pdob42_w_START  (0)
#define COMMON_PMIC_EFUSE_42_W_efuse_pdob42_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_43_W_UNION
 struct description   : EFUSE_43_W Register structure definition
                        Address Offset:0x0A8 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器43。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob43_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第43个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_43_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_43_W_efuse_pdob43_w_START  (0)
#define COMMON_PMIC_EFUSE_43_W_efuse_pdob43_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_44_W_UNION
 struct description   : EFUSE_44_W Register structure definition
                        Address Offset:0x0A9 Initial:0x00 Width:8
 register description : EFUSE预修调寄存器44。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob44_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第44个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_44_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_44_W_efuse_pdob44_w_START  (0)
#define COMMON_PMIC_EFUSE_44_W_efuse_pdob44_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_45_W_UNION
 struct description   : EFUSE_45_W Register structure definition
                        Address Offset:0x0AA Initial:0x00 Width:8
 register description : EFUSE预修调寄存器45。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob45_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第45个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_45_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_45_W_efuse_pdob45_w_START  (0)
#define COMMON_PMIC_EFUSE_45_W_efuse_pdob45_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_46_W_UNION
 struct description   : EFUSE_46_W Register structure definition
                        Address Offset:0x0AB Initial:0x00 Width:8
 register description : EFUSE预修调寄存器46。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob46_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第46个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_46_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_46_W_efuse_pdob46_w_START  (0)
#define COMMON_PMIC_EFUSE_46_W_efuse_pdob46_w_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_EFUSE_47_W_UNION
 struct description   : EFUSE_47_W Register structure definition
                        Address Offset:0x0AC Initial:0x00 Width:8
 register description : EFUSE预修调寄存器47。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  efuse_pdob47_w : 8;  /* bit[0-7]: 使能预修调模式后数模接口值受此寄存器控制，对应EFUSE第47个byte数据 */
    } reg;
} COMMON_PMIC_EFUSE_47_W_UNION;
#endif
#define COMMON_PMIC_EFUSE_47_W_efuse_pdob47_w_START  (0)
#define COMMON_PMIC_EFUSE_47_W_efuse_pdob47_w_END    (7)




/****************************************************************************
                     (2/6) PMU_IRQ_MASK
 ****************************************************************************/
/*****************************************************************************
 struct               : COMMON_PMIC_IRQ_OCP_MASK0_UNION
 struct description   : IRQ_OCP_MASK0 Register structure definition
                        Address Offset:0x000 Initial:0x00 Width:8
 register description : OCP中断屏蔽寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_b0_ocp_mk   : 1;  /* bit[0-0]: BUCK0输出过载中断屏蔽：
                                                          0：不屏蔽；
                                                          1：屏蔽。 */
        unsigned char  irq_b1_ocp_mk   : 1;  /* bit[1-1]: BUCK1输出过载中断屏蔽：
                                                          0：不屏蔽；
                                                          1：屏蔽。 */
        unsigned char  irq_b2_ocp_mk   : 1;  /* bit[2-2]: BUCK2输出过载中断屏蔽：
                                                          0：不屏蔽；
                                                          1：屏蔽。 */
        unsigned char  irq_b3_ocp_mk   : 1;  /* bit[3-3]: BUCK3输出过载中断屏蔽：
                                                          0：不屏蔽；
                                                          1：屏蔽。 */
        unsigned char  irq_pmuh_ocp_mk : 1;  /* bit[4-4]: PMUH输出过载中断屏蔽：
                                                          0：不屏蔽；
                                                          1：屏蔽。 */
        unsigned char  reserved        : 3;  /* bit[5-7]: reserved */
    } reg;
} COMMON_PMIC_IRQ_OCP_MASK0_UNION;
#endif
#define COMMON_PMIC_IRQ_OCP_MASK0_irq_b0_ocp_mk_START    (0)
#define COMMON_PMIC_IRQ_OCP_MASK0_irq_b0_ocp_mk_END      (0)
#define COMMON_PMIC_IRQ_OCP_MASK0_irq_b1_ocp_mk_START    (1)
#define COMMON_PMIC_IRQ_OCP_MASK0_irq_b1_ocp_mk_END      (1)
#define COMMON_PMIC_IRQ_OCP_MASK0_irq_b2_ocp_mk_START    (2)
#define COMMON_PMIC_IRQ_OCP_MASK0_irq_b2_ocp_mk_END      (2)
#define COMMON_PMIC_IRQ_OCP_MASK0_irq_b3_ocp_mk_START    (3)
#define COMMON_PMIC_IRQ_OCP_MASK0_irq_b3_ocp_mk_END      (3)
#define COMMON_PMIC_IRQ_OCP_MASK0_irq_pmuh_ocp_mk_START  (4)
#define COMMON_PMIC_IRQ_OCP_MASK0_irq_pmuh_ocp_mk_END    (4)


/*****************************************************************************
 struct               : COMMON_PMIC_IRQ_OCP_MASK1_UNION
 struct description   : IRQ_OCP_MASK1 Register structure definition
                        Address Offset:0x001 Initial:0x00 Width:8
 register description : OCP中断屏蔽寄存器1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_ldo1_ocp_mk : 1;  /* bit[0-0]: LDO1输出过载中断屏蔽：
                                                          0：不屏蔽；
                                                          1：屏蔽。 */
        unsigned char  irq_ldo2_ocp_mk : 1;  /* bit[1-1]: LDO2输出过载中断屏蔽：
                                                          0：不屏蔽；
                                                          1：屏蔽。 */
        unsigned char  irq_ldo3_ocp_mk : 1;  /* bit[2-2]: LDO3输出过载中断屏蔽：
                                                          0：不屏蔽；
                                                          1：屏蔽。 */
        unsigned char  irq_ldo4_ocp_mk : 1;  /* bit[3-3]: LDO4输出过载中断屏蔽：
                                                          0：不屏蔽；
                                                          1：屏蔽。 */
        unsigned char  irq_ldo5_ocp_mk : 1;  /* bit[4-4]: LDO5输出过载中断屏蔽：
                                                          0：不屏蔽；
                                                          1：屏蔽。 */
        unsigned char  irq_ldo6_ocp_mk : 1;  /* bit[5-5]: LDO6输出过载中断屏蔽：
                                                          0：不屏蔽；
                                                          1：屏蔽。 */
        unsigned char  irq_ldo7_ocp_mk : 1;  /* bit[6-6]: ldo7输出过载中断屏蔽：
                                                          0：不屏蔽；
                                                          1：屏蔽。 */
        unsigned char  irq_ldo8_ocp_mk : 1;  /* bit[7-7]: ldo8输出过载中断屏蔽：
                                                          0：不屏蔽；
                                                          1：屏蔽。 */
    } reg;
} COMMON_PMIC_IRQ_OCP_MASK1_UNION;
#endif
#define COMMON_PMIC_IRQ_OCP_MASK1_irq_ldo1_ocp_mk_START  (0)
#define COMMON_PMIC_IRQ_OCP_MASK1_irq_ldo1_ocp_mk_END    (0)
#define COMMON_PMIC_IRQ_OCP_MASK1_irq_ldo2_ocp_mk_START  (1)
#define COMMON_PMIC_IRQ_OCP_MASK1_irq_ldo2_ocp_mk_END    (1)
#define COMMON_PMIC_IRQ_OCP_MASK1_irq_ldo3_ocp_mk_START  (2)
#define COMMON_PMIC_IRQ_OCP_MASK1_irq_ldo3_ocp_mk_END    (2)
#define COMMON_PMIC_IRQ_OCP_MASK1_irq_ldo4_ocp_mk_START  (3)
#define COMMON_PMIC_IRQ_OCP_MASK1_irq_ldo4_ocp_mk_END    (3)
#define COMMON_PMIC_IRQ_OCP_MASK1_irq_ldo5_ocp_mk_START  (4)
#define COMMON_PMIC_IRQ_OCP_MASK1_irq_ldo5_ocp_mk_END    (4)
#define COMMON_PMIC_IRQ_OCP_MASK1_irq_ldo6_ocp_mk_START  (5)
#define COMMON_PMIC_IRQ_OCP_MASK1_irq_ldo6_ocp_mk_END    (5)
#define COMMON_PMIC_IRQ_OCP_MASK1_irq_ldo7_ocp_mk_START  (6)
#define COMMON_PMIC_IRQ_OCP_MASK1_irq_ldo7_ocp_mk_END    (6)
#define COMMON_PMIC_IRQ_OCP_MASK1_irq_ldo8_ocp_mk_START  (7)
#define COMMON_PMIC_IRQ_OCP_MASK1_irq_ldo8_ocp_mk_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_IRQ_SCP_MASK0_UNION
 struct description   : IRQ_SCP_MASK0 Register structure definition
                        Address Offset:0x002 Initial:0x00 Width:8
 register description : SCP中断屏蔽寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_b0_scp_mk : 1;  /* bit[0-0]: BUCK0输出短路中断屏蔽：
                                                        0：不屏蔽；
                                                        1：屏蔽。 */
        unsigned char  irq_b1_scp_mk : 1;  /* bit[1-1]: BUCK1输出短路中断屏蔽：
                                                        0：不屏蔽；
                                                        1：屏蔽。 */
        unsigned char  irq_b2_scp_mk : 1;  /* bit[2-2]: BUCK2输出短路中断屏蔽：
                                                        0：不屏蔽；
                                                        1：屏蔽。 */
        unsigned char  irq_b3_scp_mk : 1;  /* bit[3-3]: BUCK3输出短路中断屏蔽：
                                                        0：不屏蔽；
                                                        1：屏蔽。 */
        unsigned char  reserved      : 4;  /* bit[4-7]: reserved */
    } reg;
} COMMON_PMIC_IRQ_SCP_MASK0_UNION;
#endif
#define COMMON_PMIC_IRQ_SCP_MASK0_irq_b0_scp_mk_START  (0)
#define COMMON_PMIC_IRQ_SCP_MASK0_irq_b0_scp_mk_END    (0)
#define COMMON_PMIC_IRQ_SCP_MASK0_irq_b1_scp_mk_START  (1)
#define COMMON_PMIC_IRQ_SCP_MASK0_irq_b1_scp_mk_END    (1)
#define COMMON_PMIC_IRQ_SCP_MASK0_irq_b2_scp_mk_START  (2)
#define COMMON_PMIC_IRQ_SCP_MASK0_irq_b2_scp_mk_END    (2)
#define COMMON_PMIC_IRQ_SCP_MASK0_irq_b3_scp_mk_START  (3)
#define COMMON_PMIC_IRQ_SCP_MASK0_irq_b3_scp_mk_END    (3)


/*****************************************************************************
 struct               : COMMON_PMIC_IRQ_MASK_0_UNION
 struct description   : IRQ_MASK_0 Register structure definition
                        Address Offset:0x004 Initial:0x00 Width:8
 register description : IRQ_MASK0控制寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_thsd_otmp125_d120ur_mk : 1;  /* bit[0-0]: 中断mask，写1屏蔽。
                                                                     过温125°中断屏蔽:
                                                                     1'b0:不屏蔽
                                                                     1'b1:屏蔽 */
        unsigned char  irq_thsd_otmp140_d180ur_mk : 1;  /* bit[1-1]: 中断mask，写1屏蔽。
                                                                     过温140°中断屏蔽:
                                                                     1'b0:不屏蔽
                                                                     1'b1:屏蔽 */
        unsigned char  irq_vsys_pwroff_abs_mk     : 1;  /* bit[2-2]: 中断mask，写1屏蔽。
                                                                     绝对欠压中断屏蔽:
                                                                     1'b0:不屏蔽
                                                                     1'b1:屏蔽 */
        unsigned char  irq_vsys_ov_d200ur_mk      : 1;  /* bit[3-3]: 中断mask，写1屏蔽。
                                                                     系统过压中断屏蔽:
                                                                     1'b0:不屏蔽
                                                                     1'b1:屏蔽 */
        unsigned char  reserved                   : 4;  /* bit[4-7]: reserved */
    } reg;
} COMMON_PMIC_IRQ_MASK_0_UNION;
#endif
#define COMMON_PMIC_IRQ_MASK_0_irq_thsd_otmp125_d120ur_mk_START  (0)
#define COMMON_PMIC_IRQ_MASK_0_irq_thsd_otmp125_d120ur_mk_END    (0)
#define COMMON_PMIC_IRQ_MASK_0_irq_thsd_otmp140_d180ur_mk_START  (1)
#define COMMON_PMIC_IRQ_MASK_0_irq_thsd_otmp140_d180ur_mk_END    (1)
#define COMMON_PMIC_IRQ_MASK_0_irq_vsys_pwroff_abs_mk_START      (2)
#define COMMON_PMIC_IRQ_MASK_0_irq_vsys_pwroff_abs_mk_END        (2)
#define COMMON_PMIC_IRQ_MASK_0_irq_vsys_ov_d200ur_mk_START       (3)
#define COMMON_PMIC_IRQ_MASK_0_irq_vsys_ov_d200ur_mk_END         (3)




/****************************************************************************
                     (3/6) PMU_IRQ
 ****************************************************************************/
/*****************************************************************************
 struct               : COMMON_PMIC_IRQ_OCP0_UNION
 struct description   : IRQ_OCP0 Register structure definition
                        Address Offset:0x000 Initial:0x00 Width:8
 register description : OCP中断寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_b0_ocp   : 1;  /* bit[0-0]: BUCK0输出过载中断：
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  irq_b1_ocp   : 1;  /* bit[1-1]: BUCK1输出过载中断：
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  irq_b2_ocp   : 1;  /* bit[2-2]: BUCK2输出过载中断：
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  irq_b3_ocp   : 1;  /* bit[3-3]: BUCK3输出过载中断：
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  irq_pmuh_ocp : 1;  /* bit[4-4]: PMUH输出过载中断：
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  reserved     : 3;  /* bit[5-7]: reserved */
    } reg;
} COMMON_PMIC_IRQ_OCP0_UNION;
#endif
#define COMMON_PMIC_IRQ_OCP0_irq_b0_ocp_START    (0)
#define COMMON_PMIC_IRQ_OCP0_irq_b0_ocp_END      (0)
#define COMMON_PMIC_IRQ_OCP0_irq_b1_ocp_START    (1)
#define COMMON_PMIC_IRQ_OCP0_irq_b1_ocp_END      (1)
#define COMMON_PMIC_IRQ_OCP0_irq_b2_ocp_START    (2)
#define COMMON_PMIC_IRQ_OCP0_irq_b2_ocp_END      (2)
#define COMMON_PMIC_IRQ_OCP0_irq_b3_ocp_START    (3)
#define COMMON_PMIC_IRQ_OCP0_irq_b3_ocp_END      (3)
#define COMMON_PMIC_IRQ_OCP0_irq_pmuh_ocp_START  (4)
#define COMMON_PMIC_IRQ_OCP0_irq_pmuh_ocp_END    (4)


/*****************************************************************************
 struct               : COMMON_PMIC_IRQ_OCP1_UNION
 struct description   : IRQ_OCP1 Register structure definition
                        Address Offset:0x001 Initial:0x00 Width:8
 register description : OCP中断寄存器1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_ldo1_ocp : 1;  /* bit[0-0]: LDO1输出过载中断：
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  irq_ldo2_ocp : 1;  /* bit[1-1]: LDO2输出过载中断：
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  irq_ldo3_ocp : 1;  /* bit[2-2]: LDO3输出过载中断：
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  irq_ldo4_ocp : 1;  /* bit[3-3]: LDO4输出过载中断：
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  irq_ldo5_ocp : 1;  /* bit[4-4]: LDO5输出过载中断：
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  irq_ldo6_ocp : 1;  /* bit[5-5]: LDO6输出过载中断：
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  irq_ldo7_ocp : 1;  /* bit[6-6]: LDO7输出过载中断：
                                                       0：无中断；
                                                       1：有中断。 */
        unsigned char  irq_ldo8_ocp : 1;  /* bit[7-7]: LDO8输出过载中断：
                                                       0：无中断；
                                                       1：有中断。 */
    } reg;
} COMMON_PMIC_IRQ_OCP1_UNION;
#endif
#define COMMON_PMIC_IRQ_OCP1_irq_ldo1_ocp_START  (0)
#define COMMON_PMIC_IRQ_OCP1_irq_ldo1_ocp_END    (0)
#define COMMON_PMIC_IRQ_OCP1_irq_ldo2_ocp_START  (1)
#define COMMON_PMIC_IRQ_OCP1_irq_ldo2_ocp_END    (1)
#define COMMON_PMIC_IRQ_OCP1_irq_ldo3_ocp_START  (2)
#define COMMON_PMIC_IRQ_OCP1_irq_ldo3_ocp_END    (2)
#define COMMON_PMIC_IRQ_OCP1_irq_ldo4_ocp_START  (3)
#define COMMON_PMIC_IRQ_OCP1_irq_ldo4_ocp_END    (3)
#define COMMON_PMIC_IRQ_OCP1_irq_ldo5_ocp_START  (4)
#define COMMON_PMIC_IRQ_OCP1_irq_ldo5_ocp_END    (4)
#define COMMON_PMIC_IRQ_OCP1_irq_ldo6_ocp_START  (5)
#define COMMON_PMIC_IRQ_OCP1_irq_ldo6_ocp_END    (5)
#define COMMON_PMIC_IRQ_OCP1_irq_ldo7_ocp_START  (6)
#define COMMON_PMIC_IRQ_OCP1_irq_ldo7_ocp_END    (6)
#define COMMON_PMIC_IRQ_OCP1_irq_ldo8_ocp_START  (7)
#define COMMON_PMIC_IRQ_OCP1_irq_ldo8_ocp_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_IRQ_SCP0_UNION
 struct description   : IRQ_SCP0 Register structure definition
                        Address Offset:0x002 Initial:0x00 Width:8
 register description : SCP中断寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_b0_scp : 1;  /* bit[0-0]: BUCK0输出短路中断：
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  irq_b1_scp : 1;  /* bit[1-1]: BUCK1输出短路中断：
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  irq_b2_scp : 1;  /* bit[2-2]: BUCK2输出短路中断：
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  irq_b3_scp : 1;  /* bit[3-3]: BUCK3输出短路中断：
                                                     0：无中断；
                                                     1：有中断。 */
        unsigned char  reserved   : 4;  /* bit[4-7]: reserved */
    } reg;
} COMMON_PMIC_IRQ_SCP0_UNION;
#endif
#define COMMON_PMIC_IRQ_SCP0_irq_b0_scp_START  (0)
#define COMMON_PMIC_IRQ_SCP0_irq_b0_scp_END    (0)
#define COMMON_PMIC_IRQ_SCP0_irq_b1_scp_START  (1)
#define COMMON_PMIC_IRQ_SCP0_irq_b1_scp_END    (1)
#define COMMON_PMIC_IRQ_SCP0_irq_b2_scp_START  (2)
#define COMMON_PMIC_IRQ_SCP0_irq_b2_scp_END    (2)
#define COMMON_PMIC_IRQ_SCP0_irq_b3_scp_START  (3)
#define COMMON_PMIC_IRQ_SCP0_irq_b3_scp_END    (3)


/*****************************************************************************
 struct               : COMMON_PMIC_IRQ0_SYS_UNION
 struct description   : IRQ0_SYS Register structure definition
                        Address Offset:0x004 Initial:0x00 Width:8
 register description : 中断寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  irq_thsd_otmp125_d120ur : 1;  /* bit[0-0]: 过温（芯片温度超过设定的报警温度125）事件中断(上升沿去抖1ms)。
                                                                  0：无中断；
                                                                  1：有中断。 */
        unsigned char  irq_thsd_otmp140_d180ur : 1;  /* bit[1-1]: 过温（芯片温度超过设定的报警温度140）事件中断(上升沿去抖1ms)。
                                                                  0：无中断；
                                                                  1：有中断。 */
        unsigned char  irq_vsys_pwroff_abs     : 1;  /* bit[2-2]: 系统绝对欠压中断事件。
                                                                  0：无中断；
                                                                  1：有中断。 */
        unsigned char  irq_vsys_ov_d200ur      : 1;  /* bit[3-3]: 系统过压事件中断。
                                                                  0：无中断；
                                                                  1：有中断。 */
        unsigned char  reserved                : 4;  /* bit[4-7]: resserved */
    } reg;
} COMMON_PMIC_IRQ0_SYS_UNION;
#endif
#define COMMON_PMIC_IRQ0_SYS_irq_thsd_otmp125_d120ur_START  (0)
#define COMMON_PMIC_IRQ0_SYS_irq_thsd_otmp125_d120ur_END    (0)
#define COMMON_PMIC_IRQ0_SYS_irq_thsd_otmp140_d180ur_START  (1)
#define COMMON_PMIC_IRQ0_SYS_irq_thsd_otmp140_d180ur_END    (1)
#define COMMON_PMIC_IRQ0_SYS_irq_vsys_pwroff_abs_START      (2)
#define COMMON_PMIC_IRQ0_SYS_irq_vsys_pwroff_abs_END        (2)
#define COMMON_PMIC_IRQ0_SYS_irq_vsys_ov_d200ur_START       (3)
#define COMMON_PMIC_IRQ0_SYS_irq_vsys_ov_d200ur_END         (3)




/****************************************************************************
                     (4/6) NP_PMU_EVENT
 ****************************************************************************/
/*****************************************************************************
 struct               : COMMON_PMIC_NP_OCP0_UNION
 struct description   : NP_OCP0 Register structure definition
                        Address Offset:0x0000 Initial:0x00 Width:8
 register description : OCP事件记录寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b0_ocp   : 1;  /* bit[0]  : BUCK0输出过载事件记录：
                                                      0：未发生过该事件；
                                                      1：发生过该事件。 */
        unsigned char  np_b1_ocp   : 1;  /* bit[1]  : BUCK1输出过载事件记录：
                                                      0：未发生过该事件；
                                                      1：发生过该事件。 */
        unsigned char  np_b2_ocp   : 1;  /* bit[2]  : BUCK2输出过载事件记录：
                                                      0：未发生过该事件；
                                                      1：发生过该事件。 */
        unsigned char  np_b3_ocp   : 1;  /* bit[3]  : BUCK3输出过载事件记录：
                                                      0：未发生过该事件；
                                                      1：发生过该事件。 */
        unsigned char  np_pmuh_ocp : 1;  /* bit[4]  : PMUH输出过载事件记录：
                                                      0：未发生过该事件；
                                                      1：发生过该事件。 */
        unsigned char  reserved    : 3;  /* bit[5-7]: reserved */
    } reg;
} COMMON_PMIC_NP_OCP0_UNION;
#endif
#define COMMON_PMIC_NP_OCP0_np_b0_ocp_START    (0)
#define COMMON_PMIC_NP_OCP0_np_b0_ocp_END      (0)
#define COMMON_PMIC_NP_OCP0_np_b1_ocp_START    (1)
#define COMMON_PMIC_NP_OCP0_np_b1_ocp_END      (1)
#define COMMON_PMIC_NP_OCP0_np_b2_ocp_START    (2)
#define COMMON_PMIC_NP_OCP0_np_b2_ocp_END      (2)
#define COMMON_PMIC_NP_OCP0_np_b3_ocp_START    (3)
#define COMMON_PMIC_NP_OCP0_np_b3_ocp_END      (3)
#define COMMON_PMIC_NP_OCP0_np_pmuh_ocp_START  (4)
#define COMMON_PMIC_NP_OCP0_np_pmuh_ocp_END    (4)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_OCP1_UNION
 struct description   : NP_OCP1 Register structure definition
                        Address Offset:0x0001 Initial:0x00 Width:8
 register description : OCP事件记录寄存器1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo1_ocp : 1;  /* bit[0]: LDO1输出过载事件记录：
                                                    0：未发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ldo2_ocp : 1;  /* bit[1]: LDO2输出过载事件记录：
                                                    0：未发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ldo3_ocp : 1;  /* bit[2]: LDO3输出过载事件记录：
                                                    0：未发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ldo4_ocp : 1;  /* bit[3]: LDO4输出过载事件记录：
                                                    0：未发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ldo5_ocp : 1;  /* bit[4]: LDO5输出过载事件记录：
                                                    0：未发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ldo6_ocp : 1;  /* bit[5]: LDO6输出过载事件记录：
                                                    0：未发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ldo7_ocp : 1;  /* bit[6]: LDO7输出过载事件记录：
                                                    0：未发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_ldo8_ocp : 1;  /* bit[7]: LDO8输出过载事件记录：
                                                    0：未发生过该事件；
                                                    1：发生过该事件。 */
    } reg;
} COMMON_PMIC_NP_OCP1_UNION;
#endif
#define COMMON_PMIC_NP_OCP1_np_ldo1_ocp_START  (0)
#define COMMON_PMIC_NP_OCP1_np_ldo1_ocp_END    (0)
#define COMMON_PMIC_NP_OCP1_np_ldo2_ocp_START  (1)
#define COMMON_PMIC_NP_OCP1_np_ldo2_ocp_END    (1)
#define COMMON_PMIC_NP_OCP1_np_ldo3_ocp_START  (2)
#define COMMON_PMIC_NP_OCP1_np_ldo3_ocp_END    (2)
#define COMMON_PMIC_NP_OCP1_np_ldo4_ocp_START  (3)
#define COMMON_PMIC_NP_OCP1_np_ldo4_ocp_END    (3)
#define COMMON_PMIC_NP_OCP1_np_ldo5_ocp_START  (4)
#define COMMON_PMIC_NP_OCP1_np_ldo5_ocp_END    (4)
#define COMMON_PMIC_NP_OCP1_np_ldo6_ocp_START  (5)
#define COMMON_PMIC_NP_OCP1_np_ldo6_ocp_END    (5)
#define COMMON_PMIC_NP_OCP1_np_ldo7_ocp_START  (6)
#define COMMON_PMIC_NP_OCP1_np_ldo7_ocp_END    (6)
#define COMMON_PMIC_NP_OCP1_np_ldo8_ocp_START  (7)
#define COMMON_PMIC_NP_OCP1_np_ldo8_ocp_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_SCP0_UNION
 struct description   : NP_SCP0 Register structure definition
                        Address Offset:0x0002 Initial:0x00 Width:8
 register description : SCP事件记录寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b0_scp : 1;  /* bit[0]  : BUCK0输出短路事件记录：
                                                    0：未发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_b1_scp : 1;  /* bit[1]  : BUCK1输出短路事件记录：
                                                    0：未发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_b2_scp : 1;  /* bit[2]  : BUCK2输出短路事件记录：
                                                    0：未发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  np_b3_scp : 1;  /* bit[3]  : BUCK3输出短路事件记录：
                                                    0：未发生过该事件；
                                                    1：发生过该事件。 */
        unsigned char  reserved  : 4;  /* bit[4-7]: reserved */
    } reg;
} COMMON_PMIC_NP_SCP0_UNION;
#endif
#define COMMON_PMIC_NP_SCP0_np_b0_scp_START  (0)
#define COMMON_PMIC_NP_SCP0_np_b0_scp_END    (0)
#define COMMON_PMIC_NP_SCP0_np_b1_scp_START  (1)
#define COMMON_PMIC_NP_SCP0_np_b1_scp_END    (1)
#define COMMON_PMIC_NP_SCP0_np_b2_scp_START  (2)
#define COMMON_PMIC_NP_SCP0_np_b2_scp_END    (2)
#define COMMON_PMIC_NP_SCP0_np_b3_scp_START  (3)
#define COMMON_PMIC_NP_SCP0_np_b3_scp_END    (3)


/*****************************************************************************
 struct               : COMMON_PMIC_RAMP_EVENT0_UNION
 struct description   : RAMP_EVENT0 Register structure definition
                        Address Offset:0x0004 Initial:0x00 Width:8
 register description : ramp事件记录寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved_0     : 1;  /* bit[0]  : 保留。 */
        unsigned char  np_b2_ramp_chg : 1;  /* bit[1]  : BUCK2一次ramp流程没结束软件动态改变目标电压事件：
                                                         0：没有发生过该事件；
                                                         1：发生过该事件。 */
        unsigned char  np_b3_ramp_chg : 1;  /* bit[2]  : BUCK3一次ramp流程没结束软件动态改变目标电压事件：
                                                         0：ramp过程没有发生过该事件；
                                                         1：ramp过程发生过该事件。 */
        unsigned char  reserved_1     : 5;  /* bit[3-7]: 保留。 */
    } reg;
} COMMON_PMIC_RAMP_EVENT0_UNION;
#endif
#define COMMON_PMIC_RAMP_EVENT0_np_b2_ramp_chg_START  (1)
#define COMMON_PMIC_RAMP_EVENT0_np_b2_ramp_chg_END    (1)
#define COMMON_PMIC_RAMP_EVENT0_np_b3_ramp_chg_START  (2)
#define COMMON_PMIC_RAMP_EVENT0_np_b3_ramp_chg_END    (2)


/*****************************************************************************
 struct               : COMMON_PMIC_RAMP_EVENT1_UNION
 struct description   : RAMP_EVENT1 Register structure definition
                        Address Offset:0x0005 Initial:0x00 Width:8
 register description : ramp事件记录寄存器1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  reserved_0       : 1;  /* bit[0]  : 保留。 */
        unsigned char  np_b2_ramp_abnor : 1;  /* bit[1]  : ramp异常事件：RAMP调压时，BUCK2进入ECO。BUCK2的RAMP异常事件：
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  np_b3_ramp_abnor : 1;  /* bit[2]  : ramp异常事件：RAMP调压时，BUCK3进入ECO。BUCK3的RAMP异常事件：
                                                           0：没有发生过该事件；
                                                           1：发生过该事件。 */
        unsigned char  reserved_1       : 5;  /* bit[3-7]: 保留。 */
    } reg;
} COMMON_PMIC_RAMP_EVENT1_UNION;
#endif
#define COMMON_PMIC_RAMP_EVENT1_np_b2_ramp_abnor_START  (1)
#define COMMON_PMIC_RAMP_EVENT1_np_b2_ramp_abnor_END    (1)
#define COMMON_PMIC_RAMP_EVENT1_np_b3_ramp_abnor_START  (2)
#define COMMON_PMIC_RAMP_EVENT1_np_b3_ramp_abnor_END    (2)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_SYS_EVENT0_UNION
 struct description   : NP_SYS_EVENT0 Register structure definition
                        Address Offset:0x0006 Initial:0x40 Width:8
 register description : 系统异常事件寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_thsd_otmp125_d120ur   : 1;  /* bit[0]: 温度超过125度事件记录寄存器。
                                                                 0：未发生过该事件；
                                                                 1：发生过该事件。  */
        unsigned char  np_thsd_otmp140_d180ur   : 1;  /* bit[1]: 温度超过140度事件记录寄存器。
                                                                 0：未发生过该事件；
                                                                 1：发生过该事件。  */
        unsigned char  np_vsys_pwroff_abs_d20nr : 1;  /* bit[2]: 电压低于2.2V事件记录寄存器。
                                                                 0：未发生过该事件；
                                                                 1：发生过该事件。  */
        unsigned char  np_vsys_ov_d200ur        : 1;  /* bit[3]: 电压高于5.6V事件记录寄存器。
                                                                 0：未发生过该事件；
                                                                 1：发生过该事件。  */
        unsigned char  np_pmuh_short_f          : 1;  /* bit[4]: PMUH输出短路事件记录寄存器。
                                                                 0：没有发生过该事件；
                                                                 1：发生过该事件。 */
        unsigned char  np_pmud_short_f          : 1;  /* bit[5]: pmud输出短路事件记录寄存器。
                                                                 0：未发生过该事件；
                                                                 1：发生过该事件。  */
        unsigned char  np_core_io_vld_f         : 1;  /* bit[6]: core_io_vld拉低事件记录（VDDIO是否下电）。
                                                                 0：未发生过该事件；
                                                                 1：发生过该事件。 
                                                                 注：软件上电时清除该寄存器，或忽略该bit，并且不将其打印在异常log中(VSYS供电之后模拟侧送数字侧的复位解除，2ms复位展宽之后即可开始进行事件记录，core_io_vld在主PMU正常开机时才会拉高，且有5ms双沿滤抖，导致在开机之前会上报该事件记录) */
        unsigned char  np_hreset_n_d300uf       : 1;  /* bit[7]: HRESET热复位事件。
                                                                 0：无HRESET复位事件；
                                                                 1：有HRESET复位事件。
                                                                 注：未使用，产品不支持HRESET热复位功能。 */
    } reg;
} COMMON_PMIC_NP_SYS_EVENT0_UNION;
#endif
#define COMMON_PMIC_NP_SYS_EVENT0_np_thsd_otmp125_d120ur_START    (0)
#define COMMON_PMIC_NP_SYS_EVENT0_np_thsd_otmp125_d120ur_END      (0)
#define COMMON_PMIC_NP_SYS_EVENT0_np_thsd_otmp140_d180ur_START    (1)
#define COMMON_PMIC_NP_SYS_EVENT0_np_thsd_otmp140_d180ur_END      (1)
#define COMMON_PMIC_NP_SYS_EVENT0_np_vsys_pwroff_abs_d20nr_START  (2)
#define COMMON_PMIC_NP_SYS_EVENT0_np_vsys_pwroff_abs_d20nr_END    (2)
#define COMMON_PMIC_NP_SYS_EVENT0_np_vsys_ov_d200ur_START         (3)
#define COMMON_PMIC_NP_SYS_EVENT0_np_vsys_ov_d200ur_END           (3)
#define COMMON_PMIC_NP_SYS_EVENT0_np_pmuh_short_f_START           (4)
#define COMMON_PMIC_NP_SYS_EVENT0_np_pmuh_short_f_END             (4)
#define COMMON_PMIC_NP_SYS_EVENT0_np_pmud_short_f_START           (5)
#define COMMON_PMIC_NP_SYS_EVENT0_np_pmud_short_f_END             (5)
#define COMMON_PMIC_NP_SYS_EVENT0_np_core_io_vld_f_START          (6)
#define COMMON_PMIC_NP_SYS_EVENT0_np_core_io_vld_f_END            (6)
#define COMMON_PMIC_NP_SYS_EVENT0_np_hreset_n_d300uf_START        (7)
#define COMMON_PMIC_NP_SYS_EVENT0_np_hreset_n_d300uf_END          (7)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_SYS_EVENT1_UNION
 struct description   : NP_SYS_EVENT1 Register structure definition
                        Address Offset:0x0007 Initial:0x00 Width:8
 register description : 系统异常事件寄存器1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_pmu_en_off : 1;  /* bit[0]  : PMU_EN拉低触发关机事件记录寄存器。
                                                        0：未发生过该事件；
                                                        1：发生过该事件。  */
        unsigned char  reserved      : 7;  /* bit[1-7]: reserved */
    } reg;
} COMMON_PMIC_NP_SYS_EVENT1_UNION;
#endif
#define COMMON_PMIC_NP_SYS_EVENT1_np_pmu_en_off_START  (0)
#define COMMON_PMIC_NP_SYS_EVENT1_np_pmu_en_off_END    (0)




/****************************************************************************
                     (5/6) NP_PMU_CTRL
 ****************************************************************************/
/*****************************************************************************
 struct               : COMMON_PMIC_PMU_SOFT_RST_UNION
 struct description   : PMU_SOFT_RST Register structure definition
                        Address Offset:0x000 Initial:0x00 Width:8
 register description : PMU软复位寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  soft_rst_n : 8;  /* bit[0-7]: 软复位寄存器：对此寄存器写0x55后对下电域和下电寄存器进行软复位 */
    } reg;
} COMMON_PMIC_PMU_SOFT_RST_UNION;
#endif
#define COMMON_PMIC_PMU_SOFT_RST_soft_rst_n_START  (0)
#define COMMON_PMIC_PMU_SOFT_RST_soft_rst_n_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_PD_MASK_UNION
 struct description   : NP_PD_MASK Register structure definition
                        Address Offset:0x007 Initial:0x00 Width:8
 register description : 异常关机屏蔽寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_vsys_pwroff_abs_pd_mask : 1;  /* bit[0-0]: vsys小于2.0v时是否自动关机控制位。
                                                                     0：自动关机；
                                                                     1：不自动关机。
                                                                     注：寄存器需要将寄存器DEBUG_LOCK配置为8'h6C，此寄存器才能配置生效。读不受限。 */
        unsigned char  np_thsd_otmp140_pd_mask    : 1;  /* bit[1-1]: 温度超过140度时是否自动关机控制位。
                                                                     0：自动关机；
                                                                     1：不自动关机。
                                                                     注：寄存器需要将寄存器DEBUG_LOCK配置为8'h6C，此寄存器才能配置生效。读不受限。 */
        unsigned char  np_vsys_ov_pd_mask         : 1;  /* bit[2-2]: vsys过压时是否自动关机控制位。
                                                                     0：自动关机；
                                                                     1：不自动关机。
                                                                     注：寄存器需要将寄存器DEBUG_LOCK配置为8'h6C，此寄存器才能配置生效。读不受限。 */
        unsigned char  reserved                   : 5;  /* bit[3-7]: 保留 */
    } reg;
} COMMON_PMIC_NP_PD_MASK_UNION;
#endif
#define COMMON_PMIC_NP_PD_MASK_np_vsys_pwroff_abs_pd_mask_START  (0)
#define COMMON_PMIC_NP_PD_MASK_np_vsys_pwroff_abs_pd_mask_END    (0)
#define COMMON_PMIC_NP_PD_MASK_np_thsd_otmp140_pd_mask_START     (1)
#define COMMON_PMIC_NP_PD_MASK_np_thsd_otmp140_pd_mask_END       (1)
#define COMMON_PMIC_NP_PD_MASK_np_vsys_ov_pd_mask_START          (2)
#define COMMON_PMIC_NP_PD_MASK_np_vsys_ov_pd_mask_END            (2)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_PWRUP_DLY_CTRL_UNION
 struct description   : NP_PWRUP_DLY_CTRL Register structure definition
                        Address Offset:0x008 Initial:0x01 Width:8
 register description : 开机延时配置寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_abnor_mask_deb_sel : 2;  /* bit[0-1]: 开机过程中解除数模接口屏蔽的延时时间配置：
                                                                00：300us
                                                                01：360us
                                                                10：480us
                                                                11：960us
                                                                默认360us */
        unsigned char  reserved              : 6;  /* bit[2-7]: 保留 */
    } reg;
} COMMON_PMIC_NP_PWRUP_DLY_CTRL_UNION;
#endif
#define COMMON_PMIC_NP_PWRUP_DLY_CTRL_np_abnor_mask_deb_sel_START  (0)
#define COMMON_PMIC_NP_PWRUP_DLY_CTRL_np_abnor_mask_deb_sel_END    (1)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_PWRUP_DEB_CTRL_UNION
 struct description   : NP_PWRUP_DEB_CTRL Register structure definition
                        Address Offset:0x009 Initial:0x09 Width:8
 register description : 开机滤波档位控制
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_pmu_en_deb_sel : 3;  /* bit[0-2]: pmu_en_a2d_d20nf_ff2双沿滤波档位
                                                            000:30us
                                                            001:60us
                                                            010:90us
                                                            011:180us
                                                            100:240us
                                                            101:360us
                                                            110:480us
                                                            111:960us */
        unsigned char  np_en_pmu_en_deb  : 1;  /* bit[3-3]: pmu_en_a2d_d20nf_ff2双沿滤波使能
                                                            0：不使能
                                                            1：使能 */
        unsigned char  reserved          : 4;  /* bit[4-7]: 保留 */
    } reg;
} COMMON_PMIC_NP_PWRUP_DEB_CTRL_UNION;
#endif
#define COMMON_PMIC_NP_PWRUP_DEB_CTRL_np_pmu_en_deb_sel_START  (0)
#define COMMON_PMIC_NP_PWRUP_DEB_CTRL_np_pmu_en_deb_sel_END    (2)
#define COMMON_PMIC_NP_PWRUP_DEB_CTRL_np_en_pmu_en_deb_START   (3)
#define COMMON_PMIC_NP_PWRUP_DEB_CTRL_np_en_pmu_en_deb_END     (3)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_RC256K_CTRL_UNION
 struct description   : NP_RC256K_CTRL Register structure definition
                        Address Offset:0x00B Initial:0x00 Width:8
 register description : 256KHz时钟使能寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_rc_clk_en_n : 1;  /* bit[0-0]: RC 256KHz时钟使能控制信号：
                                                         1'b1：表示关闭
                                                         1'b0：表示使能
                                                         注：寄存器需要将寄存器DEBUG_LOCK配置为8'h6C。 */
        unsigned char  reserved       : 7;  /* bit[1-7]: reserved */
    } reg;
} COMMON_PMIC_NP_RC256K_CTRL_UNION;
#endif
#define COMMON_PMIC_NP_RC256K_CTRL_np_rc_clk_en_n_START  (0)
#define COMMON_PMIC_NP_RC256K_CTRL_np_rc_clk_en_n_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_DATA_IO_DS0_UNION
 struct description   : NP_DATA_IO_DS0 Register structure definition
                        Address Offset:0x011 Initial:0x05 Width:8
 register description : 管脚驱动能力配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_spmi_data_ds     : 2;  /* bit[0-1]: SPMI_DATA管脚驱动能力配置寄存器：
                                                              2'b00：4mA
                                                              2'b01：8mA
                                                              2'b10：12mA
                                                              2'b11：16mA */
        unsigned char  np_spmi_data_ds_sel : 1;  /* bit[2-2]: 管脚驱动能力的配置来源
                                                              0：使用EFUSE中烧写的驱动值
                                                              1：使用np_spmi_data_ds作为配置值 */
        unsigned char  reserved            : 5;  /* bit[3-7]: reserved */
    } reg;
} COMMON_PMIC_NP_DATA_IO_DS0_UNION;
#endif
#define COMMON_PMIC_NP_DATA_IO_DS0_np_spmi_data_ds_START      (0)
#define COMMON_PMIC_NP_DATA_IO_DS0_np_spmi_data_ds_END        (1)
#define COMMON_PMIC_NP_DATA_IO_DS0_np_spmi_data_ds_sel_START  (2)
#define COMMON_PMIC_NP_DATA_IO_DS0_np_spmi_data_ds_sel_END    (2)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_DATA_IO_DS1_UNION
 struct description   : NP_DATA_IO_DS1 Register structure definition
                        Address Offset:0x012 Initial:0x11 Width:8
 register description : 管脚驱动能力配置
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_pmu_irq_n_ds : 2;  /* bit[0-1]: PMU_IRQ_N管脚驱动能力配置寄存器：
                                                          2'b00：4mA
                                                          2'b01：8mA
                                                          2'b10：12mA
                                                          2'b11：16mA */
        unsigned char  reserved_0      : 2;  /* bit[2-3]: 保留。 */
        unsigned char  np_sys_rst_n_ds : 2;  /* bit[4-5]: SYS_RST_N管脚驱动能力配置寄存器：
                                                          2'b00：4mA
                                                          2'b01：8mA
                                                          2'b10：12mA
                                                          2'b11：16mA */
        unsigned char  reserved_1      : 2;  /* bit[6-7]: reserved */
    } reg;
} COMMON_PMIC_NP_DATA_IO_DS1_UNION;
#endif
#define COMMON_PMIC_NP_DATA_IO_DS1_np_pmu_irq_n_ds_START  (0)
#define COMMON_PMIC_NP_DATA_IO_DS1_np_pmu_irq_n_ds_END    (1)
#define COMMON_PMIC_NP_DATA_IO_DS1_np_sys_rst_n_ds_START  (4)
#define COMMON_PMIC_NP_DATA_IO_DS1_np_sys_rst_n_ds_END    (5)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_EFUSE_READ_SEL_UNION
 struct description   : NP_EFUSE_READ_SEL Register structure definition
                        Address Offset:0x013 Initial:0x00 Width:8
 register description : EFUSE回读选择寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_efuse_read_mux : 6;  /* bit[0-5]: EFUSE回读选择寄存器
                                                            EFUSE中烧写了64组数值，需先配置该寄存器选择其中一组，然后通过efuse_rdata回读对应的数值 */
        unsigned char  reserved          : 2;  /* bit[6-7]: reserved */
    } reg;
} COMMON_PMIC_NP_EFUSE_READ_SEL_UNION;
#endif
#define COMMON_PMIC_NP_EFUSE_READ_SEL_np_efuse_read_mux_START  (0)
#define COMMON_PMIC_NP_EFUSE_READ_SEL_np_efuse_read_mux_END    (5)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_ATEST_SEL_UNION
 struct description   : NP_ATEST_SEL Register structure definition
                        Address Offset:0x020 Initial:0x00 Width:8
 register description : 测试观测选通寄存器
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_atest_sel : 8;  /* bit[0-7]: 数字测试寄存器
                                                       选择输出到debug_test数模接口做观测的数字信号，当np_d2a_reserve0<7>为1时，模拟会将debug_test的值送到ATEST管脚做观测 */
    } reg;
} COMMON_PMIC_NP_ATEST_SEL_UNION;
#endif
#define COMMON_PMIC_NP_ATEST_SEL_np_atest_sel_START  (0)
#define COMMON_PMIC_NP_ATEST_SEL_np_atest_sel_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_SYS_CTRL0_UNION
 struct description   : NP_SYS_CTRL0 Register structure definition
                        Address Offset:0x021 Initial:0x06 Width:8
 register description : SYS_CTRL_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_vsys_pwroff_abs_set : 2;  /* bit[0-1]: vsys端低电压判断阈值电压调整，低于此电压立刻关机，不滤波（2.0V/2.1/2.2/2.3欠压档位软件可配） */
        unsigned char  np_vsys_ov_set         : 2;  /* bit[2-3]: vsys过压阈值调节
                                                                 5.5V/5.6V/5.7V/5.8V可配，默认5.6V */
        unsigned char  reserved               : 4;  /* bit[4-7]: reserved */
    } reg;
} COMMON_PMIC_NP_SYS_CTRL0_UNION;
#endif
#define COMMON_PMIC_NP_SYS_CTRL0_np_vsys_pwroff_abs_set_START  (0)
#define COMMON_PMIC_NP_SYS_CTRL0_np_vsys_pwroff_abs_set_END    (1)
#define COMMON_PMIC_NP_SYS_CTRL0_np_vsys_ov_set_START          (2)
#define COMMON_PMIC_NP_SYS_CTRL0_np_vsys_ov_set_END            (3)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_PMUD_CTRL0_UNION
 struct description   : NP_PMUD_CTRL0 Register structure definition
                        Address Offset:0x022 Initial:0x10 Width:8
 register description : PMUD非下电控制寄存器0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_pmud_switch_set : 2;  /* bit[0-1]: pmud 电源切换优化屏蔽寄存器，00默认不屏蔽 */
        unsigned char  np_pmud_res_sel    : 2;  /* bit[2-3]: PMUD检测电源（BUCK3）短路下电阈值。
                                                             00：1.8V；
                                                             01：1.7V；
                                                             10：1.75V；
                                                             11：1.85V。 */
        unsigned char  np_pmud_buck_en    : 1;  /* bit[4-4]: 使能BUCK域下的PMUD：
                                                             0：关闭；
                                                             1：使能；
                                                             注：只有使能对应寄存器，pmud_buck_en才会有时序输出，否则始终保持为0。 */
        unsigned char  np_pmud_vsys_ctrl  : 1;  /* bit[5-5]: 切换到buck3供电时，是否关闭vsys域的pmud：
                                                             0：关闭；
                                                             1：使能； */
        unsigned char  reserved           : 2;  /* bit[6-7]: 保留 */
    } reg;
} COMMON_PMIC_NP_PMUD_CTRL0_UNION;
#endif
#define COMMON_PMIC_NP_PMUD_CTRL0_np_pmud_switch_set_START  (0)
#define COMMON_PMIC_NP_PMUD_CTRL0_np_pmud_switch_set_END    (1)
#define COMMON_PMIC_NP_PMUD_CTRL0_np_pmud_res_sel_START     (2)
#define COMMON_PMIC_NP_PMUD_CTRL0_np_pmud_res_sel_END       (3)
#define COMMON_PMIC_NP_PMUD_CTRL0_np_pmud_buck_en_START     (4)
#define COMMON_PMIC_NP_PMUD_CTRL0_np_pmud_buck_en_END       (4)
#define COMMON_PMIC_NP_PMUD_CTRL0_np_pmud_vsys_ctrl_START   (5)
#define COMMON_PMIC_NP_PMUD_CTRL0_np_pmud_vsys_ctrl_END     (5)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_PMUD_CTRL1_UNION
 struct description   : NP_PMUD_CTRL1 Register structure definition
                        Address Offset:0x023 Initial:0x00 Width:8
 register description : PMUD非下电控制寄存器1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_pmud_ib_set : 4;  /* bit[0-3]: PMUD功耗配置 */
        unsigned char  reserved       : 4;  /* bit[4-7]: 保留 */
    } reg;
} COMMON_PMIC_NP_PMUD_CTRL1_UNION;
#endif
#define COMMON_PMIC_NP_PMUD_CTRL1_np_pmud_ib_set_START  (0)
#define COMMON_PMIC_NP_PMUD_CTRL1_np_pmud_ib_set_END    (3)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_BANDGAP_CTRL0_UNION
 struct description   : NP_BANDGAP_CTRL0 Register structure definition
                        Address Offset:0x025 Initial:0x3A Width:8
 register description : BANDGAP_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ref_reserve0 : 8;  /* bit[0-7]: <7:6>:备用
                                                          <5:0>基准buffer输出使能选择；
                                                          <5>: 0.7V buffer
                                                          <4>: 0.76V buffer
                                                          <3>：0.3V buffer
                                                          <2>: 0.6V buffer
                                                          <1>: 0.23V buffer
                                                          <0>: 0.15V buffer
                                                          0：不开buffer；
                                                          1：开启buffer； */
    } reg;
} COMMON_PMIC_NP_BANDGAP_CTRL0_UNION;
#endif
#define COMMON_PMIC_NP_BANDGAP_CTRL0_np_ref_reserve0_START  (0)
#define COMMON_PMIC_NP_BANDGAP_CTRL0_np_ref_reserve0_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_BANDGAP_CTRL1_UNION
 struct description   : NP_BANDGAP_CTRL1 Register structure definition
                        Address Offset:0x026 Initial:0x00 Width:8
 register description : BANDGAP_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ref_reserve1 : 8;  /* bit[0-7]: 基准预留非下电寄存器 */
    } reg;
} COMMON_PMIC_NP_BANDGAP_CTRL1_UNION;
#endif
#define COMMON_PMIC_NP_BANDGAP_CTRL1_np_ref_reserve1_START  (0)
#define COMMON_PMIC_NP_BANDGAP_CTRL1_np_ref_reserve1_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_BUCK2_CTRL0_UNION
 struct description   : NP_BUCK2_CTRL0 Register structure definition
                        Address Offset:0x050 Initial:0x78 Width:8
 register description : BUCK2_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b2_cot_rlx : 1;  /* bit[0-0]: COT下增大LX电阻使能，1使能，0不使能 */
        unsigned char  np_b2_adj_rlx : 4;  /* bit[1-4]: buck LX反馈滤波电阻调节（1111：电阻全不接入，0000：电阻全接入） */
        unsigned char  np_b2_adj_clx : 2;  /* bit[5-6]: buck LX反馈滤波电容调节
                                                        （11：电容全接入，00：电容全不接入） */
        unsigned char  reserved      : 1;  /* bit[7-7]: reserved */
    } reg;
} COMMON_PMIC_NP_BUCK2_CTRL0_UNION;
#endif
#define COMMON_PMIC_NP_BUCK2_CTRL0_np_b2_cot_rlx_START  (0)
#define COMMON_PMIC_NP_BUCK2_CTRL0_np_b2_cot_rlx_END    (0)
#define COMMON_PMIC_NP_BUCK2_CTRL0_np_b2_adj_rlx_START  (1)
#define COMMON_PMIC_NP_BUCK2_CTRL0_np_b2_adj_rlx_END    (4)
#define COMMON_PMIC_NP_BUCK2_CTRL0_np_b2_adj_clx_START  (5)
#define COMMON_PMIC_NP_BUCK2_CTRL0_np_b2_adj_clx_END    (6)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_BUCK2_CTRL1_UNION
 struct description   : NP_BUCK2_CTRL1 Register structure definition
                        Address Offset:0x051 Initial:0x14 Width:8
 register description : BUCK2_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b2_reg_ibias    : 1;  /* bit[0-0]: buck内部regulator电流调节（0:0.5uA，1:1uA） */
        unsigned char  np_b2_reg_en       : 1;  /* bit[1-1]: buck内部精度调整器使能信号。0：使能，1：不使能 */
        unsigned char  np_b2_reg_dr       : 3;  /* bit[2-4]: buck内部regulator电阻，用于调节regulator箝位精度范围 */
        unsigned char  np_b2_pulldn_pd_en : 1;  /* bit[5-5]: buck FB下拉功能使能配置； */
        unsigned char  np_b2_offres_sel   : 1;  /* bit[6-6]: 泄放电阻档位选择。0，小档位；1，大档位 */
        unsigned char  reserved           : 1;  /* bit[7-7]: 保留。 */
    } reg;
} COMMON_PMIC_NP_BUCK2_CTRL1_UNION;
#endif
#define COMMON_PMIC_NP_BUCK2_CTRL1_np_b2_reg_ibias_START     (0)
#define COMMON_PMIC_NP_BUCK2_CTRL1_np_b2_reg_ibias_END       (0)
#define COMMON_PMIC_NP_BUCK2_CTRL1_np_b2_reg_en_START        (1)
#define COMMON_PMIC_NP_BUCK2_CTRL1_np_b2_reg_en_END          (1)
#define COMMON_PMIC_NP_BUCK2_CTRL1_np_b2_reg_dr_START        (2)
#define COMMON_PMIC_NP_BUCK2_CTRL1_np_b2_reg_dr_END          (4)
#define COMMON_PMIC_NP_BUCK2_CTRL1_np_b2_pulldn_pd_en_START  (5)
#define COMMON_PMIC_NP_BUCK2_CTRL1_np_b2_pulldn_pd_en_END    (5)
#define COMMON_PMIC_NP_BUCK2_CTRL1_np_b2_offres_sel_START    (6)
#define COMMON_PMIC_NP_BUCK2_CTRL1_np_b2_offres_sel_END      (6)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_BUCK2_CTRL2_UNION
 struct description   : NP_BUCK2_CTRL2 Register structure definition
                        Address Offset:0x052 Initial:0x05 Width:8
 register description : BUCK2_配置寄存器_2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b2_fb_cap_sel : 1;  /* bit[0-0]: FB到VO之间增加电容，默认为1，增加，0为不增加 */
        unsigned char  np_b2_reg_op_c   : 1;  /* bit[1-1]: buck内部regulator OP输出电容，用于调节OP的slew-rate。 */
        unsigned char  np_b2_reg_r      : 2;  /* bit[2-3]: buck内部regulator电阻，用于调节regulator带宽 */
        unsigned char  reserved         : 4;  /* bit[4-7]: reserved */
    } reg;
} COMMON_PMIC_NP_BUCK2_CTRL2_UNION;
#endif
#define COMMON_PMIC_NP_BUCK2_CTRL2_np_b2_fb_cap_sel_START  (0)
#define COMMON_PMIC_NP_BUCK2_CTRL2_np_b2_fb_cap_sel_END    (0)
#define COMMON_PMIC_NP_BUCK2_CTRL2_np_b2_reg_op_c_START    (1)
#define COMMON_PMIC_NP_BUCK2_CTRL2_np_b2_reg_op_c_END      (1)
#define COMMON_PMIC_NP_BUCK2_CTRL2_np_b2_reg_r_START       (2)
#define COMMON_PMIC_NP_BUCK2_CTRL2_np_b2_reg_r_END         (3)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_BUCK3_CTRL0_UNION
 struct description   : NP_BUCK3_CTRL0 Register structure definition
                        Address Offset:0x060 Initial:0x78 Width:8
 register description : BUCK3_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b3_cot_rlx : 1;  /* bit[0-0]: COT下增大LX电阻使能，1使能，0不使能 */
        unsigned char  np_b3_adj_rlx : 4;  /* bit[1-4]: buck LX反馈滤波电阻调节（1111：电阻全不接入，0000：电阻全接入） */
        unsigned char  np_b3_adj_clx : 2;  /* bit[5-6]: buck LX反馈滤波电容调节
                                                        （11：电容全接入，00：电容全不接入） */
        unsigned char  reserved      : 1;  /* bit[7-7]: reserved */
    } reg;
} COMMON_PMIC_NP_BUCK3_CTRL0_UNION;
#endif
#define COMMON_PMIC_NP_BUCK3_CTRL0_np_b3_cot_rlx_START  (0)
#define COMMON_PMIC_NP_BUCK3_CTRL0_np_b3_cot_rlx_END    (0)
#define COMMON_PMIC_NP_BUCK3_CTRL0_np_b3_adj_rlx_START  (1)
#define COMMON_PMIC_NP_BUCK3_CTRL0_np_b3_adj_rlx_END    (4)
#define COMMON_PMIC_NP_BUCK3_CTRL0_np_b3_adj_clx_START  (5)
#define COMMON_PMIC_NP_BUCK3_CTRL0_np_b3_adj_clx_END    (6)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_BUCK3_CTRL1_UNION
 struct description   : NP_BUCK3_CTRL1 Register structure definition
                        Address Offset:0x061 Initial:0x14 Width:8
 register description : BUCK3_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b3_reg_ibias    : 1;  /* bit[0-0]: buck内部regulator电流调节（0:0.5uA，1:1uA） */
        unsigned char  np_b3_reg_en       : 1;  /* bit[1-1]: buck内部精度调整器使能信号。0：使能，1：不使能 */
        unsigned char  np_b3_reg_dr       : 3;  /* bit[2-4]: buck内部regulator电阻，用于调节regulator箝位精度范围 */
        unsigned char  np_b3_pulldn_pd_en : 1;  /* bit[5-5]: buck FB下拉功能使能配置； */
        unsigned char  np_b3_offres_sel   : 1;  /* bit[6-6]: 泄放电阻档位选择。00，小档位；11，大档位 */
        unsigned char  reserved           : 1;  /* bit[7-7]: 保留。 */
    } reg;
} COMMON_PMIC_NP_BUCK3_CTRL1_UNION;
#endif
#define COMMON_PMIC_NP_BUCK3_CTRL1_np_b3_reg_ibias_START     (0)
#define COMMON_PMIC_NP_BUCK3_CTRL1_np_b3_reg_ibias_END       (0)
#define COMMON_PMIC_NP_BUCK3_CTRL1_np_b3_reg_en_START        (1)
#define COMMON_PMIC_NP_BUCK3_CTRL1_np_b3_reg_en_END          (1)
#define COMMON_PMIC_NP_BUCK3_CTRL1_np_b3_reg_dr_START        (2)
#define COMMON_PMIC_NP_BUCK3_CTRL1_np_b3_reg_dr_END          (4)
#define COMMON_PMIC_NP_BUCK3_CTRL1_np_b3_pulldn_pd_en_START  (5)
#define COMMON_PMIC_NP_BUCK3_CTRL1_np_b3_pulldn_pd_en_END    (5)
#define COMMON_PMIC_NP_BUCK3_CTRL1_np_b3_offres_sel_START    (6)
#define COMMON_PMIC_NP_BUCK3_CTRL1_np_b3_offres_sel_END      (6)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_BUCK3_CTRL2_UNION
 struct description   : NP_BUCK3_CTRL2 Register structure definition
                        Address Offset:0x062 Initial:0x05 Width:8
 register description : BUCK3_配置寄存器_2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_b3_fb_cap_sel : 1;  /* bit[0-0]: FB到VO之间增加电容，默认为1，增加，0为不增加 */
        unsigned char  np_b3_reg_op_c   : 1;  /* bit[1-1]: buck内部regulator OP输出电容，用于调节OP的slew-rate。 */
        unsigned char  np_b3_reg_r      : 2;  /* bit[2-3]: buck内部regulator电阻，用于调节regulator带宽 */
        unsigned char  reserved         : 4;  /* bit[4-7]: reserved */
    } reg;
} COMMON_PMIC_NP_BUCK3_CTRL2_UNION;
#endif
#define COMMON_PMIC_NP_BUCK3_CTRL2_np_b3_fb_cap_sel_START  (0)
#define COMMON_PMIC_NP_BUCK3_CTRL2_np_b3_fb_cap_sel_END    (0)
#define COMMON_PMIC_NP_BUCK3_CTRL2_np_b3_reg_op_c_START    (1)
#define COMMON_PMIC_NP_BUCK3_CTRL2_np_b3_reg_op_c_END      (1)
#define COMMON_PMIC_NP_BUCK3_CTRL2_np_b3_reg_r_START       (2)
#define COMMON_PMIC_NP_BUCK3_CTRL2_np_b3_reg_r_END         (3)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_LDO_RESERVE0_UNION
 struct description   : NP_LDO_RESERVE0 Register structure definition
                        Address Offset:0x070 Initial:0x0F Width:8
 register description : LDO非下电配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo_reserve0 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} COMMON_PMIC_NP_LDO_RESERVE0_UNION;
#endif
#define COMMON_PMIC_NP_LDO_RESERVE0_np_ldo_reserve0_START  (0)
#define COMMON_PMIC_NP_LDO_RESERVE0_np_ldo_reserve0_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_LDO_RESERVE1_UNION
 struct description   : NP_LDO_RESERVE1 Register structure definition
                        Address Offset:0x071 Initial:0x0F Width:8
 register description : LDO非下电配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_ldo_reserve1 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} COMMON_PMIC_NP_LDO_RESERVE1_UNION;
#endif
#define COMMON_PMIC_NP_LDO_RESERVE1_np_ldo_reserve1_START  (0)
#define COMMON_PMIC_NP_LDO_RESERVE1_np_ldo_reserve1_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_D2A_RES0_UNION
 struct description   : NP_D2A_RES0 Register structure definition
                        Address Offset:0x080 Initial:0x17 Width:8
 register description : 非下电预留配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_d2a_reserve0 : 8;  /* bit[0-7]: <7>:debug_test加锁寄存器
                                                          <6:5>:备用寄存器
                                                          <4:0>:VSYS电压检测比较器开关，0表示关，1表示开
                                                          <4>:4.5V VSYS电压检测比较器使能
                                                          <3>:4.3V VSYS电压检测比较器使能
                                                          <2>:4V VSYS电压检测比较器使能
                                                          <1>:3.8V VSYS电压检测比较器使能
                                                          <0>:3.3V VSYS电压检测比较器使能 */
    } reg;
} COMMON_PMIC_NP_D2A_RES0_UNION;
#endif
#define COMMON_PMIC_NP_D2A_RES0_np_d2a_reserve0_START  (0)
#define COMMON_PMIC_NP_D2A_RES0_np_d2a_reserve0_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_D2A_RES1_UNION
 struct description   : NP_D2A_RES1 Register structure definition
                        Address Offset:0x081 Initial:0x00 Width:8
 register description : 非下电预留配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_d2a_reserve1 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} COMMON_PMIC_NP_D2A_RES1_UNION;
#endif
#define COMMON_PMIC_NP_D2A_RES1_np_d2a_reserve1_START  (0)
#define COMMON_PMIC_NP_D2A_RES1_np_d2a_reserve1_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_D2A_RES2_UNION
 struct description   : NP_D2A_RES2 Register structure definition
                        Address Offset:0x082 Initial:0x00 Width:8
 register description : 非下电预留配置寄存器_2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_d2a_reserve2 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} COMMON_PMIC_NP_D2A_RES2_UNION;
#endif
#define COMMON_PMIC_NP_D2A_RES2_np_d2a_reserve2_START  (0)
#define COMMON_PMIC_NP_D2A_RES2_np_d2a_reserve2_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_D2A_RES3_UNION
 struct description   : NP_D2A_RES3 Register structure definition
                        Address Offset:0x083 Initial:0x00 Width:8
 register description : 非下电预留配置寄存器_3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_d2a_reserve3 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} COMMON_PMIC_NP_D2A_RES3_UNION;
#endif
#define COMMON_PMIC_NP_D2A_RES3_np_d2a_reserve3_START  (0)
#define COMMON_PMIC_NP_D2A_RES3_np_d2a_reserve3_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_D2A_RES4_UNION
 struct description   : NP_D2A_RES4 Register structure definition
                        Address Offset:0x084 Initial:0x0F Width:8
 register description : 非下电预留配置寄存器_4
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_d2a_reserve4 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} COMMON_PMIC_NP_D2A_RES4_UNION;
#endif
#define COMMON_PMIC_NP_D2A_RES4_np_d2a_reserve4_START  (0)
#define COMMON_PMIC_NP_D2A_RES4_np_d2a_reserve4_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_DEBUG_LOCK_UNION
 struct description   : DEBUG_LOCK Register structure definition
                        Address Offset:0x090 Initial:0x00 Width:8
 register description : debug寄存器写屏蔽控制寄存器。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_debug_lock : 8;  /* bit[0-7]: 非下电区加锁寄存器，只有当np_debug_lock写为8'h6C的时候，被写保护的寄存器才被软件写入 */
    } reg;
} COMMON_PMIC_DEBUG_LOCK_UNION;
#endif
#define COMMON_PMIC_DEBUG_LOCK_np_debug_lock_START  (0)
#define COMMON_PMIC_DEBUG_LOCK_np_debug_lock_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_SYS_DEBUG0_UNION
 struct description   : SYS_DEBUG0 Register structure definition
                        Address Offset:0x091 Initial:0x00 Width:8
 register description : 数字系统debug预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_sys_debug0 : 8;  /* bit[0-7]: 数字系统debug预留寄存器。
                                                        该寄存器写入0x7C，数字debug功能打开；写入其他值，数字debug功能关闭。
                                                        注：寄存器需要将寄存器DEBUG_LOCK配置为8'h6C，此寄存器才能配置生效。读不受限。 */
    } reg;
} COMMON_PMIC_SYS_DEBUG0_UNION;
#endif
#define COMMON_PMIC_SYS_DEBUG0_np_sys_debug0_START  (0)
#define COMMON_PMIC_SYS_DEBUG0_np_sys_debug0_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_SYS_DEBUG1_UNION
 struct description   : SYS_DEBUG1 Register structure definition
                        Address Offset:0x092 Initial:0x00 Width:8
 register description : 数字系统debug预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_sys_debug1 : 8;  /* bit[0-7]: 数字系统debug预留寄存器。
                                                        该寄存器写入不同值可将数模接口或者数字内部的不同信号通过PMU_IRQ_N管脚引出观测。配置此寄存器前需先配置np_sys_debug0寄存器打开数字debug功能。
                                                        注：寄存器需要将寄存器DEBUG_LOCK配置为8'h6C，此寄存器才能配置生效。读不受限。 */
    } reg;
} COMMON_PMIC_SYS_DEBUG1_UNION;
#endif
#define COMMON_PMIC_SYS_DEBUG1_np_sys_debug1_START  (0)
#define COMMON_PMIC_SYS_DEBUG1_np_sys_debug1_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_HRST_REG0_UNION
 struct description   : NP_HRST_REG0 Register structure definition
                        Address Offset:0x093 Initial:0x00 Width:8
 register description : 软件预留寄存器0。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg0 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} COMMON_PMIC_NP_HRST_REG0_UNION;
#endif
#define COMMON_PMIC_NP_HRST_REG0_np_hrst_reg0_START  (0)
#define COMMON_PMIC_NP_HRST_REG0_np_hrst_reg0_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_HRST_REG1_UNION
 struct description   : NP_HRST_REG1 Register structure definition
                        Address Offset:0x094 Initial:0x00 Width:8
 register description : 软件预留寄存器1。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg1 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} COMMON_PMIC_NP_HRST_REG1_UNION;
#endif
#define COMMON_PMIC_NP_HRST_REG1_np_hrst_reg1_START  (0)
#define COMMON_PMIC_NP_HRST_REG1_np_hrst_reg1_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_HRST_REG2_UNION
 struct description   : NP_HRST_REG2 Register structure definition
                        Address Offset:0x095 Initial:0x00 Width:8
 register description : 软件预留寄存器2。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg2 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} COMMON_PMIC_NP_HRST_REG2_UNION;
#endif
#define COMMON_PMIC_NP_HRST_REG2_np_hrst_reg2_START  (0)
#define COMMON_PMIC_NP_HRST_REG2_np_hrst_reg2_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_NP_HRST_REG3_UNION
 struct description   : NP_HRST_REG3 Register structure definition
                        Address Offset:0x096 Initial:0x00 Width:8
 register description : 软件预留寄存器3。
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  np_hrst_reg3 : 8;  /* bit[0-7]: 写入值，不会被下电状态机复位；读返回上次写入值，作为热复位前信息记录寄存器。 */
    } reg;
} COMMON_PMIC_NP_HRST_REG3_UNION;
#endif
#define COMMON_PMIC_NP_HRST_REG3_np_hrst_reg3_START  (0)
#define COMMON_PMIC_NP_HRST_REG3_np_hrst_reg3_END    (7)




/****************************************************************************
                     (6/6) PMU_CTRLB
 ****************************************************************************/
/*****************************************************************************
 struct               : COMMON_PMIC_BANDGAP_CFG0_UNION
 struct description   : BANDGAP_CFG0 Register structure definition
                        Address Offset:0x000 Initial:0x01 Width:8
 register description : BANDGAP_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ref_ibias_sel    : 1;  /* bit[0-0]: 正常模式基准电流选择
                                                           0为正常模式小电流 ，1为正常模式大电流 */
        unsigned char  ref_eco_shield   : 1;  /* bit[1-1]: 基准eco屏蔽信号：0屏蔽eco，1不屏蔽eco */
        unsigned char  ref_eco_en       : 1;  /* bit[2-2]: 基准低功耗使能信号；
                                                           0：normal模式；
                                                           1：eco模式； */
        unsigned char  ref_chop_sel     : 1;  /* bit[3-3]: 0:默认BG有chop；
                                                           1:不使能BG的chop功能； */
        unsigned char  ref_chop_clk_sel : 2;  /* bit[4-5]: 基准chopper时钟频率选择
                                                           00:128k
                                                           01:64k
                                                           1X：32k */
        unsigned char  ref_bg_test      : 1;  /* bit[6-6]: vbg测试通道选择；
                                                           0：通道关闭；
                                                           1：通道开启； */
        unsigned char  reserved         : 1;  /* bit[7-7]: reserved */
    } reg;
} COMMON_PMIC_BANDGAP_CFG0_UNION;
#endif
#define COMMON_PMIC_BANDGAP_CFG0_ref_ibias_sel_START     (0)
#define COMMON_PMIC_BANDGAP_CFG0_ref_ibias_sel_END       (0)
#define COMMON_PMIC_BANDGAP_CFG0_ref_eco_shield_START    (1)
#define COMMON_PMIC_BANDGAP_CFG0_ref_eco_shield_END      (1)
#define COMMON_PMIC_BANDGAP_CFG0_ref_eco_en_START        (2)
#define COMMON_PMIC_BANDGAP_CFG0_ref_eco_en_END          (2)
#define COMMON_PMIC_BANDGAP_CFG0_ref_chop_sel_START      (3)
#define COMMON_PMIC_BANDGAP_CFG0_ref_chop_sel_END        (3)
#define COMMON_PMIC_BANDGAP_CFG0_ref_chop_clk_sel_START  (4)
#define COMMON_PMIC_BANDGAP_CFG0_ref_chop_clk_sel_END    (5)
#define COMMON_PMIC_BANDGAP_CFG0_ref_bg_test_START       (6)
#define COMMON_PMIC_BANDGAP_CFG0_ref_bg_test_END         (6)


/*****************************************************************************
 struct               : COMMON_PMIC_BANDGAP_CFG1_UNION
 struct description   : BANDGAP_CFG1 Register structure definition
                        Address Offset:0x001 Initial:0x00 Width:8
 register description : BANDGAP_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ref_ibias_trim_en : 2;  /* bit[0-1]: 基准电流Trim使能信号 */
        unsigned char  reserved          : 6;  /* bit[2-7]: reserved */
    } reg;
} COMMON_PMIC_BANDGAP_CFG1_UNION;
#endif
#define COMMON_PMIC_BANDGAP_CFG1_ref_ibias_trim_en_START  (0)
#define COMMON_PMIC_BANDGAP_CFG1_ref_ibias_trim_en_END    (1)


/*****************************************************************************
 struct               : COMMON_PMIC_BANDGAP_CFG2_UNION
 struct description   : BANDGAP_CFG2 Register structure definition
                        Address Offset:0x002 Initial:0x00 Width:8
 register description : BANDGAP_配置寄存器_2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ref_reserve0 : 8;  /* bit[0-7]: 基准备用寄存器 */
    } reg;
} COMMON_PMIC_BANDGAP_CFG2_UNION;
#endif
#define COMMON_PMIC_BANDGAP_CFG2_ref_reserve0_START  (0)
#define COMMON_PMIC_BANDGAP_CFG2_ref_reserve0_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BANDGAP_CFG3_UNION
 struct description   : BANDGAP_CFG3 Register structure definition
                        Address Offset:0x003 Initial:0x00 Width:8
 register description : BANDGAP_配置寄存器_3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ref_reserve1 : 8;  /* bit[0-7]: <7：5>预留；
                                                       <4>PTAT电压输出使能：0不使能，1使能；
                                                       <3>过温保护整体档位调节:0默认,1下调5℃；
                                                       <2>VPTAT电压与VBG trim码绑定配置:0绑定,1不绑定；
                                                       <1>140℃过温保护向下微调10℃；
                                                       <0>125℃和140℃过温增加5℃； */
    } reg;
} COMMON_PMIC_BANDGAP_CFG3_UNION;
#endif
#define COMMON_PMIC_BANDGAP_CFG3_ref_reserve1_START  (0)
#define COMMON_PMIC_BANDGAP_CFG3_ref_reserve1_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BANDGAP_CFG4_UNION
 struct description   : BANDGAP_CFG4 Register structure definition
                        Address Offset:0x004 Initial:0x00 Width:8
 register description : BANDGAP_配置寄存器_4
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ref_reserve2 : 8;  /* bit[0-7]: <7>升压buffer偏置电流设置：0默认电流，1增加偏置电流；
                                                       <6>升压buffer chopper使能信号：0使能chopper，1不使能；
                                                       <5:0>基准电流温漂电阻调节寄存器； */
    } reg;
} COMMON_PMIC_BANDGAP_CFG4_UNION;
#endif
#define COMMON_PMIC_BANDGAP_CFG4_ref_reserve2_START  (0)
#define COMMON_PMIC_BANDGAP_CFG4_ref_reserve2_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BANDGAP_CFG5_UNION
 struct description   : BANDGAP_CFG5 Register structure definition
                        Address Offset:0x005 Initial:0x00 Width:8
 register description : BANDGAP_配置寄存器_5
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ref_reserve3 : 8;  /* bit[0-7]: 基准备用寄存器 */
    } reg;
} COMMON_PMIC_BANDGAP_CFG5_UNION;
#endif
#define COMMON_PMIC_BANDGAP_CFG5_ref_reserve3_START  (0)
#define COMMON_PMIC_BANDGAP_CFG5_ref_reserve3_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_OSC_9M6_CFG0_UNION
 struct description   : OSC_9M6_CFG0 Register structure definition
                        Address Offset:0x00A Initial:0x00 Width:8
 register description : OSC_9M6_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  osc_9m6_sel : 4;  /* bit[0-3]: osc_9m6控制寄存器 */
        unsigned char  reserved    : 4;  /* bit[4-7]: reserved */
    } reg;
} COMMON_PMIC_OSC_9M6_CFG0_UNION;
#endif
#define COMMON_PMIC_OSC_9M6_CFG0_osc_9m6_sel_START  (0)
#define COMMON_PMIC_OSC_9M6_CFG0_osc_9m6_sel_END    (3)


/*****************************************************************************
 struct               : COMMON_PMIC_SYS_CTRL_CFG0_UNION
 struct description   : SYS_CTRL_CFG0 Register structure definition
                        Address Offset:0x00B Initial:0x00 Width:8
 register description : SYS_CTRL_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sys_ctrl_reserve0 : 8;  /* bit[0-7]: 系统控制模块预留寄存器 */
    } reg;
} COMMON_PMIC_SYS_CTRL_CFG0_UNION;
#endif
#define COMMON_PMIC_SYS_CTRL_CFG0_sys_ctrl_reserve0_START  (0)
#define COMMON_PMIC_SYS_CTRL_CFG0_sys_ctrl_reserve0_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_SYS_CTRL_CFG1_UNION
 struct description   : SYS_CTRL_CFG1 Register structure definition
                        Address Offset:0x00C Initial:0x00 Width:8
 register description : SYS_CTRL_配置寄存器_2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  sys_ctrl_reserve1 : 8;  /* bit[0-7]: 系统控制模块预留寄存器 */
    } reg;
} COMMON_PMIC_SYS_CTRL_CFG1_UNION;
#endif
#define COMMON_PMIC_SYS_CTRL_CFG1_sys_ctrl_reserve1_START  (0)
#define COMMON_PMIC_SYS_CTRL_CFG1_sys_ctrl_reserve1_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK0_CFG0_UNION
 struct description   : BUCK0_CFG0 Register structure definition
                        Address Offset:0x010 Initial:0x3C Width:8
 register description : BUCK0_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_adj_rlx : 4;  /* bit[0-3]: buck LX反馈滤波电阻调节（1111：电阻全不接入，0000：电阻全接入） */
        unsigned char  b0_adj_clx : 2;  /* bit[4-5]: buck LX反馈滤波电容调节
                                                     （11：电容全接入，00：电容全不接入） */
        unsigned char  reserved   : 2;  /* bit[6-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK0_CFG0_UNION;
#endif
#define COMMON_PMIC_BUCK0_CFG0_b0_adj_rlx_START  (0)
#define COMMON_PMIC_BUCK0_CFG0_b0_adj_rlx_END    (3)
#define COMMON_PMIC_BUCK0_CFG0_b0_adj_clx_START  (4)
#define COMMON_PMIC_BUCK0_CFG0_b0_adj_clx_END    (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK0_CFG1_UNION
 struct description   : BUCK0_CFG1 Register structure definition
                        Address Offset:0x011 Initial:0x18 Width:8
 register description : BUCK0_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_dmd_blanktime_sel : 1;  /* bit[0-0]: dmd屏蔽时间选择 */
        unsigned char  b0_cot_rlx           : 1;  /* bit[1-1]: COT下增大LX电阻使能，1使能，0不使能 */
        unsigned char  b0_cmp_ibias         : 4;  /* bit[2-5]: buck <0>比较器偏置电流调节,不受eco控制（0~1增大）
                                                                buck<3:1> 比较器偏置电流调节，受eco控制（000~111增大） */
        unsigned char  reserved             : 2;  /* bit[6-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK0_CFG1_UNION;
#endif
#define COMMON_PMIC_BUCK0_CFG1_b0_dmd_blanktime_sel_START  (0)
#define COMMON_PMIC_BUCK0_CFG1_b0_dmd_blanktime_sel_END    (0)
#define COMMON_PMIC_BUCK0_CFG1_b0_cot_rlx_START            (1)
#define COMMON_PMIC_BUCK0_CFG1_b0_cot_rlx_END              (1)
#define COMMON_PMIC_BUCK0_CFG1_b0_cmp_ibias_START          (2)
#define COMMON_PMIC_BUCK0_CFG1_b0_cmp_ibias_END            (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK0_CFG2_UNION
 struct description   : BUCK0_CFG2 Register structure definition
                        Address Offset:0x012 Initial:0x33 Width:8
 register description : BUCK0_配置寄存器_2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_dmd_sel_eco : 4;  /* bit[0-3]: buck eco模式下dmd点选择（000~111增大） */
        unsigned char  b0_dmd_sel     : 4;  /* bit[4-7]: 保留
                                                         <2:0>buck dmd点选择（000~111增大） */
    } reg;
} COMMON_PMIC_BUCK0_CFG2_UNION;
#endif
#define COMMON_PMIC_BUCK0_CFG2_b0_dmd_sel_eco_START  (0)
#define COMMON_PMIC_BUCK0_CFG2_b0_dmd_sel_eco_END    (3)
#define COMMON_PMIC_BUCK0_CFG2_b0_dmd_sel_START      (4)
#define COMMON_PMIC_BUCK0_CFG2_b0_dmd_sel_END        (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK0_CFG3_UNION
 struct description   : BUCK0_CFG3 Register structure definition
                        Address Offset:0x013 Initial:0x4A Width:8
 register description : BUCK0_配置寄存器_3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_ea_clp_eco_dis : 1;  /* bit[0-0]: ea输出是否增加对地电容。
                                                            0，不增加；1，增加 */
        unsigned char  b0_dt_sel         : 2;  /* bit[1-2]: <1> buck 死区时间调节。(0：不额外延迟，1：额外延迟5ns）
                                                            <0> 保留 */
        unsigned char  b0_dmd_type_sel   : 1;  /* bit[3-3]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b0_dmd_ton        : 3;  /* bit[4-6]: buck发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b0_dmd_shield_ton : 1;  /* bit[7-7]: ccm进dcm时的dmd计数个数。0,4个；1,1个 */
    } reg;
} COMMON_PMIC_BUCK0_CFG3_UNION;
#endif
#define COMMON_PMIC_BUCK0_CFG3_b0_ea_clp_eco_dis_START  (0)
#define COMMON_PMIC_BUCK0_CFG3_b0_ea_clp_eco_dis_END    (0)
#define COMMON_PMIC_BUCK0_CFG3_b0_dt_sel_START          (1)
#define COMMON_PMIC_BUCK0_CFG3_b0_dt_sel_END            (2)
#define COMMON_PMIC_BUCK0_CFG3_b0_dmd_type_sel_START    (3)
#define COMMON_PMIC_BUCK0_CFG3_b0_dmd_type_sel_END      (3)
#define COMMON_PMIC_BUCK0_CFG3_b0_dmd_ton_START         (4)
#define COMMON_PMIC_BUCK0_CFG3_b0_dmd_ton_END           (6)
#define COMMON_PMIC_BUCK0_CFG3_b0_dmd_shield_ton_START  (7)
#define COMMON_PMIC_BUCK0_CFG3_b0_dmd_shield_ton_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK0_CFG4_UNION
 struct description   : BUCK0_CFG4 Register structure definition
                        Address Offset:0x014 Initial:0x02 Width:8
 register description : BUCK0_配置寄存器_4
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_fix_ton    : 1;  /* bit[0-0]: 正常模式下dmd是否开始分时开关。0，开启；1，不开启 */
        unsigned char  b0_fb_cap_sel : 1;  /* bit[1-1]: FB到VO之间增加电容，默认为1，增加，0为不增加 */
        unsigned char  b0_eco_ibias  : 1;  /* bit[2-2]: ibias在eco下整体减半使能。0，使能；1，不使能 */
        unsigned char  b0_ea_ibias   : 1;  /* bit[3-3]: ea偏置电流选择。0，eabias buffer产生；1，ibias */
        unsigned char  b0_ea_eco_dis : 1;  /* bit[4-4]: 低输出下是否增加环路补偿电阻。0，增加；1，不增加 */
        unsigned char  reserved      : 3;  /* bit[5-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK0_CFG4_UNION;
#endif
#define COMMON_PMIC_BUCK0_CFG4_b0_fix_ton_START     (0)
#define COMMON_PMIC_BUCK0_CFG4_b0_fix_ton_END       (0)
#define COMMON_PMIC_BUCK0_CFG4_b0_fb_cap_sel_START  (1)
#define COMMON_PMIC_BUCK0_CFG4_b0_fb_cap_sel_END    (1)
#define COMMON_PMIC_BUCK0_CFG4_b0_eco_ibias_START   (2)
#define COMMON_PMIC_BUCK0_CFG4_b0_eco_ibias_END     (2)
#define COMMON_PMIC_BUCK0_CFG4_b0_ea_ibias_START    (3)
#define COMMON_PMIC_BUCK0_CFG4_b0_ea_ibias_END      (3)
#define COMMON_PMIC_BUCK0_CFG4_b0_ea_eco_dis_START  (4)
#define COMMON_PMIC_BUCK0_CFG4_b0_ea_eco_dis_END    (4)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK0_CFG5_UNION
 struct description   : BUCK0_CFG5 Register structure definition
                        Address Offset:0x015 Initial:0x12 Width:8
 register description : BUCK0_配置寄存器_5
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_min_ton        : 3;  /* bit[0-2]: buck最小导通时间 */
        unsigned char  b0_lx_dt          : 1;  /* bit[3-3]: LX下降沿死区时间调整，1为增加死区;  */
        unsigned char  b0_ibias_dmd_ctrl : 2;  /* bit[4-5]: <1>dmd测试模式使能；1，使能
                                                            <0>ibias里dmd电流选择。0,2uA；1,1uA */
        unsigned char  reserved          : 2;  /* bit[6-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK0_CFG5_UNION;
#endif
#define COMMON_PMIC_BUCK0_CFG5_b0_min_ton_START         (0)
#define COMMON_PMIC_BUCK0_CFG5_b0_min_ton_END           (2)
#define COMMON_PMIC_BUCK0_CFG5_b0_lx_dt_START           (3)
#define COMMON_PMIC_BUCK0_CFG5_b0_lx_dt_END             (3)
#define COMMON_PMIC_BUCK0_CFG5_b0_ibias_dmd_ctrl_START  (4)
#define COMMON_PMIC_BUCK0_CFG5_b0_ibias_dmd_ctrl_END    (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK0_CFG6_UNION
 struct description   : BUCK0_CFG6 Register structure definition
                        Address Offset:0x016 Initial:0x6C Width:8
 register description : BUCK0_配置寄存器_6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_ntp_dt_ctrl      : 1;  /* bit[0-0]: buck N管到P管死区模式选择（1：并入新死区控制模式，0：不并入新死区控制模式） */
        unsigned char  b0_nonlinear_driver : 1;  /* bit[1-1]: 是否开启非线性驱动。0，不使能；1，使能 */
        unsigned char  b0_ng_p_sel         : 3;  /* bit[2-4]: buck N power管驱动对应PMOS驱动能力调节（000~111增加驱动能力） */
        unsigned char  b0_ng_n_sel         : 3;  /* bit[5-7]: buck N power管驱动对应NMOS驱动能力调节（000~111增加驱动能力） */
    } reg;
} COMMON_PMIC_BUCK0_CFG6_UNION;
#endif
#define COMMON_PMIC_BUCK0_CFG6_b0_ntp_dt_ctrl_START       (0)
#define COMMON_PMIC_BUCK0_CFG6_b0_ntp_dt_ctrl_END         (0)
#define COMMON_PMIC_BUCK0_CFG6_b0_nonlinear_driver_START  (1)
#define COMMON_PMIC_BUCK0_CFG6_b0_nonlinear_driver_END    (1)
#define COMMON_PMIC_BUCK0_CFG6_b0_ng_p_sel_START          (2)
#define COMMON_PMIC_BUCK0_CFG6_b0_ng_p_sel_END            (4)
#define COMMON_PMIC_BUCK0_CFG6_b0_ng_n_sel_START          (5)
#define COMMON_PMIC_BUCK0_CFG6_b0_ng_n_sel_END            (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK0_CFG7_UNION
 struct description   : BUCK0_CFG7 Register structure definition
                        Address Offset:0x017 Initial:0x35 Width:8
 register description : BUCK0_配置寄存器_7
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_ocp_sel       : 3;  /* bit[0-2]: <2> ocp blanking time选择 0,15ns；1,30ns
                                                           <1:0> 档位选择 00-11变大 */
        unsigned char  b0_ocp_delay     : 1;  /* bit[3-3]: ocp屏蔽时间延长20ns信号（0：不延长，1：延长） */
        unsigned char  b0_ocp_cmp_ibias : 1;  /* bit[4-4]: 默认为1，dmd时减少ocp的比较器电流，0为不减少 */
        unsigned char  b0_ntp_dt_sel    : 2;  /* bit[5-6]: 使能NTP死区时间 */
        unsigned char  reserved         : 1;  /* bit[7-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK0_CFG7_UNION;
#endif
#define COMMON_PMIC_BUCK0_CFG7_b0_ocp_sel_START        (0)
#define COMMON_PMIC_BUCK0_CFG7_b0_ocp_sel_END          (2)
#define COMMON_PMIC_BUCK0_CFG7_b0_ocp_delay_START      (3)
#define COMMON_PMIC_BUCK0_CFG7_b0_ocp_delay_END        (3)
#define COMMON_PMIC_BUCK0_CFG7_b0_ocp_cmp_ibias_START  (4)
#define COMMON_PMIC_BUCK0_CFG7_b0_ocp_cmp_ibias_END    (4)
#define COMMON_PMIC_BUCK0_CFG7_b0_ntp_dt_sel_START     (5)
#define COMMON_PMIC_BUCK0_CFG7_b0_ntp_dt_sel_END       (6)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK0_CFG8_UNION
 struct description   : BUCK0_CFG8 Register structure definition
                        Address Offset:0x018 Initial:0x16 Width:8
 register description : BUCK0_配置寄存器_8
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_offres_shut : 1;  /* bit[0-0]: 保留 */
        unsigned char  b0_offres_sel  : 1;  /* bit[1-1]: 泄放电阻档位选择。0，小档位；1，大档位 */
        unsigned char  b0_ocpibias    : 2;  /* bit[2-3]: 小ocp档位选择，00-11变大 */
        unsigned char  b0_ocp_toff    : 2;  /* bit[4-5]: buck发生ocp时最小关断时间量 （00~11增大） */
        unsigned char  reserved       : 2;  /* bit[6-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK0_CFG8_UNION;
#endif
#define COMMON_PMIC_BUCK0_CFG8_b0_offres_shut_START  (0)
#define COMMON_PMIC_BUCK0_CFG8_b0_offres_shut_END    (0)
#define COMMON_PMIC_BUCK0_CFG8_b0_offres_sel_START   (1)
#define COMMON_PMIC_BUCK0_CFG8_b0_offres_sel_END     (1)
#define COMMON_PMIC_BUCK0_CFG8_b0_ocpibias_START     (2)
#define COMMON_PMIC_BUCK0_CFG8_b0_ocpibias_END       (3)
#define COMMON_PMIC_BUCK0_CFG8_b0_ocp_toff_START     (4)
#define COMMON_PMIC_BUCK0_CFG8_b0_ocp_toff_END       (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK0_CFG9_UNION
 struct description   : BUCK0_CFG9 Register structure definition
                        Address Offset:0x019 Initial:0x36 Width:8
 register description : BUCK0_配置寄存器_9
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_ptn_dt_ctrl : 1;  /* bit[0-0]: buck P管到N管死区模式选择（1：并入新死区控制模式，0：不并入新死区控制模式） */
        unsigned char  b0_pg_p_sel    : 3;  /* bit[1-3]: buck P power管驱动对应PMOS驱动能力调节（000~111增加驱动能力） */
        unsigned char  b0_pg_n_sel    : 3;  /* bit[4-6]: buck P power管驱动对应NMOS驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved       : 1;  /* bit[7-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK0_CFG9_UNION;
#endif
#define COMMON_PMIC_BUCK0_CFG9_b0_ptn_dt_ctrl_START  (0)
#define COMMON_PMIC_BUCK0_CFG9_b0_ptn_dt_ctrl_END    (0)
#define COMMON_PMIC_BUCK0_CFG9_b0_pg_p_sel_START     (1)
#define COMMON_PMIC_BUCK0_CFG9_b0_pg_p_sel_END       (3)
#define COMMON_PMIC_BUCK0_CFG9_b0_pg_n_sel_START     (4)
#define COMMON_PMIC_BUCK0_CFG9_b0_pg_n_sel_END       (6)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK0_CFG10_UNION
 struct description   : BUCK0_CFG10 Register structure definition
                        Address Offset:0x01A Initial:0x4A Width:8
 register description : BUCK0_配置寄存器_10
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_reg_en        : 1;  /* bit[0-0]: buck内部精度调整器使能信号。0：使能，1：不使能 */
        unsigned char  b0_reg_dr        : 3;  /* bit[1-3]: buck内部regulator电阻，用于调节regulator箝位精度范围 */
        unsigned char  b0_ramp_ton_ctrl : 1;  /* bit[4-4]: ramp时选择用最小ton */
        unsigned char  b0_ramp_prebias  : 1;  /* bit[5-5]: 在输出较低时是否增加pwm比较器电流。0，不增加；1，增加 */
        unsigned char  b0_ptn_dt_sel    : 2;  /* bit[6-7]: 使能PTN死区时间 */
    } reg;
} COMMON_PMIC_BUCK0_CFG10_UNION;
#endif
#define COMMON_PMIC_BUCK0_CFG10_b0_reg_en_START         (0)
#define COMMON_PMIC_BUCK0_CFG10_b0_reg_en_END           (0)
#define COMMON_PMIC_BUCK0_CFG10_b0_reg_dr_START         (1)
#define COMMON_PMIC_BUCK0_CFG10_b0_reg_dr_END           (3)
#define COMMON_PMIC_BUCK0_CFG10_b0_ramp_ton_ctrl_START  (4)
#define COMMON_PMIC_BUCK0_CFG10_b0_ramp_ton_ctrl_END    (4)
#define COMMON_PMIC_BUCK0_CFG10_b0_ramp_prebias_START   (5)
#define COMMON_PMIC_BUCK0_CFG10_b0_ramp_prebias_END     (5)
#define COMMON_PMIC_BUCK0_CFG10_b0_ptn_dt_sel_START     (6)
#define COMMON_PMIC_BUCK0_CFG10_b0_ptn_dt_sel_END       (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK0_CFG11_UNION
 struct description   : BUCK0_CFG11 Register structure definition
                        Address Offset:0x01B Initial:0x11 Width:8
 register description : BUCK0_配置寄存器_11
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_reg_r       : 2;  /* bit[0-1]: buck内部regulator电阻，用于调节regulator带宽 */
        unsigned char  b0_reg_op_c    : 1;  /* bit[2-2]: buck内部regulator OP输出电容，用于调节OP的slew-rate。 */
        unsigned char  b0_reg_ibias   : 1;  /* bit[3-3]: buck内部regulator电流调节（0:0.5uA，1:1uA） */
        unsigned char  b0_softime_sel : 2;  /* bit[4-5]: pwm比较内部电流选择。00-11变大 */
        unsigned char  reserved       : 2;  /* bit[6-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK0_CFG11_UNION;
#endif
#define COMMON_PMIC_BUCK0_CFG11_b0_reg_r_START        (0)
#define COMMON_PMIC_BUCK0_CFG11_b0_reg_r_END          (1)
#define COMMON_PMIC_BUCK0_CFG11_b0_reg_op_c_START     (2)
#define COMMON_PMIC_BUCK0_CFG11_b0_reg_op_c_END       (2)
#define COMMON_PMIC_BUCK0_CFG11_b0_reg_ibias_START    (3)
#define COMMON_PMIC_BUCK0_CFG11_b0_reg_ibias_END      (3)
#define COMMON_PMIC_BUCK0_CFG11_b0_softime_sel_START  (4)
#define COMMON_PMIC_BUCK0_CFG11_b0_softime_sel_END    (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK0_CFG12_UNION
 struct description   : BUCK0_CFG12 Register structure definition
                        Address Offset:0x01C Initial:0x00 Width:8
 register description : BUCK0_配置寄存器_12
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_reserve0 : 8;  /* bit[0-7]: <0>:min_ton时间选择，0为20ns,1为50ns
                                                      <1>:min_toff时间选择，0为50ns,1为20ns
                                                      <3:2>:ton的电容选择，00为都不接入，11为都接入
                                                      <4>:eco下是否分时开关，1为分时
                                                      <5>：dmd是否强制关闭，1为关闭，进入强制CCM
                                                      <6>:eco下是否上拉保持点，0为不上拉
                                                      <7>:最低vo时，是否选择多减一档ton，0为多减 */
    } reg;
} COMMON_PMIC_BUCK0_CFG12_UNION;
#endif
#define COMMON_PMIC_BUCK0_CFG12_b0_reserve0_START  (0)
#define COMMON_PMIC_BUCK0_CFG12_b0_reserve0_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK0_CFG13_UNION
 struct description   : BUCK0_CFG13 Register structure definition
                        Address Offset:0x01D Initial:0x03 Width:8
 register description : BUCK0_配置寄存器_13
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_reserve1 : 8;  /* bit[0-7]: <2:0>轻载DCM时是PGP的驱动档位，111为最强
                                                      <3>：ocp的偏置电流是否降低0.5uA，0为不降低，1为降低
                                                      <4>：是否屏蔽小ocp以下负载，驱动加强，0为屏蔽
                                                      <5>：ocp下是否分时降低电流，0为不降低，1为降低ocp电流
                                                      <6>: buck6正常模式下dmd是否开始分时开关。0，开启；1，不开启
                                                      <7>:buck7在输出较低时是否增加pwm比较器电流。0，不增加；1，增加 */
    } reg;
} COMMON_PMIC_BUCK0_CFG13_UNION;
#endif
#define COMMON_PMIC_BUCK0_CFG13_b0_reserve1_START  (0)
#define COMMON_PMIC_BUCK0_CFG13_b0_reserve1_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK0_CFG14_UNION
 struct description   : BUCK0_CFG14 Register structure definition
                        Address Offset:0x01E Initial:0x00 Width:8
 register description : BUCK0_配置寄存器_14
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_reserve2 : 8;  /* bit[0-7]: 预留寄存器 */
    } reg;
} COMMON_PMIC_BUCK0_CFG14_UNION;
#endif
#define COMMON_PMIC_BUCK0_CFG14_b0_reserve2_START  (0)
#define COMMON_PMIC_BUCK0_CFG14_b0_reserve2_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK0_CFG15_UNION
 struct description   : BUCK0_CFG15 Register structure definition
                        Address Offset:0x01F Initial:0x00 Width:8
 register description : BUCK0_配置寄存器_15
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_reserve3 : 8;  /* bit[0-7]: 预留寄存器 */
    } reg;
} COMMON_PMIC_BUCK0_CFG15_UNION;
#endif
#define COMMON_PMIC_BUCK0_CFG15_b0_reserve3_START  (0)
#define COMMON_PMIC_BUCK0_CFG15_b0_reserve3_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK0_STATUS0_UNION
 struct description   : BUCK0_STATUS0 Register structure definition
                        Address Offset:0x020 Initial:0x00 Width:8
 register description : BUCK0_只读寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b0_ocp_state : 1;  /* bit[0-0]: ATE修调OCP点时，OCP状态寄存器。0：未发生OCP；1：发生OCP */
        unsigned char  b0_ccm_state : 1;  /* bit[1-1]: buck 处于CCM或者DCM模式上报信号,该信号为高电平，表示buck处于CCM模式 */
        unsigned char  reserved     : 6;  /* bit[2-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK0_STATUS0_UNION;
#endif
#define COMMON_PMIC_BUCK0_STATUS0_b0_ocp_state_START  (0)
#define COMMON_PMIC_BUCK0_STATUS0_b0_ocp_state_END    (0)
#define COMMON_PMIC_BUCK0_STATUS0_b0_ccm_state_START  (1)
#define COMMON_PMIC_BUCK0_STATUS0_b0_ccm_state_END    (1)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK1_CFG0_UNION
 struct description   : BUCK1_CFG0 Register structure definition
                        Address Offset:0x030 Initial:0x3C Width:8
 register description : BUCK1_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_adj_rlx : 4;  /* bit[0-3]: buck LX反馈滤波电阻调节（1111：电阻全不接入，0000：电阻全接入） */
        unsigned char  b1_adj_clx : 2;  /* bit[4-5]: buck LX反馈滤波电容调节
                                                     （11：电容全接入，00：电容全不接入） */
        unsigned char  reserved   : 2;  /* bit[6-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK1_CFG0_UNION;
#endif
#define COMMON_PMIC_BUCK1_CFG0_b1_adj_rlx_START  (0)
#define COMMON_PMIC_BUCK1_CFG0_b1_adj_rlx_END    (3)
#define COMMON_PMIC_BUCK1_CFG0_b1_adj_clx_START  (4)
#define COMMON_PMIC_BUCK1_CFG0_b1_adj_clx_END    (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK1_CFG1_UNION
 struct description   : BUCK1_CFG1 Register structure definition
                        Address Offset:0x031 Initial:0x18 Width:8
 register description : BUCK1_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_dmd_blanktime_sel : 1;  /* bit[0-0]: dmd屏蔽时间选择 */
        unsigned char  b1_cot_rlx           : 1;  /* bit[1-1]: COT下增大LX电阻使能，1使能，0不使能 */
        unsigned char  b1_cmp_ibias         : 4;  /* bit[2-5]: buck <0>比较器偏置电流调节,不受eco控制（0~1增大）
                                                                buck<3:1> 比较器偏置电流调节，受eco控制（000~111增大） */
        unsigned char  reserved             : 2;  /* bit[6-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK1_CFG1_UNION;
#endif
#define COMMON_PMIC_BUCK1_CFG1_b1_dmd_blanktime_sel_START  (0)
#define COMMON_PMIC_BUCK1_CFG1_b1_dmd_blanktime_sel_END    (0)
#define COMMON_PMIC_BUCK1_CFG1_b1_cot_rlx_START            (1)
#define COMMON_PMIC_BUCK1_CFG1_b1_cot_rlx_END              (1)
#define COMMON_PMIC_BUCK1_CFG1_b1_cmp_ibias_START          (2)
#define COMMON_PMIC_BUCK1_CFG1_b1_cmp_ibias_END            (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK1_CFG2_UNION
 struct description   : BUCK1_CFG2 Register structure definition
                        Address Offset:0x032 Initial:0x33 Width:8
 register description : BUCK1_配置寄存器_2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_dmd_sel_eco : 4;  /* bit[0-3]: buck eco模式下dmd点选择（000~111增大） */
        unsigned char  b1_dmd_sel     : 4;  /* bit[4-7]: 保留
                                                         <2:0>buck dmd点选择（000~111增大） */
    } reg;
} COMMON_PMIC_BUCK1_CFG2_UNION;
#endif
#define COMMON_PMIC_BUCK1_CFG2_b1_dmd_sel_eco_START  (0)
#define COMMON_PMIC_BUCK1_CFG2_b1_dmd_sel_eco_END    (3)
#define COMMON_PMIC_BUCK1_CFG2_b1_dmd_sel_START      (4)
#define COMMON_PMIC_BUCK1_CFG2_b1_dmd_sel_END        (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK1_CFG3_UNION
 struct description   : BUCK1_CFG3 Register structure definition
                        Address Offset:0x033 Initial:0x4A Width:8
 register description : BUCK1_配置寄存器_3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_ea_clp_eco_dis : 1;  /* bit[0-0]: ea输出是否增加对地电容。0，不增加；1，增加 */
        unsigned char  b1_dt_sel         : 2;  /* bit[1-2]: <1> buck 死区时间调节。(0：不额外延迟，1：额外延迟5ns）
                                                            <0> 保留 */
        unsigned char  b1_dmd_type_sel   : 1;  /* bit[3-3]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b1_dmd_ton        : 3;  /* bit[4-6]: buck发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b1_dmd_shield_ton : 1;  /* bit[7-7]: ccm进dcm时的dmd计数个数。0,4个；1,1个 */
    } reg;
} COMMON_PMIC_BUCK1_CFG3_UNION;
#endif
#define COMMON_PMIC_BUCK1_CFG3_b1_ea_clp_eco_dis_START  (0)
#define COMMON_PMIC_BUCK1_CFG3_b1_ea_clp_eco_dis_END    (0)
#define COMMON_PMIC_BUCK1_CFG3_b1_dt_sel_START          (1)
#define COMMON_PMIC_BUCK1_CFG3_b1_dt_sel_END            (2)
#define COMMON_PMIC_BUCK1_CFG3_b1_dmd_type_sel_START    (3)
#define COMMON_PMIC_BUCK1_CFG3_b1_dmd_type_sel_END      (3)
#define COMMON_PMIC_BUCK1_CFG3_b1_dmd_ton_START         (4)
#define COMMON_PMIC_BUCK1_CFG3_b1_dmd_ton_END           (6)
#define COMMON_PMIC_BUCK1_CFG3_b1_dmd_shield_ton_START  (7)
#define COMMON_PMIC_BUCK1_CFG3_b1_dmd_shield_ton_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK1_CFG4_UNION
 struct description   : BUCK1_CFG4 Register structure definition
                        Address Offset:0x034 Initial:0x02 Width:8
 register description : BUCK1_配置寄存器_4
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_fix_ton    : 1;  /* bit[0-0]: 正常模式下dmd是否开始分时开关。0，开启；1，不开启 */
        unsigned char  b1_fb_cap_sel : 1;  /* bit[1-1]: FB到VO之间增加电容，默认为1，增加，0为不增加 */
        unsigned char  b1_eco_ibias  : 1;  /* bit[2-2]: ibias在eco下整体减半使能。0，使能；1，不使能 */
        unsigned char  b1_ea_ibias   : 1;  /* bit[3-3]: ea偏置电流选择。0，eabias buffer产生；1，ibias */
        unsigned char  b1_ea_eco_dis : 1;  /* bit[4-4]: 低输出下是否增加环路补偿电阻。0，增加；1，不增加 */
        unsigned char  reserved      : 3;  /* bit[5-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK1_CFG4_UNION;
#endif
#define COMMON_PMIC_BUCK1_CFG4_b1_fix_ton_START     (0)
#define COMMON_PMIC_BUCK1_CFG4_b1_fix_ton_END       (0)
#define COMMON_PMIC_BUCK1_CFG4_b1_fb_cap_sel_START  (1)
#define COMMON_PMIC_BUCK1_CFG4_b1_fb_cap_sel_END    (1)
#define COMMON_PMIC_BUCK1_CFG4_b1_eco_ibias_START   (2)
#define COMMON_PMIC_BUCK1_CFG4_b1_eco_ibias_END     (2)
#define COMMON_PMIC_BUCK1_CFG4_b1_ea_ibias_START    (3)
#define COMMON_PMIC_BUCK1_CFG4_b1_ea_ibias_END      (3)
#define COMMON_PMIC_BUCK1_CFG4_b1_ea_eco_dis_START  (4)
#define COMMON_PMIC_BUCK1_CFG4_b1_ea_eco_dis_END    (4)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK1_CFG5_UNION
 struct description   : BUCK1_CFG5 Register structure definition
                        Address Offset:0x035 Initial:0x12 Width:8
 register description : BUCK1_配置寄存器_5
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_min_ton        : 3;  /* bit[0-2]: buck最小导通时间 */
        unsigned char  b1_lx_dt          : 1;  /* bit[3-3]: LX下降沿死区时间调整，1为增加死区;  */
        unsigned char  b1_ibias_dmd_ctrl : 2;  /* bit[4-5]: <1>dmd测试模式使能；1，使能
                                                            <0>ibias里dmd电流选择。0,2uA；1,1uA */
        unsigned char  reserved          : 2;  /* bit[6-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK1_CFG5_UNION;
#endif
#define COMMON_PMIC_BUCK1_CFG5_b1_min_ton_START         (0)
#define COMMON_PMIC_BUCK1_CFG5_b1_min_ton_END           (2)
#define COMMON_PMIC_BUCK1_CFG5_b1_lx_dt_START           (3)
#define COMMON_PMIC_BUCK1_CFG5_b1_lx_dt_END             (3)
#define COMMON_PMIC_BUCK1_CFG5_b1_ibias_dmd_ctrl_START  (4)
#define COMMON_PMIC_BUCK1_CFG5_b1_ibias_dmd_ctrl_END    (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK1_CFG6_UNION
 struct description   : BUCK1_CFG6 Register structure definition
                        Address Offset:0x036 Initial:0x6C Width:8
 register description : BUCK1_配置寄存器_6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_ntp_dt_ctrl      : 1;  /* bit[0-0]: buck N管到P管死区模式选择（1：并入新死区控制模式，0：不并入新死区控制模式） */
        unsigned char  b1_nonlinear_driver : 1;  /* bit[1-1]: 是否开启非线性驱动。0，不使能；1，使能 */
        unsigned char  b1_ng_p_sel         : 3;  /* bit[2-4]: buck N power管驱动对应PMOS驱动能力调节（000~111增加驱动能力） */
        unsigned char  b1_ng_n_sel         : 3;  /* bit[5-7]: buck N power管驱动对应NMOS驱动能力调节（000~111增加驱动能力） */
    } reg;
} COMMON_PMIC_BUCK1_CFG6_UNION;
#endif
#define COMMON_PMIC_BUCK1_CFG6_b1_ntp_dt_ctrl_START       (0)
#define COMMON_PMIC_BUCK1_CFG6_b1_ntp_dt_ctrl_END         (0)
#define COMMON_PMIC_BUCK1_CFG6_b1_nonlinear_driver_START  (1)
#define COMMON_PMIC_BUCK1_CFG6_b1_nonlinear_driver_END    (1)
#define COMMON_PMIC_BUCK1_CFG6_b1_ng_p_sel_START          (2)
#define COMMON_PMIC_BUCK1_CFG6_b1_ng_p_sel_END            (4)
#define COMMON_PMIC_BUCK1_CFG6_b1_ng_n_sel_START          (5)
#define COMMON_PMIC_BUCK1_CFG6_b1_ng_n_sel_END            (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK1_CFG7_UNION
 struct description   : BUCK1_CFG7 Register structure definition
                        Address Offset:0x037 Initial:0x35 Width:8
 register description : BUCK1_配置寄存器_7
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_ocp_sel       : 3;  /* bit[0-2]: <2> ocp blanking time选择 0,15ns；1,30ns
                                                           <1:0> 档位选择 00-11变大 */
        unsigned char  b1_ocp_delay     : 1;  /* bit[3-3]: ocp屏蔽时间延长20ns信号（0：不延长，1：延长） */
        unsigned char  b1_ocp_cmp_ibias : 1;  /* bit[4-4]: 默认为1，dmd时减少ocp的比较器电流，0为不减少 */
        unsigned char  b1_ntp_dt_sel    : 2;  /* bit[5-6]: 使能NTP死区时间 */
        unsigned char  reserved         : 1;  /* bit[7-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK1_CFG7_UNION;
#endif
#define COMMON_PMIC_BUCK1_CFG7_b1_ocp_sel_START        (0)
#define COMMON_PMIC_BUCK1_CFG7_b1_ocp_sel_END          (2)
#define COMMON_PMIC_BUCK1_CFG7_b1_ocp_delay_START      (3)
#define COMMON_PMIC_BUCK1_CFG7_b1_ocp_delay_END        (3)
#define COMMON_PMIC_BUCK1_CFG7_b1_ocp_cmp_ibias_START  (4)
#define COMMON_PMIC_BUCK1_CFG7_b1_ocp_cmp_ibias_END    (4)
#define COMMON_PMIC_BUCK1_CFG7_b1_ntp_dt_sel_START     (5)
#define COMMON_PMIC_BUCK1_CFG7_b1_ntp_dt_sel_END       (6)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK1_CFG8_UNION
 struct description   : BUCK1_CFG8 Register structure definition
                        Address Offset:0x038 Initial:0x16 Width:8
 register description : BUCK1_配置寄存器_8
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_offres_shut : 1;  /* bit[0-0]: 保留 */
        unsigned char  b1_offres_sel  : 1;  /* bit[1-1]: 泄放电阻档位选择。0，小档位；1，大档位 */
        unsigned char  b1_ocpibias    : 2;  /* bit[2-3]: 小ocp档位选择，00-11变大 */
        unsigned char  b1_ocp_toff    : 2;  /* bit[4-5]: buck发生ocp时最小关断时间量 （00~11增大） */
        unsigned char  reserved       : 2;  /* bit[6-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK1_CFG8_UNION;
#endif
#define COMMON_PMIC_BUCK1_CFG8_b1_offres_shut_START  (0)
#define COMMON_PMIC_BUCK1_CFG8_b1_offres_shut_END    (0)
#define COMMON_PMIC_BUCK1_CFG8_b1_offres_sel_START   (1)
#define COMMON_PMIC_BUCK1_CFG8_b1_offres_sel_END     (1)
#define COMMON_PMIC_BUCK1_CFG8_b1_ocpibias_START     (2)
#define COMMON_PMIC_BUCK1_CFG8_b1_ocpibias_END       (3)
#define COMMON_PMIC_BUCK1_CFG8_b1_ocp_toff_START     (4)
#define COMMON_PMIC_BUCK1_CFG8_b1_ocp_toff_END       (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK1_CFG9_UNION
 struct description   : BUCK1_CFG9 Register structure definition
                        Address Offset:0x039 Initial:0x36 Width:8
 register description : BUCK1_配置寄存器_9
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_ptn_dt_ctrl : 1;  /* bit[0-0]: buck P管到N管死区模式选择（1：并入新死区控制模式，0：不并入新死区控制模式） */
        unsigned char  b1_pg_p_sel    : 3;  /* bit[1-3]: buck P power管驱动对应PMOS驱动能力调节（000~111增加驱动能力） */
        unsigned char  b1_pg_n_sel    : 3;  /* bit[4-6]: buck P power管驱动对应NMOS驱动能力调节（000~111增加驱动能力） */
        unsigned char  reserved       : 1;  /* bit[7-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK1_CFG9_UNION;
#endif
#define COMMON_PMIC_BUCK1_CFG9_b1_ptn_dt_ctrl_START  (0)
#define COMMON_PMIC_BUCK1_CFG9_b1_ptn_dt_ctrl_END    (0)
#define COMMON_PMIC_BUCK1_CFG9_b1_pg_p_sel_START     (1)
#define COMMON_PMIC_BUCK1_CFG9_b1_pg_p_sel_END       (3)
#define COMMON_PMIC_BUCK1_CFG9_b1_pg_n_sel_START     (4)
#define COMMON_PMIC_BUCK1_CFG9_b1_pg_n_sel_END       (6)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK1_CFG10_UNION
 struct description   : BUCK1_CFG10 Register structure definition
                        Address Offset:0x03A Initial:0x4A Width:8
 register description : BUCK1_配置寄存器_10
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_reg_en        : 1;  /* bit[0-0]: buck内部精度调整器使能信号。0：使能，1：不使能 */
        unsigned char  b1_reg_dr        : 3;  /* bit[1-3]: buck内部regulator电阻，用于调节regulator箝位精度范围 */
        unsigned char  b1_ramp_ton_ctrl : 1;  /* bit[4-4]: ramp时选择用最小ton */
        unsigned char  b1_ramp_prebias  : 1;  /* bit[5-5]: 在输出较低时是否增加pwm比较器电流。0，不增加；1，增加 */
        unsigned char  b1_ptn_dt_sel    : 2;  /* bit[6-7]: 使能PTN死区时间 */
    } reg;
} COMMON_PMIC_BUCK1_CFG10_UNION;
#endif
#define COMMON_PMIC_BUCK1_CFG10_b1_reg_en_START         (0)
#define COMMON_PMIC_BUCK1_CFG10_b1_reg_en_END           (0)
#define COMMON_PMIC_BUCK1_CFG10_b1_reg_dr_START         (1)
#define COMMON_PMIC_BUCK1_CFG10_b1_reg_dr_END           (3)
#define COMMON_PMIC_BUCK1_CFG10_b1_ramp_ton_ctrl_START  (4)
#define COMMON_PMIC_BUCK1_CFG10_b1_ramp_ton_ctrl_END    (4)
#define COMMON_PMIC_BUCK1_CFG10_b1_ramp_prebias_START   (5)
#define COMMON_PMIC_BUCK1_CFG10_b1_ramp_prebias_END     (5)
#define COMMON_PMIC_BUCK1_CFG10_b1_ptn_dt_sel_START     (6)
#define COMMON_PMIC_BUCK1_CFG10_b1_ptn_dt_sel_END       (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK1_CFG11_UNION
 struct description   : BUCK1_CFG11 Register structure definition
                        Address Offset:0x03B Initial:0x11 Width:8
 register description : BUCK1_配置寄存器_11
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_reg_r       : 2;  /* bit[0-1]: buck内部regulator电阻，用于调节regulator带宽 */
        unsigned char  b1_reg_op_c    : 1;  /* bit[2-2]: buck内部regulator OP输出电容，用于调节OP的slew-rate。 */
        unsigned char  b1_reg_ibias   : 1;  /* bit[3-3]: buck内部regulator电流调节（0:0.5uA，1:1uA） */
        unsigned char  b1_softime_sel : 2;  /* bit[4-5]: pwm比较内部电流选择。00-11变大 */
        unsigned char  reserved       : 2;  /* bit[6-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK1_CFG11_UNION;
#endif
#define COMMON_PMIC_BUCK1_CFG11_b1_reg_r_START        (0)
#define COMMON_PMIC_BUCK1_CFG11_b1_reg_r_END          (1)
#define COMMON_PMIC_BUCK1_CFG11_b1_reg_op_c_START     (2)
#define COMMON_PMIC_BUCK1_CFG11_b1_reg_op_c_END       (2)
#define COMMON_PMIC_BUCK1_CFG11_b1_reg_ibias_START    (3)
#define COMMON_PMIC_BUCK1_CFG11_b1_reg_ibias_END      (3)
#define COMMON_PMIC_BUCK1_CFG11_b1_softime_sel_START  (4)
#define COMMON_PMIC_BUCK1_CFG11_b1_softime_sel_END    (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK1_CFG12_UNION
 struct description   : BUCK1_CFG12 Register structure definition
                        Address Offset:0x03C Initial:0x00 Width:8
 register description : BUCK1_配置寄存器_12
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_reserve0 : 8;  /* bit[0-7]: <0>:min_ton时间选择，0为20ns,1为50ns
                                                      <1>:min_toff时间选择，0为50ns,1为20ns
                                                      <3:2>:ton的电容选择，00为都不接入，11为都接入
                                                      <4>:eco下是否分时开关，1为分时
                                                      <5>：dmd是否强制关闭，1为关闭，进入强制CCM
                                                      <6>:eco下是否上拉保持点，0为不上拉
                                                      <7>:最低vo时，是否选择多减一档ton，0为多减 */
    } reg;
} COMMON_PMIC_BUCK1_CFG12_UNION;
#endif
#define COMMON_PMIC_BUCK1_CFG12_b1_reserve0_START  (0)
#define COMMON_PMIC_BUCK1_CFG12_b1_reserve0_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK1_CFG13_UNION
 struct description   : BUCK1_CFG13 Register structure definition
                        Address Offset:0x03D Initial:0x03 Width:8
 register description : BUCK1_配置寄存器_13
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_reserve1 : 8;  /* bit[0-7]: <2:0>：轻载DCM时是PGP的驱动档位，111为最强
                                                      <3>：ocp的偏置电流是否降低0.5uA，0为不降低，1为降低
                                                      <4>：是否屏蔽小ocp以下负载，驱动加强，0为屏蔽
                                                      <5>：ocp下是否分时降低电流，0为不降低，1为降低ocp电流
                                                      <6>：buck6正常模式下dmd是否开始分时开关。0，开启；1，不开启
                                                      <7>：buck7在输出较低时是否增加pwm比较器电流。0，不增加；1，增加 */
    } reg;
} COMMON_PMIC_BUCK1_CFG13_UNION;
#endif
#define COMMON_PMIC_BUCK1_CFG13_b1_reserve1_START  (0)
#define COMMON_PMIC_BUCK1_CFG13_b1_reserve1_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK1_CFG14_UNION
 struct description   : BUCK1_CFG14 Register structure definition
                        Address Offset:0x03E Initial:0x00 Width:8
 register description : BUCK1_配置寄存器_14
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_reserve2 : 8;  /* bit[0-7]: 预留寄存器 */
    } reg;
} COMMON_PMIC_BUCK1_CFG14_UNION;
#endif
#define COMMON_PMIC_BUCK1_CFG14_b1_reserve2_START  (0)
#define COMMON_PMIC_BUCK1_CFG14_b1_reserve2_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK1_CFG15_UNION
 struct description   : BUCK1_CFG15 Register structure definition
                        Address Offset:0x03F Initial:0x00 Width:8
 register description : BUCK1_配置寄存器_15
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_reserve3 : 8;  /* bit[0-7]: 预留寄存器 */
    } reg;
} COMMON_PMIC_BUCK1_CFG15_UNION;
#endif
#define COMMON_PMIC_BUCK1_CFG15_b1_reserve3_START  (0)
#define COMMON_PMIC_BUCK1_CFG15_b1_reserve3_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK1_STATUS0_UNION
 struct description   : BUCK1_STATUS0 Register structure definition
                        Address Offset:0x040 Initial:0x00 Width:8
 register description : BUCK1_只读寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b1_ocp_state : 1;  /* bit[0-0]: ATE修调OCP点时，OCP状态寄存器。0：未发生OCP；1：发生OCP */
        unsigned char  b1_ccm_state : 1;  /* bit[1-1]: buck 处于CCM或者DCM模式上报信号,该信号为高电平，表示buck处于CCM模式 */
        unsigned char  reserved     : 6;  /* bit[2-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK1_STATUS0_UNION;
#endif
#define COMMON_PMIC_BUCK1_STATUS0_b1_ocp_state_START  (0)
#define COMMON_PMIC_BUCK1_STATUS0_b1_ocp_state_END    (0)
#define COMMON_PMIC_BUCK1_STATUS0_b1_ccm_state_START  (1)
#define COMMON_PMIC_BUCK1_STATUS0_b1_ccm_state_END    (1)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_CFG0_UNION
 struct description   : BUCK2_CFG0 Register structure definition
                        Address Offset:0x060 Initial:0x0C Width:8
 register description : BUCK2_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_dmd_blanktime_sel : 1;  /* bit[0-0]: dmd屏蔽时间选择 */
        unsigned char  b2_cmp_ibias         : 4;  /* bit[1-4]: buck <0>比较器偏置电流调节,不受eco控制（0~1增大）
                                                               buck<3:1> 比较器偏置电流调节，受eco控制（000~111增大） */
        unsigned char  reserved             : 3;  /* bit[5-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK2_CFG0_UNION;
#endif
#define COMMON_PMIC_BUCK2_CFG0_b2_dmd_blanktime_sel_START  (0)
#define COMMON_PMIC_BUCK2_CFG0_b2_dmd_blanktime_sel_END    (0)
#define COMMON_PMIC_BUCK2_CFG0_b2_cmp_ibias_START          (1)
#define COMMON_PMIC_BUCK2_CFG0_b2_cmp_ibias_END            (4)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_CFG1_UNION
 struct description   : BUCK2_CFG1 Register structure definition
                        Address Offset:0x061 Initial:0x33 Width:8
 register description : BUCK2_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_dmd_sel_eco : 4;  /* bit[0-3]: buck eco模式下dmd点选择（000~111增大） */
        unsigned char  b2_dmd_sel     : 4;  /* bit[4-7]: <3>负dmd使能。0，不使能；1，使能
                                                         <2:0>buck dmd点选择（000~111增大） */
    } reg;
} COMMON_PMIC_BUCK2_CFG1_UNION;
#endif
#define COMMON_PMIC_BUCK2_CFG1_b2_dmd_sel_eco_START  (0)
#define COMMON_PMIC_BUCK2_CFG1_b2_dmd_sel_eco_END    (3)
#define COMMON_PMIC_BUCK2_CFG1_b2_dmd_sel_START      (4)
#define COMMON_PMIC_BUCK2_CFG1_b2_dmd_sel_END        (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_CFG2_UNION
 struct description   : BUCK2_CFG2 Register structure definition
                        Address Offset:0x062 Initial:0x4A Width:8
 register description : BUCK2_配置寄存器_2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_ea_clp_eco_dis : 1;  /* bit[0-0]: ea输出是否增加对地电容。0，不增加；1，增加 */
        unsigned char  b2_dt_sel         : 2;  /* bit[1-2]: <1> buck 死区时间调节。(0：不额外延迟，1：额外延迟5ns）
                                                            <0> 负dmd档位。 0小档位；1，大档位 */
        unsigned char  b2_dmd_type_sel   : 1;  /* bit[3-3]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b2_dmd_ton        : 3;  /* bit[4-6]: buck发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b2_dmd_shield_ton : 1;  /* bit[7-7]: ccm进dcm时的dmd计数个数。0,4个；1,1个 */
    } reg;
} COMMON_PMIC_BUCK2_CFG2_UNION;
#endif
#define COMMON_PMIC_BUCK2_CFG2_b2_ea_clp_eco_dis_START  (0)
#define COMMON_PMIC_BUCK2_CFG2_b2_ea_clp_eco_dis_END    (0)
#define COMMON_PMIC_BUCK2_CFG2_b2_dt_sel_START          (1)
#define COMMON_PMIC_BUCK2_CFG2_b2_dt_sel_END            (2)
#define COMMON_PMIC_BUCK2_CFG2_b2_dmd_type_sel_START    (3)
#define COMMON_PMIC_BUCK2_CFG2_b2_dmd_type_sel_END      (3)
#define COMMON_PMIC_BUCK2_CFG2_b2_dmd_ton_START         (4)
#define COMMON_PMIC_BUCK2_CFG2_b2_dmd_ton_END           (6)
#define COMMON_PMIC_BUCK2_CFG2_b2_dmd_shield_ton_START  (7)
#define COMMON_PMIC_BUCK2_CFG2_b2_dmd_shield_ton_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_CFG3_UNION
 struct description   : BUCK2_CFG3 Register structure definition
                        Address Offset:0x063 Initial:0x08 Width:8
 register description : BUCK2_配置寄存器_3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_eco_ibias   : 1;  /* bit[0-0]: ibias在eco下整体减半使能。0，使能；1，不使能 */
        unsigned char  b2_ea_ibias    : 1;  /* bit[1-1]: ea偏置电流选择。0，eabias buffer产生；1，ibias */
        unsigned char  b2_ea_eco_dis  : 1;  /* bit[2-2]: 低输出下是否增加环路补偿电阻。0，增加；1，不增加 */
        unsigned char  b2_softime_sel : 2;  /* bit[3-4]: pwm比较内部电流选择。00-11变大 */
        unsigned char  reserved       : 3;  /* bit[5-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK2_CFG3_UNION;
#endif
#define COMMON_PMIC_BUCK2_CFG3_b2_eco_ibias_START    (0)
#define COMMON_PMIC_BUCK2_CFG3_b2_eco_ibias_END      (0)
#define COMMON_PMIC_BUCK2_CFG3_b2_ea_ibias_START     (1)
#define COMMON_PMIC_BUCK2_CFG3_b2_ea_ibias_END       (1)
#define COMMON_PMIC_BUCK2_CFG3_b2_ea_eco_dis_START   (2)
#define COMMON_PMIC_BUCK2_CFG3_b2_ea_eco_dis_END     (2)
#define COMMON_PMIC_BUCK2_CFG3_b2_softime_sel_START  (3)
#define COMMON_PMIC_BUCK2_CFG3_b2_softime_sel_END    (4)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_CFG4_UNION
 struct description   : BUCK2_CFG4 Register structure definition
                        Address Offset:0x064 Initial:0x12 Width:8
 register description : BUCK2_配置寄存器_4
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_lx_dt         : 1;  /* bit[0-0]: LX下降沿死区时间调整，1为增加死区;  */
        unsigned char  b2_ibias_dmd_sel : 2;  /* bit[1-2]: <1>dmd测试模式使能；1，使能
                                                           <0>ibias里dmd电流选择。0,2uA；1,1uA */
        unsigned char  b2_fix_ton       : 1;  /* bit[3-3]: ramp时vset是否用clk打拍。0，不打拍；1，打拍 */
        unsigned char  b2_fastramp_ctrl : 4;  /* bit[4-7]: <3:2> rampdown下拉电流选择。00-11变大
                                                           <1:0> rampdown下拉delay选择。00-11变大 */
    } reg;
} COMMON_PMIC_BUCK2_CFG4_UNION;
#endif
#define COMMON_PMIC_BUCK2_CFG4_b2_lx_dt_START          (0)
#define COMMON_PMIC_BUCK2_CFG4_b2_lx_dt_END            (0)
#define COMMON_PMIC_BUCK2_CFG4_b2_ibias_dmd_sel_START  (1)
#define COMMON_PMIC_BUCK2_CFG4_b2_ibias_dmd_sel_END    (2)
#define COMMON_PMIC_BUCK2_CFG4_b2_fix_ton_START        (3)
#define COMMON_PMIC_BUCK2_CFG4_b2_fix_ton_END          (3)
#define COMMON_PMIC_BUCK2_CFG4_b2_fastramp_ctrl_START  (4)
#define COMMON_PMIC_BUCK2_CFG4_b2_fastramp_ctrl_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_CFG5_UNION
 struct description   : BUCK2_CFG5 Register structure definition
                        Address Offset:0x065 Initial:0x13 Width:8
 register description : BUCK2_配置寄存器_5
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_ng_n_sel : 3;  /* bit[0-2]: buck N power管驱动对应NMOS驱动能力调节（000~111增加驱动能力） */
        unsigned char  b2_min_ton  : 3;  /* bit[3-5]: buck最小导通时间 */
        unsigned char  reserved    : 2;  /* bit[6-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK2_CFG5_UNION;
#endif
#define COMMON_PMIC_BUCK2_CFG5_b2_ng_n_sel_START  (0)
#define COMMON_PMIC_BUCK2_CFG5_b2_ng_n_sel_END    (2)
#define COMMON_PMIC_BUCK2_CFG5_b2_min_ton_START   (3)
#define COMMON_PMIC_BUCK2_CFG5_b2_min_ton_END     (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_CFG6_UNION
 struct description   : BUCK2_CFG6 Register structure definition
                        Address Offset:0x066 Initial:0x63 Width:8
 register description : BUCK2_配置寄存器_6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_ocp_cmp_ibias    : 1;  /* bit[0-0]: 默认为1，dmd时减少ocp的比较器电流，0为不减少 */
        unsigned char  b2_ntp_dt_sel       : 2;  /* bit[1-2]: 使能NTP死区时间 */
        unsigned char  b2_ntp_dt_ctrl      : 1;  /* bit[3-3]: buck N管到P管死区模式选择（1：并入新死区控制模式，0：不并入新死区控制模式） */
        unsigned char  b2_nonlinear_driver : 1;  /* bit[4-4]: 是否开启非线性驱动。0，不使能；1，使能 */
        unsigned char  b2_ng_p_sel         : 3;  /* bit[5-7]: buck N power管驱动对应PMOS驱动能力调节（000~111增加驱动能力） */
    } reg;
} COMMON_PMIC_BUCK2_CFG6_UNION;
#endif
#define COMMON_PMIC_BUCK2_CFG6_b2_ocp_cmp_ibias_START     (0)
#define COMMON_PMIC_BUCK2_CFG6_b2_ocp_cmp_ibias_END       (0)
#define COMMON_PMIC_BUCK2_CFG6_b2_ntp_dt_sel_START        (1)
#define COMMON_PMIC_BUCK2_CFG6_b2_ntp_dt_sel_END          (2)
#define COMMON_PMIC_BUCK2_CFG6_b2_ntp_dt_ctrl_START       (3)
#define COMMON_PMIC_BUCK2_CFG6_b2_ntp_dt_ctrl_END         (3)
#define COMMON_PMIC_BUCK2_CFG6_b2_nonlinear_driver_START  (4)
#define COMMON_PMIC_BUCK2_CFG6_b2_nonlinear_driver_END    (4)
#define COMMON_PMIC_BUCK2_CFG6_b2_ng_p_sel_START          (5)
#define COMMON_PMIC_BUCK2_CFG6_b2_ng_p_sel_END            (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_CFG7_UNION
 struct description   : BUCK2_CFG7 Register structure definition
                        Address Offset:0x067 Initial:0x55 Width:8
 register description : BUCK2_配置寄存器_7
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_ocpibias  : 2;  /* bit[0-1]: 小ocp档位选择，00-11变大 */
        unsigned char  b2_ocp_toff  : 2;  /* bit[2-3]: buck发生ocp时最小关断时间量 （00~11增大） */
        unsigned char  b2_ocp_sel   : 3;  /* bit[4-6]: <2> ocp blanking time选择 0,15ns；1,30ns
                                                       <1:0> 档位选择 00-11变大 */
        unsigned char  b2_ocp_delay : 1;  /* bit[7-7]: ocp屏蔽时间延长20ns信号（0：不延长，1：延长） */
    } reg;
} COMMON_PMIC_BUCK2_CFG7_UNION;
#endif
#define COMMON_PMIC_BUCK2_CFG7_b2_ocpibias_START   (0)
#define COMMON_PMIC_BUCK2_CFG7_b2_ocpibias_END     (1)
#define COMMON_PMIC_BUCK2_CFG7_b2_ocp_toff_START   (2)
#define COMMON_PMIC_BUCK2_CFG7_b2_ocp_toff_END     (3)
#define COMMON_PMIC_BUCK2_CFG7_b2_ocp_sel_START    (4)
#define COMMON_PMIC_BUCK2_CFG7_b2_ocp_sel_END      (6)
#define COMMON_PMIC_BUCK2_CFG7_b2_ocp_delay_START  (7)
#define COMMON_PMIC_BUCK2_CFG7_b2_ocp_delay_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_CFG8_UNION
 struct description   : BUCK2_CFG8 Register structure definition
                        Address Offset:0x068 Initial:0x36 Width:8
 register description : BUCK2_配置寄存器_8
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_ptn_dt_ctrl : 1;  /* bit[0-0]: buck P管到N管死区模式选择（1：并入新死区控制模式，0：不并入新死区控制模式） */
        unsigned char  b2_pg_p_sel    : 3;  /* bit[1-3]: buck P power管驱动对应PMOS驱动能力调节（000~111增加驱动能力） */
        unsigned char  b2_pg_n_sel    : 3;  /* bit[4-6]: buck P power管驱动对应NMOS驱动能力调节（000~111增加驱动能力） */
        unsigned char  b2_offres_shut : 1;  /* bit[7-7]: ramp up过程单位增益使能。0，不使能；1，使能 */
    } reg;
} COMMON_PMIC_BUCK2_CFG8_UNION;
#endif
#define COMMON_PMIC_BUCK2_CFG8_b2_ptn_dt_ctrl_START  (0)
#define COMMON_PMIC_BUCK2_CFG8_b2_ptn_dt_ctrl_END    (0)
#define COMMON_PMIC_BUCK2_CFG8_b2_pg_p_sel_START     (1)
#define COMMON_PMIC_BUCK2_CFG8_b2_pg_p_sel_END       (3)
#define COMMON_PMIC_BUCK2_CFG8_b2_pg_n_sel_START     (4)
#define COMMON_PMIC_BUCK2_CFG8_b2_pg_n_sel_END       (6)
#define COMMON_PMIC_BUCK2_CFG8_b2_offres_shut_START  (7)
#define COMMON_PMIC_BUCK2_CFG8_b2_offres_shut_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_CFG9_UNION
 struct description   : BUCK2_CFG9 Register structure definition
                        Address Offset:0x069 Initial:0x24 Width:8
 register description : BUCK2_配置寄存器_9
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_rampdown_ndmd : 3;  /* bit[0-2]: ramp down负dmd ton档位。00-11变大
                                                           bit<0>, rampdown进入负dmd的pulse信号，是否不经过1ns，控制nmos关断。0，不控制；1，控制。 */
        unsigned char  b2_ramp_ton_ctrl : 1;  /* bit[3-3]: ramp时选择用最小ton */
        unsigned char  b2_ramp_prebias  : 1;  /* bit[4-4]: ramp up过程下拉通道使能。0，不使能；1，使能 */
        unsigned char  b2_ptn_dt_sel    : 2;  /* bit[5-6]: 使能PTN死区时间 */
        unsigned char  reserved         : 1;  /* bit[7-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK2_CFG9_UNION;
#endif
#define COMMON_PMIC_BUCK2_CFG9_b2_rampdown_ndmd_START  (0)
#define COMMON_PMIC_BUCK2_CFG9_b2_rampdown_ndmd_END    (2)
#define COMMON_PMIC_BUCK2_CFG9_b2_ramp_ton_ctrl_START  (3)
#define COMMON_PMIC_BUCK2_CFG9_b2_ramp_ton_ctrl_END    (3)
#define COMMON_PMIC_BUCK2_CFG9_b2_ramp_prebias_START   (4)
#define COMMON_PMIC_BUCK2_CFG9_b2_ramp_prebias_END     (4)
#define COMMON_PMIC_BUCK2_CFG9_b2_ptn_dt_sel_START     (5)
#define COMMON_PMIC_BUCK2_CFG9_b2_ptn_dt_sel_END       (6)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_CFG10_UNION
 struct description   : BUCK2_CFG10 Register structure definition
                        Address Offset:0x06A Initial:0x00 Width:8
 register description : BUCK2_配置寄存器_10
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_reserve0 : 8;  /* bit[0-7]: <0>:min_ton时间选择，0为20ns,1为50ns
                                                      <1>:min_toff时间选择，0为50ns,1为20ns
                                                      <3:2>:ton的电容选择，00为都不接入，11为都接入
                                                      <4>:eco下是否分时开关，1为分时
                                                      <5>：dmd是否强制关闭，1为关闭，进入强制CCM
                                                      <6>:eco下是否上拉保持点，0为不上拉
                                                      <7>:最低vo时，是否选择多减一档ton，0为多减 */
    } reg;
} COMMON_PMIC_BUCK2_CFG10_UNION;
#endif
#define COMMON_PMIC_BUCK2_CFG10_b2_reserve0_START  (0)
#define COMMON_PMIC_BUCK2_CFG10_b2_reserve0_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_CFG11_UNION
 struct description   : BUCK2_CFG11 Register structure definition
                        Address Offset:0x06B Initial:0x03 Width:8
 register description : BUCK2_配置寄存器_11
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_reserve1 : 8;  /* bit[0-7]: <2:0>轻载DCM时是PGP的驱动档位，111为最强
                                                      <3>：ocp的偏置电流是否降低0.5uA，0为不降低，1为降低
                                                      <4>：是否屏蔽小ocp以下负载，驱动加强，0为屏蔽
                                                      <5>：ocp下是否分时降低电流，0为不降低，1为降低ocp电流
                                                      <6>:是否开启pull_down通道，0是由数字控制 1：强制不开pull_down
                                                      <7>:ramp_down时是否选择EA为单位增益方式 1为选择单位增益 */
    } reg;
} COMMON_PMIC_BUCK2_CFG11_UNION;
#endif
#define COMMON_PMIC_BUCK2_CFG11_b2_reserve1_START  (0)
#define COMMON_PMIC_BUCK2_CFG11_b2_reserve1_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_CFG12_UNION
 struct description   : BUCK2_CFG12 Register structure definition
                        Address Offset:0x06C Initial:0x00 Width:8
 register description : BUCK2_配置寄存器_12
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_reserve2 : 8;  /* bit[0-7]: 预留寄存器 */
    } reg;
} COMMON_PMIC_BUCK2_CFG12_UNION;
#endif
#define COMMON_PMIC_BUCK2_CFG12_b2_reserve2_START  (0)
#define COMMON_PMIC_BUCK2_CFG12_b2_reserve2_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_CFG13_UNION
 struct description   : BUCK2_CFG13 Register structure definition
                        Address Offset:0x06D Initial:0x00 Width:8
 register description : BUCK2_配置寄存器_13
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_reserve3 : 8;  /* bit[0-7]: 预留寄存器 */
    } reg;
} COMMON_PMIC_BUCK2_CFG13_UNION;
#endif
#define COMMON_PMIC_BUCK2_CFG13_b2_reserve3_START  (0)
#define COMMON_PMIC_BUCK2_CFG13_b2_reserve3_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK2_STATUS0_UNION
 struct description   : BUCK2_STATUS0 Register structure definition
                        Address Offset:0x06E Initial:0x00 Width:8
 register description : BUCK2_只读寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b2_ocp_state : 1;  /* bit[0-0]: ATE修调OCP点时，OCP状态寄存器。0：未发生OCP；1：发生OCP */
        unsigned char  b2_ccm_state : 1;  /* bit[1-1]: buck 处于CCM或者DCM模式上报信号,该信号为高电平，表示buck处于CCM模式 */
        unsigned char  reserved     : 6;  /* bit[2-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK2_STATUS0_UNION;
#endif
#define COMMON_PMIC_BUCK2_STATUS0_b2_ocp_state_START  (0)
#define COMMON_PMIC_BUCK2_STATUS0_b2_ocp_state_END    (0)
#define COMMON_PMIC_BUCK2_STATUS0_b2_ccm_state_START  (1)
#define COMMON_PMIC_BUCK2_STATUS0_b2_ccm_state_END    (1)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_CFG0_UNION
 struct description   : BUCK3_CFG0 Register structure definition
                        Address Offset:0x080 Initial:0x18 Width:8
 register description : BUCK3_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_dmd_negcur_sel    : 1;  /* bit[0-0]: 负dmd档位。 0小档位；1，大档位 */
        unsigned char  b3_dmd_blanktime_sel : 1;  /* bit[1-1]: dmd屏蔽时间选择 */
        unsigned char  b3_cmp_ibias         : 4;  /* bit[2-5]: buck <0>比较器偏置电流调节,不受eco控制（0~1增大）
                                                                buck<3:1> 比较器偏置电流调节，受eco控制（000~111增大） */
        unsigned char  reserved             : 2;  /* bit[6-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK3_CFG0_UNION;
#endif
#define COMMON_PMIC_BUCK3_CFG0_b3_dmd_negcur_sel_START     (0)
#define COMMON_PMIC_BUCK3_CFG0_b3_dmd_negcur_sel_END       (0)
#define COMMON_PMIC_BUCK3_CFG0_b3_dmd_blanktime_sel_START  (1)
#define COMMON_PMIC_BUCK3_CFG0_b3_dmd_blanktime_sel_END    (1)
#define COMMON_PMIC_BUCK3_CFG0_b3_cmp_ibias_START          (2)
#define COMMON_PMIC_BUCK3_CFG0_b3_cmp_ibias_END            (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_CFG1_UNION
 struct description   : BUCK3_CFG1 Register structure definition
                        Address Offset:0x081 Initial:0x33 Width:8
 register description : BUCK3_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_dmd_sel_eco : 4;  /* bit[0-3]: buck eco模式下dmd点选择（000~111增大） */
        unsigned char  b3_dmd_sel     : 4;  /* bit[4-7]: <3>负dmd使能。0，不使能；1，使能
                                                         <2:0>buck dmd点选择（000~111增大） */
    } reg;
} COMMON_PMIC_BUCK3_CFG1_UNION;
#endif
#define COMMON_PMIC_BUCK3_CFG1_b3_dmd_sel_eco_START  (0)
#define COMMON_PMIC_BUCK3_CFG1_b3_dmd_sel_eco_END    (3)
#define COMMON_PMIC_BUCK3_CFG1_b3_dmd_sel_START      (4)
#define COMMON_PMIC_BUCK3_CFG1_b3_dmd_sel_END        (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_CFG2_UNION
 struct description   : BUCK3_CFG2 Register structure definition
                        Address Offset:0x082 Initial:0x48 Width:8
 register description : BUCK3_配置寄存器_2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_ea_clamp_eco_dis : 1;  /* bit[0-0]: ea输出是否增加对地电容。0，不增加；1，增加 */
        unsigned char  b3_dt_sel           : 1;  /* bit[1-1]: buck 死区时间调节。(0：不额外延迟，1：额外延迟5ns） */
        unsigned char  b3_dmdcmp_sel_eco   : 1;  /* bit[2-2]: dmd比较器eco电流选择 */
        unsigned char  b3_dmd_type_sel     : 1;  /* bit[3-3]: 0，老DMD; 1为采用新DMD； */
        unsigned char  b3_dmd_ton          : 3;  /* bit[4-6]: buck发生dmd时的加入导通时间量（000~111增大） */
        unsigned char  b3_dmd_shield_ton   : 1;  /* bit[7-7]: ccm进dcm时的dmd计数个数。0,4个；1,1个 */
    } reg;
} COMMON_PMIC_BUCK3_CFG2_UNION;
#endif
#define COMMON_PMIC_BUCK3_CFG2_b3_ea_clamp_eco_dis_START  (0)
#define COMMON_PMIC_BUCK3_CFG2_b3_ea_clamp_eco_dis_END    (0)
#define COMMON_PMIC_BUCK3_CFG2_b3_dt_sel_START            (1)
#define COMMON_PMIC_BUCK3_CFG2_b3_dt_sel_END              (1)
#define COMMON_PMIC_BUCK3_CFG2_b3_dmdcmp_sel_eco_START    (2)
#define COMMON_PMIC_BUCK3_CFG2_b3_dmdcmp_sel_eco_END      (2)
#define COMMON_PMIC_BUCK3_CFG2_b3_dmd_type_sel_START      (3)
#define COMMON_PMIC_BUCK3_CFG2_b3_dmd_type_sel_END        (3)
#define COMMON_PMIC_BUCK3_CFG2_b3_dmd_ton_START           (4)
#define COMMON_PMIC_BUCK3_CFG2_b3_dmd_ton_END             (6)
#define COMMON_PMIC_BUCK3_CFG2_b3_dmd_shield_ton_START    (7)
#define COMMON_PMIC_BUCK3_CFG2_b3_dmd_shield_ton_END      (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_CFG3_UNION
 struct description   : BUCK3_CFG3 Register structure definition
                        Address Offset:0x083 Initial:0x08 Width:8
 register description : BUCK3_配置寄存器_3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_eco_ibias_sel : 1;  /* bit[0-0]: ibias在eco下整体减半使能。0，使能；1，不使能 */
        unsigned char  b3_ea_ibias_sel  : 1;  /* bit[1-1]: ea偏置电流选择。0，eabias buffer产生；1，ibias */
        unsigned char  b3_ea_eco_dis    : 1;  /* bit[2-2]: 低输出下是否增加环路补偿电阻。0，增加；1，不增加 */
        unsigned char  b3_softime_sel   : 2;  /* bit[3-4]: pwm比较内部电流选择。00-11变大 */
        unsigned char  reserved         : 3;  /* bit[5-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK3_CFG3_UNION;
#endif
#define COMMON_PMIC_BUCK3_CFG3_b3_eco_ibias_sel_START  (0)
#define COMMON_PMIC_BUCK3_CFG3_b3_eco_ibias_sel_END    (0)
#define COMMON_PMIC_BUCK3_CFG3_b3_ea_ibias_sel_START   (1)
#define COMMON_PMIC_BUCK3_CFG3_b3_ea_ibias_sel_END     (1)
#define COMMON_PMIC_BUCK3_CFG3_b3_ea_eco_dis_START     (2)
#define COMMON_PMIC_BUCK3_CFG3_b3_ea_eco_dis_END       (2)
#define COMMON_PMIC_BUCK3_CFG3_b3_softime_sel_START    (3)
#define COMMON_PMIC_BUCK3_CFG3_b3_softime_sel_END      (4)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_CFG4_UNION
 struct description   : BUCK3_CFG4 Register structure definition
                        Address Offset:0x084 Initial:0x12 Width:8
 register description : BUCK3_配置寄存器_4
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_lx_dt          : 1;  /* bit[0-0]: LX下降沿死区时间调整，1为增加死区;  */
        unsigned char  b3_ibias_dmd_ctrl : 2;  /* bit[1-2]: <1>dmd测试模式使能；1，使能
                                                            <0>ibias里dmd电流选择。0,2uA；1,1uA */
        unsigned char  b3_fix_ton        : 1;  /* bit[3-3]: 正常模式下dmd是否开始分时开关。0，开启；1，不开启 */
        unsigned char  b3_fastramp_ctrl  : 4;  /* bit[4-7]: <3:2> rampdown下拉电流选择。00-11变大
                                                            <1:0> rampdown下拉delay选择。00-11变大 */
    } reg;
} COMMON_PMIC_BUCK3_CFG4_UNION;
#endif
#define COMMON_PMIC_BUCK3_CFG4_b3_lx_dt_START           (0)
#define COMMON_PMIC_BUCK3_CFG4_b3_lx_dt_END             (0)
#define COMMON_PMIC_BUCK3_CFG4_b3_ibias_dmd_ctrl_START  (1)
#define COMMON_PMIC_BUCK3_CFG4_b3_ibias_dmd_ctrl_END    (2)
#define COMMON_PMIC_BUCK3_CFG4_b3_fix_ton_START         (3)
#define COMMON_PMIC_BUCK3_CFG4_b3_fix_ton_END           (3)
#define COMMON_PMIC_BUCK3_CFG4_b3_fastramp_ctrl_START   (4)
#define COMMON_PMIC_BUCK3_CFG4_b3_fastramp_ctrl_END     (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_CFG5_UNION
 struct description   : BUCK3_CFG5 Register structure definition
                        Address Offset:0x085 Initial:0x13 Width:8
 register description : BUCK3_配置寄存器_5
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_ng_n_sel : 3;  /* bit[0-2]: buck N power管驱动对应NMOS驱动能力调节（000~111增加驱动能力） */
        unsigned char  b3_min_ton  : 3;  /* bit[3-5]: buck最小导通时间 */
        unsigned char  reserved    : 2;  /* bit[6-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK3_CFG5_UNION;
#endif
#define COMMON_PMIC_BUCK3_CFG5_b3_ng_n_sel_START  (0)
#define COMMON_PMIC_BUCK3_CFG5_b3_ng_n_sel_END    (2)
#define COMMON_PMIC_BUCK3_CFG5_b3_min_ton_START   (3)
#define COMMON_PMIC_BUCK3_CFG5_b3_min_ton_END     (5)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_CFG6_UNION
 struct description   : BUCK3_CFG6 Register structure definition
                        Address Offset:0x086 Initial:0x63 Width:8
 register description : BUCK3_配置寄存器_6
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_ocp_cmp_ibias    : 1;  /* bit[0-0]: 默认为1，dmd时减少ocp的比较器电流，0为不减少 */
        unsigned char  b3_ntp_dt_sel       : 2;  /* bit[1-2]: 使能NTP死区时间 */
        unsigned char  b3_ntp_dt_ctrl      : 1;  /* bit[3-3]: buck N管到P管死区模式选择（1：并入新死区控制模式，0：不并入新死区控制模式） */
        unsigned char  b3_nonlinear_driver : 1;  /* bit[4-4]: 是否开启非线性驱动。0，不使能；1，使能 */
        unsigned char  b3_ng_p_sel         : 3;  /* bit[5-7]: buck N power管驱动对应PMOS驱动能力调节（000~111增加驱动能力） */
    } reg;
} COMMON_PMIC_BUCK3_CFG6_UNION;
#endif
#define COMMON_PMIC_BUCK3_CFG6_b3_ocp_cmp_ibias_START     (0)
#define COMMON_PMIC_BUCK3_CFG6_b3_ocp_cmp_ibias_END       (0)
#define COMMON_PMIC_BUCK3_CFG6_b3_ntp_dt_sel_START        (1)
#define COMMON_PMIC_BUCK3_CFG6_b3_ntp_dt_sel_END          (2)
#define COMMON_PMIC_BUCK3_CFG6_b3_ntp_dt_ctrl_START       (3)
#define COMMON_PMIC_BUCK3_CFG6_b3_ntp_dt_ctrl_END         (3)
#define COMMON_PMIC_BUCK3_CFG6_b3_nonlinear_driver_START  (4)
#define COMMON_PMIC_BUCK3_CFG6_b3_nonlinear_driver_END    (4)
#define COMMON_PMIC_BUCK3_CFG6_b3_ng_p_sel_START          (5)
#define COMMON_PMIC_BUCK3_CFG6_b3_ng_p_sel_END            (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_CFG7_UNION
 struct description   : BUCK3_CFG7 Register structure definition
                        Address Offset:0x087 Initial:0x2D Width:8
 register description : BUCK3_配置寄存器_7
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_ocpibias_sel     : 2;  /* bit[0-1]: 小ocp档位选择，00-11变大 */
        unsigned char  b3_ocpblanktime_sel : 1;  /* bit[2-2]: ocp blanking time选择 0,15ns；1,30ns */
        unsigned char  b3_ocp_toff         : 2;  /* bit[3-4]: buck发生ocp时最小关断时间量 （00~11增大） */
        unsigned char  b3_ocp_sel          : 2;  /* bit[5-6]: <1:0> 档位选择 00-11变大 */
        unsigned char  b3_ocp_delay        : 1;  /* bit[7-7]: ocp屏蔽时间延长20ns信号（0：不延长，1：延长） */
    } reg;
} COMMON_PMIC_BUCK3_CFG7_UNION;
#endif
#define COMMON_PMIC_BUCK3_CFG7_b3_ocpibias_sel_START      (0)
#define COMMON_PMIC_BUCK3_CFG7_b3_ocpibias_sel_END        (1)
#define COMMON_PMIC_BUCK3_CFG7_b3_ocpblanktime_sel_START  (2)
#define COMMON_PMIC_BUCK3_CFG7_b3_ocpblanktime_sel_END    (2)
#define COMMON_PMIC_BUCK3_CFG7_b3_ocp_toff_START          (3)
#define COMMON_PMIC_BUCK3_CFG7_b3_ocp_toff_END            (4)
#define COMMON_PMIC_BUCK3_CFG7_b3_ocp_sel_START           (5)
#define COMMON_PMIC_BUCK3_CFG7_b3_ocp_sel_END             (6)
#define COMMON_PMIC_BUCK3_CFG7_b3_ocp_delay_START         (7)
#define COMMON_PMIC_BUCK3_CFG7_b3_ocp_delay_END           (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_CFG8_UNION
 struct description   : BUCK3_CFG8 Register structure definition
                        Address Offset:0x088 Initial:0x36 Width:8
 register description : BUCK3_配置寄存器_8
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_ptn_dt_ctrl : 1;  /* bit[0-0]: buck P管到N管死区模式选择（1：并入新死区控制模式，0：不并入新死区控制模式） */
        unsigned char  b3_pg_p_sel    : 3;  /* bit[1-3]: buck P power管驱动对应PMOS驱动能力调节（000~111增加驱动能力） */
        unsigned char  b3_pg_n_sel    : 3;  /* bit[4-6]: buck P power管驱动对应NMOS驱动能力调节（000~111增加驱动能力） */
        unsigned char  b3_offres_shut : 1;  /* bit[7-7]: ramp up过程单位增益使能。0，不使能；1，使能 */
    } reg;
} COMMON_PMIC_BUCK3_CFG8_UNION;
#endif
#define COMMON_PMIC_BUCK3_CFG8_b3_ptn_dt_ctrl_START  (0)
#define COMMON_PMIC_BUCK3_CFG8_b3_ptn_dt_ctrl_END    (0)
#define COMMON_PMIC_BUCK3_CFG8_b3_pg_p_sel_START     (1)
#define COMMON_PMIC_BUCK3_CFG8_b3_pg_p_sel_END       (3)
#define COMMON_PMIC_BUCK3_CFG8_b3_pg_n_sel_START     (4)
#define COMMON_PMIC_BUCK3_CFG8_b3_pg_n_sel_END       (6)
#define COMMON_PMIC_BUCK3_CFG8_b3_offres_shut_START  (7)
#define COMMON_PMIC_BUCK3_CFG8_b3_offres_shut_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_CFG9_UNION
 struct description   : BUCK3_CFG9 Register structure definition
                        Address Offset:0x089 Initial:0x24 Width:8
 register description : BUCK3_配置寄存器_9
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_rampdown_ndmd : 3;  /* bit[0-2]: ramp down负dmd ton档位。00-11变大 ,v910新增<0>:1为配置开启负dmd的logic引入环路信号； */
        unsigned char  b3_ramp_ton_ctrl : 1;  /* bit[3-3]: ramp时选择用最小ton */
        unsigned char  b3_ramp_prebias  : 1;  /* bit[4-4]: ramp up过程下拉通道使能。0，不使能；1，使能 */
        unsigned char  b3_ptn_dt_sel    : 2;  /* bit[5-6]: 使能PTN死区时间 */
        unsigned char  reserved         : 1;  /* bit[7-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK3_CFG9_UNION;
#endif
#define COMMON_PMIC_BUCK3_CFG9_b3_rampdown_ndmd_START  (0)
#define COMMON_PMIC_BUCK3_CFG9_b3_rampdown_ndmd_END    (2)
#define COMMON_PMIC_BUCK3_CFG9_b3_ramp_ton_ctrl_START  (3)
#define COMMON_PMIC_BUCK3_CFG9_b3_ramp_ton_ctrl_END    (3)
#define COMMON_PMIC_BUCK3_CFG9_b3_ramp_prebias_START   (4)
#define COMMON_PMIC_BUCK3_CFG9_b3_ramp_prebias_END     (4)
#define COMMON_PMIC_BUCK3_CFG9_b3_ptn_dt_sel_START     (5)
#define COMMON_PMIC_BUCK3_CFG9_b3_ptn_dt_sel_END       (6)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_CFG10_UNION
 struct description   : BUCK3_CFG10 Register structure definition
                        Address Offset:0x08A Initial:0x00 Width:8
 register description : BUCK3_配置寄存器_10
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_reserve0 : 8;  /* bit[0-7]: <0>:min_ton时间选择，0为20ns,1为50ns
                                                      <1>:min_toff时间选择，0为50ns,1为20ns
                                                      <3:2>:ton的电容选择，00为都不接入，11为都接入
                                                      <4>:eco下是否分时开关，1为分时
                                                      <5>：dmd是否强制关闭，1为关闭，进入强制CCM
                                                      <6>:eco下是否上拉保持点，0为不上拉
                                                      <7>:最低vo时，是否选择多减一档ton，0为多减 */
    } reg;
} COMMON_PMIC_BUCK3_CFG10_UNION;
#endif
#define COMMON_PMIC_BUCK3_CFG10_b3_reserve0_START  (0)
#define COMMON_PMIC_BUCK3_CFG10_b3_reserve0_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_CFG11_UNION
 struct description   : BUCK3_CFG11 Register structure definition
                        Address Offset:0x08B Initial:0x00 Width:8
 register description : BUCK3_配置寄存器_11
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_reserve1 : 8;  /* bit[0-7]: <2:0>轻载DCM时是PGP的驱动档位，111为最强
                                                      <3>：ocp的偏置电流是否降低0.5uA，0为不降低，1为降低
                                                      <4>：是否屏蔽小ocp以下负载，驱动加强，0为屏蔽
                                                      <5>：ocp下是否分时降低电流，0为不降低，1为降低ocp电流
                                                      <6>:是否开启pull_down通道，0是由数字控制 1：强制不开pull_down
                                                      <7>:ramp_down时是否选择EA为单位增益方式 1为选择单位增益 */
    } reg;
} COMMON_PMIC_BUCK3_CFG11_UNION;
#endif
#define COMMON_PMIC_BUCK3_CFG11_b3_reserve1_START  (0)
#define COMMON_PMIC_BUCK3_CFG11_b3_reserve1_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_CFG12_UNION
 struct description   : BUCK3_CFG12 Register structure definition
                        Address Offset:0x08C Initial:0x00 Width:8
 register description : BUCK3_配置寄存器_12
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_reserve2 : 8;  /* bit[0-7]: 预留寄存器 */
    } reg;
} COMMON_PMIC_BUCK3_CFG12_UNION;
#endif
#define COMMON_PMIC_BUCK3_CFG12_b3_reserve2_START  (0)
#define COMMON_PMIC_BUCK3_CFG12_b3_reserve2_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_CFG13_UNION
 struct description   : BUCK3_CFG13 Register structure definition
                        Address Offset:0x08D Initial:0x00 Width:8
 register description : BUCK3_配置寄存器_13
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_reserve3 : 8;  /* bit[0-7]: 预留寄存器 */
    } reg;
} COMMON_PMIC_BUCK3_CFG13_UNION;
#endif
#define COMMON_PMIC_BUCK3_CFG13_b3_reserve3_START  (0)
#define COMMON_PMIC_BUCK3_CFG13_b3_reserve3_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK3_STATUS0_UNION
 struct description   : BUCK3_STATUS0 Register structure definition
                        Address Offset:0x08E Initial:0x00 Width:8
 register description : BUCK3_只读寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b3_ocp_state : 1;  /* bit[0-0]: ATE修调OCP点时，OCP状态寄存器。0：未发生OCP；1：发生OCP */
        unsigned char  b3_ccm_state : 1;  /* bit[1-1]: buck 处于CCM或者DCM模式上报信号,该信号为高电平，表示buck处于CCM模式 */
        unsigned char  reserved     : 6;  /* bit[2-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK3_STATUS0_UNION;
#endif
#define COMMON_PMIC_BUCK3_STATUS0_b3_ocp_state_START  (0)
#define COMMON_PMIC_BUCK3_STATUS0_b3_ocp_state_END    (0)
#define COMMON_PMIC_BUCK3_STATUS0_b3_ccm_state_START  (1)
#define COMMON_PMIC_BUCK3_STATUS0_b3_ccm_state_END    (1)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK_HYS_TOP_CFG0_UNION
 struct description   : BUCK_HYS_TOP_CFG0 Register structure definition
                        Address Offset:0x0A0 Initial:0x40 Width:8
 register description : BUCK_HYS_TOP_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b_hys_regop_clp    : 1;  /* bit[0-0]: regulator 嵌位电路使能（1：使能。0：不使能） */
        unsigned char  b_hys_ocptrim_ctrl : 1;  /* bit[1-1]: 1为进入ocp测试模式 */
        unsigned char  b_hys_ocp_dis      : 1;  /* bit[2-2]: buck 内部OCP环路屏蔽信号。0：不屏蔽，1：屏蔽 */
        unsigned char  b_hys_lxres_trim   : 1;  /* bit[3-3]: 迟滞buckRLX电阻测试功能是否打开 1：为打开 */
        unsigned char  b_hys_filter_ton   : 2;  /* bit[4-5]: 比较器滤毛刺（00~11增大）
                                                             bit<1>, rampdown进入负dmd的pulse信号经过1ns delay，是否控制nmos关断。0，不控制；1，控制。
                                                             Bit<0>, rampdown进入负dmd的pulse信号是否产生一个最小ton。0，不产生；1，产生。 */
        unsigned char  b_hys_dmd_clp      : 1;  /* bit[6-6]: 老dmd嵌位使能信号（0：不加上；1：加上） */
        unsigned char  b_hys_cmp_filter   : 1;  /* bit[7-7]: 比较器滤毛刺功能（0：不虑毛刺；1：虑毛刺） */
    } reg;
} COMMON_PMIC_BUCK_HYS_TOP_CFG0_UNION;
#endif
#define COMMON_PMIC_BUCK_HYS_TOP_CFG0_b_hys_regop_clp_START     (0)
#define COMMON_PMIC_BUCK_HYS_TOP_CFG0_b_hys_regop_clp_END       (0)
#define COMMON_PMIC_BUCK_HYS_TOP_CFG0_b_hys_ocptrim_ctrl_START  (1)
#define COMMON_PMIC_BUCK_HYS_TOP_CFG0_b_hys_ocptrim_ctrl_END    (1)
#define COMMON_PMIC_BUCK_HYS_TOP_CFG0_b_hys_ocp_dis_START       (2)
#define COMMON_PMIC_BUCK_HYS_TOP_CFG0_b_hys_ocp_dis_END         (2)
#define COMMON_PMIC_BUCK_HYS_TOP_CFG0_b_hys_lxres_trim_START    (3)
#define COMMON_PMIC_BUCK_HYS_TOP_CFG0_b_hys_lxres_trim_END      (3)
#define COMMON_PMIC_BUCK_HYS_TOP_CFG0_b_hys_filter_ton_START    (4)
#define COMMON_PMIC_BUCK_HYS_TOP_CFG0_b_hys_filter_ton_END      (5)
#define COMMON_PMIC_BUCK_HYS_TOP_CFG0_b_hys_dmd_clp_START       (6)
#define COMMON_PMIC_BUCK_HYS_TOP_CFG0_b_hys_dmd_clp_END         (6)
#define COMMON_PMIC_BUCK_HYS_TOP_CFG0_b_hys_cmp_filter_START    (7)
#define COMMON_PMIC_BUCK_HYS_TOP_CFG0_b_hys_cmp_filter_END      (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK_HYS_TOP_CFG1_UNION
 struct description   : BUCK_HYS_TOP_CFG1 Register structure definition
                        Address Offset:0x0A1 Initial:0x00 Width:8
 register description : BUCK_HYS_TOP_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b_hys_short_pdp : 1;  /* bit[0-0]: 短路保护屏蔽寄存器.0:使能短路保护;1:不使能短路保护 */
        unsigned char  reserved        : 7;  /* bit[1-7]: reserved */
    } reg;
} COMMON_PMIC_BUCK_HYS_TOP_CFG1_UNION;
#endif
#define COMMON_PMIC_BUCK_HYS_TOP_CFG1_b_hys_short_pdp_START  (0)
#define COMMON_PMIC_BUCK_HYS_TOP_CFG1_b_hys_short_pdp_END    (0)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK_HYS_TOP_CFG2_UNION
 struct description   : BUCK_HYS_TOP_CFG2 Register structure definition
                        Address Offset:0x0A2 Initial:0x00 Width:8
 register description : BUCK_HYS_TOP_配置寄存器_2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b_hys_reserve0 : 8;  /* bit[0-7]: 预留寄存器 */
    } reg;
} COMMON_PMIC_BUCK_HYS_TOP_CFG2_UNION;
#endif
#define COMMON_PMIC_BUCK_HYS_TOP_CFG2_b_hys_reserve0_START  (0)
#define COMMON_PMIC_BUCK_HYS_TOP_CFG2_b_hys_reserve0_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK_HYS_TOP_CFG3_UNION
 struct description   : BUCK_HYS_TOP_CFG3 Register structure definition
                        Address Offset:0x0A3 Initial:0x00 Width:8
 register description : BUCK_HYS_TOP_配置寄存器_3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b_hys_reserve1 : 8;  /* bit[0-7]: 预留寄存器 */
    } reg;
} COMMON_PMIC_BUCK_HYS_TOP_CFG3_UNION;
#endif
#define COMMON_PMIC_BUCK_HYS_TOP_CFG3_b_hys_reserve1_START  (0)
#define COMMON_PMIC_BUCK_HYS_TOP_CFG3_b_hys_reserve1_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK_HYS_TOP_CFG4_UNION
 struct description   : BUCK_HYS_TOP_CFG4 Register structure definition
                        Address Offset:0x0A4 Initial:0x00 Width:8
 register description : BUCK_HYS_TOP_配置寄存器_4
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b_hys_reserve2 : 8;  /* bit[0-7]: 预留寄存器 */
    } reg;
} COMMON_PMIC_BUCK_HYS_TOP_CFG4_UNION;
#endif
#define COMMON_PMIC_BUCK_HYS_TOP_CFG4_b_hys_reserve2_START  (0)
#define COMMON_PMIC_BUCK_HYS_TOP_CFG4_b_hys_reserve2_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_BUCK_HYS_TOP_CFG5_UNION
 struct description   : BUCK_HYS_TOP_CFG5 Register structure definition
                        Address Offset:0x0A5 Initial:0x00 Width:8
 register description : BUCK_HYS_TOP_配置寄存器_5
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  b_hys_reserve3 : 8;  /* bit[0-7]: 预留寄存器 */
    } reg;
} COMMON_PMIC_BUCK_HYS_TOP_CFG5_UNION;
#endif
#define COMMON_PMIC_BUCK_HYS_TOP_CFG5_b_hys_reserve3_START  (0)
#define COMMON_PMIC_BUCK_HYS_TOP_CFG5_b_hys_reserve3_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO1_CFG0_UNION
 struct description   : LDO1_CFG0 Register structure definition
                        Address Offset:0x0B0 Initial:0x00 Width:8
 register description : LDO1_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo1_config : 8;  /* bit[0-7]: <7> 伪ESR补偿增强 0：保持零点位置 1：拉近零点位置
                                                      <6> OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                      <5> OCPD比较器offset使能 0：无offset 1：有offset
                                                      <4:2> 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                      <1> 伪ESR补偿配置 0：保持零点位置 1：推远零点位置
                                                      <0> 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} COMMON_PMIC_LDO1_CFG0_UNION;
#endif
#define COMMON_PMIC_LDO1_CFG0_ldo1_config_START  (0)
#define COMMON_PMIC_LDO1_CFG0_ldo1_config_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO1_CFG1_UNION
 struct description   : LDO1_CFG1 Register structure definition
                        Address Offset:0x0B1 Initial:0x00 Width:8
 register description : LDO1_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo1_ocp_test : 1;  /* bit[0-0]: ldo1 ocp测试模式使能 */
        unsigned char  ldo1_ocp_set  : 2;  /* bit[1-2]: ldo1 ocp档位调节 */
        unsigned char  reserved      : 5;  /* bit[3-7]: reserved */
    } reg;
} COMMON_PMIC_LDO1_CFG1_UNION;
#endif
#define COMMON_PMIC_LDO1_CFG1_ldo1_ocp_test_START  (0)
#define COMMON_PMIC_LDO1_CFG1_ldo1_ocp_test_END    (0)
#define COMMON_PMIC_LDO1_CFG1_ldo1_ocp_set_START   (1)
#define COMMON_PMIC_LDO1_CFG1_ldo1_ocp_set_END     (2)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO2_CFG0_UNION
 struct description   : LDO2_CFG0 Register structure definition
                        Address Offset:0x0B2 Initial:0x00 Width:8
 register description : LDO2_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo2_config : 8;  /* bit[0-7]: <7> 伪ESR补偿增强 0：保持零点位置 1：拉近零点位置
                                                      <6> OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                      <5> OCPD比较器offset使能 0：无offset 1：有offset
                                                      <4:2> 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                      <1> 伪ESR补偿配置 0：保持零点位置 1：推远零点位置
                                                      <0> 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} COMMON_PMIC_LDO2_CFG0_UNION;
#endif
#define COMMON_PMIC_LDO2_CFG0_ldo2_config_START  (0)
#define COMMON_PMIC_LDO2_CFG0_ldo2_config_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO2_CFG1_UNION
 struct description   : LDO2_CFG1 Register structure definition
                        Address Offset:0x0B3 Initial:0x00 Width:8
 register description : LDO2_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo2_ocp_test : 1;  /* bit[0-0]: ldo2 ocp测试模式使能 */
        unsigned char  ldo2_ocp_set  : 2;  /* bit[1-2]: ldo2 ocp档位调节 */
        unsigned char  reserved      : 5;  /* bit[3-7]: reserved */
    } reg;
} COMMON_PMIC_LDO2_CFG1_UNION;
#endif
#define COMMON_PMIC_LDO2_CFG1_ldo2_ocp_test_START  (0)
#define COMMON_PMIC_LDO2_CFG1_ldo2_ocp_test_END    (0)
#define COMMON_PMIC_LDO2_CFG1_ldo2_ocp_set_START   (1)
#define COMMON_PMIC_LDO2_CFG1_ldo2_ocp_set_END     (2)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO3_CFG0_UNION
 struct description   : LDO3_CFG0 Register structure definition
                        Address Offset:0x0B4 Initial:0x00 Width:8
 register description : LDO3_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo3_config : 8;  /* bit[0-7]: <7> OCPD比较器offset使能 0：无offset 1：有offset
                                                      <6> OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                      <5> NA
                                                      <4:2> 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                      <1> NA
                                                      <0> 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} COMMON_PMIC_LDO3_CFG0_UNION;
#endif
#define COMMON_PMIC_LDO3_CFG0_ldo3_config_START  (0)
#define COMMON_PMIC_LDO3_CFG0_ldo3_config_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO3_CFG1_UNION
 struct description   : LDO3_CFG1 Register structure definition
                        Address Offset:0x0B5 Initial:0x00 Width:8
 register description : LDO3_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo3_ocp_test : 1;  /* bit[0-0]: ldo3 ocp测试模式使能 */
        unsigned char  ldo3_ocp_set  : 2;  /* bit[1-2]: ldo3 ocp档位调节 */
        unsigned char  reserved      : 5;  /* bit[3-7]: reserved */
    } reg;
} COMMON_PMIC_LDO3_CFG1_UNION;
#endif
#define COMMON_PMIC_LDO3_CFG1_ldo3_ocp_test_START  (0)
#define COMMON_PMIC_LDO3_CFG1_ldo3_ocp_test_END    (0)
#define COMMON_PMIC_LDO3_CFG1_ldo3_ocp_set_START   (1)
#define COMMON_PMIC_LDO3_CFG1_ldo3_ocp_set_END     (2)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO4_CFG0_UNION
 struct description   : LDO4_CFG0 Register structure definition
                        Address Offset:0x0B6 Initial:0x00 Width:8
 register description : LDO4_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo4_config : 8;  /* bit[0-7]: <7> 伪ESR补偿增强 0：保持零点位置 1：拉近零点位置
                                                      <6> OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                      <5> OCPD比较器offset使能 0：无offset 1：有offset
                                                      <4:2> 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                      <1> 伪ESR补偿配置 0：保持零点位置 1：推远零点位置
                                                      <0> 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} COMMON_PMIC_LDO4_CFG0_UNION;
#endif
#define COMMON_PMIC_LDO4_CFG0_ldo4_config_START  (0)
#define COMMON_PMIC_LDO4_CFG0_ldo4_config_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO4_CFG1_UNION
 struct description   : LDO4_CFG1 Register structure definition
                        Address Offset:0x0B7 Initial:0x00 Width:8
 register description : LDO4_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo4_ocp_test : 1;  /* bit[0-0]: ldo4 ocp测试模式使能 */
        unsigned char  ldo4_ocp_set  : 2;  /* bit[1-2]: ldo4 ocp档位调节 */
        unsigned char  reserved      : 5;  /* bit[3-7]: reserved */
    } reg;
} COMMON_PMIC_LDO4_CFG1_UNION;
#endif
#define COMMON_PMIC_LDO4_CFG1_ldo4_ocp_test_START  (0)
#define COMMON_PMIC_LDO4_CFG1_ldo4_ocp_test_END    (0)
#define COMMON_PMIC_LDO4_CFG1_ldo4_ocp_set_START   (1)
#define COMMON_PMIC_LDO4_CFG1_ldo4_ocp_set_END     (2)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO5_CFG0_UNION
 struct description   : LDO5_CFG0 Register structure definition
                        Address Offset:0x0B8 Initial:0x00 Width:8
 register description : LDO5_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo5_config : 8;  /* bit[0-7]: <7:6> NA
                                                      <5> 缓起比较器offset使能 0：有offset 1：无offset
                                                      <4> 直通模式屏蔽 0：屏蔽直通模式 1：不屏蔽直通模式使能
                                                      <3:2> 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                      <1> ocp_bst使能 0：不改变ocp点 1：增加80%ocp点
                                                      <0> 伪ESR补偿配置 0：保持零点位置 1：拉近零点位置 */
    } reg;
} COMMON_PMIC_LDO5_CFG0_UNION;
#endif
#define COMMON_PMIC_LDO5_CFG0_ldo5_config_START  (0)
#define COMMON_PMIC_LDO5_CFG0_ldo5_config_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO5_CFG1_UNION
 struct description   : LDO5_CFG1 Register structure definition
                        Address Offset:0x0B9 Initial:0x00 Width:8
 register description : LDO5_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo5_ss_config : 1;  /* bit[0-0]: ldo5缓启时间配置，0表示100-360uS；1表示40-120uS */
        unsigned char  ldo5_ocp_test  : 1;  /* bit[1-1]: ldo5 ocp测试模式使能 */
        unsigned char  ldo5_ocp_set   : 2;  /* bit[2-3]: ldo5 ocp档位调节 */
        unsigned char  reserved       : 4;  /* bit[4-7]: reserved */
    } reg;
} COMMON_PMIC_LDO5_CFG1_UNION;
#endif
#define COMMON_PMIC_LDO5_CFG1_ldo5_ss_config_START  (0)
#define COMMON_PMIC_LDO5_CFG1_ldo5_ss_config_END    (0)
#define COMMON_PMIC_LDO5_CFG1_ldo5_ocp_test_START   (1)
#define COMMON_PMIC_LDO5_CFG1_ldo5_ocp_test_END     (1)
#define COMMON_PMIC_LDO5_CFG1_ldo5_ocp_set_START    (2)
#define COMMON_PMIC_LDO5_CFG1_ldo5_ocp_set_END      (3)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO6_CFG0_UNION
 struct description   : LDO6_CFG0 Register structure definition
                        Address Offset:0x0BA Initial:0x00 Width:8
 register description : LDO6_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo6_config : 8;  /* bit[0-7]: <7:6> NA
                                                      <5> 缓起比较器offset使能 0：有offset 1：无offset
                                                      <4> 直通模式屏蔽 0：屏蔽直通模式 1：不屏蔽直通模式使能
                                                      <3:2> 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                      <1> ocp_bst使能 0：不改变ocp点 1：增加80%ocp点
                                                      <0> 伪ESR补偿配置 0：保持零点位置 1：拉近零点位置 */
    } reg;
} COMMON_PMIC_LDO6_CFG0_UNION;
#endif
#define COMMON_PMIC_LDO6_CFG0_ldo6_config_START  (0)
#define COMMON_PMIC_LDO6_CFG0_ldo6_config_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO6_CFG1_UNION
 struct description   : LDO6_CFG1 Register structure definition
                        Address Offset:0x0BB Initial:0x00 Width:8
 register description : LDO6_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo6_ocp_test : 1;  /* bit[0-0]: ldo6 ocp测试模式使能 */
        unsigned char  ldo6_ocp_set  : 2;  /* bit[1-2]: ldo6 ocp档位调节 */
        unsigned char  reserved      : 5;  /* bit[3-7]: reserved */
    } reg;
} COMMON_PMIC_LDO6_CFG1_UNION;
#endif
#define COMMON_PMIC_LDO6_CFG1_ldo6_ocp_test_START  (0)
#define COMMON_PMIC_LDO6_CFG1_ldo6_ocp_test_END    (0)
#define COMMON_PMIC_LDO6_CFG1_ldo6_ocp_set_START   (1)
#define COMMON_PMIC_LDO6_CFG1_ldo6_ocp_set_END     (2)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO7_CFG0_UNION
 struct description   : LDO7_CFG0 Register structure definition
                        Address Offset:0x0BC Initial:0x00 Width:8
 register description : LDO7_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo7_config : 8;  /* bit[0-7]: <7:6> NA
                                                      <5> 缓起比较器offset使能 0：有offset 1：无offset
                                                      <4> 直通模式屏蔽 0：屏蔽直通模式 1：不屏蔽直通模式使能
                                                      <3:2> 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                      <1> ocp_bst使能 0：不改变ocp点 1：增加80%ocp点
                                                      <0> 伪ESR补偿配置 0：保持零点位置 1：拉近零点位置 */
    } reg;
} COMMON_PMIC_LDO7_CFG0_UNION;
#endif
#define COMMON_PMIC_LDO7_CFG0_ldo7_config_START  (0)
#define COMMON_PMIC_LDO7_CFG0_ldo7_config_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO7_CFG1_UNION
 struct description   : LDO7_CFG1 Register structure definition
                        Address Offset:0x0BD Initial:0x00 Width:8
 register description : LDO7_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo7_ocp_test : 1;  /* bit[0-0]: ldo7 ocp测试模式使能 */
        unsigned char  ldo7_ocp_set  : 2;  /* bit[1-2]: ldo7 ocp档位调节 */
        unsigned char  reserved      : 5;  /* bit[3-7]: reserved */
    } reg;
} COMMON_PMIC_LDO7_CFG1_UNION;
#endif
#define COMMON_PMIC_LDO7_CFG1_ldo7_ocp_test_START  (0)
#define COMMON_PMIC_LDO7_CFG1_ldo7_ocp_test_END    (0)
#define COMMON_PMIC_LDO7_CFG1_ldo7_ocp_set_START   (1)
#define COMMON_PMIC_LDO7_CFG1_ldo7_ocp_set_END     (2)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO8_CFG0_UNION
 struct description   : LDO8_CFG0 Register structure definition
                        Address Offset:0x0BE Initial:0x00 Width:8
 register description : LDO8_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo8_config : 8;  /* bit[0-7]: <7> OCPD比较器offset使能 0：无offset 1：有offset
                                                      <6> OCP_BST使能 0：不增加OCP点 1：增加80% OCP点
                                                      <5> NA
                                                      <4:2> 瞬态增强电阻配置 11.2k/5.6k/2.8kΩ
                                                      <1> NA
                                                      <0> 缓起比较器offset使能 0：有offset 1：无offset */
    } reg;
} COMMON_PMIC_LDO8_CFG0_UNION;
#endif
#define COMMON_PMIC_LDO8_CFG0_ldo8_config_START  (0)
#define COMMON_PMIC_LDO8_CFG0_ldo8_config_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO8_CFG1_UNION
 struct description   : LDO8_CFG1 Register structure definition
                        Address Offset:0x0BF Initial:0x00 Width:8
 register description : LDO8_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo8_ocp_test : 1;  /* bit[0-0]: ldo8 ocp测试模式使能 */
        unsigned char  ldo8_ocp_set  : 2;  /* bit[1-2]: ldo8 ocp档位调节 */
        unsigned char  reserved      : 5;  /* bit[3-7]: reserved */
    } reg;
} COMMON_PMIC_LDO8_CFG1_UNION;
#endif
#define COMMON_PMIC_LDO8_CFG1_ldo8_ocp_test_START  (0)
#define COMMON_PMIC_LDO8_CFG1_ldo8_ocp_test_END    (0)
#define COMMON_PMIC_LDO8_CFG1_ldo8_ocp_set_START   (1)
#define COMMON_PMIC_LDO8_CFG1_ldo8_ocp_set_END     (2)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO_RESERVE_CFG0_UNION
 struct description   : LDO_RESERVE_CFG0 Register structure definition
                        Address Offset:0x0C4 Initial:0x00 Width:8
 register description : LDO_RESERVE_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_reserve0 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} COMMON_PMIC_LDO_RESERVE_CFG0_UNION;
#endif
#define COMMON_PMIC_LDO_RESERVE_CFG0_ldo_reserve0_START  (0)
#define COMMON_PMIC_LDO_RESERVE_CFG0_ldo_reserve0_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO_RESERVE_CFG1_UNION
 struct description   : LDO_RESERVE_CFG1 Register structure definition
                        Address Offset:0x0C5 Initial:0x00 Width:8
 register description : LDO_RESERVE_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_reserve1 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} COMMON_PMIC_LDO_RESERVE_CFG1_UNION;
#endif
#define COMMON_PMIC_LDO_RESERVE_CFG1_ldo_reserve1_START  (0)
#define COMMON_PMIC_LDO_RESERVE_CFG1_ldo_reserve1_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO_RESERVE_CFG2_UNION
 struct description   : LDO_RESERVE_CFG2 Register structure definition
                        Address Offset:0x0C6 Initial:0x00 Width:8
 register description : LDO_RESERVE_配置寄存器_2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_reserve2 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} COMMON_PMIC_LDO_RESERVE_CFG2_UNION;
#endif
#define COMMON_PMIC_LDO_RESERVE_CFG2_ldo_reserve2_START  (0)
#define COMMON_PMIC_LDO_RESERVE_CFG2_ldo_reserve2_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO_RESERVE_CFG3_UNION
 struct description   : LDO_RESERVE_CFG3 Register structure definition
                        Address Offset:0x0C7 Initial:0x00 Width:8
 register description : LDO_RESERVE_配置寄存器_3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_reserve3 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} COMMON_PMIC_LDO_RESERVE_CFG3_UNION;
#endif
#define COMMON_PMIC_LDO_RESERVE_CFG3_ldo_reserve3_START  (0)
#define COMMON_PMIC_LDO_RESERVE_CFG3_ldo_reserve3_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_LDO_RESERVE_CFG4_UNION
 struct description   : LDO_RESERVE_CFG4 Register structure definition
                        Address Offset:0x0C8 Initial:0xFF Width:8
 register description : LDO_RESERVE_配置寄存器_4
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  ldo_reserve4 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} COMMON_PMIC_LDO_RESERVE_CFG4_UNION;
#endif
#define COMMON_PMIC_LDO_RESERVE_CFG4_ldo_reserve4_START  (0)
#define COMMON_PMIC_LDO_RESERVE_CFG4_ldo_reserve4_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_PMUH_CFG0_UNION
 struct description   : PMUH_CFG0 Register structure definition
                        Address Offset:0x0D0 Initial:0x00 Width:8
 register description : LDO_PMUH_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  pmuh_stb_set : 4;  /* bit[0-3]: pmuh_capless稳定性调节 */
        unsigned char  pmuh_config  : 4;  /* bit[4-7]: pmuh假负载调节 */
    } reg;
} COMMON_PMIC_PMUH_CFG0_UNION;
#endif
#define COMMON_PMIC_PMUH_CFG0_pmuh_stb_set_START  (0)
#define COMMON_PMIC_PMUH_CFG0_pmuh_stb_set_END    (3)
#define COMMON_PMIC_PMUH_CFG0_pmuh_config_START   (4)
#define COMMON_PMIC_PMUH_CFG0_pmuh_config_END     (7)


/*****************************************************************************
 struct               : COMMON_PMIC_D2A_RESERVE_CFG0_UNION
 struct description   : D2A_RESERVE_CFG0 Register structure definition
                        Address Offset:0x0E0 Initial:0x00 Width:8
 register description : 模拟预留配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  d2a_reserve0 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} COMMON_PMIC_D2A_RESERVE_CFG0_UNION;
#endif
#define COMMON_PMIC_D2A_RESERVE_CFG0_d2a_reserve0_START  (0)
#define COMMON_PMIC_D2A_RESERVE_CFG0_d2a_reserve0_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_D2A_RESERVE_CFG1_UNION
 struct description   : D2A_RESERVE_CFG1 Register structure definition
                        Address Offset:0x0E1 Initial:0x00 Width:8
 register description : 模拟预留配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  d2a_reserve1 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} COMMON_PMIC_D2A_RESERVE_CFG1_UNION;
#endif
#define COMMON_PMIC_D2A_RESERVE_CFG1_d2a_reserve1_START  (0)
#define COMMON_PMIC_D2A_RESERVE_CFG1_d2a_reserve1_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_D2A_RESERVE_CFG2_UNION
 struct description   : D2A_RESERVE_CFG2 Register structure definition
                        Address Offset:0x0E2 Initial:0x00 Width:8
 register description : 模拟预留配置寄存器_2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  d2a_reserve2 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} COMMON_PMIC_D2A_RESERVE_CFG2_UNION;
#endif
#define COMMON_PMIC_D2A_RESERVE_CFG2_d2a_reserve2_START  (0)
#define COMMON_PMIC_D2A_RESERVE_CFG2_d2a_reserve2_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_D2A_RESERVE_CFG3_UNION
 struct description   : D2A_RESERVE_CFG3 Register structure definition
                        Address Offset:0x0E3 Initial:0x00 Width:8
 register description : 模拟预留配置寄存器_3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  d2a_reserve3 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} COMMON_PMIC_D2A_RESERVE_CFG3_UNION;
#endif
#define COMMON_PMIC_D2A_RESERVE_CFG3_d2a_reserve3_START  (0)
#define COMMON_PMIC_D2A_RESERVE_CFG3_d2a_reserve3_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_A2D_RESERVE0_UNION
 struct description   : A2D_RESERVE0 Register structure definition
                        Address Offset:0x0E4 Initial:0x00 Width:8
 register description : A2D_RESERVE_只读寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  a2d_reserve0 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} COMMON_PMIC_A2D_RESERVE0_UNION;
#endif
#define COMMON_PMIC_A2D_RESERVE0_a2d_reserve0_START  (0)
#define COMMON_PMIC_A2D_RESERVE0_a2d_reserve0_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_A2D_RESERVE1_UNION
 struct description   : A2D_RESERVE1 Register structure definition
                        Address Offset:0x0E5 Initial:0x00 Width:8
 register description : A2D_RESERVE_只读寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  a2d_reserve1 : 8;  /* bit[0-7]: 备用寄存器 */
    } reg;
} COMMON_PMIC_A2D_RESERVE1_UNION;
#endif
#define COMMON_PMIC_A2D_RESERVE1_a2d_reserve1_START  (0)
#define COMMON_PMIC_A2D_RESERVE1_a2d_reserve1_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_ATEST_RESERVE_CFG0_UNION
 struct description   : ATEST_RESERVE_CFG0 Register structure definition
                        Address Offset:0x0E6 Initial:0x00 Width:8
 register description : 预留_配置寄存器_0
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  atest_reserve0 : 8;  /* bit[0-7]: <7>:复用管脚测试备用寄存器
                                                         <6>:9.6M ramp时钟测试gating，0表示gating，1表示选通
                                                         <5>:256K时钟测试gating，0表示gating，1表示选通
                                                         <4:3>:ATEST MUX输出选通，00表示接地，11表示选通，其余无意义
                                                         <2>:逻辑信号复用测试gating，0表示高阻，1表示选通
                                                         <1:0>:模拟信号复用测试配置选择，00表示选通地，01表示不选通buffer，10表示选通bufer，11备用 */
    } reg;
} COMMON_PMIC_ATEST_RESERVE_CFG0_UNION;
#endif
#define COMMON_PMIC_ATEST_RESERVE_CFG0_atest_reserve0_START  (0)
#define COMMON_PMIC_ATEST_RESERVE_CFG0_atest_reserve0_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_ATEST_RESERVE_CFG1_UNION
 struct description   : ATEST_RESERVE_CFG1 Register structure definition
                        Address Offset:0x0E7 Initial:0x00 Width:8
 register description : 预留_配置寄存器_1
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  atest_reserve1 : 8;  /* bit[0-7]: 复用管脚测试备用寄存器 */
    } reg;
} COMMON_PMIC_ATEST_RESERVE_CFG1_UNION;
#endif
#define COMMON_PMIC_ATEST_RESERVE_CFG1_atest_reserve1_START  (0)
#define COMMON_PMIC_ATEST_RESERVE_CFG1_atest_reserve1_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_ATEST_RESERVE_CFG2_UNION
 struct description   : ATEST_RESERVE_CFG2 Register structure definition
                        Address Offset:0x0E8 Initial:0x00 Width:8
 register description : 预留_配置寄存器_2
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  atest_reserve2 : 8;  /* bit[0-7]: 复用管脚测试备用寄存器 */
    } reg;
} COMMON_PMIC_ATEST_RESERVE_CFG2_UNION;
#endif
#define COMMON_PMIC_ATEST_RESERVE_CFG2_atest_reserve2_START  (0)
#define COMMON_PMIC_ATEST_RESERVE_CFG2_atest_reserve2_END    (7)


/*****************************************************************************
 struct               : COMMON_PMIC_ATEST_RESERVE_CFG3_UNION
 struct description   : ATEST_RESERVE_CFG3 Register structure definition
                        Address Offset:0x0E9 Initial:0x00 Width:8
 register description : 预留_配置寄存器_3
*****************************************************************************/
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned char      value;
    struct {
        unsigned char  atest_reserve3 : 8;  /* bit[0-7]: 复用管脚测试备用寄存器 */
    } reg;
} COMMON_PMIC_ATEST_RESERVE_CFG3_UNION;
#endif
#define COMMON_PMIC_ATEST_RESERVE_CFG3_atest_reserve3_START  (0)
#define COMMON_PMIC_ATEST_RESERVE_CFG3_atest_reserve3_END    (7)






/*****************************************************************************
  8 others
*****************************************************************************/



/*****************************************************************************
  9 global values
*****************************************************************************/



/*****************************************************************************
  10 global functions
*****************************************************************************/


#ifdef __cplusplus
#if __cplusplus
    }
#endif
#endif

#endif /* end of COMMON_PMIC_interface.h */
