Running: D:\setup_xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/TA logic citcute/verilog_class/class3/N_bit_adder/test1_isim_beh.exe -prj E:/TA logic citcute/verilog_class/class3/N_bit_adder/test1_beh.prj work.test1 work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/TA logic citcute/verilog_class/class3/N_bit_adder/N_bit_adder.v" into library work
Analyzing Verilog file "E:/TA logic citcute/verilog_class/class3/N_bit_adder/test1.v" into library work
Analyzing Verilog file "D:/setup_xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module half_adder
Compiling module full_adder
Compiling module N_bit_adder_default
Compiling module test1
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable E:/TA logic citcute/verilog_class/class3/N_bit_adder/test1_isim_beh.exe
Fuse Memory Usage: 27936 KB
Fuse CPU Usage: 390 ms
