#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Mar 13 08:57:15 2024
# Process ID: 6040
# Current directory: C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_delay/MP_lab2_delay
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22596 C:\Users\Mateusz\Desktop\studia\AiR\SR\MP_lab2\MP_lab2_delay\MP_lab2_delay\MP_lab2_delay.xpr
# Log file: C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_delay/MP_lab2_delay/vivado.log
# Journal file: C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_delay/MP_lab2_delay\vivado.jou
# Running On: LAPTOP-GB8TBGJK, OS: Windows, CPU Frequency: 2895 MHz, CPU Physical cores: 16, Host memory: 16556 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_delay/MP_lab2_delay/MP_lab2_delay.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
close_project
open_project C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_modulo/modulo_counter/modulo_counter.xpr
update_compile_order -fileset sources_1
launch_simulation
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
launch_simulation
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_simulation
create_project project_1 C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_modulo/MP_lab2_modulo/project_1 -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
file mkdir C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_modulo/MP_lab2_modulo/project_1/project_1.srcs/sources_1/new
close [ open C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_modulo/MP_lab2_modulo/project_1/project_1.srcs/sources_1/new/modulo_counter.v w ]
add_files C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_modulo/MP_lab2_modulo/project_1/project_1.srcs/sources_1/new/modulo_counter.v
add_files -fileset constrs_1 -norecurse C:/Users/Mateusz/Desktop/studia/AiR/SR/ZYBO_Master.xdc
update_compile_order -fileset sources_1
close_sim
close_project
create_project modulo_counter C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_modulo/MP_lab2_modulo/modulo_counter -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
file mkdir C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_modulo/MP_lab2_modulo/modulo_counter/modulo_counter.srcs/sources_1/new
close [ open C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_modulo/MP_lab2_modulo/modulo_counter/modulo_counter.srcs/sources_1/new/modulo_counter.v w ]
add_files C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_modulo/MP_lab2_modulo/modulo_counter/modulo_counter.srcs/sources_1/new/modulo_counter.v
add_files -fileset constrs_1 -norecurse C:/Users/Mateusz/Desktop/studia/AiR/SR/ZYBO_Master.xdc
update_compile_order -fileset sources_1
current_project modulo_counter
file mkdir C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_modulo/MP_lab2_modulo/modulo_counter/modulo_counter.srcs/sim_1/new
current_project modulo_counter(2)
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_modulo/MP_lab2_modulo/modulo_counter/modulo_counter.srcs/sim_1/new/tb_modulo_counter.v w ]
add_files -fileset sim_1 C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_modulo/MP_lab2_modulo/modulo_counter/modulo_counter.srcs/sim_1/new/tb_modulo_counter.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_simulation
source tb_modulo_counter.tcl
open_run synth_1 -name synth_1
close_sim
launch_simulation
source tb_modulo_counter.tcl
save_wave_config {C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_modulo/MP_lab2_modulo/modulo_counter/tb_modulo_counter_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_modulo/MP_lab2_modulo/modulo_counter/tb_modulo_counter_behav.wcfg
set_property xsim.view C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_modulo/MP_lab2_modulo/modulo_counter/tb_modulo_counter_behav.wcfg [get_filesets sim_1]
current_project modulo_counter
close_project
close_sim
launch_simulation
open_wave_config C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_modulo/MP_lab2_modulo/modulo_counter/tb_modulo_counter_behav.wcfg
source tb_modulo_counter.tcl
close_sim
close_project
open_project C:/Users/Mateusz/Desktop/studia/AiR/SR/MP_lab2/MP_lab2_complex_logic_module/complex_logic_module/complex_logic_module.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
