#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec 30 02:22:40 2024
# Process ID: 13376
# Current directory: E:/useHint
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3480 E:\useHint\useHint.xpr
# Log file: E:/useHint/vivado.log
# Journal file: E:/useHint\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/useHint/useHint.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 827.418 ; gain = 121.301
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  E:/useHint/useHint.srcs/sources_1/new/top.sv]
set_property is_enabled true [get_files  E:/useHint/useHint.srcs/sim_1/new/tb.sv]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/useHint/useHint.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UseHint_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/useHint/useHint.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj UseHint_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/useHint/useHint.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2de78c6554bb42609033fe84ce788846 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot UseHint_tb_behav xil_defaultlib.UseHint_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/useHint/useHint.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UseHint_tb_behav -key {Behavioral:sim_1:Functional:UseHint_tb} -tclbatch {UseHint_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source UseHint_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Starting Testbench...
Time=0 | h=0 | r=100000 | r1=0
Time=10000 | h=1 | r=100000 | r1=1
Time=20000 | h=1 | r=-50000 | r1=-8
Time=30000 | h=0 | r=8380416 | r1=0
Time=40000 | h=1 | r=0 | r1=-1
Testbench Completed.
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 860.816 ; gain = 22.391
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UseHint_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 860.816 ; gain = 22.391
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 876.523 ; gain = 1.574
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 30 02:39:15 2024...
