verilog xil_defaultlib --include "../../../../SoC_soc_24.srcs/sources_1/bd/Mblaze_fnd_cntr/ipshared/4fba" --include "../../../../SoC_soc_24.srcs/sources_1/bd/Mblaze_fnd_cntr/ipshared/ec67/hdl" \
"../../../bd/Mblaze_fnd_cntr/ip/Mblaze_fnd_cntr_clk_wiz_0_0/Mblaze_fnd_cntr_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/Mblaze_fnd_cntr/ip/Mblaze_fnd_cntr_clk_wiz_0_0/Mblaze_fnd_cntr_clk_wiz_0_0.v" \
"../../../bd/Mblaze_fnd_cntr/ip/Mblaze_fnd_cntr_lmb_bram_0/sim/Mblaze_fnd_cntr_lmb_bram_0.v" \
"../../../bd/Mblaze_fnd_cntr/ip/Mblaze_fnd_cntr_xbar_0/sim/Mblaze_fnd_cntr_xbar_0.v" \
"../../../bd/Mblaze_fnd_cntr/ipshared/42aa/src/controler.v" \
"../../../bd/Mblaze_fnd_cntr/vivado_2019/basys3_soc_24/basys3_soc_24.srcs/sources_1/new/exam1_combinational_logic.v" \
"../../../bd/Mblaze_fnd_cntr/ipshared/42aa/src/exam2_sequential_logic_edge_detecter.v" \
"../../../bd/Mblaze_fnd_cntr/ipshared/42aa/hdl/myip_fnd_cntr_v1_0_S00_AXI.v" \
"../../../bd/Mblaze_fnd_cntr/ipshared/42aa/src/test_top_fnd.v" \
"../../../bd/Mblaze_fnd_cntr/ipshared/42aa/hdl/myip_fnd_cntr_v1_0.v" \
"../../../bd/Mblaze_fnd_cntr/ip/Mblaze_fnd_cntr_myip_fnd_cntr_0_3/sim/Mblaze_fnd_cntr_myip_fnd_cntr_0_3.v" \
"../../../bd/Mblaze_fnd_cntr/sim/Mblaze_fnd_cntr.v" \

verilog xil_defaultlib "glbl.v"

nosort
