<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
  <div class="navpath"><a class="el" href="dir_264e76a43993b4d38befcb6805fdec2d.html">arch</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_c85b06fcc0a6fafa3c0bec08eff683af.html">arm</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_569058a3be4f46594faf73e74adc92db.html">dev</a>
  </div>
<div class="contents">
<h1>ih_at91tc2.c</h1><a href="ih__at91tc2_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (C) 2005 by egnite Software GmbH. All rights reserved.</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00005"></a>00005 <span class="comment"> * modification, are permitted provided that the following conditions</span>
<a name="l00006"></a>00006 <span class="comment"> * are met:</span>
<a name="l00007"></a>00007 <span class="comment"> *</span>
<a name="l00008"></a>00008 <span class="comment"> * 1. Redistributions of source code must retain the above copyright</span>
<a name="l00009"></a>00009 <span class="comment"> *    notice, this list of conditions and the following disclaimer.</span>
<a name="l00010"></a>00010 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span>
<a name="l00012"></a>00012 <span class="comment"> *    documentation and/or other materials provided with the distribution.</span>
<a name="l00013"></a>00013 <span class="comment"> * 3. Neither the name of the copyright holders nor the names of</span>
<a name="l00014"></a>00014 <span class="comment"> *    contributors may be used to endorse or promote products derived</span>
<a name="l00015"></a>00015 <span class="comment"> *    from this software without specific prior written permission.</span>
<a name="l00016"></a>00016 <span class="comment"> *</span>
<a name="l00017"></a>00017 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY EGNITE SOFTWARE GMBH AND CONTRIBUTORS</span>
<a name="l00018"></a>00018 <span class="comment"> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00019"></a>00019 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span>
<a name="l00020"></a>00020 <span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL EGNITE</span>
<a name="l00021"></a>00021 <span class="comment"> * SOFTWARE GMBH OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00022"></a>00022 <span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span>
<a name="l00023"></a>00023 <span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span>
<a name="l00024"></a>00024 <span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span>
<a name="l00025"></a>00025 <span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span>
<a name="l00026"></a>00026 <span class="comment"> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF</span>
<a name="l00027"></a>00027 <span class="comment"> * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span>
<a name="l00028"></a>00028 <span class="comment"> * SUCH DAMAGE.</span>
<a name="l00029"></a>00029 <span class="comment"> *</span>
<a name="l00030"></a>00030 <span class="comment"> * For additional information see http://www.ethernut.de/</span>
<a name="l00031"></a>00031 <span class="comment"> *</span>
<a name="l00032"></a>00032 <span class="comment"> */</span>
<a name="l00033"></a>00033 
<a name="l00034"></a>00034 <span class="comment">/*</span>
<a name="l00035"></a>00035 <span class="comment"> * $Log$</span>
<a name="l00036"></a>00036 <span class="comment"> * Revision 1.4  2008/08/11 06:59:12  haraldkipp</span>
<a name="l00037"></a>00037 <span class="comment"> * BSD types replaced by stdint types (feature request #1282721).</span>
<a name="l00038"></a>00038 <span class="comment"> *</span>
<a name="l00039"></a>00039 <span class="comment"> * Revision 1.3  2008/07/26 09:43:01  haraldkipp</span>
<a name="l00040"></a>00040 <span class="comment"> * Added support for retrieving and setting the interrupt mode.</span>
<a name="l00041"></a>00041 <span class="comment"> *</span>
<a name="l00042"></a>00042 <span class="comment"> * Revision 1.2  2006/06/28 17:10:27  haraldkipp</span>
<a name="l00043"></a>00043 <span class="comment"> * Include more general header file for ARM.</span>
<a name="l00044"></a>00044 <span class="comment"> *</span>
<a name="l00045"></a>00045 <span class="comment"> * Revision 1.1  2005/10/24 08:56:09  haraldkipp</span>
<a name="l00046"></a>00046 <span class="comment"> * First check in.</span>
<a name="l00047"></a>00047 <span class="comment"> *</span>
<a name="l00048"></a>00048 <span class="comment"> */</span>
<a name="l00049"></a>00049 
<a name="l00050"></a>00050 <span class="preprocessor">#include &lt;<a class="code" href="arm_8h.html">arch/arm.h</a>&gt;</span>
<a name="l00051"></a>00051 <span class="preprocessor">#include &lt;<a class="code" href="dev_2irqreg_8h.html" title="Interrupt management definitions.">dev/irqreg.h</a>&gt;</span>
<a name="l00052"></a>00052 
<a name="l00053"></a>00053 <span class="preprocessor">#ifndef NUT_IRQPRI_TC2</span>
<a name="l00054"></a><a class="code" href="ih__at91tc2_8c.html#e18999976c511450a2c1acefe2dd42bc">00054</a> <span class="preprocessor"></span><span class="preprocessor">#define NUT_IRQPRI_TC2  4</span>
<a name="l00055"></a>00055 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span>
<a name="l00057"></a>00057 <span class="keyword">static</span> <span class="keywordtype">int</span> TimerCounter2IrqCtl(<span class="keywordtype">int</span> cmd, <span class="keywordtype">void</span> *param);
<a name="l00058"></a>00058 
<a name="l00059"></a><a class="code" href="ih__at91tc2_8c.html#fddcaf8ceba6ac68e8cf7c7b4f206507">00059</a> <a class="code" href="struct_i_r_q___h_a_n_d_l_e_r.html">IRQ_HANDLER</a> <a class="code" href="ih__at91tc2_8c.html#fddcaf8ceba6ac68e8cf7c7b4f206507">sig_TC2</a> = {
<a name="l00060"></a>00060 <span class="preprocessor">#ifdef NUT_PERFMON</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span>    0,                  <span class="comment">/* Interrupt counter, ir_count. */</span>
<a name="l00062"></a>00062 <span class="preprocessor">#endif</span>
<a name="l00063"></a>00063 <span class="preprocessor"></span>    NULL,               <span class="comment">/* Passed argument, ir_arg. */</span>
<a name="l00064"></a>00064     NULL,               <span class="comment">/* Handler subroutine, ir_handler. */</span>
<a name="l00065"></a>00065     TimerCounter2IrqCtl <span class="comment">/* Interrupt control, ir_ctl. */</span>
<a name="l00066"></a>00066 };
<a name="l00067"></a>00067 
<a name="l00071"></a>00071 <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> dummy;
<a name="l00072"></a>00072 <span class="keyword">static</span> <span class="keywordtype">void</span> TimerCounter2IrqEntry(<span class="keywordtype">void</span>) <a class="code" href="icc_8h.html#9d373a9b65ff25b2db84c07394e1c212" title="Object attribute support.">__attribute__</a> ((naked));
<a name="l00073"></a>00073 <span class="keywordtype">void</span> TimerCounter2IrqEntry(<span class="keywordtype">void</span>)
<a name="l00074"></a>00074 {
<a name="l00075"></a>00075     <a class="code" href="group__xg_nut_arch_arm_at91.html#g76f7ecd2ec145a8b6ffcef9e292ce5d9" title="Interrupt entry.">IRQ_ENTRY</a>();
<a name="l00076"></a>00076 <span class="preprocessor">#ifdef NUT_PERFMON</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span>    sig_TC2.ir_count++;
<a name="l00078"></a>00078 <span class="preprocessor">#endif</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span>    dummy = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_tc.html#ge0bbdbd2f1cccfd0a6a23e6cfbb39c2b" title="Status register address.">TC2_SR</a>);
<a name="l00080"></a>00080     <span class="keywordflow">if</span> (sig_TC2.<a class="code" href="struct_i_r_q___h_a_n_d_l_e_r.html#8d8231c9e42160b6439b2f10b2e307f6">ir_handler</a>) {
<a name="l00081"></a>00081         (sig_TC2.<a class="code" href="struct_i_r_q___h_a_n_d_l_e_r.html#8d8231c9e42160b6439b2f10b2e307f6">ir_handler</a>) (sig_TC2.<a class="code" href="struct_i_r_q___h_a_n_d_l_e_r.html#a4dfa5d8b019d8d4a70111cd83b666f6">ir_arg</a>);
<a name="l00082"></a>00082     }
<a name="l00083"></a>00083     <a class="code" href="group__xg_nut_arch_arm_at91.html#g82d1a18fca0016aef07f1fe644deec8b" title="Interrupt exit.">IRQ_EXIT</a>();
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 
<a name="l00103"></a>00103 <span class="keyword">static</span> <span class="keywordtype">int</span> TimerCounter2IrqCtl(<span class="keywordtype">int</span> cmd, <span class="keywordtype">void</span> *param)
<a name="l00104"></a>00104 {
<a name="l00105"></a>00105     <span class="keywordtype">int</span> rc = 0;
<a name="l00106"></a>00106     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> *ival = (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> *)param;
<a name="l00107"></a>00107     <a class="code" href="stdint_8h.html#880ed9ceb8621521452c81d03bd08cfb">int_fast8_t</a> enabled = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_aic.html#gc49687b0cec8fa2f5648a43dc59e88f4" title="Interrupt mask register address.">AIC_IMR</a>) &amp; <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g16c644de948c39619ada7450acff7e57" title="Timer 2 ID.">TC2_ID</a>);
<a name="l00108"></a>00108 
<a name="l00109"></a>00109     <span class="comment">/* Disable interrupt. */</span>
<a name="l00110"></a>00110     <span class="keywordflow">if</span> (enabled) {
<a name="l00111"></a>00111         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_aic.html#g164b0cc4ded4b92ebe5c285948a832f8" title="Interrupt disable command register address.">AIC_IDCR</a>, <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g16c644de948c39619ada7450acff7e57" title="Timer 2 ID.">TC2_ID</a>));
<a name="l00112"></a>00112     }
<a name="l00113"></a>00113 
<a name="l00114"></a>00114     <span class="keywordflow">switch</span>(cmd) {
<a name="l00115"></a>00115     <span class="keywordflow">case</span> <a class="code" href="group__xg_irq_reg.html#g5c16b32c8b0a54a46e4e0fdb7c748d97">NUT_IRQCTL_INIT</a>:
<a name="l00116"></a>00116         <span class="comment">/* Set the vector. */</span>
<a name="l00117"></a>00117         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_aic.html#gddd72d70adf6f3093b99bc2ad3a0f2a2" title="Source vector register array.">AIC_SVR</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g16c644de948c39619ada7450acff7e57" title="Timer 2 ID.">TC2_ID</a>), (<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>)TimerCounter2IrqEntry);
<a name="l00118"></a>00118         <span class="comment">/* Initialize to edge triggered with defined priority. */</span>
<a name="l00119"></a>00119         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_aic.html#geb7a154ccc076c9a13fab657c32ee891" title="Source mode register array.">AIC_SMR</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g16c644de948c39619ada7450acff7e57" title="Timer 2 ID.">TC2_ID</a>), <a class="code" href="group__xg_nut_arch_arm_at91_aic.html#g2d91ee1adc1ef33a042d6d022e980fb8" title="Internal edge triggered.">AIC_SRCTYPE_INT_EDGE_TRIGGERED</a> | <a class="code" href="ih__at91tc2_8c.html#e18999976c511450a2c1acefe2dd42bc">NUT_IRQPRI_TC2</a>);
<a name="l00120"></a>00120         <span class="comment">/* Clear interrupt */</span>
<a name="l00121"></a>00121         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_aic.html#g379915bd20d308c1816315977452c4f1" title="Interrupt clear command register address.">AIC_ICCR</a>, <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g16c644de948c39619ada7450acff7e57" title="Timer 2 ID.">TC2_ID</a>));
<a name="l00122"></a>00122         <span class="keywordflow">break</span>;
<a name="l00123"></a>00123     <span class="keywordflow">case</span> <a class="code" href="group__xg_irq_reg.html#g2b3be07ec253192ab4afe063cf97b815">NUT_IRQCTL_STATUS</a>:
<a name="l00124"></a>00124         <span class="keywordflow">if</span> (enabled) {
<a name="l00125"></a>00125             *ival |= 1;
<a name="l00126"></a>00126         }
<a name="l00127"></a>00127         <span class="keywordflow">else</span> {
<a name="l00128"></a>00128             *ival &amp;= ~1;
<a name="l00129"></a>00129         }
<a name="l00130"></a>00130         <span class="keywordflow">break</span>;
<a name="l00131"></a>00131     <span class="keywordflow">case</span> <a class="code" href="group__xg_irq_reg.html#gffb054b91af3892315f7c388427ec595">NUT_IRQCTL_ENABLE</a>:
<a name="l00132"></a>00132         enabled = 1;
<a name="l00133"></a>00133         <span class="keywordflow">break</span>;
<a name="l00134"></a>00134     <span class="keywordflow">case</span> <a class="code" href="group__xg_irq_reg.html#gf0b59cbd09d07e5ce8b68b7b3488a20d">NUT_IRQCTL_DISABLE</a>:
<a name="l00135"></a>00135         enabled = 0;
<a name="l00136"></a>00136         <span class="keywordflow">break</span>;
<a name="l00137"></a>00137     <span class="keywordflow">case</span> <a class="code" href="group__xg_irq_reg.html#ge30fe5d73dfc6878d056a9c70fea9ba2">NUT_IRQCTL_GETMODE</a>:
<a name="l00138"></a>00138         {
<a name="l00139"></a>00139             <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> val = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_aic.html#geb7a154ccc076c9a13fab657c32ee891" title="Source mode register array.">AIC_SMR</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g16c644de948c39619ada7450acff7e57" title="Timer 2 ID.">TC2_ID</a>)) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_aic.html#g33c30367121f29028677c52d3eb04494" title="Interrupt source type mask.">AIC_SRCTYPE</a>;
<a name="l00140"></a>00140             <span class="keywordflow">if</span> (val == <a class="code" href="group__xg_nut_arch_arm_at91_aic.html#g9c1b2c46a137d03362d790b50485f6e8" title="Internal level sensitive.">AIC_SRCTYPE_INT_LEVEL_SENSITIVE</a> || val == <a class="code" href="group__xg_nut_arch_arm_at91_aic.html#g514afa7a56a0967ccd2b592b2bcf5f0e" title="External high level.">AIC_SRCTYPE_EXT_HIGH_LEVEL</a>) {
<a name="l00141"></a>00141                 *ival = <a class="code" href="group__xg_irq_reg.html#g15046cdc450970ad2de1a7ae4ce235c1">NUT_IRQMODE_LEVEL</a>;
<a name="l00142"></a>00142             } <span class="keywordflow">else</span>  {
<a name="l00143"></a>00143                 *ival = <a class="code" href="group__xg_irq_reg.html#g3800f0c527279a56941c71856044beb6">NUT_IRQMODE_EDGE</a>;
<a name="l00144"></a>00144             }
<a name="l00145"></a>00145         }
<a name="l00146"></a>00146         <span class="keywordflow">break</span>;
<a name="l00147"></a>00147     <span class="keywordflow">case</span> <a class="code" href="group__xg_irq_reg.html#gba89f0d2eb82269b16262cbc7d0ee29f">NUT_IRQCTL_SETMODE</a>:
<a name="l00148"></a>00148         <span class="keywordflow">if</span> (*ival == <a class="code" href="group__xg_irq_reg.html#g15046cdc450970ad2de1a7ae4ce235c1">NUT_IRQMODE_LEVEL</a>) {
<a name="l00149"></a>00149             <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_aic.html#geb7a154ccc076c9a13fab657c32ee891" title="Source mode register array.">AIC_SMR</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g16c644de948c39619ada7450acff7e57" title="Timer 2 ID.">TC2_ID</a>), (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_aic.html#geb7a154ccc076c9a13fab657c32ee891" title="Source mode register array.">AIC_SMR</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g16c644de948c39619ada7450acff7e57" title="Timer 2 ID.">TC2_ID</a>)) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_aic.html#g33c30367121f29028677c52d3eb04494" title="Interrupt source type mask.">AIC_SRCTYPE</a>) | <a class="code" href="group__xg_nut_arch_arm_at91_aic.html#g9c1b2c46a137d03362d790b50485f6e8" title="Internal level sensitive.">AIC_SRCTYPE_INT_LEVEL_SENSITIVE</a>);
<a name="l00150"></a>00150         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (*ival == <a class="code" href="group__xg_irq_reg.html#g3800f0c527279a56941c71856044beb6">NUT_IRQMODE_EDGE</a>) {
<a name="l00151"></a>00151             <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_aic.html#geb7a154ccc076c9a13fab657c32ee891" title="Source mode register array.">AIC_SMR</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g16c644de948c39619ada7450acff7e57" title="Timer 2 ID.">TC2_ID</a>), (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_aic.html#geb7a154ccc076c9a13fab657c32ee891" title="Source mode register array.">AIC_SMR</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g16c644de948c39619ada7450acff7e57" title="Timer 2 ID.">TC2_ID</a>)) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_aic.html#g33c30367121f29028677c52d3eb04494" title="Interrupt source type mask.">AIC_SRCTYPE</a>) | <a class="code" href="group__xg_nut_arch_arm_at91_aic.html#g2d91ee1adc1ef33a042d6d022e980fb8" title="Internal edge triggered.">AIC_SRCTYPE_INT_EDGE_TRIGGERED</a>);
<a name="l00152"></a>00152         } <span class="keywordflow">else</span>  {
<a name="l00153"></a>00153             rc = -1;
<a name="l00154"></a>00154         }
<a name="l00155"></a>00155         <span class="keywordflow">break</span>;
<a name="l00156"></a>00156     <span class="keywordflow">case</span> <a class="code" href="group__xg_irq_reg.html#gf20e724df31037d51b3ffbea3c163811">NUT_IRQCTL_GETPRIO</a>:
<a name="l00157"></a>00157         *ival = <a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_aic.html#geb7a154ccc076c9a13fab657c32ee891" title="Source mode register array.">AIC_SMR</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g16c644de948c39619ada7450acff7e57" title="Timer 2 ID.">TC2_ID</a>)) &amp; <a class="code" href="group__xg_nut_arch_arm_at91_aic.html#gd73e995e704d97580c54ba5a0e7e2b8c" title="Priority mask.">AIC_PRIOR</a>;
<a name="l00158"></a>00158         <span class="keywordflow">break</span>;
<a name="l00159"></a>00159     <span class="keywordflow">case</span> <a class="code" href="group__xg_irq_reg.html#g9b17d34ddd25b1de01542e0834448b37">NUT_IRQCTL_SETPRIO</a>:
<a name="l00160"></a>00160         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_aic.html#geb7a154ccc076c9a13fab657c32ee891" title="Source mode register array.">AIC_SMR</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g16c644de948c39619ada7450acff7e57" title="Timer 2 ID.">TC2_ID</a>), (<a class="code" href="arm_8h.html#50deead5ad7d2cf1f5321bd84543e382">inr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_aic.html#geb7a154ccc076c9a13fab657c32ee891" title="Source mode register array.">AIC_SMR</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g16c644de948c39619ada7450acff7e57" title="Timer 2 ID.">TC2_ID</a>)) &amp; ~<a class="code" href="group__xg_nut_arch_arm_at91_aic.html#gd73e995e704d97580c54ba5a0e7e2b8c" title="Priority mask.">AIC_PRIOR</a>) | *ival);
<a name="l00161"></a>00161         <span class="keywordflow">break</span>;
<a name="l00162"></a>00162 <span class="preprocessor">#ifdef NUT_PERFMON</span>
<a name="l00163"></a>00163 <span class="preprocessor"></span>    <span class="keywordflow">case</span> <a class="code" href="group__xg_irq_reg.html#gbb430bd777469f5d4d95b9ab60dbbb5a">NUT_IRQCTL_GETCOUNT</a>:
<a name="l00164"></a>00164         *ival = (<span class="keywordtype">unsigned</span> int)sig_TC2.ir_count;
<a name="l00165"></a>00165         sig_TC2.ir_count = 0;
<a name="l00166"></a>00166         <span class="keywordflow">break</span>;
<a name="l00167"></a>00167 #endif
<a name="l00168"></a>00168     <span class="keywordflow">default</span>:
<a name="l00169"></a>00169         rc = -1;
<a name="l00170"></a>00170         <span class="keywordflow">break</span>;
<a name="l00171"></a>00171     }
<a name="l00172"></a>00172 
<a name="l00173"></a>00173     <span class="comment">/* Enable interrupt. */</span>
<a name="l00174"></a>00174     <span class="keywordflow">if</span> (enabled) {
<a name="l00175"></a>00175         <a class="code" href="arm_8h.html#8f6bb1dce3338ad7f49a57f3156a0c96">outr</a>(<a class="code" href="group__xg_nut_arch_arm_at91_aic.html#g45352b181aa207c667ae1a30c878044f" title="Interrupt enable command register address.">AIC_IECR</a>, <a class="code" href="arm_8h.html#11643f271076024c395a93800b3d9546">_BV</a>(<a class="code" href="group__xg_nut_arch_arm_at91_sam7x.html#g16c644de948c39619ada7450acff7e57" title="Timer 2 ID.">TC2_ID</a>));
<a name="l00176"></a>00176     }
<a name="l00177"></a>00177     <span class="keywordflow">return</span> rc;
<a name="l00178"></a>00178 }
</pre></div></div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
