
Nucleo-Test-Ground-2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b44  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  08004cd4  08004cd4  00014cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800513c  0800513c  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  0800513c  0800513c  0001513c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005144  08005144  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005144  08005144  00015144  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005148  08005148  00015148  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  0800514c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  2000005c  080051a8  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b8  080051a8  000202b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d1e5  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c37  00000000  00000000  0002d2b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000b50  00000000  00000000  0002eef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000008b5  00000000  00000000  0002fa40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b11e  00000000  00000000  000302f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000daae  00000000  00000000  0004b413  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ab9b5  00000000  00000000  00058ec1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003364  00000000  00000000  00104878  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000af  00000000  00000000  00107bdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08004cbc 	.word	0x08004cbc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08004cbc 	.word	0x08004cbc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <format_uint16>:
/**
 * Formats an unsigned 16-bit integer into the AFE's data buffer (little-endian byte order)
 * @param dataArr 8-bit integer array for storing the bytes to be transmitted to the AFE
 * @param data 16-bit integer to re-format
 */
void format_uint16(uint8_t *dataArr, uint16_t data) {
 800057c:	b480      	push	{r7}
 800057e:	b083      	sub	sp, #12
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
 8000584:	460b      	mov	r3, r1
 8000586:	807b      	strh	r3, [r7, #2]
	dataArr[0] = ((uint8_t)(data & 0xFF));
 8000588:	887b      	ldrh	r3, [r7, #2]
 800058a:	b2da      	uxtb	r2, r3
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	701a      	strb	r2, [r3, #0]
	dataArr[1] = ((uint8_t)(data >> 8));
 8000590:	887b      	ldrh	r3, [r7, #2]
 8000592:	0a1b      	lsrs	r3, r3, #8
 8000594:	b29a      	uxth	r2, r3
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	3301      	adds	r3, #1
 800059a:	b2d2      	uxtb	r2, r2
 800059c:	701a      	strb	r2, [r3, #0]
}
 800059e:	bf00      	nop
 80005a0:	370c      	adds	r7, #12
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
	...

080005ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	db0b      	blt.n	80005d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005be:	79fb      	ldrb	r3, [r7, #7]
 80005c0:	f003 021f 	and.w	r2, r3, #31
 80005c4:	4907      	ldr	r1, [pc, #28]	; (80005e4 <__NVIC_EnableIRQ+0x38>)
 80005c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ca:	095b      	lsrs	r3, r3, #5
 80005cc:	2001      	movs	r0, #1
 80005ce:	fa00 f202 	lsl.w	r2, r0, r2
 80005d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80005d6:	bf00      	nop
 80005d8:	370c      	adds	r7, #12
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	e000e100 	.word	0xe000e100

080005e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005e8:	b480      	push	{r7}
 80005ea:	b083      	sub	sp, #12
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	4603      	mov	r3, r0
 80005f0:	6039      	str	r1, [r7, #0]
 80005f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	db0a      	blt.n	8000612 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005fc:	683b      	ldr	r3, [r7, #0]
 80005fe:	b2da      	uxtb	r2, r3
 8000600:	490c      	ldr	r1, [pc, #48]	; (8000634 <__NVIC_SetPriority+0x4c>)
 8000602:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000606:	0112      	lsls	r2, r2, #4
 8000608:	b2d2      	uxtb	r2, r2
 800060a:	440b      	add	r3, r1
 800060c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000610:	e00a      	b.n	8000628 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	b2da      	uxtb	r2, r3
 8000616:	4908      	ldr	r1, [pc, #32]	; (8000638 <__NVIC_SetPriority+0x50>)
 8000618:	79fb      	ldrb	r3, [r7, #7]
 800061a:	f003 030f 	and.w	r3, r3, #15
 800061e:	3b04      	subs	r3, #4
 8000620:	0112      	lsls	r2, r2, #4
 8000622:	b2d2      	uxtb	r2, r2
 8000624:	440b      	add	r3, r1
 8000626:	761a      	strb	r2, [r3, #24]
}
 8000628:	bf00      	nop
 800062a:	370c      	adds	r7, #12
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	e000e100 	.word	0xe000e100
 8000638:	e000ed00 	.word	0xe000ed00

0800063c <main>:

// Global variables - used for ISRs to raise flags
bool logDataFlag = 0;
bool logAlertsFlag = 0;

int main(void) {
 800063c:	b580      	push	{r7, lr}
 800063e:	b0b0      	sub	sp, #192	; 0xc0
 8000640:	af00      	add	r7, sp, #0
    // HAL initialization
    HAL_Init();
 8000642:	f001 f926 	bl	8001892 <HAL_Init>

    // System clock configuration
    SystemClock_Config();
 8000646:	f000 f98b 	bl	8000960 <SystemClock_Config>

    // Initialize GPIO, SPI, UART, TIM1
    GPIO_Init();
 800064a:	f000 f9c1 	bl	80009d0 <GPIO_Init>
    SPI1_Init();
 800064e:	f000 fa4f 	bl	8000af0 <SPI1_Init>
    USART1_Init();
 8000652:	f000 fa95 	bl	8000b80 <USART1_Init>
    TIM1_Init();
 8000656:	f000 facd 	bl	8000bf4 <TIM1_Init>

    // Start the logging timer
    TIM1->CR1 |= TIM_CR1_CEN;
 800065a:	4bbb      	ldr	r3, [pc, #748]	; (8000948 <main+0x30c>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	4aba      	ldr	r2, [pc, #744]	; (8000948 <main+0x30c>)
 8000660:	f043 0301 	orr.w	r3, r3, #1
 8000664:	6013      	str	r3, [r2, #0]

    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET); // Turn off heartbeat
 8000666:	2200      	movs	r2, #0
 8000668:	2120      	movs	r1, #32
 800066a:	48b8      	ldr	r0, [pc, #736]	; (800094c <main+0x310>)
 800066c:	f001 fc2e 	bl	8001ecc <HAL_GPIO_WritePin>

    // Blank array to store data from any commands that receive data
    uint8_t readData[32] = {0};
 8000670:	2300      	movs	r3, #0
 8000672:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8000676:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800067a:	2200      	movs	r2, #0
 800067c:	601a      	str	r2, [r3, #0]
 800067e:	605a      	str	r2, [r3, #4]
 8000680:	609a      	str	r2, [r3, #8]
 8000682:	60da      	str	r2, [r3, #12]
 8000684:	611a      	str	r2, [r3, #16]
 8000686:	615a      	str	r2, [r3, #20]
 8000688:	619a      	str	r2, [r3, #24]

    uint16_t ctrlStatus = 0;
 800068a:	2300      	movs	r3, #0
 800068c:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba
    uint16_t cellVolt = 0;
 8000690:	2300      	movs	r3, #0
 8000692:	f8a7 30b8 	strh.w	r3, [r7, #184]	; 0xb8
    uint16_t cellVolts[17] = {0};
 8000696:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800069a:	2222      	movs	r2, #34	; 0x22
 800069c:	2100      	movs	r1, #0
 800069e:	4618      	mov	r0, r3
 80006a0:	f003 fe74 	bl	800438c <memset>
    uint16_t currentRead = 0;
 80006a4:	2300      	movs	r3, #0
 80006a6:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
    uint8_t fetStatus = 0;
 80006aa:	2300      	movs	r3, #0
 80006ac:	f887 30b5 	strb.w	r3, [r7, #181]	; 0xb5
    uint8_t safetyStatAlrt[6] = {0};
 80006b0:	2300      	movs	r3, #0
 80006b2:	66bb      	str	r3, [r7, #104]	; 0x68
 80006b4:	2300      	movs	r3, #0
 80006b6:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    uint8_t cmdAddr = 0;
 80006ba:	2300      	movs	r3, #0
 80006bc:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4

    uint8_t writeData[32] = {0};
 80006c0:	2300      	movs	r3, #0
 80006c2:	64bb      	str	r3, [r7, #72]	; 0x48
 80006c4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80006c8:	2200      	movs	r2, #0
 80006ca:	601a      	str	r2, [r3, #0]
 80006cc:	605a      	str	r2, [r3, #4]
 80006ce:	609a      	str	r2, [r3, #8]
 80006d0:	60da      	str	r2, [r3, #12]
 80006d2:	611a      	str	r2, [r3, #16]
 80006d4:	615a      	str	r2, [r3, #20]
 80006d6:	619a      	str	r2, [r3, #24]

    // Read battery status register and manufacturing status register
	DirectCmdRead(0x12, readData, 2);
 80006d8:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80006dc:	2202      	movs	r2, #2
 80006de:	4619      	mov	r1, r3
 80006e0:	2012      	movs	r0, #18
 80006e2:	f000 faff 	bl	8000ce4 <DirectCmdRead>
	SubCmdReadData(0x0057, readData, 2);
 80006e6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80006ea:	2202      	movs	r2, #2
 80006ec:	4619      	mov	r1, r3
 80006ee:	2057      	movs	r0, #87	; 0x57
 80006f0:	f000 fbd2 	bl	8000e98 <SubCmdReadData>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 80006f4:	2120      	movs	r1, #32
 80006f6:	4895      	ldr	r0, [pc, #596]	; (800094c <main+0x310>)
 80006f8:	f001 fc00 	bl	8001efc <HAL_GPIO_TogglePin>
	HAL_Delay(250);
 80006fc:	20fa      	movs	r0, #250	; 0xfa
 80006fe:	f001 f93d 	bl	800197c <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 8000702:	2120      	movs	r1, #32
 8000704:	4891      	ldr	r0, [pc, #580]	; (800094c <main+0x310>)
 8000706:	f001 fbf9 	bl	8001efc <HAL_GPIO_TogglePin>
	HAL_Delay(750);
 800070a:	f240 20ee 	movw	r0, #750	; 0x2ee
 800070e:	f001 f935 	bl	800197c <HAL_Delay>

	// Disable SLEEP mode and disable FET_TEST mode if already in FET_TEST
	SubCmdNoData(0x009A);
 8000712:	209a      	movs	r0, #154	; 0x9a
 8000714:	f000 fb78 	bl	8000e08 <SubCmdNoData>
	if (!(readData[0] & (1 << 4))) SubCmdNoData(0x0022);
 8000718:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 800071c:	f003 0310 	and.w	r3, r3, #16
 8000720:	2b00      	cmp	r3, #0
 8000722:	d102      	bne.n	800072a <main+0xee>
 8000724:	2022      	movs	r0, #34	; 0x22
 8000726:	f000 fb6f 	bl	8000e08 <SubCmdNoData>

	// Read battery status register and manufacturing status register
	DirectCmdRead(0x12, readData, 2);
 800072a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800072e:	2202      	movs	r2, #2
 8000730:	4619      	mov	r1, r3
 8000732:	2012      	movs	r0, #18
 8000734:	f000 fad6 	bl	8000ce4 <DirectCmdRead>
	SubCmdReadData(0x0057, readData, 2);
 8000738:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800073c:	2202      	movs	r2, #2
 800073e:	4619      	mov	r1, r3
 8000740:	2057      	movs	r0, #87	; 0x57
 8000742:	f000 fba9 	bl	8000e98 <SubCmdReadData>

	// Enter CONFIG_UPDATE mode
	SubCmdNoData(0x0090);
 8000746:	2090      	movs	r0, #144	; 0x90
 8000748:	f000 fb5e 	bl	8000e08 <SubCmdNoData>
	// Wait for Battery Status to confirm transition to CONFIG_UPDATE mode
	do {
		DirectCmdRead(0x12, readData, 2);
 800074c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000750:	2202      	movs	r2, #2
 8000752:	4619      	mov	r1, r3
 8000754:	2012      	movs	r0, #18
 8000756:	f000 fac5 	bl	8000ce4 <DirectCmdRead>
	} while (!(readData[0] & 0x01));
 800075a:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 800075e:	f003 0301 	and.w	r3, r3, #1
 8000762:	2b00      	cmp	r3, #0
 8000764:	d0f2      	beq.n	800074c <main+0x110>

	// Configuring Settings in RAM
	writeData[0] = 0x02;
 8000766:	2302      	movs	r3, #2
 8000768:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(PROT_SCD_THLD, writeData, 1); // Set SCD threshold to 40mV
 800076c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000770:	2201      	movs	r2, #1
 8000772:	4619      	mov	r1, r3
 8000774:	f249 2086 	movw	r0, #37510	; 0x9286
 8000778:	f000 fc0a 	bl	8000f90 <RAMRegisterWrite>

	// Disable body diode protection
	writeData[0] = 0x0C;
 800077c:	230c      	movs	r3, #12
 800077e:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
	RAMRegisterWrite(SET_FET_OPTIONS, writeData, 1);
 8000782:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000786:	2201      	movs	r2, #1
 8000788:	4619      	mov	r1, r3
 800078a:	f249 3008 	movw	r0, #37640	; 0x9308
 800078e:	f000 fbff 	bl	8000f90 <RAMRegisterWrite>
	// Setting MFG Status Init to disable FET Test commands
	format_uint16(writeData, 0x0050);
 8000792:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000796:	2150      	movs	r1, #80	; 0x50
 8000798:	4618      	mov	r0, r3
 800079a:	f7ff feef 	bl	800057c <format_uint16>
	RAMRegisterWrite(SET_MFG_STATUS_INIT, writeData, 2);
 800079e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80007a2:	2202      	movs	r2, #2
 80007a4:	4619      	mov	r1, r3
 80007a6:	f249 3033 	movw	r0, #37683	; 0x9333
 80007aa:	f000 fbf1 	bl	8000f90 <RAMRegisterWrite>
	// Exit CONFIG_UPDATE mode, read manufacturing status register again
	SubCmdNoData(0x0092);
 80007ae:	2092      	movs	r0, #146	; 0x92
 80007b0:	f000 fb2a 	bl	8000e08 <SubCmdNoData>
	SubCmdReadData(0x0057, readData, 2);
 80007b4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80007b8:	2202      	movs	r2, #2
 80007ba:	4619      	mov	r1, r3
 80007bc:	2057      	movs	r0, #87	; 0x57
 80007be:	f000 fb6b 	bl	8000e98 <SubCmdReadData>

	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 80007c2:	2120      	movs	r1, #32
 80007c4:	4861      	ldr	r0, [pc, #388]	; (800094c <main+0x310>)
 80007c6:	f001 fb99 	bl	8001efc <HAL_GPIO_TogglePin>
	HAL_Delay(250);
 80007ca:	20fa      	movs	r0, #250	; 0xfa
 80007cc:	f001 f8d6 	bl	800197c <HAL_Delay>
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 80007d0:	2120      	movs	r1, #32
 80007d2:	485e      	ldr	r0, [pc, #376]	; (800094c <main+0x310>)
 80007d4:	f001 fb92 	bl	8001efc <HAL_GPIO_TogglePin>
	HAL_Delay(750);
 80007d8:	f240 20ee 	movw	r0, #750	; 0x2ee
 80007dc:	f001 f8ce 	bl	800197c <HAL_Delay>
    	// Read the control status register
//    	DirectCmdRead(0x02, readData, 2);
//    	ctrlStatus = (readData[0]) + (readData[1] << 8);

    	// Check if flag to log data was raised
    	if (logDataFlag) {
 80007e0:	4b5b      	ldr	r3, [pc, #364]	; (8000950 <main+0x314>)
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d055      	beq.n	8000894 <main+0x258>
    		logDataFlag = false; // Clear the flag
 80007e8:	4b59      	ldr	r3, [pc, #356]	; (8000950 <main+0x314>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	701a      	strb	r2, [r3, #0]
    		// Read the cell voltage for all 16 cells and then the pack voltage
			for (int i = 0; i < 17; i++) {
 80007ee:	2300      	movs	r3, #0
 80007f0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80007f4:	e027      	b.n	8000846 <main+0x20a>
				cmdAddr = 0x14 + 2*i;
 80007f6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80007fa:	330a      	adds	r3, #10
 80007fc:	b2db      	uxtb	r3, r3
 80007fe:	005b      	lsls	r3, r3, #1
 8000800:	f887 30b4 	strb.w	r3, [r7, #180]	; 0xb4
				DirectCmdRead(cmdAddr, readData, 2);
 8000804:	f107 0194 	add.w	r1, r7, #148	; 0x94
 8000808:	f897 30b4 	ldrb.w	r3, [r7, #180]	; 0xb4
 800080c:	2202      	movs	r2, #2
 800080e:	4618      	mov	r0, r3
 8000810:	f000 fa68 	bl	8000ce4 <DirectCmdRead>
				// Combine the 2 8-bit cell voltage bytes into a single 16-byte variable
				cellVolt = (readData[0]) + (readData[1] << 8);
 8000814:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8000818:	b29a      	uxth	r2, r3
 800081a:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 800081e:	b29b      	uxth	r3, r3
 8000820:	021b      	lsls	r3, r3, #8
 8000822:	b29b      	uxth	r3, r3
 8000824:	4413      	add	r3, r2
 8000826:	f8a7 30b8 	strh.w	r3, [r7, #184]	; 0xb8
				cellVolts[i] = cellVolt;
 800082a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800082e:	005b      	lsls	r3, r3, #1
 8000830:	33c0      	adds	r3, #192	; 0xc0
 8000832:	443b      	add	r3, r7
 8000834:	f8b7 20b8 	ldrh.w	r2, [r7, #184]	; 0xb8
 8000838:	f823 2c50 	strh.w	r2, [r3, #-80]
			for (int i = 0; i < 17; i++) {
 800083c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000840:	3301      	adds	r3, #1
 8000842:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8000846:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800084a:	2b10      	cmp	r3, #16
 800084c:	ddd3      	ble.n	80007f6 <main+0x1ba>
			}
//			TransmitCellVoltages(cellVolts, sizeof(cellVolts));
			TransmitCellVoltages(cellVolts, 17);
 800084e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000852:	2111      	movs	r1, #17
 8000854:	4618      	mov	r0, r3
 8000856:	f000 fcef 	bl	8001238 <TransmitCellVoltages>

			// Read the CC2 current and FET status
			DirectCmdRead(0x3A, readData, 2);
 800085a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800085e:	2202      	movs	r2, #2
 8000860:	4619      	mov	r1, r3
 8000862:	203a      	movs	r0, #58	; 0x3a
 8000864:	f000 fa3e 	bl	8000ce4 <DirectCmdRead>
			currentRead = (readData[0]) + (readData[1] << 8);
 8000868:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 800086c:	b29a      	uxth	r2, r3
 800086e:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 8000872:	b29b      	uxth	r3, r3
 8000874:	021b      	lsls	r3, r3, #8
 8000876:	b29b      	uxth	r3, r3
 8000878:	4413      	add	r3, r2
 800087a:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
			DirectCmdRead(0x7F, readData, 1);
 800087e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8000882:	2201      	movs	r2, #1
 8000884:	4619      	mov	r1, r3
 8000886:	207f      	movs	r0, #127	; 0x7f
 8000888:	f000 fa2c 	bl	8000ce4 <DirectCmdRead>
			fetStatus = readData[0];
 800088c:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8000890:	f887 30b5 	strb.w	r3, [r7, #181]	; 0xb5
    	}

    	// Check if flag indicating a fault occurred was raised
    	if (logAlertsFlag) {
 8000894:	4b2f      	ldr	r3, [pc, #188]	; (8000954 <main+0x318>)
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	2b00      	cmp	r3, #0
 800089a:	d0a1      	beq.n	80007e0 <main+0x1a4>
    		logAlertsFlag = false;
 800089c:	4b2d      	ldr	r3, [pc, #180]	; (8000954 <main+0x318>)
 800089e:	2200      	movs	r2, #0
 80008a0:	701a      	strb	r2, [r3, #0]
			// Read the Alarm Status register to figure out what's causing the alert
    		DirectCmdRead(0x62, readData, 2);
 80008a2:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80008a6:	2202      	movs	r2, #2
 80008a8:	4619      	mov	r1, r3
 80008aa:	2062      	movs	r0, #98	; 0x62
 80008ac:	f000 fa1a 	bl	8000ce4 <DirectCmdRead>
    		writeData[0] = 0x00;
 80008b0:	2300      	movs	r3, #0
 80008b2:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
    		writeData[1] = 0x00;
 80008b6:	2300      	movs	r3, #0
 80008b8:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
    		// Check each bit and determine where to look for the cause of the alert
    		// Safety status B/C
    		if (readData[1] & (1 << 7)) {
 80008bc:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 80008c0:	b25b      	sxtb	r3, r3
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	da08      	bge.n	80008d8 <main+0x29c>
    			TransmitSafetyStatusB();
 80008c6:	f000 fda9 	bl	800141c <TransmitSafetyStatusB>
    			// No need to check safety status C as no protections there are enabled
    			writeData[1] |= (1 << 7);
 80008ca:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80008ce:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80008d2:	b2db      	uxtb	r3, r3
 80008d4:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
    		}
    		// Safety status A
    		if (readData[1] & (1 << 6)) {
 80008d8:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 80008dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d008      	beq.n	80008f6 <main+0x2ba>
    			TransmitSafetyStatusA();
 80008e4:	f000 fd14 	bl	8001310 <TransmitSafetyStatusA>
    			writeData[1] |= (1 << 6);
 80008e8:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80008ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80008f0:	b2db      	uxtb	r3, r3
 80008f2:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
    		}
    		// Permanent failure
    		if (readData[1] & (1 << 5)) {
 80008f6:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 80008fa:	f003 0320 	and.w	r3, r3, #32
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d012      	beq.n	8000928 <main+0x2ec>
    			// If there's a permanent failure, continuously transmit a distress signal
    			uint8_t msg[] = "Permanent failure! All BMS operations halted, requesting attention...";
 8000902:	4a15      	ldr	r2, [pc, #84]	; (8000958 <main+0x31c>)
 8000904:	463b      	mov	r3, r7
 8000906:	4611      	mov	r1, r2
 8000908:	2246      	movs	r2, #70	; 0x46
 800090a:	4618      	mov	r0, r3
 800090c:	f003 fd86 	bl	800441c <memcpy>
    			while (1) {
    				HAL_Delay(10000);
 8000910:	f242 7010 	movw	r0, #10000	; 0x2710
 8000914:	f001 f832 	bl	800197c <HAL_Delay>
    				HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 8000918:	4639      	mov	r1, r7
 800091a:	f04f 33ff 	mov.w	r3, #4294967295
 800091e:	2245      	movs	r2, #69	; 0x45
 8000920:	480e      	ldr	r0, [pc, #56]	; (800095c <main+0x320>)
 8000922:	f003 f805 	bl	8003930 <HAL_UART_Transmit>
    				HAL_Delay(10000);
 8000926:	e7f3      	b.n	8000910 <main+0x2d4>
    			}
    		}
    		// Clear the bits for the received safety statuses, as well as the masked safety alerts
    		writeData[1] |= 0x18;
 8000928:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 800092c:	f043 0318 	orr.w	r3, r3, #24
 8000930:	b2db      	uxtb	r3, r3
 8000932:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
    		DirectCmdWrite(0xE2, writeData, 2);
 8000936:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800093a:	2202      	movs	r2, #2
 800093c:	4619      	mov	r1, r3
 800093e:	20e2      	movs	r0, #226	; 0xe2
 8000940:	f000 fa1a 	bl	8000d78 <DirectCmdWrite>
    	if (logDataFlag) {
 8000944:	e74c      	b.n	80007e0 <main+0x1a4>
 8000946:	bf00      	nop
 8000948:	40012c00 	.word	0x40012c00
 800094c:	48000400 	.word	0x48000400
 8000950:	20000164 	.word	0x20000164
 8000954:	20000165 	.word	0x20000165
 8000958:	08004cd4 	.word	0x08004cd4
 800095c:	200000dc 	.word	0x200000dc

08000960 <SystemClock_Config>:
}

/**
 * Configures the clocks for the STM32
 */
void SystemClock_Config(void) {
 8000960:	b580      	push	{r7, lr}
 8000962:	b096      	sub	sp, #88	; 0x58
 8000964:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000966:	f107 0314 	add.w	r3, r7, #20
 800096a:	2244      	movs	r2, #68	; 0x44
 800096c:	2100      	movs	r1, #0
 800096e:	4618      	mov	r0, r3
 8000970:	f003 fd0c 	bl	800438c <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000974:	463b      	mov	r3, r7
 8000976:	2200      	movs	r2, #0
 8000978:	601a      	str	r2, [r3, #0]
 800097a:	605a      	str	r2, [r3, #4]
 800097c:	609a      	str	r2, [r3, #8]
 800097e:	60da      	str	r2, [r3, #12]
 8000980:	611a      	str	r2, [r3, #16]

    // Configure the main internal regulator output voltage
    HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000982:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000986:	f001 faf9 	bl	8001f7c <HAL_PWREx_ControlVoltageScaling>

    // Initializes the RCC Oscillators according to the specified parameters
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800098a:	2310      	movs	r3, #16
 800098c:	617b      	str	r3, [r7, #20]
    RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800098e:	2301      	movs	r3, #1
 8000990:	633b      	str	r3, [r7, #48]	; 0x30
    RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000992:	2300      	movs	r3, #0
 8000994:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000996:	2360      	movs	r3, #96	; 0x60
 8000998:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800099a:	2300      	movs	r3, #0
 800099c:	643b      	str	r3, [r7, #64]	; 0x40
    HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800099e:	f107 0314 	add.w	r3, r7, #20
 80009a2:	4618      	mov	r0, r3
 80009a4:	f001 fb40 	bl	8002028 <HAL_RCC_OscConfig>

    // Initializes the CPU, AHB and APB buses clocks
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80009a8:	230f      	movs	r3, #15
 80009aa:	603b      	str	r3, [r7, #0]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80009ac:	2300      	movs	r3, #0
 80009ae:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009b0:	2300      	movs	r3, #0
 80009b2:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80009b4:	2300      	movs	r3, #0
 80009b6:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009b8:	2300      	movs	r3, #0
 80009ba:	613b      	str	r3, [r7, #16]

    HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 80009bc:	463b      	mov	r3, r7
 80009be:	2100      	movs	r1, #0
 80009c0:	4618      	mov	r0, r3
 80009c2:	f001 ff93 	bl	80028ec <HAL_RCC_ClockConfig>
}
 80009c6:	bf00      	nop
 80009c8:	3758      	adds	r7, #88	; 0x58
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
	...

080009d0 <GPIO_Init>:

/**
 * Initializes all GPIO pins
 */
void GPIO_Init(void) {
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b088      	sub	sp, #32
 80009d4:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009d6:	4b44      	ldr	r3, [pc, #272]	; (8000ae8 <GPIO_Init+0x118>)
 80009d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009da:	4a43      	ldr	r2, [pc, #268]	; (8000ae8 <GPIO_Init+0x118>)
 80009dc:	f043 0301 	orr.w	r3, r3, #1
 80009e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009e2:	4b41      	ldr	r3, [pc, #260]	; (8000ae8 <GPIO_Init+0x118>)
 80009e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009e6:	f003 0301 	and.w	r3, r3, #1
 80009ea:	60bb      	str	r3, [r7, #8]
 80009ec:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ee:	4b3e      	ldr	r3, [pc, #248]	; (8000ae8 <GPIO_Init+0x118>)
 80009f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009f2:	4a3d      	ldr	r2, [pc, #244]	; (8000ae8 <GPIO_Init+0x118>)
 80009f4:	f043 0302 	orr.w	r3, r3, #2
 80009f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80009fa:	4b3b      	ldr	r3, [pc, #236]	; (8000ae8 <GPIO_Init+0x118>)
 80009fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80009fe:	f003 0302 	and.w	r3, r3, #2
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a06:	4b38      	ldr	r3, [pc, #224]	; (8000ae8 <GPIO_Init+0x118>)
 8000a08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a0a:	4a37      	ldr	r2, [pc, #220]	; (8000ae8 <GPIO_Init+0x118>)
 8000a0c:	f043 0301 	orr.w	r3, r3, #1
 8000a10:	6613      	str	r3, [r2, #96]	; 0x60
 8000a12:	4b35      	ldr	r3, [pc, #212]	; (8000ae8 <GPIO_Init+0x118>)
 8000a14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a16:	f003 0301 	and.w	r3, r3, #1
 8000a1a:	603b      	str	r3, [r7, #0]
 8000a1c:	683b      	ldr	r3, [r7, #0]

    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a1e:	f107 030c 	add.w	r3, r7, #12
 8000a22:	2200      	movs	r2, #0
 8000a24:	601a      	str	r2, [r3, #0]
 8000a26:	605a      	str	r2, [r3, #4]
 8000a28:	609a      	str	r2, [r3, #8]
 8000a2a:	60da      	str	r2, [r3, #12]
 8000a2c:	611a      	str	r2, [r3, #16]

    // Configure PB0 as SPI1_NSS (software controlled, open-drain)
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a2e:	2301      	movs	r3, #1
 8000a30:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000a32:	2311      	movs	r3, #17
 8000a34:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a36:	2300      	movs	r3, #0
 8000a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a3e:	f107 030c 	add.w	r3, r7, #12
 8000a42:	4619      	mov	r1, r3
 8000a44:	4829      	ldr	r0, [pc, #164]	; (8000aec <GPIO_Init+0x11c>)
 8000a46:	f001 f8cf 	bl	8001be8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET); // Set NSS high
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	2101      	movs	r1, #1
 8000a4e:	4827      	ldr	r0, [pc, #156]	; (8000aec <GPIO_Init+0x11c>)
 8000a50:	f001 fa3c 	bl	8001ecc <HAL_GPIO_WritePin>

    // Configure PB5 as a GPIO (push-pull, no pull-up)
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000a54:	2320      	movs	r3, #32
 8000a56:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a58:	2301      	movs	r3, #1
 8000a5a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a60:	2300      	movs	r3, #0
 8000a62:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a64:	f107 030c 	add.w	r3, r7, #12
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4820      	ldr	r0, [pc, #128]	; (8000aec <GPIO_Init+0x11c>)
 8000a6c:	f001 f8bc 	bl	8001be8 <HAL_GPIO_Init>

    // Configure PA5 (SPI1_SCK), PA6 (SPI1_MISO), PA7 (SPI1_MOSI)
    GPIO_InitStruct.Pin = GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7;
 8000a70:	23e0      	movs	r3, #224	; 0xe0
 8000a72:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a74:	2302      	movs	r3, #2
 8000a76:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000a80:	2305      	movs	r3, #5
 8000a82:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a84:	f107 030c 	add.w	r3, r7, #12
 8000a88:	4619      	mov	r1, r3
 8000a8a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a8e:	f001 f8ab 	bl	8001be8 <HAL_GPIO_Init>

    // Configure PB6 (UART_TX), PB7 (UART_RX)
    GPIO_InitStruct.Pin = GPIO_PIN_6 | GPIO_PIN_7;
 8000a92:	23c0      	movs	r3, #192	; 0xc0
 8000a94:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a96:	2302      	movs	r3, #2
 8000a98:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a9e:	2302      	movs	r3, #2
 8000aa0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Alternate = GPIO_AF7_USART1; // Alternate function for USART1
 8000aa2:	2307      	movs	r3, #7
 8000aa4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aa6:	f107 030c 	add.w	r3, r7, #12
 8000aaa:	4619      	mov	r1, r3
 8000aac:	480f      	ldr	r0, [pc, #60]	; (8000aec <GPIO_Init+0x11c>)
 8000aae:	f001 f89b 	bl	8001be8 <HAL_GPIO_Init>

	// Configure PA4 (AFE ALERT pin) as an external interrupt
	GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ab2:	2310      	movs	r3, #16
 8000ab4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ab6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000aba:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000abc:	2300      	movs	r3, #0
 8000abe:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ac0:	f107 030c 	add.w	r3, r7, #12
 8000ac4:	4619      	mov	r1, r3
 8000ac6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000aca:	f001 f88d 	bl	8001be8 <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000ace:	2200      	movs	r2, #0
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	200a      	movs	r0, #10
 8000ad4:	f001 f851 	bl	8001b7a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000ad8:	200a      	movs	r0, #10
 8000ada:	f001 f86a 	bl	8001bb2 <HAL_NVIC_EnableIRQ>
}
 8000ade:	bf00      	nop
 8000ae0:	3720      	adds	r7, #32
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
 8000ae6:	bf00      	nop
 8000ae8:	40021000 	.word	0x40021000
 8000aec:	48000400 	.word	0x48000400

08000af0 <SPI1_Init>:

// Initializes the SPI1 peripheral in master mode
void SPI1_Init(void) {
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
    // Enable SPI1 clock
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000af6:	4b1f      	ldr	r3, [pc, #124]	; (8000b74 <SPI1_Init+0x84>)
 8000af8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000afa:	4a1e      	ldr	r2, [pc, #120]	; (8000b74 <SPI1_Init+0x84>)
 8000afc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b00:	6613      	str	r3, [r2, #96]	; 0x60
 8000b02:	4b1c      	ldr	r3, [pc, #112]	; (8000b74 <SPI1_Init+0x84>)
 8000b04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b0a:	607b      	str	r3, [r7, #4]
 8000b0c:	687b      	ldr	r3, [r7, #4]

    // Configure SPI1
    hspi1.Instance = SPI1;
 8000b0e:	4b1a      	ldr	r3, [pc, #104]	; (8000b78 <SPI1_Init+0x88>)
 8000b10:	4a1a      	ldr	r2, [pc, #104]	; (8000b7c <SPI1_Init+0x8c>)
 8000b12:	601a      	str	r2, [r3, #0]
    hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b14:	4b18      	ldr	r3, [pc, #96]	; (8000b78 <SPI1_Init+0x88>)
 8000b16:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b1a:	605a      	str	r2, [r3, #4]
    hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b1c:	4b16      	ldr	r3, [pc, #88]	; (8000b78 <SPI1_Init+0x88>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	609a      	str	r2, [r3, #8]
    hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b22:	4b15      	ldr	r3, [pc, #84]	; (8000b78 <SPI1_Init+0x88>)
 8000b24:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000b28:	60da      	str	r2, [r3, #12]
    hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b2a:	4b13      	ldr	r3, [pc, #76]	; (8000b78 <SPI1_Init+0x88>)
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	611a      	str	r2, [r3, #16]
    hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b30:	4b11      	ldr	r3, [pc, #68]	; (8000b78 <SPI1_Init+0x88>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	615a      	str	r2, [r3, #20]
    hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b36:	4b10      	ldr	r3, [pc, #64]	; (8000b78 <SPI1_Init+0x88>)
 8000b38:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b3c:	619a      	str	r2, [r3, #24]
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000b3e:	4b0e      	ldr	r3, [pc, #56]	; (8000b78 <SPI1_Init+0x88>)
 8000b40:	2228      	movs	r2, #40	; 0x28
 8000b42:	61da      	str	r2, [r3, #28]
    hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b44:	4b0c      	ldr	r3, [pc, #48]	; (8000b78 <SPI1_Init+0x88>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	621a      	str	r2, [r3, #32]
    hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b4a:	4b0b      	ldr	r3, [pc, #44]	; (8000b78 <SPI1_Init+0x88>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	625a      	str	r2, [r3, #36]	; 0x24
    hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b50:	4b09      	ldr	r3, [pc, #36]	; (8000b78 <SPI1_Init+0x88>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	629a      	str	r2, [r3, #40]	; 0x28
    hspi1.Init.CRCPolynomial = 7;
 8000b56:	4b08      	ldr	r3, [pc, #32]	; (8000b78 <SPI1_Init+0x88>)
 8000b58:	2207      	movs	r2, #7
 8000b5a:	62da      	str	r2, [r3, #44]	; 0x2c

    if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b5c:	4806      	ldr	r0, [pc, #24]	; (8000b78 <SPI1_Init+0x88>)
 8000b5e:	f002 fa6f 	bl	8003040 <HAL_SPI_Init>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d000      	beq.n	8000b6a <SPI1_Init+0x7a>
    {
        // Initialization error
        while (1);
 8000b68:	e7fe      	b.n	8000b68 <SPI1_Init+0x78>
    }
}
 8000b6a:	bf00      	nop
 8000b6c:	3708      	adds	r7, #8
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	40021000 	.word	0x40021000
 8000b78:	20000078 	.word	0x20000078
 8000b7c:	40013000 	.word	0x40013000

08000b80 <USART1_Init>:

/**
 * Initializes the USART1 peripheral in UART TX/RX mode
 */
void USART1_Init(void) {
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b082      	sub	sp, #8
 8000b84:	af00      	add	r7, sp, #0
	// Enable USART1 clock
	__HAL_RCC_USART1_CLK_ENABLE();
 8000b86:	4b18      	ldr	r3, [pc, #96]	; (8000be8 <USART1_Init+0x68>)
 8000b88:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b8a:	4a17      	ldr	r2, [pc, #92]	; (8000be8 <USART1_Init+0x68>)
 8000b8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b90:	6613      	str	r3, [r2, #96]	; 0x60
 8000b92:	4b15      	ldr	r3, [pc, #84]	; (8000be8 <USART1_Init+0x68>)
 8000b94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b9a:	607b      	str	r3, [r7, #4]
 8000b9c:	687b      	ldr	r3, [r7, #4]

	// Configure UART peripheral
	huart1.Instance = USART1;
 8000b9e:	4b13      	ldr	r3, [pc, #76]	; (8000bec <USART1_Init+0x6c>)
 8000ba0:	4a13      	ldr	r2, [pc, #76]	; (8000bf0 <USART1_Init+0x70>)
 8000ba2:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 9600;
 8000ba4:	4b11      	ldr	r3, [pc, #68]	; (8000bec <USART1_Init+0x6c>)
 8000ba6:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000baa:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000bac:	4b0f      	ldr	r3, [pc, #60]	; (8000bec <USART1_Init+0x6c>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8000bb2:	4b0e      	ldr	r3, [pc, #56]	; (8000bec <USART1_Init+0x6c>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8000bb8:	4b0c      	ldr	r3, [pc, #48]	; (8000bec <USART1_Init+0x6c>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000bbe:	4b0b      	ldr	r3, [pc, #44]	; (8000bec <USART1_Init+0x6c>)
 8000bc0:	220c      	movs	r2, #12
 8000bc2:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bc4:	4b09      	ldr	r3, [pc, #36]	; (8000bec <USART1_Init+0x6c>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bca:	4b08      	ldr	r3, [pc, #32]	; (8000bec <USART1_Init+0x6c>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	61da      	str	r2, [r3, #28]

	if (HAL_UART_Init(&huart1) != HAL_OK)
 8000bd0:	4806      	ldr	r0, [pc, #24]	; (8000bec <USART1_Init+0x6c>)
 8000bd2:	f002 fe5f 	bl	8003894 <HAL_UART_Init>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d000      	beq.n	8000bde <USART1_Init+0x5e>
	{
		// Initialization error
		while (1);
 8000bdc:	e7fe      	b.n	8000bdc <USART1_Init+0x5c>
	}
}
 8000bde:	bf00      	nop
 8000be0:	3708      	adds	r7, #8
 8000be2:	46bd      	mov	sp, r7
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40021000 	.word	0x40021000
 8000bec:	200000dc 	.word	0x200000dc
 8000bf0:	40013800 	.word	0x40013800

08000bf4 <TIM1_Init>:

/**
 * Initializes the TIM1 peripheral with interrupts enabled
 */
void TIM1_Init(void) {
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= RCC_APB2ENR_TIM1EN; // Enable TIM1 clock
 8000bf8:	4b11      	ldr	r3, [pc, #68]	; (8000c40 <TIM1_Init+0x4c>)
 8000bfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000bfc:	4a10      	ldr	r2, [pc, #64]	; (8000c40 <TIM1_Init+0x4c>)
 8000bfe:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c02:	6613      	str	r3, [r2, #96]	; 0x60

	TIM1->PSC = 2000 - 1; // Given 2MHz clock, 2000 cycles for 1ms
 8000c04:	4b0f      	ldr	r3, [pc, #60]	; (8000c44 <TIM1_Init+0x50>)
 8000c06:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8000c0a:	629a      	str	r2, [r3, #40]	; 0x28
	TIM1->ARR = 2000 - 1; // Generate interrupt every 2000ms (2s)
 8000c0c:	4b0d      	ldr	r3, [pc, #52]	; (8000c44 <TIM1_Init+0x50>)
 8000c0e:	f240 72cf 	movw	r2, #1999	; 0x7cf
 8000c12:	62da      	str	r2, [r3, #44]	; 0x2c

	TIM1->DIER |= TIM_DIER_UIE; // Enable update interrupt
 8000c14:	4b0b      	ldr	r3, [pc, #44]	; (8000c44 <TIM1_Init+0x50>)
 8000c16:	68db      	ldr	r3, [r3, #12]
 8000c18:	4a0a      	ldr	r2, [pc, #40]	; (8000c44 <TIM1_Init+0x50>)
 8000c1a:	f043 0301 	orr.w	r3, r3, #1
 8000c1e:	60d3      	str	r3, [r2, #12]

	NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0); // Set TIM1 interrupt priority
 8000c20:	2100      	movs	r1, #0
 8000c22:	2019      	movs	r0, #25
 8000c24:	f7ff fce0 	bl	80005e8 <__NVIC_SetPriority>
	NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn); // Enable TIM1 interrupt
 8000c28:	2019      	movs	r0, #25
 8000c2a:	f7ff fcbf 	bl	80005ac <__NVIC_EnableIRQ>

	TIM1->CR1 |= TIM_CR1_CEN; // Enable TIM1
 8000c2e:	4b05      	ldr	r3, [pc, #20]	; (8000c44 <TIM1_Init+0x50>)
 8000c30:	681b      	ldr	r3, [r3, #0]
 8000c32:	4a04      	ldr	r2, [pc, #16]	; (8000c44 <TIM1_Init+0x50>)
 8000c34:	f043 0301 	orr.w	r3, r3, #1
 8000c38:	6013      	str	r3, [r2, #0]
}
 8000c3a:	bf00      	nop
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	40021000 	.word	0x40021000
 8000c44:	40012c00 	.word	0x40012c00

08000c48 <TIM1_UP_TIM16_IRQHandler>:

/**
 * Defining the ISR for the STM32 timers
 */
void TIM1_UP_TIM16_IRQHandler(void) {
 8000c48:	b480      	push	{r7}
 8000c4a:	af00      	add	r7, sp, #0
	// Check if UIF flag is set for TIM1
	if (TIM1->SR & TIM_SR_UIF) {
 8000c4c:	4b09      	ldr	r3, [pc, #36]	; (8000c74 <TIM1_UP_TIM16_IRQHandler+0x2c>)
 8000c4e:	691b      	ldr	r3, [r3, #16]
 8000c50:	f003 0301 	and.w	r3, r3, #1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d008      	beq.n	8000c6a <TIM1_UP_TIM16_IRQHandler+0x22>
		logDataFlag = true; // Raise a flag to log data from the AFE
 8000c58:	4b07      	ldr	r3, [pc, #28]	; (8000c78 <TIM1_UP_TIM16_IRQHandler+0x30>)
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	701a      	strb	r2, [r3, #0]
		TIM1->SR &= ~TIM_SR_UIF; // Clear UIF flag
 8000c5e:	4b05      	ldr	r3, [pc, #20]	; (8000c74 <TIM1_UP_TIM16_IRQHandler+0x2c>)
 8000c60:	691b      	ldr	r3, [r3, #16]
 8000c62:	4a04      	ldr	r2, [pc, #16]	; (8000c74 <TIM1_UP_TIM16_IRQHandler+0x2c>)
 8000c64:	f023 0301 	bic.w	r3, r3, #1
 8000c68:	6113      	str	r3, [r2, #16]
	}
}
 8000c6a:	bf00      	nop
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr
 8000c74:	40012c00 	.word	0x40012c00
 8000c78:	20000164 	.word	0x20000164

08000c7c <crc8>:
/**
 * Calculates a CRC value according to the polynomial x^8 + x^2 + x + 1
 * @param data Pointer to an array storing the data bytes that will be transmitted
 * @param len Number of bytes that will be transmitted
 */
uint8_t crc8(uint8_t *data, size_t len) {
 8000c7c:	b480      	push	{r7}
 8000c7e:	b085      	sub	sp, #20
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
 8000c84:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0x00;
 8000c86:	2300      	movs	r3, #0
 8000c88:	73fb      	strb	r3, [r7, #15]
    while (len--)
 8000c8a:	e01e      	b.n	8000cca <crc8+0x4e>
    {
        crc ^= *data++;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	1c5a      	adds	r2, r3, #1
 8000c90:	607a      	str	r2, [r7, #4]
 8000c92:	781a      	ldrb	r2, [r3, #0]
 8000c94:	7bfb      	ldrb	r3, [r7, #15]
 8000c96:	4053      	eors	r3, r2
 8000c98:	73fb      	strb	r3, [r7, #15]
        for (uint8_t i = 0; i < 8; ++i)
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	73bb      	strb	r3, [r7, #14]
 8000c9e:	e011      	b.n	8000cc4 <crc8+0x48>
        {
            if (crc & 0x80)
 8000ca0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	da07      	bge.n	8000cb8 <crc8+0x3c>
                crc = (crc << 1) ^ 0x07; // Polynomial 0x07
 8000ca8:	7bfb      	ldrb	r3, [r7, #15]
 8000caa:	005b      	lsls	r3, r3, #1
 8000cac:	b25b      	sxtb	r3, r3
 8000cae:	f083 0307 	eor.w	r3, r3, #7
 8000cb2:	b25b      	sxtb	r3, r3
 8000cb4:	73fb      	strb	r3, [r7, #15]
 8000cb6:	e002      	b.n	8000cbe <crc8+0x42>
            else
                crc <<= 1;
 8000cb8:	7bfb      	ldrb	r3, [r7, #15]
 8000cba:	005b      	lsls	r3, r3, #1
 8000cbc:	73fb      	strb	r3, [r7, #15]
        for (uint8_t i = 0; i < 8; ++i)
 8000cbe:	7bbb      	ldrb	r3, [r7, #14]
 8000cc0:	3301      	adds	r3, #1
 8000cc2:	73bb      	strb	r3, [r7, #14]
 8000cc4:	7bbb      	ldrb	r3, [r7, #14]
 8000cc6:	2b07      	cmp	r3, #7
 8000cc8:	d9ea      	bls.n	8000ca0 <crc8+0x24>
    while (len--)
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	1e5a      	subs	r2, r3, #1
 8000cce:	603a      	str	r2, [r7, #0]
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d1db      	bne.n	8000c8c <crc8+0x10>
        }
    }
    return crc;
 8000cd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	3714      	adds	r7, #20
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
	...

08000ce4 <DirectCmdRead>:
 * Sends a direct command to the AFE and reads the data that is output
 * @param cmd The address byte for the command
 * @param returnData Pointer to the 8-bit integer array for storing the read data
 * @param len Number of bytes to read from the AFE. The function automatically increments the address byte based on this value
 */
void DirectCmdRead(uint8_t cmd, uint8_t *returnData, uint8_t len) {
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b086      	sub	sp, #24
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	4603      	mov	r3, r0
 8000cec:	6039      	str	r1, [r7, #0]
 8000cee:	71fb      	strb	r3, [r7, #7]
 8000cf0:	4613      	mov	r3, r2
 8000cf2:	71bb      	strb	r3, [r7, #6]
	uint8_t rxData[3] = {0};
 8000cf4:	4b1f      	ldr	r3, [pc, #124]	; (8000d74 <DirectCmdRead+0x90>)
 8000cf6:	881b      	ldrh	r3, [r3, #0]
 8000cf8:	823b      	strh	r3, [r7, #16]
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	74bb      	strb	r3, [r7, #18]
	uint8_t txData[3] = {0};
 8000cfe:	4b1d      	ldr	r3, [pc, #116]	; (8000d74 <DirectCmdRead+0x90>)
 8000d00:	881b      	ldrh	r3, [r3, #0]
 8000d02:	81bb      	strh	r3, [r7, #12]
 8000d04:	2300      	movs	r3, #0
 8000d06:	73bb      	strb	r3, [r7, #14]
	uint8_t fullCmd[] = { cmd, 0xFF }; // Data byte doesn't matter since it's a read, just use 0xFF
 8000d08:	79fb      	ldrb	r3, [r7, #7]
 8000d0a:	723b      	strb	r3, [r7, #8]
 8000d0c:	23ff      	movs	r3, #255	; 0xff
 8000d0e:	727b      	strb	r3, [r7, #9]
	uint8_t crcLower = 0;
 8000d10:	2300      	movs	r3, #0
 8000d12:	74fb      	strb	r3, [r7, #19]
//	bool commReceived = false;

	// Increment the command address based on the data length given
	for (int i = 0; i < len; i++)
 8000d14:	2300      	movs	r3, #0
 8000d16:	617b      	str	r3, [r7, #20]
 8000d18:	e023      	b.n	8000d62 <DirectCmdRead+0x7e>
	{
		fullCmd[0] = cmd + i; // Increment the address
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	b2da      	uxtb	r2, r3
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	4413      	add	r3, r2
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	723b      	strb	r3, [r7, #8]
		crcLower = crc8(fullCmd, 2); // Recalculate the CRC
 8000d26:	f107 0308 	add.w	r3, r7, #8
 8000d2a:	2102      	movs	r1, #2
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f7ff ffa5 	bl	8000c7c <crc8>
 8000d32:	4603      	mov	r3, r0
 8000d34:	74fb      	strb	r3, [r7, #19]
		// Construct the TX data for the SPI transaction
		txData[0] = fullCmd[0];
 8000d36:	7a3b      	ldrb	r3, [r7, #8]
 8000d38:	733b      	strb	r3, [r7, #12]
		txData[1] = fullCmd[1];
 8000d3a:	7a7b      	ldrb	r3, [r7, #9]
 8000d3c:	737b      	strb	r3, [r7, #13]
		txData[2] = crcLower;
 8000d3e:	7cfb      	ldrb	r3, [r7, #19]
 8000d40:	73bb      	strb	r3, [r7, #14]

		AFETransmitReadCmd(txData, rxData, sizeof(txData));
 8000d42:	f107 0110 	add.w	r1, r7, #16
 8000d46:	f107 030c 	add.w	r3, r7, #12
 8000d4a:	2203      	movs	r2, #3
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f000 f9f3 	bl	8001138 <AFETransmitReadCmd>
		returnData[i] = rxData[1]; // Save data byte received from last transaction
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	683a      	ldr	r2, [r7, #0]
 8000d56:	4413      	add	r3, r2
 8000d58:	7c7a      	ldrb	r2, [r7, #17]
 8000d5a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < len; i++)
 8000d5c:	697b      	ldr	r3, [r7, #20]
 8000d5e:	3301      	adds	r3, #1
 8000d60:	617b      	str	r3, [r7, #20]
 8000d62:	79bb      	ldrb	r3, [r7, #6]
 8000d64:	697a      	ldr	r2, [r7, #20]
 8000d66:	429a      	cmp	r2, r3
 8000d68:	dbd7      	blt.n	8000d1a <DirectCmdRead+0x36>
	}
}
 8000d6a:	bf00      	nop
 8000d6c:	bf00      	nop
 8000d6e:	3718      	adds	r7, #24
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bd80      	pop	{r7, pc}
 8000d74:	08004d1c 	.word	0x08004d1c

08000d78 <DirectCmdWrite>:
 * Sends a direct command to the AFE and writes the provided data to it
 * @param cmd The address byte for the command
 * @param writeData Pointer to the 8-bit integer array containing the data to write
 * @param len Number of bytes to write to the AFE. The function automatically increments the address byte based on this value
 */
void DirectCmdWrite(uint8_t cmd, uint8_t *writeData, uint8_t len) {
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b086      	sub	sp, #24
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	4603      	mov	r3, r0
 8000d80:	6039      	str	r1, [r7, #0]
 8000d82:	71fb      	strb	r3, [r7, #7]
 8000d84:	4613      	mov	r3, r2
 8000d86:	71bb      	strb	r3, [r7, #6]
	uint8_t rxData[3] = {0};
 8000d88:	4b1e      	ldr	r3, [pc, #120]	; (8000e04 <DirectCmdWrite+0x8c>)
 8000d8a:	881b      	ldrh	r3, [r3, #0]
 8000d8c:	823b      	strh	r3, [r7, #16]
 8000d8e:	2300      	movs	r3, #0
 8000d90:	74bb      	strb	r3, [r7, #18]
	uint8_t txData[3] = {0};
 8000d92:	4b1c      	ldr	r3, [pc, #112]	; (8000e04 <DirectCmdWrite+0x8c>)
 8000d94:	881b      	ldrh	r3, [r3, #0]
 8000d96:	81bb      	strh	r3, [r7, #12]
 8000d98:	2300      	movs	r3, #0
 8000d9a:	73bb      	strb	r3, [r7, #14]
	uint8_t fullCmd[2] = {0};
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	813b      	strh	r3, [r7, #8]
	uint8_t crcLower = 0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	74fb      	strb	r3, [r7, #19]

	// Increment the command address based on the data length given
	for (int i = 0; i < len; i++) {
 8000da4:	2300      	movs	r3, #0
 8000da6:	617b      	str	r3, [r7, #20]
 8000da8:	e023      	b.n	8000df2 <DirectCmdWrite+0x7a>
		fullCmd[0] = cmd + i;
 8000daa:	697b      	ldr	r3, [r7, #20]
 8000dac:	b2da      	uxtb	r2, r3
 8000dae:	79fb      	ldrb	r3, [r7, #7]
 8000db0:	4413      	add	r3, r2
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	723b      	strb	r3, [r7, #8]
		fullCmd[1] = writeData[i];
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	683a      	ldr	r2, [r7, #0]
 8000dba:	4413      	add	r3, r2
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	727b      	strb	r3, [r7, #9]
		crcLower = crc8(fullCmd, 2);
 8000dc0:	f107 0308 	add.w	r3, r7, #8
 8000dc4:	2102      	movs	r1, #2
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff ff58 	bl	8000c7c <crc8>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	74fb      	strb	r3, [r7, #19]
		// Construct the TX data for the SPI transaction
		txData[0] = fullCmd[0];
 8000dd0:	7a3b      	ldrb	r3, [r7, #8]
 8000dd2:	733b      	strb	r3, [r7, #12]
		txData[1] = fullCmd[1];
 8000dd4:	7a7b      	ldrb	r3, [r7, #9]
 8000dd6:	737b      	strb	r3, [r7, #13]
		txData[2] = crcLower;
 8000dd8:	7cfb      	ldrb	r3, [r7, #19]
 8000dda:	73bb      	strb	r3, [r7, #14]

		AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8000ddc:	f107 0110 	add.w	r1, r7, #16
 8000de0:	f107 030c 	add.w	r3, r7, #12
 8000de4:	2203      	movs	r2, #3
 8000de6:	4618      	mov	r0, r3
 8000de8:	f000 f9de 	bl	80011a8 <AFETransmitWriteCmd>
	for (int i = 0; i < len; i++) {
 8000dec:	697b      	ldr	r3, [r7, #20]
 8000dee:	3301      	adds	r3, #1
 8000df0:	617b      	str	r3, [r7, #20]
 8000df2:	79bb      	ldrb	r3, [r7, #6]
 8000df4:	697a      	ldr	r2, [r7, #20]
 8000df6:	429a      	cmp	r2, r3
 8000df8:	dbd7      	blt.n	8000daa <DirectCmdWrite+0x32>
	}
}
 8000dfa:	bf00      	nop
 8000dfc:	bf00      	nop
 8000dfe:	3718      	adds	r7, #24
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	08004d1c 	.word	0x08004d1c

08000e08 <SubCmdNoData>:

/**
 * Sends a sub-command to the AFE, no data is written or read
 * @param cmd The upper and lower address bytes for the sub-command
 */
void SubCmdNoData(uint16_t cmd) {
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b088      	sub	sp, #32
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	4603      	mov	r3, r0
 8000e10:	80fb      	strh	r3, [r7, #6]
	uint8_t rxData[3] = {0};
 8000e12:	4b20      	ldr	r3, [pc, #128]	; (8000e94 <SubCmdNoData+0x8c>)
 8000e14:	881b      	ldrh	r3, [r3, #0]
 8000e16:	833b      	strh	r3, [r7, #24]
 8000e18:	2300      	movs	r3, #0
 8000e1a:	76bb      	strb	r3, [r7, #26]
	uint8_t commandLowerAddr[] = { LOWER_ADDR_REG_WRITE, ((uint8_t)(cmd & 0xFF)) };
 8000e1c:	23be      	movs	r3, #190	; 0xbe
 8000e1e:	753b      	strb	r3, [r7, #20]
 8000e20:	88fb      	ldrh	r3, [r7, #6]
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	757b      	strb	r3, [r7, #21]
	uint8_t crcLower = crc8(commandLowerAddr, 2);
 8000e26:	f107 0314 	add.w	r3, r7, #20
 8000e2a:	2102      	movs	r1, #2
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f7ff ff25 	bl	8000c7c <crc8>
 8000e32:	4603      	mov	r3, r0
 8000e34:	77fb      	strb	r3, [r7, #31]
	uint8_t commandUpperAddr[] = { UPPER_ADDR_REG_WRITE, ((uint8_t)(cmd >> 8)) };
 8000e36:	23bf      	movs	r3, #191	; 0xbf
 8000e38:	743b      	strb	r3, [r7, #16]
 8000e3a:	88fb      	ldrh	r3, [r7, #6]
 8000e3c:	0a1b      	lsrs	r3, r3, #8
 8000e3e:	b29b      	uxth	r3, r3
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	747b      	strb	r3, [r7, #17]
	uint8_t crcUpper = crc8(commandUpperAddr, 2);
 8000e44:	f107 0310 	add.w	r3, r7, #16
 8000e48:	2102      	movs	r1, #2
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	f7ff ff16 	bl	8000c7c <crc8>
 8000e50:	4603      	mov	r3, r0
 8000e52:	77bb      	strb	r3, [r7, #30]

	// Keep writing the command until MISO reflects command was received
	// Starting with lower byte
	uint8_t txData[] = { commandLowerAddr[0], commandLowerAddr[1], crcLower };
 8000e54:	7d3b      	ldrb	r3, [r7, #20]
 8000e56:	733b      	strb	r3, [r7, #12]
 8000e58:	7d7b      	ldrb	r3, [r7, #21]
 8000e5a:	737b      	strb	r3, [r7, #13]
 8000e5c:	7ffb      	ldrb	r3, [r7, #31]
 8000e5e:	73bb      	strb	r3, [r7, #14]
	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8000e60:	f107 0118 	add.w	r1, r7, #24
 8000e64:	f107 030c 	add.w	r3, r7, #12
 8000e68:	2203      	movs	r2, #3
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f000 f99c 	bl	80011a8 <AFETransmitWriteCmd>

	// Continue to upper byte
	txData[0] = commandUpperAddr[0];
 8000e70:	7c3b      	ldrb	r3, [r7, #16]
 8000e72:	733b      	strb	r3, [r7, #12]
	txData[1] = commandUpperAddr[1];
 8000e74:	7c7b      	ldrb	r3, [r7, #17]
 8000e76:	737b      	strb	r3, [r7, #13]
	txData[2] = crcUpper;
 8000e78:	7fbb      	ldrb	r3, [r7, #30]
 8000e7a:	73bb      	strb	r3, [r7, #14]
	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8000e7c:	f107 0118 	add.w	r1, r7, #24
 8000e80:	f107 030c 	add.w	r3, r7, #12
 8000e84:	2203      	movs	r2, #3
 8000e86:	4618      	mov	r0, r3
 8000e88:	f000 f98e 	bl	80011a8 <AFETransmitWriteCmd>
}
 8000e8c:	bf00      	nop
 8000e8e:	3720      	adds	r7, #32
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}
 8000e94:	08004d1c 	.word	0x08004d1c

08000e98 <SubCmdReadData>:
 * Sends a sub-command to the AFE and reads the data that is output
 * @param cmd The upper and lower address bytes for the sub-command
 * @param returnData Pointer to the 8-bit integer array for storing the read data
 * @param len Number of bytes to read from the AFE's 32-byte data buffer
 */
void SubCmdReadData(uint16_t cmd, uint8_t *returnData, uint8_t len) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b08a      	sub	sp, #40	; 0x28
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	6039      	str	r1, [r7, #0]
 8000ea2:	80fb      	strh	r3, [r7, #6]
 8000ea4:	4613      	mov	r3, r2
 8000ea6:	717b      	strb	r3, [r7, #5]
	uint8_t rxData[3] = {0};
 8000ea8:	4b38      	ldr	r3, [pc, #224]	; (8000f8c <SubCmdReadData+0xf4>)
 8000eaa:	881b      	ldrh	r3, [r3, #0]
 8000eac:	83bb      	strh	r3, [r7, #28]
 8000eae:	2300      	movs	r3, #0
 8000eb0:	77bb      	strb	r3, [r7, #30]
	uint8_t commandLowerAddr[] = { LOWER_ADDR_REG_WRITE, ((uint8_t)(cmd & 0xFF)) };
 8000eb2:	23be      	movs	r3, #190	; 0xbe
 8000eb4:	763b      	strb	r3, [r7, #24]
 8000eb6:	88fb      	ldrh	r3, [r7, #6]
 8000eb8:	b2db      	uxtb	r3, r3
 8000eba:	767b      	strb	r3, [r7, #25]
	uint8_t crcLower = crc8(commandLowerAddr, 2);
 8000ebc:	f107 0318 	add.w	r3, r7, #24
 8000ec0:	2102      	movs	r1, #2
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f7ff feda 	bl	8000c7c <crc8>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t commandUpperAddr[] = { UPPER_ADDR_REG_WRITE, ((uint8_t)(cmd >> 8)) };
 8000ece:	23bf      	movs	r3, #191	; 0xbf
 8000ed0:	753b      	strb	r3, [r7, #20]
 8000ed2:	88fb      	ldrh	r3, [r7, #6]
 8000ed4:	0a1b      	lsrs	r3, r3, #8
 8000ed6:	b29b      	uxth	r3, r3
 8000ed8:	b2db      	uxtb	r3, r3
 8000eda:	757b      	strb	r3, [r7, #21]
	uint8_t crcUpper = crc8(commandUpperAddr, 2);
 8000edc:	f107 0314 	add.w	r3, r7, #20
 8000ee0:	2102      	movs	r1, #2
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f7ff feca 	bl	8000c7c <crc8>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

	// Keep writing the command until MISO reflects command was received
	// Starting with lower byte
	uint8_t txData[] = { commandLowerAddr[0], commandLowerAddr[1], crcLower };
 8000eee:	7e3b      	ldrb	r3, [r7, #24]
 8000ef0:	743b      	strb	r3, [r7, #16]
 8000ef2:	7e7b      	ldrb	r3, [r7, #25]
 8000ef4:	747b      	strb	r3, [r7, #17]
 8000ef6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000efa:	74bb      	strb	r3, [r7, #18]
	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8000efc:	f107 011c 	add.w	r1, r7, #28
 8000f00:	f107 0310 	add.w	r3, r7, #16
 8000f04:	2203      	movs	r2, #3
 8000f06:	4618      	mov	r0, r3
 8000f08:	f000 f94e 	bl	80011a8 <AFETransmitWriteCmd>

	// Continue to upper byte
	txData[0] = commandUpperAddr[0];
 8000f0c:	7d3b      	ldrb	r3, [r7, #20]
 8000f0e:	743b      	strb	r3, [r7, #16]
	txData[1] = commandUpperAddr[1];
 8000f10:	7d7b      	ldrb	r3, [r7, #21]
 8000f12:	747b      	strb	r3, [r7, #17]
	txData[2] = crcUpper;
 8000f14:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8000f18:	74bb      	strb	r3, [r7, #18]
	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8000f1a:	f107 011c 	add.w	r1, r7, #28
 8000f1e:	f107 0310 	add.w	r3, r7, #16
 8000f22:	2203      	movs	r2, #3
 8000f24:	4618      	mov	r0, r3
 8000f26:	f000 f93f 	bl	80011a8 <AFETransmitWriteCmd>

	// Read each byte based on the data length given in parameters
	uint8_t readData[2] = {0};
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	81bb      	strh	r3, [r7, #12]
	for (int i = 0; i < len; i++) {
 8000f2e:	2300      	movs	r3, #0
 8000f30:	627b      	str	r3, [r7, #36]	; 0x24
 8000f32:	e022      	b.n	8000f7a <SubCmdReadData+0xe2>
		readData[0] = READ_DATA_BUFF_LSB + i;
 8000f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	3340      	adds	r3, #64	; 0x40
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	733b      	strb	r3, [r7, #12]
		readData[1] = 0xFF;
 8000f3e:	23ff      	movs	r3, #255	; 0xff
 8000f40:	737b      	strb	r3, [r7, #13]

		txData[0] = readData[0];
 8000f42:	7b3b      	ldrb	r3, [r7, #12]
 8000f44:	743b      	strb	r3, [r7, #16]
		txData[1] = readData[1];
 8000f46:	7b7b      	ldrb	r3, [r7, #13]
 8000f48:	747b      	strb	r3, [r7, #17]
		txData[2] = crc8(readData, 2);
 8000f4a:	f107 030c 	add.w	r3, r7, #12
 8000f4e:	2102      	movs	r1, #2
 8000f50:	4618      	mov	r0, r3
 8000f52:	f7ff fe93 	bl	8000c7c <crc8>
 8000f56:	4603      	mov	r3, r0
 8000f58:	74bb      	strb	r3, [r7, #18]

		AFETransmitReadCmd(txData, rxData, sizeof(txData));
 8000f5a:	f107 011c 	add.w	r1, r7, #28
 8000f5e:	f107 0310 	add.w	r3, r7, #16
 8000f62:	2203      	movs	r2, #3
 8000f64:	4618      	mov	r0, r3
 8000f66:	f000 f8e7 	bl	8001138 <AFETransmitReadCmd>

		returnData[i] = rxData[1]; // Save data byte received from last transaction
 8000f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f6c:	683a      	ldr	r2, [r7, #0]
 8000f6e:	4413      	add	r3, r2
 8000f70:	7f7a      	ldrb	r2, [r7, #29]
 8000f72:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < len; i++) {
 8000f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f76:	3301      	adds	r3, #1
 8000f78:	627b      	str	r3, [r7, #36]	; 0x24
 8000f7a:	797b      	ldrb	r3, [r7, #5]
 8000f7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f7e:	429a      	cmp	r2, r3
 8000f80:	dbd8      	blt.n	8000f34 <SubCmdReadData+0x9c>
	}
}
 8000f82:	bf00      	nop
 8000f84:	bf00      	nop
 8000f86:	3728      	adds	r7, #40	; 0x28
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	08004d1c 	.word	0x08004d1c

08000f90 <RAMRegisterWrite>:
 * Might remove this function, it's exactly the same as the SubCmd read data function
 * @param addr The register address
 * @param writeData Pointer to the 8-bit integer array for the data to write to the register
 * @param len Number of bytes to write to the AFE's 32-byte data buffer
 */
void RAMRegisterWrite(uint16_t addr, uint8_t *writeData, uint8_t len) {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b08c      	sub	sp, #48	; 0x30
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	6039      	str	r1, [r7, #0]
 8000f9a:	80fb      	strh	r3, [r7, #6]
 8000f9c:	4613      	mov	r3, r2
 8000f9e:	717b      	strb	r3, [r7, #5]
	uint8_t rxData[3] = {0};
 8000fa0:	4b64      	ldr	r3, [pc, #400]	; (8001134 <RAMRegisterWrite+0x1a4>)
 8000fa2:	881b      	ldrh	r3, [r3, #0]
 8000fa4:	83bb      	strh	r3, [r7, #28]
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	77bb      	strb	r3, [r7, #30]
	uint8_t lowerAddr[] = { LOWER_ADDR_REG_WRITE, ((uint8_t)(addr & 0xFF)) };
 8000faa:	23be      	movs	r3, #190	; 0xbe
 8000fac:	763b      	strb	r3, [r7, #24]
 8000fae:	88fb      	ldrh	r3, [r7, #6]
 8000fb0:	b2db      	uxtb	r3, r3
 8000fb2:	767b      	strb	r3, [r7, #25]
	uint8_t crcLower = crc8(lowerAddr, 2);
 8000fb4:	f107 0318 	add.w	r3, r7, #24
 8000fb8:	2102      	movs	r1, #2
 8000fba:	4618      	mov	r0, r3
 8000fbc:	f7ff fe5e 	bl	8000c7c <crc8>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t upperAddr[] = { UPPER_ADDR_REG_WRITE, ((uint8_t)(addr >> 8)) };
 8000fc6:	23bf      	movs	r3, #191	; 0xbf
 8000fc8:	753b      	strb	r3, [r7, #20]
 8000fca:	88fb      	ldrh	r3, [r7, #6]
 8000fcc:	0a1b      	lsrs	r3, r3, #8
 8000fce:	b29b      	uxth	r3, r3
 8000fd0:	b2db      	uxtb	r3, r3
 8000fd2:	757b      	strb	r3, [r7, #21]
	uint8_t crcUpper = crc8(upperAddr, 2);
 8000fd4:	f107 0314 	add.w	r3, r7, #20
 8000fd8:	2102      	movs	r1, #2
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff fe4e 	bl	8000c7c <crc8>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

	// Keep writing the register address until MISO reflects command was received
	// Starting with lower byte
	uint8_t txData[] = { lowerAddr[0], lowerAddr[1], crcLower };
 8000fe6:	7e3b      	ldrb	r3, [r7, #24]
 8000fe8:	743b      	strb	r3, [r7, #16]
 8000fea:	7e7b      	ldrb	r3, [r7, #25]
 8000fec:	747b      	strb	r3, [r7, #17]
 8000fee:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8000ff2:	74bb      	strb	r3, [r7, #18]
	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8000ff4:	f107 011c 	add.w	r1, r7, #28
 8000ff8:	f107 0310 	add.w	r3, r7, #16
 8000ffc:	2203      	movs	r2, #3
 8000ffe:	4618      	mov	r0, r3
 8001000:	f000 f8d2 	bl	80011a8 <AFETransmitWriteCmd>

	// Continue to upper byte
	txData[0] = upperAddr[0];
 8001004:	7d3b      	ldrb	r3, [r7, #20]
 8001006:	743b      	strb	r3, [r7, #16]
	txData[1] = upperAddr[1];
 8001008:	7d7b      	ldrb	r3, [r7, #21]
 800100a:	747b      	strb	r3, [r7, #17]
	txData[2] = crcUpper;
 800100c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8001010:	74bb      	strb	r3, [r7, #18]
	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8001012:	f107 011c 	add.w	r1, r7, #28
 8001016:	f107 0310 	add.w	r3, r7, #16
 800101a:	2203      	movs	r2, #3
 800101c:	4618      	mov	r0, r3
 800101e:	f000 f8c3 	bl	80011a8 <AFETransmitWriteCmd>

	// Write the data provided to the AFE's 32-byte data buffer
	uint8_t writeBytes[2] = {0};
 8001022:	2300      	movs	r3, #0
 8001024:	81bb      	strh	r3, [r7, #12]
	for (int i = 0; i < len; i++)
 8001026:	2300      	movs	r3, #0
 8001028:	62fb      	str	r3, [r7, #44]	; 0x2c
 800102a:	e020      	b.n	800106e <RAMRegisterWrite+0xde>
	{
		// Increment data buffer address and include the next address byte
		writeBytes[0] = WRITE_DATA_BUFF_LSB + i;
 800102c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800102e:	b2db      	uxtb	r3, r3
 8001030:	3b40      	subs	r3, #64	; 0x40
 8001032:	b2db      	uxtb	r3, r3
 8001034:	733b      	strb	r3, [r7, #12]
		writeBytes[1] = writeData[i];
 8001036:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001038:	683a      	ldr	r2, [r7, #0]
 800103a:	4413      	add	r3, r2
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	737b      	strb	r3, [r7, #13]

		txData[0] = writeBytes[0];
 8001040:	7b3b      	ldrb	r3, [r7, #12]
 8001042:	743b      	strb	r3, [r7, #16]
		txData[1] = writeBytes[1];
 8001044:	7b7b      	ldrb	r3, [r7, #13]
 8001046:	747b      	strb	r3, [r7, #17]
		txData[2] = crc8(writeBytes, 2); // Recalculate CRC
 8001048:	f107 030c 	add.w	r3, r7, #12
 800104c:	2102      	movs	r1, #2
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff fe14 	bl	8000c7c <crc8>
 8001054:	4603      	mov	r3, r0
 8001056:	74bb      	strb	r3, [r7, #18]

		AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 8001058:	f107 011c 	add.w	r1, r7, #28
 800105c:	f107 0310 	add.w	r3, r7, #16
 8001060:	2203      	movs	r2, #3
 8001062:	4618      	mov	r0, r3
 8001064:	f000 f8a0 	bl	80011a8 <AFETransmitWriteCmd>
	for (int i = 0; i < len; i++)
 8001068:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800106a:	3301      	adds	r3, #1
 800106c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800106e:	797b      	ldrb	r3, [r7, #5]
 8001070:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001072:	429a      	cmp	r2, r3
 8001074:	dbda      	blt.n	800102c <RAMRegisterWrite+0x9c>
	}

	// Calculate the check-sum and write it to the AFE's checksum register
	uint8_t checkSum = 0;
 8001076:	2300      	movs	r3, #0
 8001078:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	for (int i = 0; i < len; i++) {
 800107c:	2300      	movs	r3, #0
 800107e:	627b      	str	r3, [r7, #36]	; 0x24
 8001080:	e00b      	b.n	800109a <RAMRegisterWrite+0x10a>
		checkSum += writeData[i];
 8001082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001084:	683a      	ldr	r2, [r7, #0]
 8001086:	4413      	add	r3, r2
 8001088:	781a      	ldrb	r2, [r3, #0]
 800108a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800108e:	4413      	add	r3, r2
 8001090:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	for (int i = 0; i < len; i++) {
 8001094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001096:	3301      	adds	r3, #1
 8001098:	627b      	str	r3, [r7, #36]	; 0x24
 800109a:	797b      	ldrb	r3, [r7, #5]
 800109c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800109e:	429a      	cmp	r2, r3
 80010a0:	dbef      	blt.n	8001082 <RAMRegisterWrite+0xf2>
	}
	checkSum += lowerAddr[1];
 80010a2:	7e7a      	ldrb	r2, [r7, #25]
 80010a4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80010a8:	4413      	add	r3, r2
 80010aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	checkSum += upperAddr[1];
 80010ae:	7d7a      	ldrb	r2, [r7, #21]
 80010b0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80010b4:	4413      	add	r3, r2
 80010b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	checkSum = ~(checkSum);
 80010ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80010be:	43db      	mvns	r3, r3
 80010c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

	writeBytes[0] = WRITE_CHECKSUM_ADDR;
 80010c4:	23e0      	movs	r3, #224	; 0xe0
 80010c6:	733b      	strb	r3, [r7, #12]
	writeBytes[1] = checkSum;
 80010c8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80010cc:	737b      	strb	r3, [r7, #13]

	txData[0] = writeBytes[0];
 80010ce:	7b3b      	ldrb	r3, [r7, #12]
 80010d0:	743b      	strb	r3, [r7, #16]
	txData[1] = writeBytes[1];
 80010d2:	7b7b      	ldrb	r3, [r7, #13]
 80010d4:	747b      	strb	r3, [r7, #17]
	txData[2] = crc8(writeBytes, 2); // Recalculate CRC
 80010d6:	f107 030c 	add.w	r3, r7, #12
 80010da:	2102      	movs	r1, #2
 80010dc:	4618      	mov	r0, r3
 80010de:	f7ff fdcd 	bl	8000c7c <crc8>
 80010e2:	4603      	mov	r3, r0
 80010e4:	74bb      	strb	r3, [r7, #18]

	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 80010e6:	f107 011c 	add.w	r1, r7, #28
 80010ea:	f107 0310 	add.w	r3, r7, #16
 80010ee:	2203      	movs	r2, #3
 80010f0:	4618      	mov	r0, r3
 80010f2:	f000 f859 	bl	80011a8 <AFETransmitWriteCmd>

	// Write the data length to the AFE's data length register
	writeBytes[0] = WRITE_DATALEN_ADDR;
 80010f6:	23e1      	movs	r3, #225	; 0xe1
 80010f8:	733b      	strb	r3, [r7, #12]
	writeBytes[1] = len + 4; // Length of data buffer, plus upper and lower address bytes, plus checksum and data length bytes
 80010fa:	797b      	ldrb	r3, [r7, #5]
 80010fc:	3304      	adds	r3, #4
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	737b      	strb	r3, [r7, #13]

	txData[0] = writeBytes[0];
 8001102:	7b3b      	ldrb	r3, [r7, #12]
 8001104:	743b      	strb	r3, [r7, #16]
	txData[1] = writeBytes[1];
 8001106:	7b7b      	ldrb	r3, [r7, #13]
 8001108:	747b      	strb	r3, [r7, #17]
	txData[2] = crc8(writeBytes, 2); // Recalculate CRC
 800110a:	f107 030c 	add.w	r3, r7, #12
 800110e:	2102      	movs	r1, #2
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff fdb3 	bl	8000c7c <crc8>
 8001116:	4603      	mov	r3, r0
 8001118:	74bb      	strb	r3, [r7, #18]

	AFETransmitWriteCmd(txData, rxData, sizeof(txData));
 800111a:	f107 011c 	add.w	r1, r7, #28
 800111e:	f107 0310 	add.w	r3, r7, #16
 8001122:	2203      	movs	r2, #3
 8001124:	4618      	mov	r0, r3
 8001126:	f000 f83f 	bl	80011a8 <AFETransmitWriteCmd>
}
 800112a:	bf00      	nop
 800112c:	3730      	adds	r7, #48	; 0x30
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}
 8001132:	bf00      	nop
 8001134:	08004d1c 	.word	0x08004d1c

08001138 <AFETransmitReadCmd>:
 * Handles the proper SPI communication procedure with the AFE for a SPI read command
 * @param txBytes Pointer to array containing the data to transmit
 * @param rxBytes Pointer to array containing the data to be received
 * @param arrSize Number of bytes that will be transmitted/received
 */
void AFETransmitReadCmd(uint8_t *txBytes, uint8_t *rxBytes, uint8_t arrSize) {
 8001138:	b580      	push	{r7, lr}
 800113a:	b088      	sub	sp, #32
 800113c:	af02      	add	r7, sp, #8
 800113e:	60f8      	str	r0, [r7, #12]
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	4613      	mov	r3, r2
 8001144:	71fb      	strb	r3, [r7, #7]
	// Continuously transmit the SPI transaction until the AFE has received it
	bool commReceived = false;
 8001146:	2300      	movs	r3, #0
 8001148:	75fb      	strb	r3, [r7, #23]
	while (!commReceived)
 800114a:	e01e      	b.n	800118a <AFETransmitReadCmd+0x52>
	{
		// Pull NSS low
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 800114c:	2200      	movs	r2, #0
 800114e:	2101      	movs	r1, #1
 8001150:	4813      	ldr	r0, [pc, #76]	; (80011a0 <AFETransmitReadCmd+0x68>)
 8001152:	f000 febb 	bl	8001ecc <HAL_GPIO_WritePin>
		// Transmit data and receive AFE's response
		HAL_SPI_TransmitReceive(&hspi1, txBytes, rxBytes, arrSize, HAL_MAX_DELAY);
 8001156:	79fb      	ldrb	r3, [r7, #7]
 8001158:	b29b      	uxth	r3, r3
 800115a:	f04f 32ff 	mov.w	r2, #4294967295
 800115e:	9200      	str	r2, [sp, #0]
 8001160:	68ba      	ldr	r2, [r7, #8]
 8001162:	68f9      	ldr	r1, [r7, #12]
 8001164:	480f      	ldr	r0, [pc, #60]	; (80011a4 <AFETransmitReadCmd+0x6c>)
 8001166:	f002 f80e 	bl	8003186 <HAL_SPI_TransmitReceive>

		// For read command, confirm the AFE received the command by checking the address and CRC bytes
		if (txBytes[0] == rxBytes[0]) commReceived = true;
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	781a      	ldrb	r2, [r3, #0]
 800116e:	68bb      	ldr	r3, [r7, #8]
 8001170:	781b      	ldrb	r3, [r3, #0]
 8001172:	429a      	cmp	r2, r3
 8001174:	d101      	bne.n	800117a <AFETransmitReadCmd+0x42>
 8001176:	2301      	movs	r3, #1
 8001178:	75fb      	strb	r3, [r7, #23]
		// TODO: implement CRC checking for received data

		// Pull NSS high and wait for transaction to be processed
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800117a:	2201      	movs	r2, #1
 800117c:	2101      	movs	r1, #1
 800117e:	4808      	ldr	r0, [pc, #32]	; (80011a0 <AFETransmitReadCmd+0x68>)
 8001180:	f000 fea4 	bl	8001ecc <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001184:	2001      	movs	r0, #1
 8001186:	f000 fbf9 	bl	800197c <HAL_Delay>
	while (!commReceived)
 800118a:	7dfb      	ldrb	r3, [r7, #23]
 800118c:	f083 0301 	eor.w	r3, r3, #1
 8001190:	b2db      	uxtb	r3, r3
 8001192:	2b00      	cmp	r3, #0
 8001194:	d1da      	bne.n	800114c <AFETransmitReadCmd+0x14>
	}

}
 8001196:	bf00      	nop
 8001198:	bf00      	nop
 800119a:	3718      	adds	r7, #24
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	48000400 	.word	0x48000400
 80011a4:	20000078 	.word	0x20000078

080011a8 <AFETransmitWriteCmd>:
 * Handles the proper SPI communication procedure with the AFE for a SPI write command
 * @param txBytes Pointer to array containing the data to transmit
 * @param rxBytes Pointer to array containing the data to be received
 * @param arrSize Number of bytes that will be transmitted/received
 */
void AFETransmitWriteCmd(uint8_t *txBytes, uint8_t *rxBytes, uint8_t arrSize) {
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b088      	sub	sp, #32
 80011ac:	af02      	add	r7, sp, #8
 80011ae:	60f8      	str	r0, [r7, #12]
 80011b0:	60b9      	str	r1, [r7, #8]
 80011b2:	4613      	mov	r3, r2
 80011b4:	71fb      	strb	r3, [r7, #7]
	// Continuously transmit the SPI transaction until the AFE has received it
	bool commReceived = false;
 80011b6:	2300      	movs	r3, #0
 80011b8:	75fb      	strb	r3, [r7, #23]
	while (!commReceived)
 80011ba:	e02e      	b.n	800121a <AFETransmitWriteCmd+0x72>
	{
		// Pull NSS low
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80011bc:	2200      	movs	r2, #0
 80011be:	2101      	movs	r1, #1
 80011c0:	481b      	ldr	r0, [pc, #108]	; (8001230 <AFETransmitWriteCmd+0x88>)
 80011c2:	f000 fe83 	bl	8001ecc <HAL_GPIO_WritePin>
		// Transmit data and receive AFE's response
		HAL_SPI_TransmitReceive(&hspi1, txBytes, rxBytes, arrSize, HAL_MAX_DELAY);
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	b29b      	uxth	r3, r3
 80011ca:	f04f 32ff 	mov.w	r2, #4294967295
 80011ce:	9200      	str	r2, [sp, #0]
 80011d0:	68ba      	ldr	r2, [r7, #8]
 80011d2:	68f9      	ldr	r1, [r7, #12]
 80011d4:	4817      	ldr	r0, [pc, #92]	; (8001234 <AFETransmitWriteCmd+0x8c>)
 80011d6:	f001 ffd6 	bl	8003186 <HAL_SPI_TransmitReceive>

		// For write command, confirm the AFE received the command by checking every single byte
		commReceived = true;
 80011da:	2301      	movs	r3, #1
 80011dc:	75fb      	strb	r3, [r7, #23]
		for (int i = 0; i < arrSize; i++)
 80011de:	2300      	movs	r3, #0
 80011e0:	613b      	str	r3, [r7, #16]
 80011e2:	e00e      	b.n	8001202 <AFETransmitWriteCmd+0x5a>
		{
			if (txBytes[i] != rxBytes[i]) commReceived = false; // If any mismatch occurs, flag it and retransmit
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	68fa      	ldr	r2, [r7, #12]
 80011e8:	4413      	add	r3, r2
 80011ea:	781a      	ldrb	r2, [r3, #0]
 80011ec:	693b      	ldr	r3, [r7, #16]
 80011ee:	68b9      	ldr	r1, [r7, #8]
 80011f0:	440b      	add	r3, r1
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	429a      	cmp	r2, r3
 80011f6:	d001      	beq.n	80011fc <AFETransmitWriteCmd+0x54>
 80011f8:	2300      	movs	r3, #0
 80011fa:	75fb      	strb	r3, [r7, #23]
		for (int i = 0; i < arrSize; i++)
 80011fc:	693b      	ldr	r3, [r7, #16]
 80011fe:	3301      	adds	r3, #1
 8001200:	613b      	str	r3, [r7, #16]
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	693a      	ldr	r2, [r7, #16]
 8001206:	429a      	cmp	r2, r3
 8001208:	dbec      	blt.n	80011e4 <AFETransmitWriteCmd+0x3c>
		}

		// Pull NSS high and wait for transaction to be processed
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 800120a:	2201      	movs	r2, #1
 800120c:	2101      	movs	r1, #1
 800120e:	4808      	ldr	r0, [pc, #32]	; (8001230 <AFETransmitWriteCmd+0x88>)
 8001210:	f000 fe5c 	bl	8001ecc <HAL_GPIO_WritePin>
		HAL_Delay(1);
 8001214:	2001      	movs	r0, #1
 8001216:	f000 fbb1 	bl	800197c <HAL_Delay>
	while (!commReceived)
 800121a:	7dfb      	ldrb	r3, [r7, #23]
 800121c:	f083 0301 	eor.w	r3, r3, #1
 8001220:	b2db      	uxtb	r3, r3
 8001222:	2b00      	cmp	r3, #0
 8001224:	d1ca      	bne.n	80011bc <AFETransmitWriteCmd+0x14>
	}
}
 8001226:	bf00      	nop
 8001228:	bf00      	nop
 800122a:	3718      	adds	r7, #24
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	48000400 	.word	0x48000400
 8001234:	20000078 	.word	0x20000078

08001238 <TransmitCellVoltages>:
/**
 * Helper function to transmit all the cell voltage readings over UART
 * @param volts Array containing the cell voltage readings
 * @param len Length of the provided array
 */
void TransmitCellVoltages(uint16_t *volts, uint8_t len) {
 8001238:	b580      	push	{r7, lr}
 800123a:	f5ad 6d87 	sub.w	sp, sp, #1080	; 0x438
 800123e:	af02      	add	r7, sp, #8
 8001240:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001244:	f2a3 432c 	subw	r3, r3, #1068	; 0x42c
 8001248:	6018      	str	r0, [r3, #0]
 800124a:	460a      	mov	r2, r1
 800124c:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 8001250:	f2a3 432d 	subw	r3, r3, #1069	; 0x42d
 8001254:	701a      	strb	r2, [r3, #0]
	char buffer[1024] = {0}; // Initialize buffer to store message
 8001256:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 800125a:	f2a3 4304 	subw	r3, r3, #1028	; 0x404
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	3304      	adds	r3, #4
 8001264:	f44f 727f 	mov.w	r2, #1020	; 0x3fc
 8001268:	2100      	movs	r1, #0
 800126a:	4618      	mov	r0, r3
 800126c:	f003 f88e 	bl	800438c <memset>
	char temp[32]; // Temporary buffer for each line

	for (int i = 1; i <= len; i++) {
 8001270:	2301      	movs	r3, #1
 8001272:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
 8001276:	e02a      	b.n	80012ce <TransmitCellVoltages+0x96>
		// Format the data into a single line
		snprintf(temp, sizeof(temp), "CV%d: %d mV\n", i, volts[i-1]);
 8001278:	f8d7 342c 	ldr.w	r3, [r7, #1068]	; 0x42c
 800127c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8001280:	3b01      	subs	r3, #1
 8001282:	005b      	lsls	r3, r3, #1
 8001284:	f507 6286 	add.w	r2, r7, #1072	; 0x430
 8001288:	f2a2 422c 	subw	r2, r2, #1068	; 0x42c
 800128c:	6812      	ldr	r2, [r2, #0]
 800128e:	4413      	add	r3, r2
 8001290:	881b      	ldrh	r3, [r3, #0]
 8001292:	f107 000c 	add.w	r0, r7, #12
 8001296:	9300      	str	r3, [sp, #0]
 8001298:	f8d7 342c 	ldr.w	r3, [r7, #1068]	; 0x42c
 800129c:	4a1a      	ldr	r2, [pc, #104]	; (8001308 <TransmitCellVoltages+0xd0>)
 800129e:	2120      	movs	r1, #32
 80012a0:	f003 f840 	bl	8004324 <sniprintf>
		// Append the formatted data to the buffer
		strncat(buffer, temp, sizeof(buffer) - strlen(buffer) - 1);
 80012a4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7fe ff91 	bl	80001d0 <strlen>
 80012ae:	4603      	mov	r3, r0
 80012b0:	f5c3 737f 	rsb	r3, r3, #1020	; 0x3fc
 80012b4:	3303      	adds	r3, #3
 80012b6:	f107 010c 	add.w	r1, r7, #12
 80012ba:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 80012be:	461a      	mov	r2, r3
 80012c0:	f003 f86c 	bl	800439c <strncat>
	for (int i = 1; i <= len; i++) {
 80012c4:	f8d7 342c 	ldr.w	r3, [r7, #1068]	; 0x42c
 80012c8:	3301      	adds	r3, #1
 80012ca:	f8c7 342c 	str.w	r3, [r7, #1068]	; 0x42c
 80012ce:	f507 6386 	add.w	r3, r7, #1072	; 0x430
 80012d2:	f2a3 432d 	subw	r3, r3, #1069	; 0x42d
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	f8d7 242c 	ldr.w	r2, [r7, #1068]	; 0x42c
 80012dc:	429a      	cmp	r2, r3
 80012de:	ddcb      	ble.n	8001278 <TransmitCellVoltages+0x40>
	}

	// Transmit the final message over UART
	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), HAL_MAX_DELAY);
 80012e0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7fe ff73 	bl	80001d0 <strlen>
 80012ea:	4603      	mov	r3, r0
 80012ec:	b29a      	uxth	r2, r3
 80012ee:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80012f2:	f04f 33ff 	mov.w	r3, #4294967295
 80012f6:	4805      	ldr	r0, [pc, #20]	; (800130c <TransmitCellVoltages+0xd4>)
 80012f8:	f002 fb1a 	bl	8003930 <HAL_UART_Transmit>
}
 80012fc:	bf00      	nop
 80012fe:	f507 6786 	add.w	r7, r7, #1072	; 0x430
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	08004d20 	.word	0x08004d20
 800130c:	200000dc 	.word	0x200000dc

08001310 <TransmitSafetyStatusA>:

/**
 * Helper function to transmit UART messages corresponding to any faults detected in the
 * Safety Status A register
 */
void TransmitSafetyStatusA(void) {
 8001310:	b5b0      	push	{r4, r5, r7, lr}
 8001312:	b098      	sub	sp, #96	; 0x60
 8001314:	af00      	add	r7, sp, #0
	// Read the bits of the Safety Status A register and transmit the appropriate message
	// if the corresponding fault was triggered
	uint8_t statusA[1] = {0};
 8001316:	2300      	movs	r3, #0
 8001318:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	DirectCmdRead(0x03, statusA, 1);
 800131c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001320:	2201      	movs	r2, #1
 8001322:	4619      	mov	r1, r3
 8001324:	2003      	movs	r0, #3
 8001326:	f7ff fcdd 	bl	8000ce4 <DirectCmdRead>

	// Short Circuit Discharge
	if (statusA[0] & (1 << 7)) {
 800132a:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 800132e:	b25b      	sxtb	r3, r3
 8001330:	2b00      	cmp	r3, #0
 8001332:	da0d      	bge.n	8001350 <TransmitSafetyStatusA+0x40>
		uint8_t msg[] = "SCD fault triggered! Discharging will be disabled for a moment...\n";
 8001334:	4a33      	ldr	r2, [pc, #204]	; (8001404 <TransmitSafetyStatusA+0xf4>)
 8001336:	1d3b      	adds	r3, r7, #4
 8001338:	4611      	mov	r1, r2
 800133a:	2243      	movs	r2, #67	; 0x43
 800133c:	4618      	mov	r0, r3
 800133e:	f003 f86d 	bl	800441c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 8001342:	1d39      	adds	r1, r7, #4
 8001344:	f04f 33ff 	mov.w	r3, #4294967295
 8001348:	2242      	movs	r2, #66	; 0x42
 800134a:	482f      	ldr	r0, [pc, #188]	; (8001408 <TransmitSafetyStatusA+0xf8>)
 800134c:	f002 faf0 	bl	8003930 <HAL_UART_Transmit>
	}
	// Overcurrent in Discharge 1st Tier
	if (statusA[0] & (1 << 5)) {
 8001350:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8001354:	f003 0320 	and.w	r3, r3, #32
 8001358:	2b00      	cmp	r3, #0
 800135a:	d00d      	beq.n	8001378 <TransmitSafetyStatusA+0x68>
		uint8_t msg[] = "OCD1 fault triggered! Discharging will be disabled for a moment...\n";
 800135c:	4a2b      	ldr	r2, [pc, #172]	; (800140c <TransmitSafetyStatusA+0xfc>)
 800135e:	1d3b      	adds	r3, r7, #4
 8001360:	4611      	mov	r1, r2
 8001362:	2244      	movs	r2, #68	; 0x44
 8001364:	4618      	mov	r0, r3
 8001366:	f003 f859 	bl	800441c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 800136a:	1d39      	adds	r1, r7, #4
 800136c:	f04f 33ff 	mov.w	r3, #4294967295
 8001370:	2243      	movs	r2, #67	; 0x43
 8001372:	4825      	ldr	r0, [pc, #148]	; (8001408 <TransmitSafetyStatusA+0xf8>)
 8001374:	f002 fadc 	bl	8003930 <HAL_UART_Transmit>
	}
	// Overcurrent in Charge
	if (statusA[0] & (1 << 4)) {
 8001378:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 800137c:	f003 0310 	and.w	r3, r3, #16
 8001380:	2b00      	cmp	r3, #0
 8001382:	d013      	beq.n	80013ac <TransmitSafetyStatusA+0x9c>
		uint8_t msg[] = "OCC fault triggered! Charging will be disabled for a moment...\n";
 8001384:	4b22      	ldr	r3, [pc, #136]	; (8001410 <TransmitSafetyStatusA+0x100>)
 8001386:	1d3c      	adds	r4, r7, #4
 8001388:	461d      	mov	r5, r3
 800138a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800138c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800138e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001390:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001392:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001394:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001396:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800139a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 800139e:	1d39      	adds	r1, r7, #4
 80013a0:	f04f 33ff 	mov.w	r3, #4294967295
 80013a4:	223f      	movs	r2, #63	; 0x3f
 80013a6:	4818      	ldr	r0, [pc, #96]	; (8001408 <TransmitSafetyStatusA+0xf8>)
 80013a8:	f002 fac2 	bl	8003930 <HAL_UART_Transmit>
	}
	// Cell Overvoltage
	if (statusA[0] & (1 << 3)) {
 80013ac:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80013b0:	f003 0308 	and.w	r3, r3, #8
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d00d      	beq.n	80013d4 <TransmitSafetyStatusA+0xc4>
		uint8_t msg[] = "COV fault triggered! Charging will be disabled until voltage drops sufficiently.\n";
 80013b8:	4a16      	ldr	r2, [pc, #88]	; (8001414 <TransmitSafetyStatusA+0x104>)
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	4611      	mov	r1, r2
 80013be:	2252      	movs	r2, #82	; 0x52
 80013c0:	4618      	mov	r0, r3
 80013c2:	f003 f82b 	bl	800441c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 80013c6:	1d39      	adds	r1, r7, #4
 80013c8:	f04f 33ff 	mov.w	r3, #4294967295
 80013cc:	2251      	movs	r2, #81	; 0x51
 80013ce:	480e      	ldr	r0, [pc, #56]	; (8001408 <TransmitSafetyStatusA+0xf8>)
 80013d0:	f002 faae 	bl	8003930 <HAL_UART_Transmit>
	}
	// Cell Undervoltage
	if (statusA[0] & (1 << 2)) {
 80013d4:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80013d8:	f003 0304 	and.w	r3, r3, #4
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d00d      	beq.n	80013fc <TransmitSafetyStatusA+0xec>
		uint8_t msg[] = "CUV fault triggered! Discharging will be disabled until voltage rises sufficiently.\n";
 80013e0:	4a0d      	ldr	r2, [pc, #52]	; (8001418 <TransmitSafetyStatusA+0x108>)
 80013e2:	1d3b      	adds	r3, r7, #4
 80013e4:	4611      	mov	r1, r2
 80013e6:	2255      	movs	r2, #85	; 0x55
 80013e8:	4618      	mov	r0, r3
 80013ea:	f003 f817 	bl	800441c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 80013ee:	1d39      	adds	r1, r7, #4
 80013f0:	f04f 33ff 	mov.w	r3, #4294967295
 80013f4:	2254      	movs	r2, #84	; 0x54
 80013f6:	4804      	ldr	r0, [pc, #16]	; (8001408 <TransmitSafetyStatusA+0xf8>)
 80013f8:	f002 fa9a 	bl	8003930 <HAL_UART_Transmit>
	}
}
 80013fc:	bf00      	nop
 80013fe:	3760      	adds	r7, #96	; 0x60
 8001400:	46bd      	mov	sp, r7
 8001402:	bdb0      	pop	{r4, r5, r7, pc}
 8001404:	08004d30 	.word	0x08004d30
 8001408:	200000dc 	.word	0x200000dc
 800140c:	08004d74 	.word	0x08004d74
 8001410:	08004db8 	.word	0x08004db8
 8001414:	08004df8 	.word	0x08004df8
 8001418:	08004e4c 	.word	0x08004e4c

0800141c <TransmitSafetyStatusB>:

/**
 * Helper function to transmit UART messages corresponding to any faults detected in the
 * Safety Status B register
 */
void TransmitSafetyStatusB(void) {
 800141c:	b5b0      	push	{r4, r5, r7, lr}
 800141e:	b098      	sub	sp, #96	; 0x60
 8001420:	af00      	add	r7, sp, #0
	// Read the bits of the Safety Status B register and transmit the appropriate message
	// if the corresponding fault was triggered
	uint8_t statusB[1] = {0};
 8001422:	2300      	movs	r3, #0
 8001424:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	DirectCmdRead(0x05, statusB, 1);
 8001428:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800142c:	2201      	movs	r2, #1
 800142e:	4619      	mov	r1, r3
 8001430:	2005      	movs	r0, #5
 8001432:	f7ff fc57 	bl	8000ce4 <DirectCmdRead>

	// FET Overtemperature
	if (statusB[0] & (1 << 7)) {
 8001436:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 800143a:	b25b      	sxtb	r3, r3
 800143c:	2b00      	cmp	r3, #0
 800143e:	da0d      	bge.n	800145c <TransmitSafetyStatusB+0x40>
		uint8_t msg[] = "OTF fault triggered! Discharging will be disabled for a moment...\n";
 8001440:	4a47      	ldr	r2, [pc, #284]	; (8001560 <TransmitSafetyStatusB+0x144>)
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	4611      	mov	r1, r2
 8001446:	2243      	movs	r2, #67	; 0x43
 8001448:	4618      	mov	r0, r3
 800144a:	f002 ffe7 	bl	800441c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 800144e:	1d39      	adds	r1, r7, #4
 8001450:	f04f 33ff 	mov.w	r3, #4294967295
 8001454:	2242      	movs	r2, #66	; 0x42
 8001456:	4843      	ldr	r0, [pc, #268]	; (8001564 <TransmitSafetyStatusB+0x148>)
 8001458:	f002 fa6a 	bl	8003930 <HAL_UART_Transmit>
	}
	// Internal Overtemperature
	if (statusB[0] & (1 << 6)) {
 800145c:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8001460:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001464:	2b00      	cmp	r3, #0
 8001466:	d00d      	beq.n	8001484 <TransmitSafetyStatusB+0x68>
		uint8_t msg[] = "OTINT fault triggered! All AFE operations will be disabled for a moment...\n";
 8001468:	4a3f      	ldr	r2, [pc, #252]	; (8001568 <TransmitSafetyStatusB+0x14c>)
 800146a:	1d3b      	adds	r3, r7, #4
 800146c:	4611      	mov	r1, r2
 800146e:	224c      	movs	r2, #76	; 0x4c
 8001470:	4618      	mov	r0, r3
 8001472:	f002 ffd3 	bl	800441c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 8001476:	1d39      	adds	r1, r7, #4
 8001478:	f04f 33ff 	mov.w	r3, #4294967295
 800147c:	224b      	movs	r2, #75	; 0x4b
 800147e:	4839      	ldr	r0, [pc, #228]	; (8001564 <TransmitSafetyStatusB+0x148>)
 8001480:	f002 fa56 	bl	8003930 <HAL_UART_Transmit>
	}
	// Overtemperature in Discharge
	if (statusB[0] & (1 << 5)) {
 8001484:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8001488:	f003 0320 	and.w	r3, r3, #32
 800148c:	2b00      	cmp	r3, #0
 800148e:	d00d      	beq.n	80014ac <TransmitSafetyStatusB+0x90>
		uint8_t msg[] = "OTD fault triggered! Discharging will be disabled for a moment...\n";
 8001490:	4a36      	ldr	r2, [pc, #216]	; (800156c <TransmitSafetyStatusB+0x150>)
 8001492:	1d3b      	adds	r3, r7, #4
 8001494:	4611      	mov	r1, r2
 8001496:	2243      	movs	r2, #67	; 0x43
 8001498:	4618      	mov	r0, r3
 800149a:	f002 ffbf 	bl	800441c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 800149e:	1d39      	adds	r1, r7, #4
 80014a0:	f04f 33ff 	mov.w	r3, #4294967295
 80014a4:	2242      	movs	r2, #66	; 0x42
 80014a6:	482f      	ldr	r0, [pc, #188]	; (8001564 <TransmitSafetyStatusB+0x148>)
 80014a8:	f002 fa42 	bl	8003930 <HAL_UART_Transmit>
	}
	// Overtemperature in Charge
	if (statusB[0] & (1 << 4)) {
 80014ac:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80014b0:	f003 0310 	and.w	r3, r3, #16
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d013      	beq.n	80014e0 <TransmitSafetyStatusB+0xc4>
		uint8_t msg[] = "OTC fault triggered! Charging will be disabled for a moment...\n";
 80014b8:	4b2d      	ldr	r3, [pc, #180]	; (8001570 <TransmitSafetyStatusB+0x154>)
 80014ba:	1d3c      	adds	r4, r7, #4
 80014bc:	461d      	mov	r5, r3
 80014be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014ca:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80014ce:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 80014d2:	1d39      	adds	r1, r7, #4
 80014d4:	f04f 33ff 	mov.w	r3, #4294967295
 80014d8:	223f      	movs	r2, #63	; 0x3f
 80014da:	4822      	ldr	r0, [pc, #136]	; (8001564 <TransmitSafetyStatusB+0x148>)
 80014dc:	f002 fa28 	bl	8003930 <HAL_UART_Transmit>
	}
	// Internal Undertemperature
	if (statusB[0] & (1 << 2)) {
 80014e0:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 80014e4:	f003 0304 	and.w	r3, r3, #4
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d00d      	beq.n	8001508 <TransmitSafetyStatusB+0xec>
		uint8_t msg[] = "UTINT fault triggered! All AFE operations will be disabled for a moment...\n";
 80014ec:	4a21      	ldr	r2, [pc, #132]	; (8001574 <TransmitSafetyStatusB+0x158>)
 80014ee:	1d3b      	adds	r3, r7, #4
 80014f0:	4611      	mov	r1, r2
 80014f2:	224c      	movs	r2, #76	; 0x4c
 80014f4:	4618      	mov	r0, r3
 80014f6:	f002 ff91 	bl	800441c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 80014fa:	1d39      	adds	r1, r7, #4
 80014fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001500:	224b      	movs	r2, #75	; 0x4b
 8001502:	4818      	ldr	r0, [pc, #96]	; (8001564 <TransmitSafetyStatusB+0x148>)
 8001504:	f002 fa14 	bl	8003930 <HAL_UART_Transmit>
	}
	// Undertemperature in Discharge
	if (statusB[0] & (1 << 1)) {
 8001508:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 800150c:	f003 0302 	and.w	r3, r3, #2
 8001510:	2b00      	cmp	r3, #0
 8001512:	d00d      	beq.n	8001530 <TransmitSafetyStatusB+0x114>
		uint8_t msg[] = "UTD fault triggered! No operational changes, but prolonged operation is not advised.\n";
 8001514:	4a18      	ldr	r2, [pc, #96]	; (8001578 <TransmitSafetyStatusB+0x15c>)
 8001516:	1d3b      	adds	r3, r7, #4
 8001518:	4611      	mov	r1, r2
 800151a:	2256      	movs	r2, #86	; 0x56
 800151c:	4618      	mov	r0, r3
 800151e:	f002 ff7d 	bl	800441c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 8001522:	1d39      	adds	r1, r7, #4
 8001524:	f04f 33ff 	mov.w	r3, #4294967295
 8001528:	2255      	movs	r2, #85	; 0x55
 800152a:	480e      	ldr	r0, [pc, #56]	; (8001564 <TransmitSafetyStatusB+0x148>)
 800152c:	f002 fa00 	bl	8003930 <HAL_UART_Transmit>
	}
	// Undertemperature in Charge
	if (statusB[0] & 0x01) {
 8001530:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8001534:	f003 0301 	and.w	r3, r3, #1
 8001538:	2b00      	cmp	r3, #0
 800153a:	d00d      	beq.n	8001558 <TransmitSafetyStatusB+0x13c>
		uint8_t msg[] = "UTC fault triggered! No operational changes, but prolonged operation is not advised.\n";
 800153c:	4a0f      	ldr	r2, [pc, #60]	; (800157c <TransmitSafetyStatusB+0x160>)
 800153e:	1d3b      	adds	r3, r7, #4
 8001540:	4611      	mov	r1, r2
 8001542:	2256      	movs	r2, #86	; 0x56
 8001544:	4618      	mov	r0, r3
 8001546:	f002 ff69 	bl	800441c <memcpy>
		HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 800154a:	1d39      	adds	r1, r7, #4
 800154c:	f04f 33ff 	mov.w	r3, #4294967295
 8001550:	2255      	movs	r2, #85	; 0x55
 8001552:	4804      	ldr	r0, [pc, #16]	; (8001564 <TransmitSafetyStatusB+0x148>)
 8001554:	f002 f9ec 	bl	8003930 <HAL_UART_Transmit>
	}
}
 8001558:	bf00      	nop
 800155a:	3760      	adds	r7, #96	; 0x60
 800155c:	46bd      	mov	sp, r7
 800155e:	bdb0      	pop	{r4, r5, r7, pc}
 8001560:	08004ea4 	.word	0x08004ea4
 8001564:	200000dc 	.word	0x200000dc
 8001568:	08004ee8 	.word	0x08004ee8
 800156c:	08004f34 	.word	0x08004f34
 8001570:	08004f78 	.word	0x08004f78
 8001574:	08004fb8 	.word	0x08004fb8
 8001578:	08005004 	.word	0x08005004
 800157c:	0800505c 	.word	0x0800505c

08001580 <Error_Handler>:

/**
 * Error handler if a UART transmission error occurs
 * TODO: Implement this
 */
void Error_Handler(void) {
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
    // Stay in an infinite loop to allow for debugging
    while (1);
 8001584:	e7fe      	b.n	8001584 <Error_Handler+0x4>
	...

08001588 <HAL_GPIO_EXTI_Callback>:

/**
 * Callback function for handling an interrupt from a GPIO pin
 * @param GPIO_Pin The GPIO pin number where an interrupt was received
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001588:	b580      	push	{r7, lr}
 800158a:	b086      	sub	sp, #24
 800158c:	af00      	add	r7, sp, #0
 800158e:	4603      	mov	r3, r0
 8001590:	80fb      	strh	r3, [r7, #6]
	uint8_t msg[] = "Interrupt! ";
 8001592:	4a0c      	ldr	r2, [pc, #48]	; (80015c4 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001594:	f107 030c 	add.w	r3, r7, #12
 8001598:	ca07      	ldmia	r2, {r0, r1, r2}
 800159a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	HAL_UART_Transmit(&huart1, msg, sizeof(msg) - 1, HAL_MAX_DELAY);
 800159e:	f107 010c 	add.w	r1, r7, #12
 80015a2:	f04f 33ff 	mov.w	r3, #4294967295
 80015a6:	220b      	movs	r2, #11
 80015a8:	4807      	ldr	r0, [pc, #28]	; (80015c8 <HAL_GPIO_EXTI_Callback+0x40>)
 80015aa:	f002 f9c1 	bl	8003930 <HAL_UART_Transmit>

	switch (GPIO_Pin) {
 80015ae:	88fb      	ldrh	r3, [r7, #6]
 80015b0:	2b10      	cmp	r3, #16
 80015b2:	d102      	bne.n	80015ba <HAL_GPIO_EXTI_Callback+0x32>
	case GPIO_PIN_4:
		logAlertsFlag = true;
 80015b4:	4b05      	ldr	r3, [pc, #20]	; (80015cc <HAL_GPIO_EXTI_Callback+0x44>)
 80015b6:	2201      	movs	r2, #1
 80015b8:	701a      	strb	r2, [r3, #0]
	}
}
 80015ba:	bf00      	nop
 80015bc:	3718      	adds	r7, #24
 80015be:	46bd      	mov	sp, r7
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	080050b4 	.word	0x080050b4
 80015c8:	200000dc 	.word	0x200000dc
 80015cc:	20000165 	.word	0x20000165

080015d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015d6:	4b0f      	ldr	r3, [pc, #60]	; (8001614 <HAL_MspInit+0x44>)
 80015d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015da:	4a0e      	ldr	r2, [pc, #56]	; (8001614 <HAL_MspInit+0x44>)
 80015dc:	f043 0301 	orr.w	r3, r3, #1
 80015e0:	6613      	str	r3, [r2, #96]	; 0x60
 80015e2:	4b0c      	ldr	r3, [pc, #48]	; (8001614 <HAL_MspInit+0x44>)
 80015e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80015e6:	f003 0301 	and.w	r3, r3, #1
 80015ea:	607b      	str	r3, [r7, #4]
 80015ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015ee:	4b09      	ldr	r3, [pc, #36]	; (8001614 <HAL_MspInit+0x44>)
 80015f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015f2:	4a08      	ldr	r2, [pc, #32]	; (8001614 <HAL_MspInit+0x44>)
 80015f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015f8:	6593      	str	r3, [r2, #88]	; 0x58
 80015fa:	4b06      	ldr	r3, [pc, #24]	; (8001614 <HAL_MspInit+0x44>)
 80015fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001602:	603b      	str	r3, [r7, #0]
 8001604:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	40021000 	.word	0x40021000

08001618 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b08a      	sub	sp, #40	; 0x28
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001620:	f107 0314 	add.w	r3, r7, #20
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
 800162c:	60da      	str	r2, [r3, #12]
 800162e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a17      	ldr	r2, [pc, #92]	; (8001694 <HAL_SPI_MspInit+0x7c>)
 8001636:	4293      	cmp	r3, r2
 8001638:	d128      	bne.n	800168c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800163a:	4b17      	ldr	r3, [pc, #92]	; (8001698 <HAL_SPI_MspInit+0x80>)
 800163c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800163e:	4a16      	ldr	r2, [pc, #88]	; (8001698 <HAL_SPI_MspInit+0x80>)
 8001640:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001644:	6613      	str	r3, [r2, #96]	; 0x60
 8001646:	4b14      	ldr	r3, [pc, #80]	; (8001698 <HAL_SPI_MspInit+0x80>)
 8001648:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800164a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800164e:	613b      	str	r3, [r7, #16]
 8001650:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001652:	4b11      	ldr	r3, [pc, #68]	; (8001698 <HAL_SPI_MspInit+0x80>)
 8001654:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001656:	4a10      	ldr	r2, [pc, #64]	; (8001698 <HAL_SPI_MspInit+0x80>)
 8001658:	f043 0301 	orr.w	r3, r3, #1
 800165c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800165e:	4b0e      	ldr	r3, [pc, #56]	; (8001698 <HAL_SPI_MspInit+0x80>)
 8001660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	60fb      	str	r3, [r7, #12]
 8001668:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800166a:	23e0      	movs	r3, #224	; 0xe0
 800166c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800166e:	2302      	movs	r3, #2
 8001670:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001672:	2300      	movs	r3, #0
 8001674:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001676:	2303      	movs	r3, #3
 8001678:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800167a:	2305      	movs	r3, #5
 800167c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800167e:	f107 0314 	add.w	r3, r7, #20
 8001682:	4619      	mov	r1, r3
 8001684:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001688:	f000 faae 	bl	8001be8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800168c:	bf00      	nop
 800168e:	3728      	adds	r7, #40	; 0x28
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	40013000 	.word	0x40013000
 8001698:	40021000 	.word	0x40021000

0800169c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b096      	sub	sp, #88	; 0x58
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016a4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80016a8:	2200      	movs	r2, #0
 80016aa:	601a      	str	r2, [r3, #0]
 80016ac:	605a      	str	r2, [r3, #4]
 80016ae:	609a      	str	r2, [r3, #8]
 80016b0:	60da      	str	r2, [r3, #12]
 80016b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016b4:	f107 0310 	add.w	r3, r7, #16
 80016b8:	2234      	movs	r2, #52	; 0x34
 80016ba:	2100      	movs	r1, #0
 80016bc:	4618      	mov	r0, r3
 80016be:	f002 fe65 	bl	800438c <memset>
  if(huart->Instance==USART1)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a1e      	ldr	r2, [pc, #120]	; (8001740 <HAL_UART_MspInit+0xa4>)
 80016c8:	4293      	cmp	r3, r2
 80016ca:	d135      	bne.n	8001738 <HAL_UART_MspInit+0x9c>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80016cc:	2301      	movs	r3, #1
 80016ce:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80016d0:	2300      	movs	r3, #0
 80016d2:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80016d4:	f107 0310 	add.w	r3, r7, #16
 80016d8:	4618      	mov	r0, r3
 80016da:	f001 fb2b 	bl	8002d34 <HAL_RCCEx_PeriphCLKConfig>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80016e4:	f7ff ff4c 	bl	8001580 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80016e8:	4b16      	ldr	r3, [pc, #88]	; (8001744 <HAL_UART_MspInit+0xa8>)
 80016ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016ec:	4a15      	ldr	r2, [pc, #84]	; (8001744 <HAL_UART_MspInit+0xa8>)
 80016ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016f2:	6613      	str	r3, [r2, #96]	; 0x60
 80016f4:	4b13      	ldr	r3, [pc, #76]	; (8001744 <HAL_UART_MspInit+0xa8>)
 80016f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80016f8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016fc:	60fb      	str	r3, [r7, #12]
 80016fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001700:	4b10      	ldr	r3, [pc, #64]	; (8001744 <HAL_UART_MspInit+0xa8>)
 8001702:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001704:	4a0f      	ldr	r2, [pc, #60]	; (8001744 <HAL_UART_MspInit+0xa8>)
 8001706:	f043 0302 	orr.w	r3, r3, #2
 800170a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800170c:	4b0d      	ldr	r3, [pc, #52]	; (8001744 <HAL_UART_MspInit+0xa8>)
 800170e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001710:	f003 0302 	and.w	r3, r3, #2
 8001714:	60bb      	str	r3, [r7, #8]
 8001716:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001718:	23c0      	movs	r3, #192	; 0xc0
 800171a:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800171c:	2302      	movs	r3, #2
 800171e:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001720:	2300      	movs	r3, #0
 8001722:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001724:	2303      	movs	r3, #3
 8001726:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001728:	2307      	movs	r3, #7
 800172a:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800172c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001730:	4619      	mov	r1, r3
 8001732:	4805      	ldr	r0, [pc, #20]	; (8001748 <HAL_UART_MspInit+0xac>)
 8001734:	f000 fa58 	bl	8001be8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001738:	bf00      	nop
 800173a:	3758      	adds	r7, #88	; 0x58
 800173c:	46bd      	mov	sp, r7
 800173e:	bd80      	pop	{r7, pc}
 8001740:	40013800 	.word	0x40013800
 8001744:	40021000 	.word	0x40021000
 8001748:	48000400 	.word	0x48000400

0800174c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001750:	e7fe      	b.n	8001750 <NMI_Handler+0x4>

08001752 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001752:	b480      	push	{r7}
 8001754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001756:	e7fe      	b.n	8001756 <HardFault_Handler+0x4>

08001758 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001758:	b480      	push	{r7}
 800175a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800175c:	e7fe      	b.n	800175c <MemManage_Handler+0x4>

0800175e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800175e:	b480      	push	{r7}
 8001760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001762:	e7fe      	b.n	8001762 <BusFault_Handler+0x4>

08001764 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001768:	e7fe      	b.n	8001768 <UsageFault_Handler+0x4>

0800176a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800176a:	b480      	push	{r7}
 800176c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800176e:	bf00      	nop
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr

08001778 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800177c:	bf00      	nop
 800177e:	46bd      	mov	sp, r7
 8001780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001784:	4770      	bx	lr

08001786 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001786:	b480      	push	{r7}
 8001788:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800178a:	bf00      	nop
 800178c:	46bd      	mov	sp, r7
 800178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001792:	4770      	bx	lr

08001794 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001798:	f000 f8d0 	bl	800193c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800179c:	bf00      	nop
 800179e:	bd80      	pop	{r7, pc}

080017a0 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80017a4:	2002      	movs	r0, #2
 80017a6:	f000 fbc3 	bl	8001f30 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80017aa:	bf00      	nop
 80017ac:	bd80      	pop	{r7, pc}
	...

080017b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017b8:	4a14      	ldr	r2, [pc, #80]	; (800180c <_sbrk+0x5c>)
 80017ba:	4b15      	ldr	r3, [pc, #84]	; (8001810 <_sbrk+0x60>)
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017c4:	4b13      	ldr	r3, [pc, #76]	; (8001814 <_sbrk+0x64>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d102      	bne.n	80017d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017cc:	4b11      	ldr	r3, [pc, #68]	; (8001814 <_sbrk+0x64>)
 80017ce:	4a12      	ldr	r2, [pc, #72]	; (8001818 <_sbrk+0x68>)
 80017d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017d2:	4b10      	ldr	r3, [pc, #64]	; (8001814 <_sbrk+0x64>)
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4413      	add	r3, r2
 80017da:	693a      	ldr	r2, [r7, #16]
 80017dc:	429a      	cmp	r2, r3
 80017de:	d207      	bcs.n	80017f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017e0:	f002 fdf0 	bl	80043c4 <__errno>
 80017e4:	4603      	mov	r3, r0
 80017e6:	220c      	movs	r2, #12
 80017e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017ea:	f04f 33ff 	mov.w	r3, #4294967295
 80017ee:	e009      	b.n	8001804 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80017f0:	4b08      	ldr	r3, [pc, #32]	; (8001814 <_sbrk+0x64>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80017f6:	4b07      	ldr	r3, [pc, #28]	; (8001814 <_sbrk+0x64>)
 80017f8:	681a      	ldr	r2, [r3, #0]
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4413      	add	r3, r2
 80017fe:	4a05      	ldr	r2, [pc, #20]	; (8001814 <_sbrk+0x64>)
 8001800:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001802:	68fb      	ldr	r3, [r7, #12]
}
 8001804:	4618      	mov	r0, r3
 8001806:	3718      	adds	r7, #24
 8001808:	46bd      	mov	sp, r7
 800180a:	bd80      	pop	{r7, pc}
 800180c:	2000a000 	.word	0x2000a000
 8001810:	00000400 	.word	0x00000400
 8001814:	20000168 	.word	0x20000168
 8001818:	200002b8 	.word	0x200002b8

0800181c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001820:	4b06      	ldr	r3, [pc, #24]	; (800183c <SystemInit+0x20>)
 8001822:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001826:	4a05      	ldr	r2, [pc, #20]	; (800183c <SystemInit+0x20>)
 8001828:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800182c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001830:	bf00      	nop
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	e000ed00 	.word	0xe000ed00

08001840 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001840:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001878 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001844:	f7ff ffea 	bl	800181c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001848:	480c      	ldr	r0, [pc, #48]	; (800187c <LoopForever+0x6>)
  ldr r1, =_edata
 800184a:	490d      	ldr	r1, [pc, #52]	; (8001880 <LoopForever+0xa>)
  ldr r2, =_sidata
 800184c:	4a0d      	ldr	r2, [pc, #52]	; (8001884 <LoopForever+0xe>)
  movs r3, #0
 800184e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001850:	e002      	b.n	8001858 <LoopCopyDataInit>

08001852 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001852:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001854:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001856:	3304      	adds	r3, #4

08001858 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001858:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800185a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800185c:	d3f9      	bcc.n	8001852 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800185e:	4a0a      	ldr	r2, [pc, #40]	; (8001888 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001860:	4c0a      	ldr	r4, [pc, #40]	; (800188c <LoopForever+0x16>)
  movs r3, #0
 8001862:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001864:	e001      	b.n	800186a <LoopFillZerobss>

08001866 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001866:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001868:	3204      	adds	r2, #4

0800186a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800186a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800186c:	d3fb      	bcc.n	8001866 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800186e:	f002 fdaf 	bl	80043d0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001872:	f7fe fee3 	bl	800063c <main>

08001876 <LoopForever>:

LoopForever:
    b LoopForever
 8001876:	e7fe      	b.n	8001876 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001878:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 800187c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001880:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001884:	0800514c 	.word	0x0800514c
  ldr r2, =_sbss
 8001888:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800188c:	200002b8 	.word	0x200002b8

08001890 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001890:	e7fe      	b.n	8001890 <ADC1_2_IRQHandler>

08001892 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001892:	b580      	push	{r7, lr}
 8001894:	b082      	sub	sp, #8
 8001896:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001898:	2300      	movs	r3, #0
 800189a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800189c:	2003      	movs	r0, #3
 800189e:	f000 f961 	bl	8001b64 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018a2:	200f      	movs	r0, #15
 80018a4:	f000 f80e 	bl	80018c4 <HAL_InitTick>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d002      	beq.n	80018b4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	71fb      	strb	r3, [r7, #7]
 80018b2:	e001      	b.n	80018b8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018b4:	f7ff fe8c 	bl	80015d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018b8:	79fb      	ldrb	r3, [r7, #7]
}
 80018ba:	4618      	mov	r0, r3
 80018bc:	3708      	adds	r7, #8
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
	...

080018c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018c4:	b580      	push	{r7, lr}
 80018c6:	b084      	sub	sp, #16
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80018cc:	2300      	movs	r3, #0
 80018ce:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80018d0:	4b17      	ldr	r3, [pc, #92]	; (8001930 <HAL_InitTick+0x6c>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d023      	beq.n	8001920 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80018d8:	4b16      	ldr	r3, [pc, #88]	; (8001934 <HAL_InitTick+0x70>)
 80018da:	681a      	ldr	r2, [r3, #0]
 80018dc:	4b14      	ldr	r3, [pc, #80]	; (8001930 <HAL_InitTick+0x6c>)
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	4619      	mov	r1, r3
 80018e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80018ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ee:	4618      	mov	r0, r3
 80018f0:	f000 f96d 	bl	8001bce <HAL_SYSTICK_Config>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d10f      	bne.n	800191a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2b0f      	cmp	r3, #15
 80018fe:	d809      	bhi.n	8001914 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001900:	2200      	movs	r2, #0
 8001902:	6879      	ldr	r1, [r7, #4]
 8001904:	f04f 30ff 	mov.w	r0, #4294967295
 8001908:	f000 f937 	bl	8001b7a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800190c:	4a0a      	ldr	r2, [pc, #40]	; (8001938 <HAL_InitTick+0x74>)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	6013      	str	r3, [r2, #0]
 8001912:	e007      	b.n	8001924 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001914:	2301      	movs	r3, #1
 8001916:	73fb      	strb	r3, [r7, #15]
 8001918:	e004      	b.n	8001924 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800191a:	2301      	movs	r3, #1
 800191c:	73fb      	strb	r3, [r7, #15]
 800191e:	e001      	b.n	8001924 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001920:	2301      	movs	r3, #1
 8001922:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001924:	7bfb      	ldrb	r3, [r7, #15]
}
 8001926:	4618      	mov	r0, r3
 8001928:	3710      	adds	r7, #16
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	20000008 	.word	0x20000008
 8001934:	20000000 	.word	0x20000000
 8001938:	20000004 	.word	0x20000004

0800193c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800193c:	b480      	push	{r7}
 800193e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001940:	4b06      	ldr	r3, [pc, #24]	; (800195c <HAL_IncTick+0x20>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	461a      	mov	r2, r3
 8001946:	4b06      	ldr	r3, [pc, #24]	; (8001960 <HAL_IncTick+0x24>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4413      	add	r3, r2
 800194c:	4a04      	ldr	r2, [pc, #16]	; (8001960 <HAL_IncTick+0x24>)
 800194e:	6013      	str	r3, [r2, #0]
}
 8001950:	bf00      	nop
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	20000008 	.word	0x20000008
 8001960:	2000016c 	.word	0x2000016c

08001964 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001964:	b480      	push	{r7}
 8001966:	af00      	add	r7, sp, #0
  return uwTick;
 8001968:	4b03      	ldr	r3, [pc, #12]	; (8001978 <HAL_GetTick+0x14>)
 800196a:	681b      	ldr	r3, [r3, #0]
}
 800196c:	4618      	mov	r0, r3
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	2000016c 	.word	0x2000016c

0800197c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b084      	sub	sp, #16
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001984:	f7ff ffee 	bl	8001964 <HAL_GetTick>
 8001988:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001994:	d005      	beq.n	80019a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001996:	4b0a      	ldr	r3, [pc, #40]	; (80019c0 <HAL_Delay+0x44>)
 8001998:	781b      	ldrb	r3, [r3, #0]
 800199a:	461a      	mov	r2, r3
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	4413      	add	r3, r2
 80019a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019a2:	bf00      	nop
 80019a4:	f7ff ffde 	bl	8001964 <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	68bb      	ldr	r3, [r7, #8]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	68fa      	ldr	r2, [r7, #12]
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d8f7      	bhi.n	80019a4 <HAL_Delay+0x28>
  {
  }
}
 80019b4:	bf00      	nop
 80019b6:	bf00      	nop
 80019b8:	3710      	adds	r7, #16
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	20000008 	.word	0x20000008

080019c4 <__NVIC_SetPriorityGrouping>:
{
 80019c4:	b480      	push	{r7}
 80019c6:	b085      	sub	sp, #20
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	f003 0307 	and.w	r3, r3, #7
 80019d2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019d4:	4b0c      	ldr	r3, [pc, #48]	; (8001a08 <__NVIC_SetPriorityGrouping+0x44>)
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019da:	68ba      	ldr	r2, [r7, #8]
 80019dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019e0:	4013      	ands	r3, r2
 80019e2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019f6:	4a04      	ldr	r2, [pc, #16]	; (8001a08 <__NVIC_SetPriorityGrouping+0x44>)
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	60d3      	str	r3, [r2, #12]
}
 80019fc:	bf00      	nop
 80019fe:	3714      	adds	r7, #20
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	e000ed00 	.word	0xe000ed00

08001a0c <__NVIC_GetPriorityGrouping>:
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a10:	4b04      	ldr	r3, [pc, #16]	; (8001a24 <__NVIC_GetPriorityGrouping+0x18>)
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	0a1b      	lsrs	r3, r3, #8
 8001a16:	f003 0307 	and.w	r3, r3, #7
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr
 8001a24:	e000ed00 	.word	0xe000ed00

08001a28 <__NVIC_EnableIRQ>:
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b083      	sub	sp, #12
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	4603      	mov	r3, r0
 8001a30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	db0b      	blt.n	8001a52 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a3a:	79fb      	ldrb	r3, [r7, #7]
 8001a3c:	f003 021f 	and.w	r2, r3, #31
 8001a40:	4907      	ldr	r1, [pc, #28]	; (8001a60 <__NVIC_EnableIRQ+0x38>)
 8001a42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a46:	095b      	lsrs	r3, r3, #5
 8001a48:	2001      	movs	r0, #1
 8001a4a:	fa00 f202 	lsl.w	r2, r0, r2
 8001a4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001a52:	bf00      	nop
 8001a54:	370c      	adds	r7, #12
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	e000e100 	.word	0xe000e100

08001a64 <__NVIC_SetPriority>:
{
 8001a64:	b480      	push	{r7}
 8001a66:	b083      	sub	sp, #12
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	6039      	str	r1, [r7, #0]
 8001a6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	db0a      	blt.n	8001a8e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	b2da      	uxtb	r2, r3
 8001a7c:	490c      	ldr	r1, [pc, #48]	; (8001ab0 <__NVIC_SetPriority+0x4c>)
 8001a7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a82:	0112      	lsls	r2, r2, #4
 8001a84:	b2d2      	uxtb	r2, r2
 8001a86:	440b      	add	r3, r1
 8001a88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001a8c:	e00a      	b.n	8001aa4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	b2da      	uxtb	r2, r3
 8001a92:	4908      	ldr	r1, [pc, #32]	; (8001ab4 <__NVIC_SetPriority+0x50>)
 8001a94:	79fb      	ldrb	r3, [r7, #7]
 8001a96:	f003 030f 	and.w	r3, r3, #15
 8001a9a:	3b04      	subs	r3, #4
 8001a9c:	0112      	lsls	r2, r2, #4
 8001a9e:	b2d2      	uxtb	r2, r2
 8001aa0:	440b      	add	r3, r1
 8001aa2:	761a      	strb	r2, [r3, #24]
}
 8001aa4:	bf00      	nop
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr
 8001ab0:	e000e100 	.word	0xe000e100
 8001ab4:	e000ed00 	.word	0xe000ed00

08001ab8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b089      	sub	sp, #36	; 0x24
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	60f8      	str	r0, [r7, #12]
 8001ac0:	60b9      	str	r1, [r7, #8]
 8001ac2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	f003 0307 	and.w	r3, r3, #7
 8001aca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001acc:	69fb      	ldr	r3, [r7, #28]
 8001ace:	f1c3 0307 	rsb	r3, r3, #7
 8001ad2:	2b04      	cmp	r3, #4
 8001ad4:	bf28      	it	cs
 8001ad6:	2304      	movcs	r3, #4
 8001ad8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	3304      	adds	r3, #4
 8001ade:	2b06      	cmp	r3, #6
 8001ae0:	d902      	bls.n	8001ae8 <NVIC_EncodePriority+0x30>
 8001ae2:	69fb      	ldr	r3, [r7, #28]
 8001ae4:	3b03      	subs	r3, #3
 8001ae6:	e000      	b.n	8001aea <NVIC_EncodePriority+0x32>
 8001ae8:	2300      	movs	r3, #0
 8001aea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aec:	f04f 32ff 	mov.w	r2, #4294967295
 8001af0:	69bb      	ldr	r3, [r7, #24]
 8001af2:	fa02 f303 	lsl.w	r3, r2, r3
 8001af6:	43da      	mvns	r2, r3
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	401a      	ands	r2, r3
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b00:	f04f 31ff 	mov.w	r1, #4294967295
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	fa01 f303 	lsl.w	r3, r1, r3
 8001b0a:	43d9      	mvns	r1, r3
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b10:	4313      	orrs	r3, r2
         );
}
 8001b12:	4618      	mov	r0, r3
 8001b14:	3724      	adds	r7, #36	; 0x24
 8001b16:	46bd      	mov	sp, r7
 8001b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1c:	4770      	bx	lr
	...

08001b20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	3b01      	subs	r3, #1
 8001b2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b30:	d301      	bcc.n	8001b36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b32:	2301      	movs	r3, #1
 8001b34:	e00f      	b.n	8001b56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b36:	4a0a      	ldr	r2, [pc, #40]	; (8001b60 <SysTick_Config+0x40>)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	3b01      	subs	r3, #1
 8001b3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b3e:	210f      	movs	r1, #15
 8001b40:	f04f 30ff 	mov.w	r0, #4294967295
 8001b44:	f7ff ff8e 	bl	8001a64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b48:	4b05      	ldr	r3, [pc, #20]	; (8001b60 <SysTick_Config+0x40>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b4e:	4b04      	ldr	r3, [pc, #16]	; (8001b60 <SysTick_Config+0x40>)
 8001b50:	2207      	movs	r2, #7
 8001b52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b54:	2300      	movs	r3, #0
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	e000e010 	.word	0xe000e010

08001b64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b6c:	6878      	ldr	r0, [r7, #4]
 8001b6e:	f7ff ff29 	bl	80019c4 <__NVIC_SetPriorityGrouping>
}
 8001b72:	bf00      	nop
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b7a:	b580      	push	{r7, lr}
 8001b7c:	b086      	sub	sp, #24
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	4603      	mov	r3, r0
 8001b82:	60b9      	str	r1, [r7, #8]
 8001b84:	607a      	str	r2, [r7, #4]
 8001b86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b8c:	f7ff ff3e 	bl	8001a0c <__NVIC_GetPriorityGrouping>
 8001b90:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b92:	687a      	ldr	r2, [r7, #4]
 8001b94:	68b9      	ldr	r1, [r7, #8]
 8001b96:	6978      	ldr	r0, [r7, #20]
 8001b98:	f7ff ff8e 	bl	8001ab8 <NVIC_EncodePriority>
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ba2:	4611      	mov	r1, r2
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff ff5d 	bl	8001a64 <__NVIC_SetPriority>
}
 8001baa:	bf00      	nop
 8001bac:	3718      	adds	r7, #24
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}

08001bb2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bb2:	b580      	push	{r7, lr}
 8001bb4:	b082      	sub	sp, #8
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	4603      	mov	r3, r0
 8001bba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7ff ff31 	bl	8001a28 <__NVIC_EnableIRQ>
}
 8001bc6:	bf00      	nop
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}

08001bce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	b082      	sub	sp, #8
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f7ff ffa2 	bl	8001b20 <SysTick_Config>
 8001bdc:	4603      	mov	r3, r0
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	3708      	adds	r7, #8
 8001be2:	46bd      	mov	sp, r7
 8001be4:	bd80      	pop	{r7, pc}
	...

08001be8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b087      	sub	sp, #28
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bf6:	e14e      	b.n	8001e96 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	681a      	ldr	r2, [r3, #0]
 8001bfc:	2101      	movs	r1, #1
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	fa01 f303 	lsl.w	r3, r1, r3
 8001c04:	4013      	ands	r3, r2
 8001c06:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	f000 8140 	beq.w	8001e90 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	685b      	ldr	r3, [r3, #4]
 8001c14:	f003 0303 	and.w	r3, r3, #3
 8001c18:	2b01      	cmp	r3, #1
 8001c1a:	d005      	beq.n	8001c28 <HAL_GPIO_Init+0x40>
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f003 0303 	and.w	r3, r3, #3
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d130      	bne.n	8001c8a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c2e:	697b      	ldr	r3, [r7, #20]
 8001c30:	005b      	lsls	r3, r3, #1
 8001c32:	2203      	movs	r2, #3
 8001c34:	fa02 f303 	lsl.w	r3, r2, r3
 8001c38:	43db      	mvns	r3, r3
 8001c3a:	693a      	ldr	r2, [r7, #16]
 8001c3c:	4013      	ands	r3, r2
 8001c3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	68da      	ldr	r2, [r3, #12]
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4c:	693a      	ldr	r2, [r7, #16]
 8001c4e:	4313      	orrs	r3, r2
 8001c50:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	693a      	ldr	r2, [r7, #16]
 8001c56:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c5e:	2201      	movs	r2, #1
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	fa02 f303 	lsl.w	r3, r2, r3
 8001c66:	43db      	mvns	r3, r3
 8001c68:	693a      	ldr	r2, [r7, #16]
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	091b      	lsrs	r3, r3, #4
 8001c74:	f003 0201 	and.w	r2, r3, #1
 8001c78:	697b      	ldr	r3, [r7, #20]
 8001c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7e:	693a      	ldr	r2, [r7, #16]
 8001c80:	4313      	orrs	r3, r2
 8001c82:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	693a      	ldr	r2, [r7, #16]
 8001c88:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f003 0303 	and.w	r3, r3, #3
 8001c92:	2b03      	cmp	r3, #3
 8001c94:	d017      	beq.n	8001cc6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	68db      	ldr	r3, [r3, #12]
 8001c9a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	005b      	lsls	r3, r3, #1
 8001ca0:	2203      	movs	r2, #3
 8001ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca6:	43db      	mvns	r3, r3
 8001ca8:	693a      	ldr	r2, [r7, #16]
 8001caa:	4013      	ands	r3, r2
 8001cac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	689a      	ldr	r2, [r3, #8]
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	005b      	lsls	r3, r3, #1
 8001cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cba:	693a      	ldr	r2, [r7, #16]
 8001cbc:	4313      	orrs	r3, r2
 8001cbe:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	693a      	ldr	r2, [r7, #16]
 8001cc4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	685b      	ldr	r3, [r3, #4]
 8001cca:	f003 0303 	and.w	r3, r3, #3
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d123      	bne.n	8001d1a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	08da      	lsrs	r2, r3, #3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	3208      	adds	r2, #8
 8001cda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cde:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	f003 0307 	and.w	r3, r3, #7
 8001ce6:	009b      	lsls	r3, r3, #2
 8001ce8:	220f      	movs	r2, #15
 8001cea:	fa02 f303 	lsl.w	r3, r2, r3
 8001cee:	43db      	mvns	r3, r3
 8001cf0:	693a      	ldr	r2, [r7, #16]
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	691a      	ldr	r2, [r3, #16]
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	f003 0307 	and.w	r3, r3, #7
 8001d00:	009b      	lsls	r3, r3, #2
 8001d02:	fa02 f303 	lsl.w	r3, r2, r3
 8001d06:	693a      	ldr	r2, [r7, #16]
 8001d08:	4313      	orrs	r3, r2
 8001d0a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	08da      	lsrs	r2, r3, #3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	3208      	adds	r2, #8
 8001d14:	6939      	ldr	r1, [r7, #16]
 8001d16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	005b      	lsls	r3, r3, #1
 8001d24:	2203      	movs	r2, #3
 8001d26:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2a:	43db      	mvns	r3, r3
 8001d2c:	693a      	ldr	r2, [r7, #16]
 8001d2e:	4013      	ands	r3, r2
 8001d30:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f003 0203 	and.w	r2, r3, #3
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d42:	693a      	ldr	r2, [r7, #16]
 8001d44:	4313      	orrs	r3, r2
 8001d46:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	f000 809a 	beq.w	8001e90 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d5c:	4b55      	ldr	r3, [pc, #340]	; (8001eb4 <HAL_GPIO_Init+0x2cc>)
 8001d5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d60:	4a54      	ldr	r2, [pc, #336]	; (8001eb4 <HAL_GPIO_Init+0x2cc>)
 8001d62:	f043 0301 	orr.w	r3, r3, #1
 8001d66:	6613      	str	r3, [r2, #96]	; 0x60
 8001d68:	4b52      	ldr	r3, [pc, #328]	; (8001eb4 <HAL_GPIO_Init+0x2cc>)
 8001d6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d6c:	f003 0301 	and.w	r3, r3, #1
 8001d70:	60bb      	str	r3, [r7, #8]
 8001d72:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d74:	4a50      	ldr	r2, [pc, #320]	; (8001eb8 <HAL_GPIO_Init+0x2d0>)
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	089b      	lsrs	r3, r3, #2
 8001d7a:	3302      	adds	r3, #2
 8001d7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d80:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d82:	697b      	ldr	r3, [r7, #20]
 8001d84:	f003 0303 	and.w	r3, r3, #3
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	220f      	movs	r2, #15
 8001d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d90:	43db      	mvns	r3, r3
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	4013      	ands	r3, r2
 8001d96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001d9e:	d013      	beq.n	8001dc8 <HAL_GPIO_Init+0x1e0>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	4a46      	ldr	r2, [pc, #280]	; (8001ebc <HAL_GPIO_Init+0x2d4>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d00d      	beq.n	8001dc4 <HAL_GPIO_Init+0x1dc>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4a45      	ldr	r2, [pc, #276]	; (8001ec0 <HAL_GPIO_Init+0x2d8>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d007      	beq.n	8001dc0 <HAL_GPIO_Init+0x1d8>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	4a44      	ldr	r2, [pc, #272]	; (8001ec4 <HAL_GPIO_Init+0x2dc>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d101      	bne.n	8001dbc <HAL_GPIO_Init+0x1d4>
 8001db8:	2303      	movs	r3, #3
 8001dba:	e006      	b.n	8001dca <HAL_GPIO_Init+0x1e2>
 8001dbc:	2307      	movs	r3, #7
 8001dbe:	e004      	b.n	8001dca <HAL_GPIO_Init+0x1e2>
 8001dc0:	2302      	movs	r3, #2
 8001dc2:	e002      	b.n	8001dca <HAL_GPIO_Init+0x1e2>
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e000      	b.n	8001dca <HAL_GPIO_Init+0x1e2>
 8001dc8:	2300      	movs	r3, #0
 8001dca:	697a      	ldr	r2, [r7, #20]
 8001dcc:	f002 0203 	and.w	r2, r2, #3
 8001dd0:	0092      	lsls	r2, r2, #2
 8001dd2:	4093      	lsls	r3, r2
 8001dd4:	693a      	ldr	r2, [r7, #16]
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001dda:	4937      	ldr	r1, [pc, #220]	; (8001eb8 <HAL_GPIO_Init+0x2d0>)
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	089b      	lsrs	r3, r3, #2
 8001de0:	3302      	adds	r3, #2
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001de8:	4b37      	ldr	r3, [pc, #220]	; (8001ec8 <HAL_GPIO_Init+0x2e0>)
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	43db      	mvns	r3, r3
 8001df2:	693a      	ldr	r2, [r7, #16]
 8001df4:	4013      	ands	r3, r2
 8001df6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d003      	beq.n	8001e0c <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001e04:	693a      	ldr	r2, [r7, #16]
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001e0c:	4a2e      	ldr	r2, [pc, #184]	; (8001ec8 <HAL_GPIO_Init+0x2e0>)
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001e12:	4b2d      	ldr	r3, [pc, #180]	; (8001ec8 <HAL_GPIO_Init+0x2e0>)
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	43db      	mvns	r3, r3
 8001e1c:	693a      	ldr	r2, [r7, #16]
 8001e1e:	4013      	ands	r3, r2
 8001e20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d003      	beq.n	8001e36 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001e2e:	693a      	ldr	r2, [r7, #16]
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	4313      	orrs	r3, r2
 8001e34:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001e36:	4a24      	ldr	r2, [pc, #144]	; (8001ec8 <HAL_GPIO_Init+0x2e0>)
 8001e38:	693b      	ldr	r3, [r7, #16]
 8001e3a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001e3c:	4b22      	ldr	r3, [pc, #136]	; (8001ec8 <HAL_GPIO_Init+0x2e0>)
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	43db      	mvns	r3, r3
 8001e46:	693a      	ldr	r2, [r7, #16]
 8001e48:	4013      	ands	r3, r2
 8001e4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d003      	beq.n	8001e60 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001e58:	693a      	ldr	r2, [r7, #16]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e60:	4a19      	ldr	r2, [pc, #100]	; (8001ec8 <HAL_GPIO_Init+0x2e0>)
 8001e62:	693b      	ldr	r3, [r7, #16]
 8001e64:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001e66:	4b18      	ldr	r3, [pc, #96]	; (8001ec8 <HAL_GPIO_Init+0x2e0>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	43db      	mvns	r3, r3
 8001e70:	693a      	ldr	r2, [r7, #16]
 8001e72:	4013      	ands	r3, r2
 8001e74:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e76:	683b      	ldr	r3, [r7, #0]
 8001e78:	685b      	ldr	r3, [r3, #4]
 8001e7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d003      	beq.n	8001e8a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e8a:	4a0f      	ldr	r2, [pc, #60]	; (8001ec8 <HAL_GPIO_Init+0x2e0>)
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	3301      	adds	r3, #1
 8001e94:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	697b      	ldr	r3, [r7, #20]
 8001e9c:	fa22 f303 	lsr.w	r3, r2, r3
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	f47f aea9 	bne.w	8001bf8 <HAL_GPIO_Init+0x10>
  }
}
 8001ea6:	bf00      	nop
 8001ea8:	bf00      	nop
 8001eaa:	371c      	adds	r7, #28
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	40010000 	.word	0x40010000
 8001ebc:	48000400 	.word	0x48000400
 8001ec0:	48000800 	.word	0x48000800
 8001ec4:	48000c00 	.word	0x48000c00
 8001ec8:	40010400 	.word	0x40010400

08001ecc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ecc:	b480      	push	{r7}
 8001ece:	b083      	sub	sp, #12
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
 8001ed4:	460b      	mov	r3, r1
 8001ed6:	807b      	strh	r3, [r7, #2]
 8001ed8:	4613      	mov	r3, r2
 8001eda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001edc:	787b      	ldrb	r3, [r7, #1]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d003      	beq.n	8001eea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ee2:	887a      	ldrh	r2, [r7, #2]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ee8:	e002      	b.n	8001ef0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001eea:	887a      	ldrh	r2, [r7, #2]
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ef0:	bf00      	nop
 8001ef2:	370c      	adds	r7, #12
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr

08001efc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	460b      	mov	r3, r1
 8001f06:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	695b      	ldr	r3, [r3, #20]
 8001f0c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001f0e:	887a      	ldrh	r2, [r7, #2]
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	4013      	ands	r3, r2
 8001f14:	041a      	lsls	r2, r3, #16
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	43d9      	mvns	r1, r3
 8001f1a:	887b      	ldrh	r3, [r7, #2]
 8001f1c:	400b      	ands	r3, r1
 8001f1e:	431a      	orrs	r2, r3
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	619a      	str	r2, [r3, #24]
}
 8001f24:	bf00      	nop
 8001f26:	3714      	adds	r7, #20
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr

08001f30 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	4603      	mov	r3, r0
 8001f38:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001f3a:	4b08      	ldr	r3, [pc, #32]	; (8001f5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f3c:	695a      	ldr	r2, [r3, #20]
 8001f3e:	88fb      	ldrh	r3, [r7, #6]
 8001f40:	4013      	ands	r3, r2
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d006      	beq.n	8001f54 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001f46:	4a05      	ldr	r2, [pc, #20]	; (8001f5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001f48:	88fb      	ldrh	r3, [r7, #6]
 8001f4a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001f4c:	88fb      	ldrh	r3, [r7, #6]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7ff fb1a 	bl	8001588 <HAL_GPIO_EXTI_Callback>
  }
}
 8001f54:	bf00      	nop
 8001f56:	3708      	adds	r7, #8
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bd80      	pop	{r7, pc}
 8001f5c:	40010400 	.word	0x40010400

08001f60 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001f60:	b480      	push	{r7}
 8001f62:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001f64:	4b04      	ldr	r3, [pc, #16]	; (8001f78 <HAL_PWREx_GetVoltageRange+0x18>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f74:	4770      	bx	lr
 8001f76:	bf00      	nop
 8001f78:	40007000 	.word	0x40007000

08001f7c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	b085      	sub	sp, #20
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f8a:	d130      	bne.n	8001fee <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001f8c:	4b23      	ldr	r3, [pc, #140]	; (800201c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001f94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f98:	d038      	beq.n	800200c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f9a:	4b20      	ldr	r3, [pc, #128]	; (800201c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001fa2:	4a1e      	ldr	r2, [pc, #120]	; (800201c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fa4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fa8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001faa:	4b1d      	ldr	r3, [pc, #116]	; (8002020 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	2232      	movs	r2, #50	; 0x32
 8001fb0:	fb02 f303 	mul.w	r3, r2, r3
 8001fb4:	4a1b      	ldr	r2, [pc, #108]	; (8002024 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8001fba:	0c9b      	lsrs	r3, r3, #18
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001fc0:	e002      	b.n	8001fc8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	3b01      	subs	r3, #1
 8001fc6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001fc8:	4b14      	ldr	r3, [pc, #80]	; (800201c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fca:	695b      	ldr	r3, [r3, #20]
 8001fcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fd4:	d102      	bne.n	8001fdc <HAL_PWREx_ControlVoltageScaling+0x60>
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d1f2      	bne.n	8001fc2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001fdc:	4b0f      	ldr	r3, [pc, #60]	; (800201c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001fde:	695b      	ldr	r3, [r3, #20]
 8001fe0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001fe4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fe8:	d110      	bne.n	800200c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001fea:	2303      	movs	r3, #3
 8001fec:	e00f      	b.n	800200e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001fee:	4b0b      	ldr	r3, [pc, #44]	; (800201c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001ff6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001ffa:	d007      	beq.n	800200c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001ffc:	4b07      	ldr	r3, [pc, #28]	; (800201c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002004:	4a05      	ldr	r2, [pc, #20]	; (800201c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002006:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800200a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800200c:	2300      	movs	r3, #0
}
 800200e:	4618      	mov	r0, r3
 8002010:	3714      	adds	r7, #20
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr
 800201a:	bf00      	nop
 800201c:	40007000 	.word	0x40007000
 8002020:	20000000 	.word	0x20000000
 8002024:	431bde83 	.word	0x431bde83

08002028 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b08a      	sub	sp, #40	; 0x28
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d102      	bne.n	800203c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	f000 bc4f 	b.w	80028da <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800203c:	4b97      	ldr	r3, [pc, #604]	; (800229c <HAL_RCC_OscConfig+0x274>)
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	f003 030c 	and.w	r3, r3, #12
 8002044:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002046:	4b95      	ldr	r3, [pc, #596]	; (800229c <HAL_RCC_OscConfig+0x274>)
 8002048:	68db      	ldr	r3, [r3, #12]
 800204a:	f003 0303 	and.w	r3, r3, #3
 800204e:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f003 0310 	and.w	r3, r3, #16
 8002058:	2b00      	cmp	r3, #0
 800205a:	f000 80e6 	beq.w	800222a <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800205e:	6a3b      	ldr	r3, [r7, #32]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d007      	beq.n	8002074 <HAL_RCC_OscConfig+0x4c>
 8002064:	6a3b      	ldr	r3, [r7, #32]
 8002066:	2b0c      	cmp	r3, #12
 8002068:	f040 808d 	bne.w	8002186 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800206c:	69fb      	ldr	r3, [r7, #28]
 800206e:	2b01      	cmp	r3, #1
 8002070:	f040 8089 	bne.w	8002186 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002074:	4b89      	ldr	r3, [pc, #548]	; (800229c <HAL_RCC_OscConfig+0x274>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 0302 	and.w	r3, r3, #2
 800207c:	2b00      	cmp	r3, #0
 800207e:	d006      	beq.n	800208e <HAL_RCC_OscConfig+0x66>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	69db      	ldr	r3, [r3, #28]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d102      	bne.n	800208e <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	f000 bc26 	b.w	80028da <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002092:	4b82      	ldr	r3, [pc, #520]	; (800229c <HAL_RCC_OscConfig+0x274>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f003 0308 	and.w	r3, r3, #8
 800209a:	2b00      	cmp	r3, #0
 800209c:	d004      	beq.n	80020a8 <HAL_RCC_OscConfig+0x80>
 800209e:	4b7f      	ldr	r3, [pc, #508]	; (800229c <HAL_RCC_OscConfig+0x274>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020a6:	e005      	b.n	80020b4 <HAL_RCC_OscConfig+0x8c>
 80020a8:	4b7c      	ldr	r3, [pc, #496]	; (800229c <HAL_RCC_OscConfig+0x274>)
 80020aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80020ae:	091b      	lsrs	r3, r3, #4
 80020b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d224      	bcs.n	8002102 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020bc:	4618      	mov	r0, r3
 80020be:	f000 fdd9 	bl	8002c74 <RCC_SetFlashLatencyFromMSIRange>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d002      	beq.n	80020ce <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 80020c8:	2301      	movs	r3, #1
 80020ca:	f000 bc06 	b.w	80028da <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020ce:	4b73      	ldr	r3, [pc, #460]	; (800229c <HAL_RCC_OscConfig+0x274>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a72      	ldr	r2, [pc, #456]	; (800229c <HAL_RCC_OscConfig+0x274>)
 80020d4:	f043 0308 	orr.w	r3, r3, #8
 80020d8:	6013      	str	r3, [r2, #0]
 80020da:	4b70      	ldr	r3, [pc, #448]	; (800229c <HAL_RCC_OscConfig+0x274>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020e6:	496d      	ldr	r1, [pc, #436]	; (800229c <HAL_RCC_OscConfig+0x274>)
 80020e8:	4313      	orrs	r3, r2
 80020ea:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020ec:	4b6b      	ldr	r3, [pc, #428]	; (800229c <HAL_RCC_OscConfig+0x274>)
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6a1b      	ldr	r3, [r3, #32]
 80020f8:	021b      	lsls	r3, r3, #8
 80020fa:	4968      	ldr	r1, [pc, #416]	; (800229c <HAL_RCC_OscConfig+0x274>)
 80020fc:	4313      	orrs	r3, r2
 80020fe:	604b      	str	r3, [r1, #4]
 8002100:	e025      	b.n	800214e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002102:	4b66      	ldr	r3, [pc, #408]	; (800229c <HAL_RCC_OscConfig+0x274>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4a65      	ldr	r2, [pc, #404]	; (800229c <HAL_RCC_OscConfig+0x274>)
 8002108:	f043 0308 	orr.w	r3, r3, #8
 800210c:	6013      	str	r3, [r2, #0]
 800210e:	4b63      	ldr	r3, [pc, #396]	; (800229c <HAL_RCC_OscConfig+0x274>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800211a:	4960      	ldr	r1, [pc, #384]	; (800229c <HAL_RCC_OscConfig+0x274>)
 800211c:	4313      	orrs	r3, r2
 800211e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002120:	4b5e      	ldr	r3, [pc, #376]	; (800229c <HAL_RCC_OscConfig+0x274>)
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a1b      	ldr	r3, [r3, #32]
 800212c:	021b      	lsls	r3, r3, #8
 800212e:	495b      	ldr	r1, [pc, #364]	; (800229c <HAL_RCC_OscConfig+0x274>)
 8002130:	4313      	orrs	r3, r2
 8002132:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002134:	6a3b      	ldr	r3, [r7, #32]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d109      	bne.n	800214e <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800213e:	4618      	mov	r0, r3
 8002140:	f000 fd98 	bl	8002c74 <RCC_SetFlashLatencyFromMSIRange>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e3c5      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800214e:	f000 fccd 	bl	8002aec <HAL_RCC_GetSysClockFreq>
 8002152:	4602      	mov	r2, r0
 8002154:	4b51      	ldr	r3, [pc, #324]	; (800229c <HAL_RCC_OscConfig+0x274>)
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	091b      	lsrs	r3, r3, #4
 800215a:	f003 030f 	and.w	r3, r3, #15
 800215e:	4950      	ldr	r1, [pc, #320]	; (80022a0 <HAL_RCC_OscConfig+0x278>)
 8002160:	5ccb      	ldrb	r3, [r1, r3]
 8002162:	f003 031f 	and.w	r3, r3, #31
 8002166:	fa22 f303 	lsr.w	r3, r2, r3
 800216a:	4a4e      	ldr	r2, [pc, #312]	; (80022a4 <HAL_RCC_OscConfig+0x27c>)
 800216c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800216e:	4b4e      	ldr	r3, [pc, #312]	; (80022a8 <HAL_RCC_OscConfig+0x280>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4618      	mov	r0, r3
 8002174:	f7ff fba6 	bl	80018c4 <HAL_InitTick>
 8002178:	4603      	mov	r3, r0
 800217a:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 800217c:	7dfb      	ldrb	r3, [r7, #23]
 800217e:	2b00      	cmp	r3, #0
 8002180:	d052      	beq.n	8002228 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8002182:	7dfb      	ldrb	r3, [r7, #23]
 8002184:	e3a9      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	69db      	ldr	r3, [r3, #28]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d032      	beq.n	80021f4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800218e:	4b43      	ldr	r3, [pc, #268]	; (800229c <HAL_RCC_OscConfig+0x274>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a42      	ldr	r2, [pc, #264]	; (800229c <HAL_RCC_OscConfig+0x274>)
 8002194:	f043 0301 	orr.w	r3, r3, #1
 8002198:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800219a:	f7ff fbe3 	bl	8001964 <HAL_GetTick>
 800219e:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80021a0:	e008      	b.n	80021b4 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80021a2:	f7ff fbdf 	bl	8001964 <HAL_GetTick>
 80021a6:	4602      	mov	r2, r0
 80021a8:	69bb      	ldr	r3, [r7, #24]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	2b02      	cmp	r3, #2
 80021ae:	d901      	bls.n	80021b4 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 80021b0:	2303      	movs	r3, #3
 80021b2:	e392      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80021b4:	4b39      	ldr	r3, [pc, #228]	; (800229c <HAL_RCC_OscConfig+0x274>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f003 0302 	and.w	r3, r3, #2
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d0f0      	beq.n	80021a2 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80021c0:	4b36      	ldr	r3, [pc, #216]	; (800229c <HAL_RCC_OscConfig+0x274>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4a35      	ldr	r2, [pc, #212]	; (800229c <HAL_RCC_OscConfig+0x274>)
 80021c6:	f043 0308 	orr.w	r3, r3, #8
 80021ca:	6013      	str	r3, [r2, #0]
 80021cc:	4b33      	ldr	r3, [pc, #204]	; (800229c <HAL_RCC_OscConfig+0x274>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021d8:	4930      	ldr	r1, [pc, #192]	; (800229c <HAL_RCC_OscConfig+0x274>)
 80021da:	4313      	orrs	r3, r2
 80021dc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80021de:	4b2f      	ldr	r3, [pc, #188]	; (800229c <HAL_RCC_OscConfig+0x274>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	6a1b      	ldr	r3, [r3, #32]
 80021ea:	021b      	lsls	r3, r3, #8
 80021ec:	492b      	ldr	r1, [pc, #172]	; (800229c <HAL_RCC_OscConfig+0x274>)
 80021ee:	4313      	orrs	r3, r2
 80021f0:	604b      	str	r3, [r1, #4]
 80021f2:	e01a      	b.n	800222a <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80021f4:	4b29      	ldr	r3, [pc, #164]	; (800229c <HAL_RCC_OscConfig+0x274>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a28      	ldr	r2, [pc, #160]	; (800229c <HAL_RCC_OscConfig+0x274>)
 80021fa:	f023 0301 	bic.w	r3, r3, #1
 80021fe:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002200:	f7ff fbb0 	bl	8001964 <HAL_GetTick>
 8002204:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002206:	e008      	b.n	800221a <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002208:	f7ff fbac 	bl	8001964 <HAL_GetTick>
 800220c:	4602      	mov	r2, r0
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	2b02      	cmp	r3, #2
 8002214:	d901      	bls.n	800221a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002216:	2303      	movs	r3, #3
 8002218:	e35f      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800221a:	4b20      	ldr	r3, [pc, #128]	; (800229c <HAL_RCC_OscConfig+0x274>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	2b00      	cmp	r3, #0
 8002224:	d1f0      	bne.n	8002208 <HAL_RCC_OscConfig+0x1e0>
 8002226:	e000      	b.n	800222a <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002228:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f003 0301 	and.w	r3, r3, #1
 8002232:	2b00      	cmp	r3, #0
 8002234:	d073      	beq.n	800231e <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002236:	6a3b      	ldr	r3, [r7, #32]
 8002238:	2b08      	cmp	r3, #8
 800223a:	d005      	beq.n	8002248 <HAL_RCC_OscConfig+0x220>
 800223c:	6a3b      	ldr	r3, [r7, #32]
 800223e:	2b0c      	cmp	r3, #12
 8002240:	d10e      	bne.n	8002260 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002242:	69fb      	ldr	r3, [r7, #28]
 8002244:	2b03      	cmp	r3, #3
 8002246:	d10b      	bne.n	8002260 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002248:	4b14      	ldr	r3, [pc, #80]	; (800229c <HAL_RCC_OscConfig+0x274>)
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002250:	2b00      	cmp	r3, #0
 8002252:	d063      	beq.n	800231c <HAL_RCC_OscConfig+0x2f4>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d15f      	bne.n	800231c <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800225c:	2301      	movs	r3, #1
 800225e:	e33c      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002268:	d106      	bne.n	8002278 <HAL_RCC_OscConfig+0x250>
 800226a:	4b0c      	ldr	r3, [pc, #48]	; (800229c <HAL_RCC_OscConfig+0x274>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a0b      	ldr	r2, [pc, #44]	; (800229c <HAL_RCC_OscConfig+0x274>)
 8002270:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002274:	6013      	str	r3, [r2, #0]
 8002276:	e025      	b.n	80022c4 <HAL_RCC_OscConfig+0x29c>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002280:	d114      	bne.n	80022ac <HAL_RCC_OscConfig+0x284>
 8002282:	4b06      	ldr	r3, [pc, #24]	; (800229c <HAL_RCC_OscConfig+0x274>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a05      	ldr	r2, [pc, #20]	; (800229c <HAL_RCC_OscConfig+0x274>)
 8002288:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800228c:	6013      	str	r3, [r2, #0]
 800228e:	4b03      	ldr	r3, [pc, #12]	; (800229c <HAL_RCC_OscConfig+0x274>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a02      	ldr	r2, [pc, #8]	; (800229c <HAL_RCC_OscConfig+0x274>)
 8002294:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002298:	6013      	str	r3, [r2, #0]
 800229a:	e013      	b.n	80022c4 <HAL_RCC_OscConfig+0x29c>
 800229c:	40021000 	.word	0x40021000
 80022a0:	080050c0 	.word	0x080050c0
 80022a4:	20000000 	.word	0x20000000
 80022a8:	20000004 	.word	0x20000004
 80022ac:	4b8f      	ldr	r3, [pc, #572]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a8e      	ldr	r2, [pc, #568]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 80022b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80022b6:	6013      	str	r3, [r2, #0]
 80022b8:	4b8c      	ldr	r3, [pc, #560]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a8b      	ldr	r2, [pc, #556]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 80022be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80022c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d013      	beq.n	80022f4 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022cc:	f7ff fb4a 	bl	8001964 <HAL_GetTick>
 80022d0:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022d2:	e008      	b.n	80022e6 <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022d4:	f7ff fb46 	bl	8001964 <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	69bb      	ldr	r3, [r7, #24]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	2b64      	cmp	r3, #100	; 0x64
 80022e0:	d901      	bls.n	80022e6 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e2f9      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80022e6:	4b81      	ldr	r3, [pc, #516]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d0f0      	beq.n	80022d4 <HAL_RCC_OscConfig+0x2ac>
 80022f2:	e014      	b.n	800231e <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022f4:	f7ff fb36 	bl	8001964 <HAL_GetTick>
 80022f8:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80022fa:	e008      	b.n	800230e <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022fc:	f7ff fb32 	bl	8001964 <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	69bb      	ldr	r3, [r7, #24]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b64      	cmp	r3, #100	; 0x64
 8002308:	d901      	bls.n	800230e <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 800230a:	2303      	movs	r3, #3
 800230c:	e2e5      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800230e:	4b77      	ldr	r3, [pc, #476]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002316:	2b00      	cmp	r3, #0
 8002318:	d1f0      	bne.n	80022fc <HAL_RCC_OscConfig+0x2d4>
 800231a:	e000      	b.n	800231e <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800231c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f003 0302 	and.w	r3, r3, #2
 8002326:	2b00      	cmp	r3, #0
 8002328:	d060      	beq.n	80023ec <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800232a:	6a3b      	ldr	r3, [r7, #32]
 800232c:	2b04      	cmp	r3, #4
 800232e:	d005      	beq.n	800233c <HAL_RCC_OscConfig+0x314>
 8002330:	6a3b      	ldr	r3, [r7, #32]
 8002332:	2b0c      	cmp	r3, #12
 8002334:	d119      	bne.n	800236a <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002336:	69fb      	ldr	r3, [r7, #28]
 8002338:	2b02      	cmp	r3, #2
 800233a:	d116      	bne.n	800236a <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800233c:	4b6b      	ldr	r3, [pc, #428]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002344:	2b00      	cmp	r3, #0
 8002346:	d005      	beq.n	8002354 <HAL_RCC_OscConfig+0x32c>
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d101      	bne.n	8002354 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8002350:	2301      	movs	r3, #1
 8002352:	e2c2      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002354:	4b65      	ldr	r3, [pc, #404]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	691b      	ldr	r3, [r3, #16]
 8002360:	061b      	lsls	r3, r3, #24
 8002362:	4962      	ldr	r1, [pc, #392]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 8002364:	4313      	orrs	r3, r2
 8002366:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002368:	e040      	b.n	80023ec <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	68db      	ldr	r3, [r3, #12]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d023      	beq.n	80023ba <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002372:	4b5e      	ldr	r3, [pc, #376]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a5d      	ldr	r2, [pc, #372]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 8002378:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800237c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800237e:	f7ff faf1 	bl	8001964 <HAL_GetTick>
 8002382:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002384:	e008      	b.n	8002398 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002386:	f7ff faed 	bl	8001964 <HAL_GetTick>
 800238a:	4602      	mov	r2, r0
 800238c:	69bb      	ldr	r3, [r7, #24]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	2b02      	cmp	r3, #2
 8002392:	d901      	bls.n	8002398 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8002394:	2303      	movs	r3, #3
 8002396:	e2a0      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002398:	4b54      	ldr	r3, [pc, #336]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d0f0      	beq.n	8002386 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023a4:	4b51      	ldr	r3, [pc, #324]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	691b      	ldr	r3, [r3, #16]
 80023b0:	061b      	lsls	r3, r3, #24
 80023b2:	494e      	ldr	r1, [pc, #312]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 80023b4:	4313      	orrs	r3, r2
 80023b6:	604b      	str	r3, [r1, #4]
 80023b8:	e018      	b.n	80023ec <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023ba:	4b4c      	ldr	r3, [pc, #304]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	4a4b      	ldr	r2, [pc, #300]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 80023c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80023c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023c6:	f7ff facd 	bl	8001964 <HAL_GetTick>
 80023ca:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80023cc:	e008      	b.n	80023e0 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023ce:	f7ff fac9 	bl	8001964 <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	69bb      	ldr	r3, [r7, #24]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d901      	bls.n	80023e0 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e27c      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80023e0:	4b42      	ldr	r3, [pc, #264]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d1f0      	bne.n	80023ce <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f003 0308 	and.w	r3, r3, #8
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	f000 8082 	beq.w	80024fe <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	695b      	ldr	r3, [r3, #20]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d05f      	beq.n	80024c2 <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8002402:	4b3a      	ldr	r3, [pc, #232]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 8002404:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002408:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	699a      	ldr	r2, [r3, #24]
 800240e:	693b      	ldr	r3, [r7, #16]
 8002410:	f003 0310 	and.w	r3, r3, #16
 8002414:	429a      	cmp	r2, r3
 8002416:	d037      	beq.n	8002488 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	f003 0302 	and.w	r3, r3, #2
 800241e:	2b00      	cmp	r3, #0
 8002420:	d006      	beq.n	8002430 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8002422:	693b      	ldr	r3, [r7, #16]
 8002424:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002428:	2b00      	cmp	r3, #0
 800242a:	d101      	bne.n	8002430 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e254      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	f003 0301 	and.w	r3, r3, #1
 8002436:	2b00      	cmp	r3, #0
 8002438:	d01b      	beq.n	8002472 <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 800243a:	4b2c      	ldr	r3, [pc, #176]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 800243c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002440:	4a2a      	ldr	r2, [pc, #168]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 8002442:	f023 0301 	bic.w	r3, r3, #1
 8002446:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800244a:	f7ff fa8b 	bl	8001964 <HAL_GetTick>
 800244e:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002450:	e008      	b.n	8002464 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002452:	f7ff fa87 	bl	8001964 <HAL_GetTick>
 8002456:	4602      	mov	r2, r0
 8002458:	69bb      	ldr	r3, [r7, #24]
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	2b11      	cmp	r3, #17
 800245e:	d901      	bls.n	8002464 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8002460:	2303      	movs	r3, #3
 8002462:	e23a      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002464:	4b21      	ldr	r3, [pc, #132]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 8002466:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1ef      	bne.n	8002452 <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8002472:	4b1e      	ldr	r3, [pc, #120]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 8002474:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002478:	f023 0210 	bic.w	r2, r3, #16
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	491a      	ldr	r1, [pc, #104]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 8002482:	4313      	orrs	r3, r2
 8002484:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002488:	4b18      	ldr	r3, [pc, #96]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 800248a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800248e:	4a17      	ldr	r2, [pc, #92]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 8002490:	f043 0301 	orr.w	r3, r3, #1
 8002494:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002498:	f7ff fa64 	bl	8001964 <HAL_GetTick>
 800249c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800249e:	e008      	b.n	80024b2 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024a0:	f7ff fa60 	bl	8001964 <HAL_GetTick>
 80024a4:	4602      	mov	r2, r0
 80024a6:	69bb      	ldr	r3, [r7, #24]
 80024a8:	1ad3      	subs	r3, r2, r3
 80024aa:	2b11      	cmp	r3, #17
 80024ac:	d901      	bls.n	80024b2 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e213      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80024b2:	4b0e      	ldr	r3, [pc, #56]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 80024b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024b8:	f003 0302 	and.w	r3, r3, #2
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d0ef      	beq.n	80024a0 <HAL_RCC_OscConfig+0x478>
 80024c0:	e01d      	b.n	80024fe <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80024c2:	4b0a      	ldr	r3, [pc, #40]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 80024c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024c8:	4a08      	ldr	r2, [pc, #32]	; (80024ec <HAL_RCC_OscConfig+0x4c4>)
 80024ca:	f023 0301 	bic.w	r3, r3, #1
 80024ce:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024d2:	f7ff fa47 	bl	8001964 <HAL_GetTick>
 80024d6:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024d8:	e00a      	b.n	80024f0 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80024da:	f7ff fa43 	bl	8001964 <HAL_GetTick>
 80024de:	4602      	mov	r2, r0
 80024e0:	69bb      	ldr	r3, [r7, #24]
 80024e2:	1ad3      	subs	r3, r2, r3
 80024e4:	2b11      	cmp	r3, #17
 80024e6:	d903      	bls.n	80024f0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 80024e8:	2303      	movs	r3, #3
 80024ea:	e1f6      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
 80024ec:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80024f0:	4ba9      	ldr	r3, [pc, #676]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 80024f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80024f6:	f003 0302 	and.w	r3, r3, #2
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d1ed      	bne.n	80024da <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f003 0304 	and.w	r3, r3, #4
 8002506:	2b00      	cmp	r3, #0
 8002508:	f000 80bd 	beq.w	8002686 <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800250c:	2300      	movs	r3, #0
 800250e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002512:	4ba1      	ldr	r3, [pc, #644]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 8002514:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002516:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d10e      	bne.n	800253c <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800251e:	4b9e      	ldr	r3, [pc, #632]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 8002520:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002522:	4a9d      	ldr	r2, [pc, #628]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 8002524:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002528:	6593      	str	r3, [r2, #88]	; 0x58
 800252a:	4b9b      	ldr	r3, [pc, #620]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 800252c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800252e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002532:	60fb      	str	r3, [r7, #12]
 8002534:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002536:	2301      	movs	r3, #1
 8002538:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800253c:	4b97      	ldr	r3, [pc, #604]	; (800279c <HAL_RCC_OscConfig+0x774>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002544:	2b00      	cmp	r3, #0
 8002546:	d118      	bne.n	800257a <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002548:	4b94      	ldr	r3, [pc, #592]	; (800279c <HAL_RCC_OscConfig+0x774>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a93      	ldr	r2, [pc, #588]	; (800279c <HAL_RCC_OscConfig+0x774>)
 800254e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002552:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002554:	f7ff fa06 	bl	8001964 <HAL_GetTick>
 8002558:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800255a:	e008      	b.n	800256e <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800255c:	f7ff fa02 	bl	8001964 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	69bb      	ldr	r3, [r7, #24]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	2b02      	cmp	r3, #2
 8002568:	d901      	bls.n	800256e <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e1b5      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800256e:	4b8b      	ldr	r3, [pc, #556]	; (800279c <HAL_RCC_OscConfig+0x774>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002576:	2b00      	cmp	r3, #0
 8002578:	d0f0      	beq.n	800255c <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	f003 0301 	and.w	r3, r3, #1
 8002582:	2b00      	cmp	r3, #0
 8002584:	d02c      	beq.n	80025e0 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8002586:	4b84      	ldr	r3, [pc, #528]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 8002588:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800258c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	689b      	ldr	r3, [r3, #8]
 8002594:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002598:	497f      	ldr	r1, [pc, #508]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 800259a:	4313      	orrs	r3, r2
 800259c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f003 0304 	and.w	r3, r3, #4
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d010      	beq.n	80025ce <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80025ac:	4b7a      	ldr	r3, [pc, #488]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 80025ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025b2:	4a79      	ldr	r2, [pc, #484]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 80025b4:	f043 0304 	orr.w	r3, r3, #4
 80025b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80025bc:	4b76      	ldr	r3, [pc, #472]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 80025be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025c2:	4a75      	ldr	r2, [pc, #468]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 80025c4:	f043 0301 	orr.w	r3, r3, #1
 80025c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025cc:	e018      	b.n	8002600 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80025ce:	4b72      	ldr	r3, [pc, #456]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 80025d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025d4:	4a70      	ldr	r2, [pc, #448]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 80025d6:	f043 0301 	orr.w	r3, r3, #1
 80025da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80025de:	e00f      	b.n	8002600 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80025e0:	4b6d      	ldr	r3, [pc, #436]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 80025e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025e6:	4a6c      	ldr	r2, [pc, #432]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 80025e8:	f023 0301 	bic.w	r3, r3, #1
 80025ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80025f0:	4b69      	ldr	r3, [pc, #420]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 80025f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80025f6:	4a68      	ldr	r2, [pc, #416]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 80025f8:	f023 0304 	bic.w	r3, r3, #4
 80025fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d016      	beq.n	8002636 <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002608:	f7ff f9ac 	bl	8001964 <HAL_GetTick>
 800260c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800260e:	e00a      	b.n	8002626 <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002610:	f7ff f9a8 	bl	8001964 <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	f241 3288 	movw	r2, #5000	; 0x1388
 800261e:	4293      	cmp	r3, r2
 8002620:	d901      	bls.n	8002626 <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 8002622:	2303      	movs	r3, #3
 8002624:	e159      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002626:	4b5c      	ldr	r3, [pc, #368]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 8002628:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800262c:	f003 0302 	and.w	r3, r3, #2
 8002630:	2b00      	cmp	r3, #0
 8002632:	d0ed      	beq.n	8002610 <HAL_RCC_OscConfig+0x5e8>
 8002634:	e01d      	b.n	8002672 <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002636:	f7ff f995 	bl	8001964 <HAL_GetTick>
 800263a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800263c:	e00a      	b.n	8002654 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800263e:	f7ff f991 	bl	8001964 <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	69bb      	ldr	r3, [r7, #24]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	f241 3288 	movw	r2, #5000	; 0x1388
 800264c:	4293      	cmp	r3, r2
 800264e:	d901      	bls.n	8002654 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8002650:	2303      	movs	r3, #3
 8002652:	e142      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002654:	4b50      	ldr	r3, [pc, #320]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 8002656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800265a:	f003 0302 	and.w	r3, r3, #2
 800265e:	2b00      	cmp	r3, #0
 8002660:	d1ed      	bne.n	800263e <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8002662:	4b4d      	ldr	r3, [pc, #308]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 8002664:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002668:	4a4b      	ldr	r2, [pc, #300]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 800266a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800266e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002672:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002676:	2b01      	cmp	r3, #1
 8002678:	d105      	bne.n	8002686 <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800267a:	4b47      	ldr	r3, [pc, #284]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 800267c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800267e:	4a46      	ldr	r2, [pc, #280]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 8002680:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002684:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 0320 	and.w	r3, r3, #32
 800268e:	2b00      	cmp	r3, #0
 8002690:	d03c      	beq.n	800270c <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002696:	2b00      	cmp	r3, #0
 8002698:	d01c      	beq.n	80026d4 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800269a:	4b3f      	ldr	r3, [pc, #252]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 800269c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026a0:	4a3d      	ldr	r2, [pc, #244]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 80026a2:	f043 0301 	orr.w	r3, r3, #1
 80026a6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026aa:	f7ff f95b 	bl	8001964 <HAL_GetTick>
 80026ae:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80026b0:	e008      	b.n	80026c4 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026b2:	f7ff f957 	bl	8001964 <HAL_GetTick>
 80026b6:	4602      	mov	r2, r0
 80026b8:	69bb      	ldr	r3, [r7, #24]
 80026ba:	1ad3      	subs	r3, r2, r3
 80026bc:	2b02      	cmp	r3, #2
 80026be:	d901      	bls.n	80026c4 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 80026c0:	2303      	movs	r3, #3
 80026c2:	e10a      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80026c4:	4b34      	ldr	r3, [pc, #208]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 80026c6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026ca:	f003 0302 	and.w	r3, r3, #2
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d0ef      	beq.n	80026b2 <HAL_RCC_OscConfig+0x68a>
 80026d2:	e01b      	b.n	800270c <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80026d4:	4b30      	ldr	r3, [pc, #192]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 80026d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80026da:	4a2f      	ldr	r2, [pc, #188]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 80026dc:	f023 0301 	bic.w	r3, r3, #1
 80026e0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026e4:	f7ff f93e 	bl	8001964 <HAL_GetTick>
 80026e8:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80026ea:	e008      	b.n	80026fe <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026ec:	f7ff f93a 	bl	8001964 <HAL_GetTick>
 80026f0:	4602      	mov	r2, r0
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	1ad3      	subs	r3, r2, r3
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d901      	bls.n	80026fe <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 80026fa:	2303      	movs	r3, #3
 80026fc:	e0ed      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80026fe:	4b26      	ldr	r3, [pc, #152]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 8002700:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002704:	f003 0302 	and.w	r3, r3, #2
 8002708:	2b00      	cmp	r3, #0
 800270a:	d1ef      	bne.n	80026ec <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002710:	2b00      	cmp	r3, #0
 8002712:	f000 80e1 	beq.w	80028d8 <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800271a:	2b02      	cmp	r3, #2
 800271c:	f040 80b5 	bne.w	800288a <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002720:	4b1d      	ldr	r3, [pc, #116]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002726:	69fb      	ldr	r3, [r7, #28]
 8002728:	f003 0203 	and.w	r2, r3, #3
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002730:	429a      	cmp	r2, r3
 8002732:	d124      	bne.n	800277e <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800273e:	3b01      	subs	r3, #1
 8002740:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002742:	429a      	cmp	r2, r3
 8002744:	d11b      	bne.n	800277e <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002746:	69fb      	ldr	r3, [r7, #28]
 8002748:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002750:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002752:	429a      	cmp	r2, r3
 8002754:	d113      	bne.n	800277e <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002760:	085b      	lsrs	r3, r3, #1
 8002762:	3b01      	subs	r3, #1
 8002764:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002766:	429a      	cmp	r2, r3
 8002768:	d109      	bne.n	800277e <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800276a:	69fb      	ldr	r3, [r7, #28]
 800276c:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002774:	085b      	lsrs	r3, r3, #1
 8002776:	3b01      	subs	r3, #1
 8002778:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800277a:	429a      	cmp	r2, r3
 800277c:	d05f      	beq.n	800283e <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800277e:	6a3b      	ldr	r3, [r7, #32]
 8002780:	2b0c      	cmp	r3, #12
 8002782:	d05a      	beq.n	800283a <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002784:	4b04      	ldr	r3, [pc, #16]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a03      	ldr	r2, [pc, #12]	; (8002798 <HAL_RCC_OscConfig+0x770>)
 800278a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800278e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002790:	f7ff f8e8 	bl	8001964 <HAL_GetTick>
 8002794:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002796:	e00c      	b.n	80027b2 <HAL_RCC_OscConfig+0x78a>
 8002798:	40021000 	.word	0x40021000
 800279c:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027a0:	f7ff f8e0 	bl	8001964 <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	69bb      	ldr	r3, [r7, #24]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d901      	bls.n	80027b2 <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e093      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80027b2:	4b4c      	ldr	r3, [pc, #304]	; (80028e4 <HAL_RCC_OscConfig+0x8bc>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d1f0      	bne.n	80027a0 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027be:	4b49      	ldr	r3, [pc, #292]	; (80028e4 <HAL_RCC_OscConfig+0x8bc>)
 80027c0:	68da      	ldr	r2, [r3, #12]
 80027c2:	4b49      	ldr	r3, [pc, #292]	; (80028e8 <HAL_RCC_OscConfig+0x8c0>)
 80027c4:	4013      	ands	r3, r2
 80027c6:	687a      	ldr	r2, [r7, #4]
 80027c8:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80027ca:	687a      	ldr	r2, [r7, #4]
 80027cc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80027ce:	3a01      	subs	r2, #1
 80027d0:	0112      	lsls	r2, r2, #4
 80027d2:	4311      	orrs	r1, r2
 80027d4:	687a      	ldr	r2, [r7, #4]
 80027d6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80027d8:	0212      	lsls	r2, r2, #8
 80027da:	4311      	orrs	r1, r2
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80027e0:	0852      	lsrs	r2, r2, #1
 80027e2:	3a01      	subs	r2, #1
 80027e4:	0552      	lsls	r2, r2, #21
 80027e6:	4311      	orrs	r1, r2
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80027ec:	0852      	lsrs	r2, r2, #1
 80027ee:	3a01      	subs	r2, #1
 80027f0:	0652      	lsls	r2, r2, #25
 80027f2:	430a      	orrs	r2, r1
 80027f4:	493b      	ldr	r1, [pc, #236]	; (80028e4 <HAL_RCC_OscConfig+0x8bc>)
 80027f6:	4313      	orrs	r3, r2
 80027f8:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80027fa:	4b3a      	ldr	r3, [pc, #232]	; (80028e4 <HAL_RCC_OscConfig+0x8bc>)
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	4a39      	ldr	r2, [pc, #228]	; (80028e4 <HAL_RCC_OscConfig+0x8bc>)
 8002800:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002804:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002806:	4b37      	ldr	r3, [pc, #220]	; (80028e4 <HAL_RCC_OscConfig+0x8bc>)
 8002808:	68db      	ldr	r3, [r3, #12]
 800280a:	4a36      	ldr	r2, [pc, #216]	; (80028e4 <HAL_RCC_OscConfig+0x8bc>)
 800280c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002810:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002812:	f7ff f8a7 	bl	8001964 <HAL_GetTick>
 8002816:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002818:	e008      	b.n	800282c <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800281a:	f7ff f8a3 	bl	8001964 <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	2b02      	cmp	r3, #2
 8002826:	d901      	bls.n	800282c <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 8002828:	2303      	movs	r3, #3
 800282a:	e056      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800282c:	4b2d      	ldr	r3, [pc, #180]	; (80028e4 <HAL_RCC_OscConfig+0x8bc>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002834:	2b00      	cmp	r3, #0
 8002836:	d0f0      	beq.n	800281a <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002838:	e04e      	b.n	80028d8 <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e04d      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800283e:	4b29      	ldr	r3, [pc, #164]	; (80028e4 <HAL_RCC_OscConfig+0x8bc>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d146      	bne.n	80028d8 <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800284a:	4b26      	ldr	r3, [pc, #152]	; (80028e4 <HAL_RCC_OscConfig+0x8bc>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a25      	ldr	r2, [pc, #148]	; (80028e4 <HAL_RCC_OscConfig+0x8bc>)
 8002850:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002854:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002856:	4b23      	ldr	r3, [pc, #140]	; (80028e4 <HAL_RCC_OscConfig+0x8bc>)
 8002858:	68db      	ldr	r3, [r3, #12]
 800285a:	4a22      	ldr	r2, [pc, #136]	; (80028e4 <HAL_RCC_OscConfig+0x8bc>)
 800285c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002860:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002862:	f7ff f87f 	bl	8001964 <HAL_GetTick>
 8002866:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002868:	e008      	b.n	800287c <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800286a:	f7ff f87b 	bl	8001964 <HAL_GetTick>
 800286e:	4602      	mov	r2, r0
 8002870:	69bb      	ldr	r3, [r7, #24]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	2b02      	cmp	r3, #2
 8002876:	d901      	bls.n	800287c <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 8002878:	2303      	movs	r3, #3
 800287a:	e02e      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800287c:	4b19      	ldr	r3, [pc, #100]	; (80028e4 <HAL_RCC_OscConfig+0x8bc>)
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002884:	2b00      	cmp	r3, #0
 8002886:	d0f0      	beq.n	800286a <HAL_RCC_OscConfig+0x842>
 8002888:	e026      	b.n	80028d8 <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800288a:	6a3b      	ldr	r3, [r7, #32]
 800288c:	2b0c      	cmp	r3, #12
 800288e:	d021      	beq.n	80028d4 <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002890:	4b14      	ldr	r3, [pc, #80]	; (80028e4 <HAL_RCC_OscConfig+0x8bc>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a13      	ldr	r2, [pc, #76]	; (80028e4 <HAL_RCC_OscConfig+0x8bc>)
 8002896:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800289a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800289c:	f7ff f862 	bl	8001964 <HAL_GetTick>
 80028a0:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028a2:	e008      	b.n	80028b6 <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028a4:	f7ff f85e 	bl	8001964 <HAL_GetTick>
 80028a8:	4602      	mov	r2, r0
 80028aa:	69bb      	ldr	r3, [r7, #24]
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b02      	cmp	r3, #2
 80028b0:	d901      	bls.n	80028b6 <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e011      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80028b6:	4b0b      	ldr	r3, [pc, #44]	; (80028e4 <HAL_RCC_OscConfig+0x8bc>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d1f0      	bne.n	80028a4 <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 80028c2:	4b08      	ldr	r3, [pc, #32]	; (80028e4 <HAL_RCC_OscConfig+0x8bc>)
 80028c4:	68db      	ldr	r3, [r3, #12]
 80028c6:	4a07      	ldr	r2, [pc, #28]	; (80028e4 <HAL_RCC_OscConfig+0x8bc>)
 80028c8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80028cc:	f023 0303 	bic.w	r3, r3, #3
 80028d0:	60d3      	str	r3, [r2, #12]
 80028d2:	e001      	b.n	80028d8 <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e000      	b.n	80028da <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3728      	adds	r7, #40	; 0x28
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	40021000 	.word	0x40021000
 80028e8:	f99f808c 	.word	0xf99f808c

080028ec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b084      	sub	sp, #16
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d101      	bne.n	8002900 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	e0e7      	b.n	8002ad0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002900:	4b75      	ldr	r3, [pc, #468]	; (8002ad8 <HAL_RCC_ClockConfig+0x1ec>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f003 0307 	and.w	r3, r3, #7
 8002908:	683a      	ldr	r2, [r7, #0]
 800290a:	429a      	cmp	r2, r3
 800290c:	d910      	bls.n	8002930 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800290e:	4b72      	ldr	r3, [pc, #456]	; (8002ad8 <HAL_RCC_ClockConfig+0x1ec>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f023 0207 	bic.w	r2, r3, #7
 8002916:	4970      	ldr	r1, [pc, #448]	; (8002ad8 <HAL_RCC_ClockConfig+0x1ec>)
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	4313      	orrs	r3, r2
 800291c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800291e:	4b6e      	ldr	r3, [pc, #440]	; (8002ad8 <HAL_RCC_ClockConfig+0x1ec>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0307 	and.w	r3, r3, #7
 8002926:	683a      	ldr	r2, [r7, #0]
 8002928:	429a      	cmp	r2, r3
 800292a:	d001      	beq.n	8002930 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800292c:	2301      	movs	r3, #1
 800292e:	e0cf      	b.n	8002ad0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0302 	and.w	r3, r3, #2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d010      	beq.n	800295e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	689a      	ldr	r2, [r3, #8]
 8002940:	4b66      	ldr	r3, [pc, #408]	; (8002adc <HAL_RCC_ClockConfig+0x1f0>)
 8002942:	689b      	ldr	r3, [r3, #8]
 8002944:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002948:	429a      	cmp	r2, r3
 800294a:	d908      	bls.n	800295e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800294c:	4b63      	ldr	r3, [pc, #396]	; (8002adc <HAL_RCC_ClockConfig+0x1f0>)
 800294e:	689b      	ldr	r3, [r3, #8]
 8002950:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	689b      	ldr	r3, [r3, #8]
 8002958:	4960      	ldr	r1, [pc, #384]	; (8002adc <HAL_RCC_ClockConfig+0x1f0>)
 800295a:	4313      	orrs	r3, r2
 800295c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0301 	and.w	r3, r3, #1
 8002966:	2b00      	cmp	r3, #0
 8002968:	d04c      	beq.n	8002a04 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	2b03      	cmp	r3, #3
 8002970:	d107      	bne.n	8002982 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002972:	4b5a      	ldr	r3, [pc, #360]	; (8002adc <HAL_RCC_ClockConfig+0x1f0>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800297a:	2b00      	cmp	r3, #0
 800297c:	d121      	bne.n	80029c2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800297e:	2301      	movs	r3, #1
 8002980:	e0a6      	b.n	8002ad0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	2b02      	cmp	r3, #2
 8002988:	d107      	bne.n	800299a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800298a:	4b54      	ldr	r3, [pc, #336]	; (8002adc <HAL_RCC_ClockConfig+0x1f0>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d115      	bne.n	80029c2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002996:	2301      	movs	r3, #1
 8002998:	e09a      	b.n	8002ad0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d107      	bne.n	80029b2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80029a2:	4b4e      	ldr	r3, [pc, #312]	; (8002adc <HAL_RCC_ClockConfig+0x1f0>)
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d109      	bne.n	80029c2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80029ae:	2301      	movs	r3, #1
 80029b0:	e08e      	b.n	8002ad0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80029b2:	4b4a      	ldr	r3, [pc, #296]	; (8002adc <HAL_RCC_ClockConfig+0x1f0>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d101      	bne.n	80029c2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
 80029c0:	e086      	b.n	8002ad0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80029c2:	4b46      	ldr	r3, [pc, #280]	; (8002adc <HAL_RCC_ClockConfig+0x1f0>)
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	f023 0203 	bic.w	r2, r3, #3
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	4943      	ldr	r1, [pc, #268]	; (8002adc <HAL_RCC_ClockConfig+0x1f0>)
 80029d0:	4313      	orrs	r3, r2
 80029d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80029d4:	f7fe ffc6 	bl	8001964 <HAL_GetTick>
 80029d8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029da:	e00a      	b.n	80029f2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029dc:	f7fe ffc2 	bl	8001964 <HAL_GetTick>
 80029e0:	4602      	mov	r2, r0
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d901      	bls.n	80029f2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80029ee:	2303      	movs	r3, #3
 80029f0:	e06e      	b.n	8002ad0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029f2:	4b3a      	ldr	r3, [pc, #232]	; (8002adc <HAL_RCC_ClockConfig+0x1f0>)
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	f003 020c 	and.w	r2, r3, #12
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	429a      	cmp	r2, r3
 8002a02:	d1eb      	bne.n	80029dc <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0302 	and.w	r3, r3, #2
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d010      	beq.n	8002a32 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	689a      	ldr	r2, [r3, #8]
 8002a14:	4b31      	ldr	r3, [pc, #196]	; (8002adc <HAL_RCC_ClockConfig+0x1f0>)
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	d208      	bcs.n	8002a32 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a20:	4b2e      	ldr	r3, [pc, #184]	; (8002adc <HAL_RCC_ClockConfig+0x1f0>)
 8002a22:	689b      	ldr	r3, [r3, #8]
 8002a24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	492b      	ldr	r1, [pc, #172]	; (8002adc <HAL_RCC_ClockConfig+0x1f0>)
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002a32:	4b29      	ldr	r3, [pc, #164]	; (8002ad8 <HAL_RCC_ClockConfig+0x1ec>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0307 	and.w	r3, r3, #7
 8002a3a:	683a      	ldr	r2, [r7, #0]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d210      	bcs.n	8002a62 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a40:	4b25      	ldr	r3, [pc, #148]	; (8002ad8 <HAL_RCC_ClockConfig+0x1ec>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f023 0207 	bic.w	r2, r3, #7
 8002a48:	4923      	ldr	r1, [pc, #140]	; (8002ad8 <HAL_RCC_ClockConfig+0x1ec>)
 8002a4a:	683b      	ldr	r3, [r7, #0]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a50:	4b21      	ldr	r3, [pc, #132]	; (8002ad8 <HAL_RCC_ClockConfig+0x1ec>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0307 	and.w	r3, r3, #7
 8002a58:	683a      	ldr	r2, [r7, #0]
 8002a5a:	429a      	cmp	r2, r3
 8002a5c:	d001      	beq.n	8002a62 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e036      	b.n	8002ad0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f003 0304 	and.w	r3, r3, #4
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d008      	beq.n	8002a80 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a6e:	4b1b      	ldr	r3, [pc, #108]	; (8002adc <HAL_RCC_ClockConfig+0x1f0>)
 8002a70:	689b      	ldr	r3, [r3, #8]
 8002a72:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	4918      	ldr	r1, [pc, #96]	; (8002adc <HAL_RCC_ClockConfig+0x1f0>)
 8002a7c:	4313      	orrs	r3, r2
 8002a7e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0308 	and.w	r3, r3, #8
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d009      	beq.n	8002aa0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a8c:	4b13      	ldr	r3, [pc, #76]	; (8002adc <HAL_RCC_ClockConfig+0x1f0>)
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	691b      	ldr	r3, [r3, #16]
 8002a98:	00db      	lsls	r3, r3, #3
 8002a9a:	4910      	ldr	r1, [pc, #64]	; (8002adc <HAL_RCC_ClockConfig+0x1f0>)
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002aa0:	f000 f824 	bl	8002aec <HAL_RCC_GetSysClockFreq>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	4b0d      	ldr	r3, [pc, #52]	; (8002adc <HAL_RCC_ClockConfig+0x1f0>)
 8002aa8:	689b      	ldr	r3, [r3, #8]
 8002aaa:	091b      	lsrs	r3, r3, #4
 8002aac:	f003 030f 	and.w	r3, r3, #15
 8002ab0:	490b      	ldr	r1, [pc, #44]	; (8002ae0 <HAL_RCC_ClockConfig+0x1f4>)
 8002ab2:	5ccb      	ldrb	r3, [r1, r3]
 8002ab4:	f003 031f 	and.w	r3, r3, #31
 8002ab8:	fa22 f303 	lsr.w	r3, r2, r3
 8002abc:	4a09      	ldr	r2, [pc, #36]	; (8002ae4 <HAL_RCC_ClockConfig+0x1f8>)
 8002abe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002ac0:	4b09      	ldr	r3, [pc, #36]	; (8002ae8 <HAL_RCC_ClockConfig+0x1fc>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	f7fe fefd 	bl	80018c4 <HAL_InitTick>
 8002aca:	4603      	mov	r3, r0
 8002acc:	72fb      	strb	r3, [r7, #11]

  return status;
 8002ace:	7afb      	ldrb	r3, [r7, #11]
}
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	3710      	adds	r7, #16
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	40022000 	.word	0x40022000
 8002adc:	40021000 	.word	0x40021000
 8002ae0:	080050c0 	.word	0x080050c0
 8002ae4:	20000000 	.word	0x20000000
 8002ae8:	20000004 	.word	0x20000004

08002aec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b089      	sub	sp, #36	; 0x24
 8002af0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002af2:	2300      	movs	r3, #0
 8002af4:	61fb      	str	r3, [r7, #28]
 8002af6:	2300      	movs	r3, #0
 8002af8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002afa:	4b3e      	ldr	r3, [pc, #248]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002afc:	689b      	ldr	r3, [r3, #8]
 8002afe:	f003 030c 	and.w	r3, r3, #12
 8002b02:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b04:	4b3b      	ldr	r3, [pc, #236]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	f003 0303 	and.w	r3, r3, #3
 8002b0c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d005      	beq.n	8002b20 <HAL_RCC_GetSysClockFreq+0x34>
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	2b0c      	cmp	r3, #12
 8002b18:	d121      	bne.n	8002b5e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2b01      	cmp	r3, #1
 8002b1e:	d11e      	bne.n	8002b5e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002b20:	4b34      	ldr	r3, [pc, #208]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 0308 	and.w	r3, r3, #8
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d107      	bne.n	8002b3c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002b2c:	4b31      	ldr	r3, [pc, #196]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b32:	0a1b      	lsrs	r3, r3, #8
 8002b34:	f003 030f 	and.w	r3, r3, #15
 8002b38:	61fb      	str	r3, [r7, #28]
 8002b3a:	e005      	b.n	8002b48 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002b3c:	4b2d      	ldr	r3, [pc, #180]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	091b      	lsrs	r3, r3, #4
 8002b42:	f003 030f 	and.w	r3, r3, #15
 8002b46:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002b48:	4a2b      	ldr	r2, [pc, #172]	; (8002bf8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002b4a:	69fb      	ldr	r3, [r7, #28]
 8002b4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b50:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d10d      	bne.n	8002b74 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002b58:	69fb      	ldr	r3, [r7, #28]
 8002b5a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002b5c:	e00a      	b.n	8002b74 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002b5e:	693b      	ldr	r3, [r7, #16]
 8002b60:	2b04      	cmp	r3, #4
 8002b62:	d102      	bne.n	8002b6a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002b64:	4b25      	ldr	r3, [pc, #148]	; (8002bfc <HAL_RCC_GetSysClockFreq+0x110>)
 8002b66:	61bb      	str	r3, [r7, #24]
 8002b68:	e004      	b.n	8002b74 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	2b08      	cmp	r3, #8
 8002b6e:	d101      	bne.n	8002b74 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002b70:	4b23      	ldr	r3, [pc, #140]	; (8002c00 <HAL_RCC_GetSysClockFreq+0x114>)
 8002b72:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	2b0c      	cmp	r3, #12
 8002b78:	d134      	bne.n	8002be4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002b7a:	4b1e      	ldr	r3, [pc, #120]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	f003 0303 	and.w	r3, r3, #3
 8002b82:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	2b02      	cmp	r3, #2
 8002b88:	d003      	beq.n	8002b92 <HAL_RCC_GetSysClockFreq+0xa6>
 8002b8a:	68bb      	ldr	r3, [r7, #8]
 8002b8c:	2b03      	cmp	r3, #3
 8002b8e:	d003      	beq.n	8002b98 <HAL_RCC_GetSysClockFreq+0xac>
 8002b90:	e005      	b.n	8002b9e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002b92:	4b1a      	ldr	r3, [pc, #104]	; (8002bfc <HAL_RCC_GetSysClockFreq+0x110>)
 8002b94:	617b      	str	r3, [r7, #20]
      break;
 8002b96:	e005      	b.n	8002ba4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002b98:	4b19      	ldr	r3, [pc, #100]	; (8002c00 <HAL_RCC_GetSysClockFreq+0x114>)
 8002b9a:	617b      	str	r3, [r7, #20]
      break;
 8002b9c:	e002      	b.n	8002ba4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002b9e:	69fb      	ldr	r3, [r7, #28]
 8002ba0:	617b      	str	r3, [r7, #20]
      break;
 8002ba2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002ba4:	4b13      	ldr	r3, [pc, #76]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	091b      	lsrs	r3, r3, #4
 8002baa:	f003 0307 	and.w	r3, r3, #7
 8002bae:	3301      	adds	r3, #1
 8002bb0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002bb2:	4b10      	ldr	r3, [pc, #64]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	0a1b      	lsrs	r3, r3, #8
 8002bb8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002bbc:	697a      	ldr	r2, [r7, #20]
 8002bbe:	fb03 f202 	mul.w	r2, r3, r2
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bc8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002bca:	4b0a      	ldr	r3, [pc, #40]	; (8002bf4 <HAL_RCC_GetSysClockFreq+0x108>)
 8002bcc:	68db      	ldr	r3, [r3, #12]
 8002bce:	0e5b      	lsrs	r3, r3, #25
 8002bd0:	f003 0303 	and.w	r3, r3, #3
 8002bd4:	3301      	adds	r3, #1
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002bda:	697a      	ldr	r2, [r7, #20]
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002be4:	69bb      	ldr	r3, [r7, #24]
}
 8002be6:	4618      	mov	r0, r3
 8002be8:	3724      	adds	r7, #36	; 0x24
 8002bea:	46bd      	mov	sp, r7
 8002bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf0:	4770      	bx	lr
 8002bf2:	bf00      	nop
 8002bf4:	40021000 	.word	0x40021000
 8002bf8:	080050d8 	.word	0x080050d8
 8002bfc:	00f42400 	.word	0x00f42400
 8002c00:	007a1200 	.word	0x007a1200

08002c04 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c04:	b480      	push	{r7}
 8002c06:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c08:	4b03      	ldr	r3, [pc, #12]	; (8002c18 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
}
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c14:	4770      	bx	lr
 8002c16:	bf00      	nop
 8002c18:	20000000 	.word	0x20000000

08002c1c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002c20:	f7ff fff0 	bl	8002c04 <HAL_RCC_GetHCLKFreq>
 8002c24:	4602      	mov	r2, r0
 8002c26:	4b06      	ldr	r3, [pc, #24]	; (8002c40 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	0a1b      	lsrs	r3, r3, #8
 8002c2c:	f003 0307 	and.w	r3, r3, #7
 8002c30:	4904      	ldr	r1, [pc, #16]	; (8002c44 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002c32:	5ccb      	ldrb	r3, [r1, r3]
 8002c34:	f003 031f 	and.w	r3, r3, #31
 8002c38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	40021000 	.word	0x40021000
 8002c44:	080050d0 	.word	0x080050d0

08002c48 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002c4c:	f7ff ffda 	bl	8002c04 <HAL_RCC_GetHCLKFreq>
 8002c50:	4602      	mov	r2, r0
 8002c52:	4b06      	ldr	r3, [pc, #24]	; (8002c6c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	0adb      	lsrs	r3, r3, #11
 8002c58:	f003 0307 	and.w	r3, r3, #7
 8002c5c:	4904      	ldr	r1, [pc, #16]	; (8002c70 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002c5e:	5ccb      	ldrb	r3, [r1, r3]
 8002c60:	f003 031f 	and.w	r3, r3, #31
 8002c64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c68:	4618      	mov	r0, r3
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	080050d0 	.word	0x080050d0

08002c74 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b086      	sub	sp, #24
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002c80:	4b2a      	ldr	r3, [pc, #168]	; (8002d2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d003      	beq.n	8002c94 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002c8c:	f7ff f968 	bl	8001f60 <HAL_PWREx_GetVoltageRange>
 8002c90:	6178      	str	r0, [r7, #20]
 8002c92:	e014      	b.n	8002cbe <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002c94:	4b25      	ldr	r3, [pc, #148]	; (8002d2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c96:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c98:	4a24      	ldr	r2, [pc, #144]	; (8002d2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002c9a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c9e:	6593      	str	r3, [r2, #88]	; 0x58
 8002ca0:	4b22      	ldr	r3, [pc, #136]	; (8002d2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002ca2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ca4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca8:	60fb      	str	r3, [r7, #12]
 8002caa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002cac:	f7ff f958 	bl	8001f60 <HAL_PWREx_GetVoltageRange>
 8002cb0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002cb2:	4b1e      	ldr	r3, [pc, #120]	; (8002d2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002cb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cb6:	4a1d      	ldr	r2, [pc, #116]	; (8002d2c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002cb8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002cbc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002cbe:	697b      	ldr	r3, [r7, #20]
 8002cc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002cc4:	d10b      	bne.n	8002cde <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2b80      	cmp	r3, #128	; 0x80
 8002cca:	d919      	bls.n	8002d00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2ba0      	cmp	r3, #160	; 0xa0
 8002cd0:	d902      	bls.n	8002cd8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	613b      	str	r3, [r7, #16]
 8002cd6:	e013      	b.n	8002d00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002cd8:	2301      	movs	r3, #1
 8002cda:	613b      	str	r3, [r7, #16]
 8002cdc:	e010      	b.n	8002d00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	2b80      	cmp	r3, #128	; 0x80
 8002ce2:	d902      	bls.n	8002cea <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002ce4:	2303      	movs	r3, #3
 8002ce6:	613b      	str	r3, [r7, #16]
 8002ce8:	e00a      	b.n	8002d00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2b80      	cmp	r3, #128	; 0x80
 8002cee:	d102      	bne.n	8002cf6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002cf0:	2302      	movs	r3, #2
 8002cf2:	613b      	str	r3, [r7, #16]
 8002cf4:	e004      	b.n	8002d00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	2b70      	cmp	r3, #112	; 0x70
 8002cfa:	d101      	bne.n	8002d00 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002d00:	4b0b      	ldr	r3, [pc, #44]	; (8002d30 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	f023 0207 	bic.w	r2, r3, #7
 8002d08:	4909      	ldr	r1, [pc, #36]	; (8002d30 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002d10:	4b07      	ldr	r3, [pc, #28]	; (8002d30 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f003 0307 	and.w	r3, r3, #7
 8002d18:	693a      	ldr	r2, [r7, #16]
 8002d1a:	429a      	cmp	r2, r3
 8002d1c:	d001      	beq.n	8002d22 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e000      	b.n	8002d24 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002d22:	2300      	movs	r3, #0
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	3718      	adds	r7, #24
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	40021000 	.word	0x40021000
 8002d30:	40022000 	.word	0x40022000

08002d34 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b086      	sub	sp, #24
 8002d38:	af00      	add	r7, sp, #0
 8002d3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002d40:	2300      	movs	r3, #0
 8002d42:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	f000 809e 	beq.w	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d52:	2300      	movs	r3, #0
 8002d54:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002d56:	4b46      	ldr	r3, [pc, #280]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d101      	bne.n	8002d66 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002d62:	2301      	movs	r3, #1
 8002d64:	e000      	b.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8002d66:	2300      	movs	r3, #0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d00d      	beq.n	8002d88 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d6c:	4b40      	ldr	r3, [pc, #256]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d70:	4a3f      	ldr	r2, [pc, #252]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002d72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d76:	6593      	str	r3, [r2, #88]	; 0x58
 8002d78:	4b3d      	ldr	r3, [pc, #244]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002d7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d80:	60bb      	str	r3, [r7, #8]
 8002d82:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d84:	2301      	movs	r3, #1
 8002d86:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d88:	4b3a      	ldr	r3, [pc, #232]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	4a39      	ldr	r2, [pc, #228]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8002d8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d92:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d94:	f7fe fde6 	bl	8001964 <HAL_GetTick>
 8002d98:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002d9a:	e009      	b.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d9c:	f7fe fde2 	bl	8001964 <HAL_GetTick>
 8002da0:	4602      	mov	r2, r0
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	1ad3      	subs	r3, r2, r3
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d902      	bls.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8002daa:	2303      	movs	r3, #3
 8002dac:	74fb      	strb	r3, [r7, #19]
        break;
 8002dae:	e005      	b.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002db0:	4b30      	ldr	r3, [pc, #192]	; (8002e74 <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d0ef      	beq.n	8002d9c <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8002dbc:	7cfb      	ldrb	r3, [r7, #19]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d15a      	bne.n	8002e78 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002dc2:	4b2b      	ldr	r3, [pc, #172]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002dc4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002dcc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d01e      	beq.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dd8:	697a      	ldr	r2, [r7, #20]
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d019      	beq.n	8002e12 <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002dde:	4b24      	ldr	r3, [pc, #144]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002de0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002de4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002de8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002dea:	4b21      	ldr	r3, [pc, #132]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002df0:	4a1f      	ldr	r2, [pc, #124]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002df2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002df6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002dfa:	4b1d      	ldr	r3, [pc, #116]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e00:	4a1b      	ldr	r2, [pc, #108]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002e02:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e06:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002e0a:	4a19      	ldr	r2, [pc, #100]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	f003 0301 	and.w	r3, r3, #1
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d016      	beq.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e1c:	f7fe fda2 	bl	8001964 <HAL_GetTick>
 8002e20:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e22:	e00b      	b.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e24:	f7fe fd9e 	bl	8001964 <HAL_GetTick>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	1ad3      	subs	r3, r2, r3
 8002e2e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d902      	bls.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	74fb      	strb	r3, [r7, #19]
            break;
 8002e3a:	e006      	b.n	8002e4a <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e3c:	4b0c      	ldr	r3, [pc, #48]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e42:	f003 0302 	and.w	r3, r3, #2
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d0ec      	beq.n	8002e24 <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 8002e4a:	7cfb      	ldrb	r3, [r7, #19]
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d10b      	bne.n	8002e68 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002e50:	4b07      	ldr	r3, [pc, #28]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e56:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5e:	4904      	ldr	r1, [pc, #16]	; (8002e70 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002e60:	4313      	orrs	r3, r2
 8002e62:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002e66:	e009      	b.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002e68:	7cfb      	ldrb	r3, [r7, #19]
 8002e6a:	74bb      	strb	r3, [r7, #18]
 8002e6c:	e006      	b.n	8002e7c <HAL_RCCEx_PeriphCLKConfig+0x148>
 8002e6e:	bf00      	nop
 8002e70:	40021000 	.word	0x40021000
 8002e74:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e78:	7cfb      	ldrb	r3, [r7, #19]
 8002e7a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e7c:	7c7b      	ldrb	r3, [r7, #17]
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d105      	bne.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e82:	4b6e      	ldr	r3, [pc, #440]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002e84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e86:	4a6d      	ldr	r2, [pc, #436]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002e88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e8c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f003 0301 	and.w	r3, r3, #1
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d00a      	beq.n	8002eb0 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e9a:	4b68      	ldr	r3, [pc, #416]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ea0:	f023 0203 	bic.w	r2, r3, #3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	4964      	ldr	r1, [pc, #400]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0302 	and.w	r3, r3, #2
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d00a      	beq.n	8002ed2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002ebc:	4b5f      	ldr	r3, [pc, #380]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ec2:	f023 020c 	bic.w	r2, r3, #12
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	495c      	ldr	r1, [pc, #368]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002ecc:	4313      	orrs	r3, r2
 8002ece:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0304 	and.w	r3, r3, #4
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d00a      	beq.n	8002ef4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002ede:	4b57      	ldr	r3, [pc, #348]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ee4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	4953      	ldr	r1, [pc, #332]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0320 	and.w	r3, r3, #32
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d00a      	beq.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002f00:	4b4e      	ldr	r3, [pc, #312]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f06:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	691b      	ldr	r3, [r3, #16]
 8002f0e:	494b      	ldr	r1, [pc, #300]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d00a      	beq.n	8002f38 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002f22:	4b46      	ldr	r3, [pc, #280]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f28:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a1b      	ldr	r3, [r3, #32]
 8002f30:	4942      	ldr	r1, [pc, #264]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002f32:	4313      	orrs	r3, r2
 8002f34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d00a      	beq.n	8002f5a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002f44:	4b3d      	ldr	r3, [pc, #244]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002f46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f4a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f52:	493a      	ldr	r1, [pc, #232]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002f54:	4313      	orrs	r3, r2
 8002f56:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d00a      	beq.n	8002f7c <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002f66:	4b35      	ldr	r3, [pc, #212]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002f68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f6c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	695b      	ldr	r3, [r3, #20]
 8002f74:	4931      	ldr	r1, [pc, #196]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002f76:	4313      	orrs	r3, r2
 8002f78:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d00a      	beq.n	8002f9e <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002f88:	4b2c      	ldr	r3, [pc, #176]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f8e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	699b      	ldr	r3, [r3, #24]
 8002f96:	4929      	ldr	r1, [pc, #164]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d00a      	beq.n	8002fc0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002faa:	4b24      	ldr	r3, [pc, #144]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002fac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fb0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	69db      	ldr	r3, [r3, #28]
 8002fb8:	4920      	ldr	r1, [pc, #128]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d015      	beq.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002fcc:	4b1b      	ldr	r3, [pc, #108]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002fce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002fd2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fda:	4918      	ldr	r1, [pc, #96]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fe6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002fea:	d105      	bne.n	8002ff8 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002fec:	4b13      	ldr	r3, [pc, #76]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002fee:	68db      	ldr	r3, [r3, #12]
 8002ff0:	4a12      	ldr	r2, [pc, #72]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002ff2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ff6:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003000:	2b00      	cmp	r3, #0
 8003002:	d015      	beq.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003004:	4b0d      	ldr	r3, [pc, #52]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003006:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800300a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003012:	490a      	ldr	r1, [pc, #40]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003014:	4313      	orrs	r3, r2
 8003016:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800301e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003022:	d105      	bne.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003024:	4b05      	ldr	r3, [pc, #20]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	4a04      	ldr	r2, [pc, #16]	; (800303c <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800302a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800302e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003030:	7cbb      	ldrb	r3, [r7, #18]
}
 8003032:	4618      	mov	r0, r3
 8003034:	3718      	adds	r7, #24
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	40021000 	.word	0x40021000

08003040 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d101      	bne.n	8003052 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e095      	b.n	800317e <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003056:	2b00      	cmp	r3, #0
 8003058:	d108      	bne.n	800306c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003062:	d009      	beq.n	8003078 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2200      	movs	r2, #0
 8003068:	61da      	str	r2, [r3, #28]
 800306a:	e005      	b.n	8003078 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2200      	movs	r2, #0
 8003076:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	2200      	movs	r2, #0
 800307c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003084:	b2db      	uxtb	r3, r3
 8003086:	2b00      	cmp	r3, #0
 8003088:	d106      	bne.n	8003098 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	2200      	movs	r2, #0
 800308e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	f7fe fac0 	bl	8001618 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	2202      	movs	r2, #2
 800309c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80030ae:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	68db      	ldr	r3, [r3, #12]
 80030b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80030b8:	d902      	bls.n	80030c0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80030ba:	2300      	movs	r3, #0
 80030bc:	60fb      	str	r3, [r7, #12]
 80030be:	e002      	b.n	80030c6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80030c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80030c4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	68db      	ldr	r3, [r3, #12]
 80030ca:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80030ce:	d007      	beq.n	80030e0 <HAL_SPI_Init+0xa0>
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80030d8:	d002      	beq.n	80030e0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2200      	movs	r2, #0
 80030de:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80030f0:	431a      	orrs	r2, r3
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	691b      	ldr	r3, [r3, #16]
 80030f6:	f003 0302 	and.w	r3, r3, #2
 80030fa:	431a      	orrs	r2, r3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	695b      	ldr	r3, [r3, #20]
 8003100:	f003 0301 	and.w	r3, r3, #1
 8003104:	431a      	orrs	r2, r3
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	699b      	ldr	r3, [r3, #24]
 800310a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800310e:	431a      	orrs	r2, r3
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	69db      	ldr	r3, [r3, #28]
 8003114:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003118:	431a      	orrs	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a1b      	ldr	r3, [r3, #32]
 800311e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003122:	ea42 0103 	orr.w	r1, r2, r3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800312a:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	430a      	orrs	r2, r1
 8003134:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	699b      	ldr	r3, [r3, #24]
 800313a:	0c1b      	lsrs	r3, r3, #16
 800313c:	f003 0204 	and.w	r2, r3, #4
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003144:	f003 0310 	and.w	r3, r3, #16
 8003148:	431a      	orrs	r2, r3
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800314e:	f003 0308 	and.w	r3, r3, #8
 8003152:	431a      	orrs	r2, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	68db      	ldr	r3, [r3, #12]
 8003158:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800315c:	ea42 0103 	orr.w	r1, r2, r3
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	430a      	orrs	r2, r1
 800316c:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3710      	adds	r7, #16
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b08a      	sub	sp, #40	; 0x28
 800318a:	af00      	add	r7, sp, #0
 800318c:	60f8      	str	r0, [r7, #12]
 800318e:	60b9      	str	r1, [r7, #8]
 8003190:	607a      	str	r2, [r7, #4]
 8003192:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003194:	2301      	movs	r3, #1
 8003196:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003198:	2300      	movs	r3, #0
 800319a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d101      	bne.n	80031ac <HAL_SPI_TransmitReceive+0x26>
 80031a8:	2302      	movs	r3, #2
 80031aa:	e20a      	b.n	80035c2 <HAL_SPI_TransmitReceive+0x43c>
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2201      	movs	r2, #1
 80031b0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80031b4:	f7fe fbd6 	bl	8001964 <HAL_GetTick>
 80031b8:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80031c0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80031c8:	887b      	ldrh	r3, [r7, #2]
 80031ca:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80031cc:	887b      	ldrh	r3, [r7, #2]
 80031ce:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80031d0:	7efb      	ldrb	r3, [r7, #27]
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d00e      	beq.n	80031f4 <HAL_SPI_TransmitReceive+0x6e>
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80031dc:	d106      	bne.n	80031ec <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d102      	bne.n	80031ec <HAL_SPI_TransmitReceive+0x66>
 80031e6:	7efb      	ldrb	r3, [r7, #27]
 80031e8:	2b04      	cmp	r3, #4
 80031ea:	d003      	beq.n	80031f4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80031ec:	2302      	movs	r3, #2
 80031ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80031f2:	e1e0      	b.n	80035b6 <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80031f4:	68bb      	ldr	r3, [r7, #8]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d005      	beq.n	8003206 <HAL_SPI_TransmitReceive+0x80>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d002      	beq.n	8003206 <HAL_SPI_TransmitReceive+0x80>
 8003200:	887b      	ldrh	r3, [r7, #2]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d103      	bne.n	800320e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800320c:	e1d3      	b.n	80035b6 <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003214:	b2db      	uxtb	r3, r3
 8003216:	2b04      	cmp	r3, #4
 8003218:	d003      	beq.n	8003222 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	2205      	movs	r2, #5
 800321e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2200      	movs	r2, #0
 8003226:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	887a      	ldrh	r2, [r7, #2]
 8003232:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	887a      	ldrh	r2, [r7, #2]
 800323a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	68ba      	ldr	r2, [r7, #8]
 8003242:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	887a      	ldrh	r2, [r7, #2]
 8003248:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	887a      	ldrh	r2, [r7, #2]
 800324e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2200      	movs	r2, #0
 8003254:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2200      	movs	r2, #0
 800325a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	68db      	ldr	r3, [r3, #12]
 8003260:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003264:	d802      	bhi.n	800326c <HAL_SPI_TransmitReceive+0xe6>
 8003266:	8a3b      	ldrh	r3, [r7, #16]
 8003268:	2b01      	cmp	r3, #1
 800326a:	d908      	bls.n	800327e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	685a      	ldr	r2, [r3, #4]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800327a:	605a      	str	r2, [r3, #4]
 800327c:	e007      	b.n	800328e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	685a      	ldr	r2, [r3, #4]
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800328c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003298:	2b40      	cmp	r3, #64	; 0x40
 800329a:	d007      	beq.n	80032ac <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681a      	ldr	r2, [r3, #0]
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80032aa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80032b4:	f240 8081 	bls.w	80033ba <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d002      	beq.n	80032c6 <HAL_SPI_TransmitReceive+0x140>
 80032c0:	8a7b      	ldrh	r3, [r7, #18]
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d16d      	bne.n	80033a2 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032ca:	881a      	ldrh	r2, [r3, #0]
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032d6:	1c9a      	adds	r2, r3, #2
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032e0:	b29b      	uxth	r3, r3
 80032e2:	3b01      	subs	r3, #1
 80032e4:	b29a      	uxth	r2, r3
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80032ea:	e05a      	b.n	80033a2 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	689b      	ldr	r3, [r3, #8]
 80032f2:	f003 0302 	and.w	r3, r3, #2
 80032f6:	2b02      	cmp	r3, #2
 80032f8:	d11b      	bne.n	8003332 <HAL_SPI_TransmitReceive+0x1ac>
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032fe:	b29b      	uxth	r3, r3
 8003300:	2b00      	cmp	r3, #0
 8003302:	d016      	beq.n	8003332 <HAL_SPI_TransmitReceive+0x1ac>
 8003304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003306:	2b01      	cmp	r3, #1
 8003308:	d113      	bne.n	8003332 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800330e:	881a      	ldrh	r2, [r3, #0]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800331a:	1c9a      	adds	r2, r3, #2
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003324:	b29b      	uxth	r3, r3
 8003326:	3b01      	subs	r3, #1
 8003328:	b29a      	uxth	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800332e:	2300      	movs	r3, #0
 8003330:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f003 0301 	and.w	r3, r3, #1
 800333c:	2b01      	cmp	r3, #1
 800333e:	d11c      	bne.n	800337a <HAL_SPI_TransmitReceive+0x1f4>
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003346:	b29b      	uxth	r3, r3
 8003348:	2b00      	cmp	r3, #0
 800334a:	d016      	beq.n	800337a <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	68da      	ldr	r2, [r3, #12]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003356:	b292      	uxth	r2, r2
 8003358:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335e:	1c9a      	adds	r2, r3, #2
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800336a:	b29b      	uxth	r3, r3
 800336c:	3b01      	subs	r3, #1
 800336e:	b29a      	uxth	r2, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003376:	2301      	movs	r3, #1
 8003378:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800337a:	f7fe faf3 	bl	8001964 <HAL_GetTick>
 800337e:	4602      	mov	r2, r0
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	1ad3      	subs	r3, r2, r3
 8003384:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003386:	429a      	cmp	r2, r3
 8003388:	d80b      	bhi.n	80033a2 <HAL_SPI_TransmitReceive+0x21c>
 800338a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800338c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003390:	d007      	beq.n	80033a2 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	2201      	movs	r2, #1
 800339c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 80033a0:	e109      	b.n	80035b6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d19f      	bne.n	80032ec <HAL_SPI_TransmitReceive+0x166>
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d199      	bne.n	80032ec <HAL_SPI_TransmitReceive+0x166>
 80033b8:	e0e3      	b.n	8003582 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d003      	beq.n	80033ca <HAL_SPI_TransmitReceive+0x244>
 80033c2:	8a7b      	ldrh	r3, [r7, #18]
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	f040 80cf 	bne.w	8003568 <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	2b01      	cmp	r3, #1
 80033d2:	d912      	bls.n	80033fa <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033d8:	881a      	ldrh	r2, [r3, #0]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033e4:	1c9a      	adds	r2, r3, #2
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80033ee:	b29b      	uxth	r3, r3
 80033f0:	3b02      	subs	r3, #2
 80033f2:	b29a      	uxth	r2, r3
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80033f8:	e0b6      	b.n	8003568 <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	330c      	adds	r3, #12
 8003404:	7812      	ldrb	r2, [r2, #0]
 8003406:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800340c:	1c5a      	adds	r2, r3, #1
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003416:	b29b      	uxth	r3, r3
 8003418:	3b01      	subs	r3, #1
 800341a:	b29a      	uxth	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003420:	e0a2      	b.n	8003568 <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	f003 0302 	and.w	r3, r3, #2
 800342c:	2b02      	cmp	r3, #2
 800342e:	d134      	bne.n	800349a <HAL_SPI_TransmitReceive+0x314>
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003434:	b29b      	uxth	r3, r3
 8003436:	2b00      	cmp	r3, #0
 8003438:	d02f      	beq.n	800349a <HAL_SPI_TransmitReceive+0x314>
 800343a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800343c:	2b01      	cmp	r3, #1
 800343e:	d12c      	bne.n	800349a <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003444:	b29b      	uxth	r3, r3
 8003446:	2b01      	cmp	r3, #1
 8003448:	d912      	bls.n	8003470 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800344e:	881a      	ldrh	r2, [r3, #0]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800345a:	1c9a      	adds	r2, r3, #2
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003464:	b29b      	uxth	r3, r3
 8003466:	3b02      	subs	r3, #2
 8003468:	b29a      	uxth	r2, r3
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800346e:	e012      	b.n	8003496 <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	330c      	adds	r3, #12
 800347a:	7812      	ldrb	r2, [r2, #0]
 800347c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003482:	1c5a      	adds	r2, r3, #1
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800348c:	b29b      	uxth	r3, r3
 800348e:	3b01      	subs	r3, #1
 8003490:	b29a      	uxth	r2, r3
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003496:	2300      	movs	r3, #0
 8003498:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	689b      	ldr	r3, [r3, #8]
 80034a0:	f003 0301 	and.w	r3, r3, #1
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d148      	bne.n	800353a <HAL_SPI_TransmitReceive+0x3b4>
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d042      	beq.n	800353a <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	2b01      	cmp	r3, #1
 80034be:	d923      	bls.n	8003508 <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68da      	ldr	r2, [r3, #12]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ca:	b292      	uxth	r2, r2
 80034cc:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d2:	1c9a      	adds	r2, r3, #2
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80034de:	b29b      	uxth	r3, r3
 80034e0:	3b02      	subs	r3, #2
 80034e2:	b29a      	uxth	r2, r3
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80034f0:	b29b      	uxth	r3, r3
 80034f2:	2b01      	cmp	r3, #1
 80034f4:	d81f      	bhi.n	8003536 <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	685a      	ldr	r2, [r3, #4]
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003504:	605a      	str	r2, [r3, #4]
 8003506:	e016      	b.n	8003536 <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f103 020c 	add.w	r2, r3, #12
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003514:	7812      	ldrb	r2, [r2, #0]
 8003516:	b2d2      	uxtb	r2, r2
 8003518:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351e:	1c5a      	adds	r2, r3, #1
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800352a:	b29b      	uxth	r3, r3
 800352c:	3b01      	subs	r3, #1
 800352e:	b29a      	uxth	r2, r3
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003536:	2301      	movs	r3, #1
 8003538:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800353a:	f7fe fa13 	bl	8001964 <HAL_GetTick>
 800353e:	4602      	mov	r2, r0
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	1ad3      	subs	r3, r2, r3
 8003544:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003546:	429a      	cmp	r2, r3
 8003548:	d803      	bhi.n	8003552 <HAL_SPI_TransmitReceive+0x3cc>
 800354a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800354c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003550:	d102      	bne.n	8003558 <HAL_SPI_TransmitReceive+0x3d2>
 8003552:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003554:	2b00      	cmp	r3, #0
 8003556:	d107      	bne.n	8003568 <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 8003558:	2303      	movs	r3, #3
 800355a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2201      	movs	r2, #1
 8003562:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8003566:	e026      	b.n	80035b6 <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800356c:	b29b      	uxth	r3, r3
 800356e:	2b00      	cmp	r3, #0
 8003570:	f47f af57 	bne.w	8003422 <HAL_SPI_TransmitReceive+0x29c>
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800357a:	b29b      	uxth	r3, r3
 800357c:	2b00      	cmp	r3, #0
 800357e:	f47f af50 	bne.w	8003422 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003582:	69fa      	ldr	r2, [r7, #28]
 8003584:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003586:	68f8      	ldr	r0, [r7, #12]
 8003588:	f000 f93e 	bl	8003808 <SPI_EndRxTxTransaction>
 800358c:	4603      	mov	r3, r0
 800358e:	2b00      	cmp	r3, #0
 8003590:	d005      	beq.n	800359e <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 8003592:	2301      	movs	r3, #1
 8003594:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2220      	movs	r2, #32
 800359c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d003      	beq.n	80035ae <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80035ac:	e003      	b.n	80035b6 <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2201      	movs	r2, #1
 80035b2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	2200      	movs	r2, #0
 80035ba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80035be:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 80035c2:	4618      	mov	r0, r3
 80035c4:	3728      	adds	r7, #40	; 0x28
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
	...

080035cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b088      	sub	sp, #32
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	60f8      	str	r0, [r7, #12]
 80035d4:	60b9      	str	r1, [r7, #8]
 80035d6:	603b      	str	r3, [r7, #0]
 80035d8:	4613      	mov	r3, r2
 80035da:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80035dc:	f7fe f9c2 	bl	8001964 <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035e4:	1a9b      	subs	r3, r3, r2
 80035e6:	683a      	ldr	r2, [r7, #0]
 80035e8:	4413      	add	r3, r2
 80035ea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80035ec:	f7fe f9ba 	bl	8001964 <HAL_GetTick>
 80035f0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80035f2:	4b39      	ldr	r3, [pc, #228]	; (80036d8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	015b      	lsls	r3, r3, #5
 80035f8:	0d1b      	lsrs	r3, r3, #20
 80035fa:	69fa      	ldr	r2, [r7, #28]
 80035fc:	fb02 f303 	mul.w	r3, r2, r3
 8003600:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003602:	e054      	b.n	80036ae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800360a:	d050      	beq.n	80036ae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800360c:	f7fe f9aa 	bl	8001964 <HAL_GetTick>
 8003610:	4602      	mov	r2, r0
 8003612:	69bb      	ldr	r3, [r7, #24]
 8003614:	1ad3      	subs	r3, r2, r3
 8003616:	69fa      	ldr	r2, [r7, #28]
 8003618:	429a      	cmp	r2, r3
 800361a:	d902      	bls.n	8003622 <SPI_WaitFlagStateUntilTimeout+0x56>
 800361c:	69fb      	ldr	r3, [r7, #28]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d13d      	bne.n	800369e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	685a      	ldr	r2, [r3, #4]
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003630:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800363a:	d111      	bne.n	8003660 <SPI_WaitFlagStateUntilTimeout+0x94>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003644:	d004      	beq.n	8003650 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	689b      	ldr	r3, [r3, #8]
 800364a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800364e:	d107      	bne.n	8003660 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800365e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003664:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003668:	d10f      	bne.n	800368a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	681a      	ldr	r2, [r3, #0]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003678:	601a      	str	r2, [r3, #0]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	681a      	ldr	r2, [r3, #0]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003688:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2201      	movs	r2, #1
 800368e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	2200      	movs	r2, #0
 8003696:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800369a:	2303      	movs	r3, #3
 800369c:	e017      	b.n	80036ce <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d101      	bne.n	80036a8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80036a4:	2300      	movs	r3, #0
 80036a6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	3b01      	subs	r3, #1
 80036ac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	689a      	ldr	r2, [r3, #8]
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	4013      	ands	r3, r2
 80036b8:	68ba      	ldr	r2, [r7, #8]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	bf0c      	ite	eq
 80036be:	2301      	moveq	r3, #1
 80036c0:	2300      	movne	r3, #0
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	461a      	mov	r2, r3
 80036c6:	79fb      	ldrb	r3, [r7, #7]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d19b      	bne.n	8003604 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80036cc:	2300      	movs	r3, #0
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3720      	adds	r7, #32
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
 80036d6:	bf00      	nop
 80036d8:	20000000 	.word	0x20000000

080036dc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80036dc:	b580      	push	{r7, lr}
 80036de:	b08a      	sub	sp, #40	; 0x28
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	607a      	str	r2, [r7, #4]
 80036e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80036ea:	2300      	movs	r3, #0
 80036ec:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80036ee:	f7fe f939 	bl	8001964 <HAL_GetTick>
 80036f2:	4602      	mov	r2, r0
 80036f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f6:	1a9b      	subs	r3, r3, r2
 80036f8:	683a      	ldr	r2, [r7, #0]
 80036fa:	4413      	add	r3, r2
 80036fc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80036fe:	f7fe f931 	bl	8001964 <HAL_GetTick>
 8003702:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	330c      	adds	r3, #12
 800370a:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800370c:	4b3d      	ldr	r3, [pc, #244]	; (8003804 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800370e:	681a      	ldr	r2, [r3, #0]
 8003710:	4613      	mov	r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	4413      	add	r3, r2
 8003716:	00da      	lsls	r2, r3, #3
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	0d1b      	lsrs	r3, r3, #20
 800371c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800371e:	fb02 f303 	mul.w	r3, r2, r3
 8003722:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003724:	e060      	b.n	80037e8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800372c:	d107      	bne.n	800373e <SPI_WaitFifoStateUntilTimeout+0x62>
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2b00      	cmp	r3, #0
 8003732:	d104      	bne.n	800373e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003734:	69fb      	ldr	r3, [r7, #28]
 8003736:	781b      	ldrb	r3, [r3, #0]
 8003738:	b2db      	uxtb	r3, r3
 800373a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800373c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003744:	d050      	beq.n	80037e8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003746:	f7fe f90d 	bl	8001964 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	6a3b      	ldr	r3, [r7, #32]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003752:	429a      	cmp	r2, r3
 8003754:	d902      	bls.n	800375c <SPI_WaitFifoStateUntilTimeout+0x80>
 8003756:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003758:	2b00      	cmp	r3, #0
 800375a:	d13d      	bne.n	80037d8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	685a      	ldr	r2, [r3, #4]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800376a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003774:	d111      	bne.n	800379a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800377e:	d004      	beq.n	800378a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003788:	d107      	bne.n	800379a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003798:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800379e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037a2:	d10f      	bne.n	80037c4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80037b2:	601a      	str	r2, [r3, #0]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	681a      	ldr	r2, [r3, #0]
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80037c2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	2201      	movs	r2, #1
 80037c8:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2200      	movs	r2, #0
 80037d0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80037d4:	2303      	movs	r3, #3
 80037d6:	e010      	b.n	80037fa <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80037d8:	69bb      	ldr	r3, [r7, #24]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d101      	bne.n	80037e2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80037de:	2300      	movs	r3, #0
 80037e0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	3b01      	subs	r3, #1
 80037e6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	689a      	ldr	r2, [r3, #8]
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	4013      	ands	r3, r2
 80037f2:	687a      	ldr	r2, [r7, #4]
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d196      	bne.n	8003726 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3728      	adds	r7, #40	; 0x28
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	20000000 	.word	0x20000000

08003808 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003808:	b580      	push	{r7, lr}
 800380a:	b086      	sub	sp, #24
 800380c:	af02      	add	r7, sp, #8
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	9300      	str	r3, [sp, #0]
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	2200      	movs	r2, #0
 800381c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003820:	68f8      	ldr	r0, [r7, #12]
 8003822:	f7ff ff5b 	bl	80036dc <SPI_WaitFifoStateUntilTimeout>
 8003826:	4603      	mov	r3, r0
 8003828:	2b00      	cmp	r3, #0
 800382a:	d007      	beq.n	800383c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003830:	f043 0220 	orr.w	r2, r3, #32
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003838:	2303      	movs	r3, #3
 800383a:	e027      	b.n	800388c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	9300      	str	r3, [sp, #0]
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	2200      	movs	r2, #0
 8003844:	2180      	movs	r1, #128	; 0x80
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f7ff fec0 	bl	80035cc <SPI_WaitFlagStateUntilTimeout>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d007      	beq.n	8003862 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003856:	f043 0220 	orr.w	r2, r3, #32
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e014      	b.n	800388c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	9300      	str	r3, [sp, #0]
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	2200      	movs	r2, #0
 800386a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800386e:	68f8      	ldr	r0, [r7, #12]
 8003870:	f7ff ff34 	bl	80036dc <SPI_WaitFifoStateUntilTimeout>
 8003874:	4603      	mov	r3, r0
 8003876:	2b00      	cmp	r3, #0
 8003878:	d007      	beq.n	800388a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800387e:	f043 0220 	orr.w	r2, r3, #32
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003886:	2303      	movs	r3, #3
 8003888:	e000      	b.n	800388c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800388a:	2300      	movs	r3, #0
}
 800388c:	4618      	mov	r0, r3
 800388e:	3710      	adds	r7, #16
 8003890:	46bd      	mov	sp, r7
 8003892:	bd80      	pop	{r7, pc}

08003894 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b082      	sub	sp, #8
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d101      	bne.n	80038a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e040      	b.n	8003928 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d106      	bne.n	80038bc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80038b6:	6878      	ldr	r0, [r7, #4]
 80038b8:	f7fd fef0 	bl	800169c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2224      	movs	r2, #36	; 0x24
 80038c0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f022 0201 	bic.w	r2, r2, #1
 80038d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d002      	beq.n	80038e0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f000 fb0c 	bl	8003ef8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80038e0:	6878      	ldr	r0, [r7, #4]
 80038e2:	f000 f8af 	bl	8003a44 <UART_SetConfig>
 80038e6:	4603      	mov	r3, r0
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d101      	bne.n	80038f0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e01b      	b.n	8003928 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	685a      	ldr	r2, [r3, #4]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80038fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	689a      	ldr	r2, [r3, #8]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800390e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f042 0201 	orr.w	r2, r2, #1
 800391e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	f000 fb8b 	bl	800403c <UART_CheckIdleState>
 8003926:	4603      	mov	r3, r0
}
 8003928:	4618      	mov	r0, r3
 800392a:	3708      	adds	r7, #8
 800392c:	46bd      	mov	sp, r7
 800392e:	bd80      	pop	{r7, pc}

08003930 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b08a      	sub	sp, #40	; 0x28
 8003934:	af02      	add	r7, sp, #8
 8003936:	60f8      	str	r0, [r7, #12]
 8003938:	60b9      	str	r1, [r7, #8]
 800393a:	603b      	str	r3, [r7, #0]
 800393c:	4613      	mov	r3, r2
 800393e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003944:	2b20      	cmp	r3, #32
 8003946:	d178      	bne.n	8003a3a <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d002      	beq.n	8003954 <HAL_UART_Transmit+0x24>
 800394e:	88fb      	ldrh	r3, [r7, #6]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d101      	bne.n	8003958 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e071      	b.n	8003a3c <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2200      	movs	r2, #0
 800395c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2221      	movs	r2, #33	; 0x21
 8003964:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003966:	f7fd fffd 	bl	8001964 <HAL_GetTick>
 800396a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	88fa      	ldrh	r2, [r7, #6]
 8003970:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	88fa      	ldrh	r2, [r7, #6]
 8003978:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003984:	d108      	bne.n	8003998 <HAL_UART_Transmit+0x68>
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	691b      	ldr	r3, [r3, #16]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d104      	bne.n	8003998 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800398e:	2300      	movs	r3, #0
 8003990:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	61bb      	str	r3, [r7, #24]
 8003996:	e003      	b.n	80039a0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800399c:	2300      	movs	r3, #0
 800399e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80039a0:	e030      	b.n	8003a04 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	9300      	str	r3, [sp, #0]
 80039a6:	697b      	ldr	r3, [r7, #20]
 80039a8:	2200      	movs	r2, #0
 80039aa:	2180      	movs	r1, #128	; 0x80
 80039ac:	68f8      	ldr	r0, [r7, #12]
 80039ae:	f000 fbed 	bl	800418c <UART_WaitOnFlagUntilTimeout>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d004      	beq.n	80039c2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	2220      	movs	r2, #32
 80039bc:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e03c      	b.n	8003a3c <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 80039c2:	69fb      	ldr	r3, [r7, #28]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d10b      	bne.n	80039e0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80039c8:	69bb      	ldr	r3, [r7, #24]
 80039ca:	881a      	ldrh	r2, [r3, #0]
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039d4:	b292      	uxth	r2, r2
 80039d6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80039d8:	69bb      	ldr	r3, [r7, #24]
 80039da:	3302      	adds	r3, #2
 80039dc:	61bb      	str	r3, [r7, #24]
 80039de:	e008      	b.n	80039f2 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	781a      	ldrb	r2, [r3, #0]
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	b292      	uxth	r2, r2
 80039ea:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	3301      	adds	r3, #1
 80039f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80039f8:	b29b      	uxth	r3, r3
 80039fa:	3b01      	subs	r3, #1
 80039fc:	b29a      	uxth	r2, r3
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d1c8      	bne.n	80039a2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	9300      	str	r3, [sp, #0]
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	2200      	movs	r2, #0
 8003a18:	2140      	movs	r1, #64	; 0x40
 8003a1a:	68f8      	ldr	r0, [r7, #12]
 8003a1c:	f000 fbb6 	bl	800418c <UART_WaitOnFlagUntilTimeout>
 8003a20:	4603      	mov	r3, r0
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d004      	beq.n	8003a30 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2220      	movs	r2, #32
 8003a2a:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003a2c:	2303      	movs	r3, #3
 8003a2e:	e005      	b.n	8003a3c <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2220      	movs	r2, #32
 8003a34:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003a36:	2300      	movs	r3, #0
 8003a38:	e000      	b.n	8003a3c <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8003a3a:	2302      	movs	r3, #2
  }
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3720      	adds	r7, #32
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a48:	b08a      	sub	sp, #40	; 0x28
 8003a4a:	af00      	add	r7, sp, #0
 8003a4c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	689a      	ldr	r2, [r3, #8]
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	691b      	ldr	r3, [r3, #16]
 8003a5c:	431a      	orrs	r2, r3
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	695b      	ldr	r3, [r3, #20]
 8003a62:	431a      	orrs	r2, r3
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	69db      	ldr	r3, [r3, #28]
 8003a68:	4313      	orrs	r3, r2
 8003a6a:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	4b9e      	ldr	r3, [pc, #632]	; (8003cec <UART_SetConfig+0x2a8>)
 8003a74:	4013      	ands	r3, r2
 8003a76:	68fa      	ldr	r2, [r7, #12]
 8003a78:	6812      	ldr	r2, [r2, #0]
 8003a7a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003a7c:	430b      	orrs	r3, r1
 8003a7e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	68da      	ldr	r2, [r3, #12]
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	430a      	orrs	r2, r1
 8003a94:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	699b      	ldr	r3, [r3, #24]
 8003a9a:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a93      	ldr	r2, [pc, #588]	; (8003cf0 <UART_SetConfig+0x2ac>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d004      	beq.n	8003ab0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	6a1b      	ldr	r3, [r3, #32]
 8003aaa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003aac:	4313      	orrs	r3, r2
 8003aae:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	689b      	ldr	r3, [r3, #8]
 8003ab6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ac0:	430a      	orrs	r2, r1
 8003ac2:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4a8a      	ldr	r2, [pc, #552]	; (8003cf4 <UART_SetConfig+0x2b0>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d126      	bne.n	8003b1c <UART_SetConfig+0xd8>
 8003ace:	4b8a      	ldr	r3, [pc, #552]	; (8003cf8 <UART_SetConfig+0x2b4>)
 8003ad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ad4:	f003 0303 	and.w	r3, r3, #3
 8003ad8:	2b03      	cmp	r3, #3
 8003ada:	d81b      	bhi.n	8003b14 <UART_SetConfig+0xd0>
 8003adc:	a201      	add	r2, pc, #4	; (adr r2, 8003ae4 <UART_SetConfig+0xa0>)
 8003ade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ae2:	bf00      	nop
 8003ae4:	08003af5 	.word	0x08003af5
 8003ae8:	08003b05 	.word	0x08003b05
 8003aec:	08003afd 	.word	0x08003afd
 8003af0:	08003b0d 	.word	0x08003b0d
 8003af4:	2301      	movs	r3, #1
 8003af6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003afa:	e0ab      	b.n	8003c54 <UART_SetConfig+0x210>
 8003afc:	2302      	movs	r3, #2
 8003afe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b02:	e0a7      	b.n	8003c54 <UART_SetConfig+0x210>
 8003b04:	2304      	movs	r3, #4
 8003b06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b0a:	e0a3      	b.n	8003c54 <UART_SetConfig+0x210>
 8003b0c:	2308      	movs	r3, #8
 8003b0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b12:	e09f      	b.n	8003c54 <UART_SetConfig+0x210>
 8003b14:	2310      	movs	r3, #16
 8003b16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b1a:	e09b      	b.n	8003c54 <UART_SetConfig+0x210>
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a76      	ldr	r2, [pc, #472]	; (8003cfc <UART_SetConfig+0x2b8>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d138      	bne.n	8003b98 <UART_SetConfig+0x154>
 8003b26:	4b74      	ldr	r3, [pc, #464]	; (8003cf8 <UART_SetConfig+0x2b4>)
 8003b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b2c:	f003 030c 	and.w	r3, r3, #12
 8003b30:	2b0c      	cmp	r3, #12
 8003b32:	d82d      	bhi.n	8003b90 <UART_SetConfig+0x14c>
 8003b34:	a201      	add	r2, pc, #4	; (adr r2, 8003b3c <UART_SetConfig+0xf8>)
 8003b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b3a:	bf00      	nop
 8003b3c:	08003b71 	.word	0x08003b71
 8003b40:	08003b91 	.word	0x08003b91
 8003b44:	08003b91 	.word	0x08003b91
 8003b48:	08003b91 	.word	0x08003b91
 8003b4c:	08003b81 	.word	0x08003b81
 8003b50:	08003b91 	.word	0x08003b91
 8003b54:	08003b91 	.word	0x08003b91
 8003b58:	08003b91 	.word	0x08003b91
 8003b5c:	08003b79 	.word	0x08003b79
 8003b60:	08003b91 	.word	0x08003b91
 8003b64:	08003b91 	.word	0x08003b91
 8003b68:	08003b91 	.word	0x08003b91
 8003b6c:	08003b89 	.word	0x08003b89
 8003b70:	2300      	movs	r3, #0
 8003b72:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b76:	e06d      	b.n	8003c54 <UART_SetConfig+0x210>
 8003b78:	2302      	movs	r3, #2
 8003b7a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b7e:	e069      	b.n	8003c54 <UART_SetConfig+0x210>
 8003b80:	2304      	movs	r3, #4
 8003b82:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b86:	e065      	b.n	8003c54 <UART_SetConfig+0x210>
 8003b88:	2308      	movs	r3, #8
 8003b8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b8e:	e061      	b.n	8003c54 <UART_SetConfig+0x210>
 8003b90:	2310      	movs	r3, #16
 8003b92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003b96:	e05d      	b.n	8003c54 <UART_SetConfig+0x210>
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a58      	ldr	r2, [pc, #352]	; (8003d00 <UART_SetConfig+0x2bc>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d125      	bne.n	8003bee <UART_SetConfig+0x1aa>
 8003ba2:	4b55      	ldr	r3, [pc, #340]	; (8003cf8 <UART_SetConfig+0x2b4>)
 8003ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ba8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003bac:	2b30      	cmp	r3, #48	; 0x30
 8003bae:	d016      	beq.n	8003bde <UART_SetConfig+0x19a>
 8003bb0:	2b30      	cmp	r3, #48	; 0x30
 8003bb2:	d818      	bhi.n	8003be6 <UART_SetConfig+0x1a2>
 8003bb4:	2b20      	cmp	r3, #32
 8003bb6:	d00a      	beq.n	8003bce <UART_SetConfig+0x18a>
 8003bb8:	2b20      	cmp	r3, #32
 8003bba:	d814      	bhi.n	8003be6 <UART_SetConfig+0x1a2>
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d002      	beq.n	8003bc6 <UART_SetConfig+0x182>
 8003bc0:	2b10      	cmp	r3, #16
 8003bc2:	d008      	beq.n	8003bd6 <UART_SetConfig+0x192>
 8003bc4:	e00f      	b.n	8003be6 <UART_SetConfig+0x1a2>
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003bcc:	e042      	b.n	8003c54 <UART_SetConfig+0x210>
 8003bce:	2302      	movs	r3, #2
 8003bd0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003bd4:	e03e      	b.n	8003c54 <UART_SetConfig+0x210>
 8003bd6:	2304      	movs	r3, #4
 8003bd8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003bdc:	e03a      	b.n	8003c54 <UART_SetConfig+0x210>
 8003bde:	2308      	movs	r3, #8
 8003be0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003be4:	e036      	b.n	8003c54 <UART_SetConfig+0x210>
 8003be6:	2310      	movs	r3, #16
 8003be8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003bec:	e032      	b.n	8003c54 <UART_SetConfig+0x210>
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	4a3f      	ldr	r2, [pc, #252]	; (8003cf0 <UART_SetConfig+0x2ac>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d12a      	bne.n	8003c4e <UART_SetConfig+0x20a>
 8003bf8:	4b3f      	ldr	r3, [pc, #252]	; (8003cf8 <UART_SetConfig+0x2b4>)
 8003bfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bfe:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003c02:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003c06:	d01a      	beq.n	8003c3e <UART_SetConfig+0x1fa>
 8003c08:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003c0c:	d81b      	bhi.n	8003c46 <UART_SetConfig+0x202>
 8003c0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c12:	d00c      	beq.n	8003c2e <UART_SetConfig+0x1ea>
 8003c14:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003c18:	d815      	bhi.n	8003c46 <UART_SetConfig+0x202>
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d003      	beq.n	8003c26 <UART_SetConfig+0x1e2>
 8003c1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c22:	d008      	beq.n	8003c36 <UART_SetConfig+0x1f2>
 8003c24:	e00f      	b.n	8003c46 <UART_SetConfig+0x202>
 8003c26:	2300      	movs	r3, #0
 8003c28:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003c2c:	e012      	b.n	8003c54 <UART_SetConfig+0x210>
 8003c2e:	2302      	movs	r3, #2
 8003c30:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003c34:	e00e      	b.n	8003c54 <UART_SetConfig+0x210>
 8003c36:	2304      	movs	r3, #4
 8003c38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003c3c:	e00a      	b.n	8003c54 <UART_SetConfig+0x210>
 8003c3e:	2308      	movs	r3, #8
 8003c40:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003c44:	e006      	b.n	8003c54 <UART_SetConfig+0x210>
 8003c46:	2310      	movs	r3, #16
 8003c48:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8003c4c:	e002      	b.n	8003c54 <UART_SetConfig+0x210>
 8003c4e:	2310      	movs	r3, #16
 8003c50:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	4a25      	ldr	r2, [pc, #148]	; (8003cf0 <UART_SetConfig+0x2ac>)
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	f040 808a 	bne.w	8003d74 <UART_SetConfig+0x330>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003c60:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003c64:	2b08      	cmp	r3, #8
 8003c66:	d824      	bhi.n	8003cb2 <UART_SetConfig+0x26e>
 8003c68:	a201      	add	r2, pc, #4	; (adr r2, 8003c70 <UART_SetConfig+0x22c>)
 8003c6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c6e:	bf00      	nop
 8003c70:	08003c95 	.word	0x08003c95
 8003c74:	08003cb3 	.word	0x08003cb3
 8003c78:	08003c9d 	.word	0x08003c9d
 8003c7c:	08003cb3 	.word	0x08003cb3
 8003c80:	08003ca3 	.word	0x08003ca3
 8003c84:	08003cb3 	.word	0x08003cb3
 8003c88:	08003cb3 	.word	0x08003cb3
 8003c8c:	08003cb3 	.word	0x08003cb3
 8003c90:	08003cab 	.word	0x08003cab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c94:	f7fe ffc2 	bl	8002c1c <HAL_RCC_GetPCLK1Freq>
 8003c98:	61f8      	str	r0, [r7, #28]
        break;
 8003c9a:	e010      	b.n	8003cbe <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c9c:	4b19      	ldr	r3, [pc, #100]	; (8003d04 <UART_SetConfig+0x2c0>)
 8003c9e:	61fb      	str	r3, [r7, #28]
        break;
 8003ca0:	e00d      	b.n	8003cbe <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ca2:	f7fe ff23 	bl	8002aec <HAL_RCC_GetSysClockFreq>
 8003ca6:	61f8      	str	r0, [r7, #28]
        break;
 8003ca8:	e009      	b.n	8003cbe <UART_SetConfig+0x27a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003caa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cae:	61fb      	str	r3, [r7, #28]
        break;
 8003cb0:	e005      	b.n	8003cbe <UART_SetConfig+0x27a>
      default:
        pclk = 0U;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003cbc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	f000 8109 	beq.w	8003ed8 <UART_SetConfig+0x494>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	685a      	ldr	r2, [r3, #4]
 8003cca:	4613      	mov	r3, r2
 8003ccc:	005b      	lsls	r3, r3, #1
 8003cce:	4413      	add	r3, r2
 8003cd0:	69fa      	ldr	r2, [r7, #28]
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	d305      	bcc.n	8003ce2 <UART_SetConfig+0x29e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003cdc:	69fa      	ldr	r2, [r7, #28]
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d912      	bls.n	8003d08 <UART_SetConfig+0x2c4>
      {
        ret = HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003ce8:	e0f6      	b.n	8003ed8 <UART_SetConfig+0x494>
 8003cea:	bf00      	nop
 8003cec:	efff69f3 	.word	0xefff69f3
 8003cf0:	40008000 	.word	0x40008000
 8003cf4:	40013800 	.word	0x40013800
 8003cf8:	40021000 	.word	0x40021000
 8003cfc:	40004400 	.word	0x40004400
 8003d00:	40004800 	.word	0x40004800
 8003d04:	00f42400 	.word	0x00f42400
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	461c      	mov	r4, r3
 8003d0e:	4615      	mov	r5, r2
 8003d10:	f04f 0200 	mov.w	r2, #0
 8003d14:	f04f 0300 	mov.w	r3, #0
 8003d18:	022b      	lsls	r3, r5, #8
 8003d1a:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8003d1e:	0222      	lsls	r2, r4, #8
 8003d20:	68f9      	ldr	r1, [r7, #12]
 8003d22:	6849      	ldr	r1, [r1, #4]
 8003d24:	0849      	lsrs	r1, r1, #1
 8003d26:	2000      	movs	r0, #0
 8003d28:	4688      	mov	r8, r1
 8003d2a:	4681      	mov	r9, r0
 8003d2c:	eb12 0a08 	adds.w	sl, r2, r8
 8003d30:	eb43 0b09 	adc.w	fp, r3, r9
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	685b      	ldr	r3, [r3, #4]
 8003d38:	2200      	movs	r2, #0
 8003d3a:	603b      	str	r3, [r7, #0]
 8003d3c:	607a      	str	r2, [r7, #4]
 8003d3e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d42:	4650      	mov	r0, sl
 8003d44:	4659      	mov	r1, fp
 8003d46:	f7fc fa9b 	bl	8000280 <__aeabi_uldivmod>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	460b      	mov	r3, r1
 8003d4e:	4613      	mov	r3, r2
 8003d50:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003d58:	d308      	bcc.n	8003d6c <UART_SetConfig+0x328>
 8003d5a:	69bb      	ldr	r3, [r7, #24]
 8003d5c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d60:	d204      	bcs.n	8003d6c <UART_SetConfig+0x328>
        {
          huart->Instance->BRR = usartdiv;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	69ba      	ldr	r2, [r7, #24]
 8003d68:	60da      	str	r2, [r3, #12]
 8003d6a:	e0b5      	b.n	8003ed8 <UART_SetConfig+0x494>
        }
        else
        {
          ret = HAL_ERROR;
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003d72:	e0b1      	b.n	8003ed8 <UART_SetConfig+0x494>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	69db      	ldr	r3, [r3, #28]
 8003d78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d7c:	d15d      	bne.n	8003e3a <UART_SetConfig+0x3f6>
  {
    switch (clocksource)
 8003d7e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003d82:	2b08      	cmp	r3, #8
 8003d84:	d827      	bhi.n	8003dd6 <UART_SetConfig+0x392>
 8003d86:	a201      	add	r2, pc, #4	; (adr r2, 8003d8c <UART_SetConfig+0x348>)
 8003d88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d8c:	08003db1 	.word	0x08003db1
 8003d90:	08003db9 	.word	0x08003db9
 8003d94:	08003dc1 	.word	0x08003dc1
 8003d98:	08003dd7 	.word	0x08003dd7
 8003d9c:	08003dc7 	.word	0x08003dc7
 8003da0:	08003dd7 	.word	0x08003dd7
 8003da4:	08003dd7 	.word	0x08003dd7
 8003da8:	08003dd7 	.word	0x08003dd7
 8003dac:	08003dcf 	.word	0x08003dcf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003db0:	f7fe ff34 	bl	8002c1c <HAL_RCC_GetPCLK1Freq>
 8003db4:	61f8      	str	r0, [r7, #28]
        break;
 8003db6:	e014      	b.n	8003de2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003db8:	f7fe ff46 	bl	8002c48 <HAL_RCC_GetPCLK2Freq>
 8003dbc:	61f8      	str	r0, [r7, #28]
        break;
 8003dbe:	e010      	b.n	8003de2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003dc0:	4b4c      	ldr	r3, [pc, #304]	; (8003ef4 <UART_SetConfig+0x4b0>)
 8003dc2:	61fb      	str	r3, [r7, #28]
        break;
 8003dc4:	e00d      	b.n	8003de2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003dc6:	f7fe fe91 	bl	8002aec <HAL_RCC_GetSysClockFreq>
 8003dca:	61f8      	str	r0, [r7, #28]
        break;
 8003dcc:	e009      	b.n	8003de2 <UART_SetConfig+0x39e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003dce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003dd2:	61fb      	str	r3, [r7, #28]
        break;
 8003dd4:	e005      	b.n	8003de2 <UART_SetConfig+0x39e>
      default:
        pclk = 0U;
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003dda:	2301      	movs	r3, #1
 8003ddc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003de0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d077      	beq.n	8003ed8 <UART_SetConfig+0x494>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	005a      	lsls	r2, r3, #1
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	085b      	lsrs	r3, r3, #1
 8003df2:	441a      	add	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003dfc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003dfe:	69bb      	ldr	r3, [r7, #24]
 8003e00:	2b0f      	cmp	r3, #15
 8003e02:	d916      	bls.n	8003e32 <UART_SetConfig+0x3ee>
 8003e04:	69bb      	ldr	r3, [r7, #24]
 8003e06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e0a:	d212      	bcs.n	8003e32 <UART_SetConfig+0x3ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003e0c:	69bb      	ldr	r3, [r7, #24]
 8003e0e:	b29b      	uxth	r3, r3
 8003e10:	f023 030f 	bic.w	r3, r3, #15
 8003e14:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	085b      	lsrs	r3, r3, #1
 8003e1a:	b29b      	uxth	r3, r3
 8003e1c:	f003 0307 	and.w	r3, r3, #7
 8003e20:	b29a      	uxth	r2, r3
 8003e22:	8afb      	ldrh	r3, [r7, #22]
 8003e24:	4313      	orrs	r3, r2
 8003e26:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	8afa      	ldrh	r2, [r7, #22]
 8003e2e:	60da      	str	r2, [r3, #12]
 8003e30:	e052      	b.n	8003ed8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8003e38:	e04e      	b.n	8003ed8 <UART_SetConfig+0x494>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003e3a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003e3e:	2b08      	cmp	r3, #8
 8003e40:	d827      	bhi.n	8003e92 <UART_SetConfig+0x44e>
 8003e42:	a201      	add	r2, pc, #4	; (adr r2, 8003e48 <UART_SetConfig+0x404>)
 8003e44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e48:	08003e6d 	.word	0x08003e6d
 8003e4c:	08003e75 	.word	0x08003e75
 8003e50:	08003e7d 	.word	0x08003e7d
 8003e54:	08003e93 	.word	0x08003e93
 8003e58:	08003e83 	.word	0x08003e83
 8003e5c:	08003e93 	.word	0x08003e93
 8003e60:	08003e93 	.word	0x08003e93
 8003e64:	08003e93 	.word	0x08003e93
 8003e68:	08003e8b 	.word	0x08003e8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e6c:	f7fe fed6 	bl	8002c1c <HAL_RCC_GetPCLK1Freq>
 8003e70:	61f8      	str	r0, [r7, #28]
        break;
 8003e72:	e014      	b.n	8003e9e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e74:	f7fe fee8 	bl	8002c48 <HAL_RCC_GetPCLK2Freq>
 8003e78:	61f8      	str	r0, [r7, #28]
        break;
 8003e7a:	e010      	b.n	8003e9e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e7c:	4b1d      	ldr	r3, [pc, #116]	; (8003ef4 <UART_SetConfig+0x4b0>)
 8003e7e:	61fb      	str	r3, [r7, #28]
        break;
 8003e80:	e00d      	b.n	8003e9e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e82:	f7fe fe33 	bl	8002aec <HAL_RCC_GetSysClockFreq>
 8003e86:	61f8      	str	r0, [r7, #28]
        break;
 8003e88:	e009      	b.n	8003e9e <UART_SetConfig+0x45a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e8e:	61fb      	str	r3, [r7, #28]
        break;
 8003e90:	e005      	b.n	8003e9e <UART_SetConfig+0x45a>
      default:
        pclk = 0U;
 8003e92:	2300      	movs	r3, #0
 8003e94:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8003e9c:	bf00      	nop
    }

    if (pclk != 0U)
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d019      	beq.n	8003ed8 <UART_SetConfig+0x494>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	085a      	lsrs	r2, r3, #1
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	441a      	add	r2, r3
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	685b      	ldr	r3, [r3, #4]
 8003eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eb6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003eb8:	69bb      	ldr	r3, [r7, #24]
 8003eba:	2b0f      	cmp	r3, #15
 8003ebc:	d909      	bls.n	8003ed2 <UART_SetConfig+0x48e>
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ec4:	d205      	bcs.n	8003ed2 <UART_SetConfig+0x48e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003ec6:	69bb      	ldr	r3, [r7, #24]
 8003ec8:	b29a      	uxth	r2, r3
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	60da      	str	r2, [r3, #12]
 8003ed0:	e002      	b.n	8003ed8 <UART_SetConfig+0x494>
      }
      else
      {
        ret = HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2200      	movs	r2, #0
 8003edc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003ee4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8003ee8:	4618      	mov	r0, r3
 8003eea:	3728      	adds	r7, #40	; 0x28
 8003eec:	46bd      	mov	sp, r7
 8003eee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003ef2:	bf00      	nop
 8003ef4:	00f42400 	.word	0x00f42400

08003ef8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f04:	f003 0308 	and.w	r3, r3, #8
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00a      	beq.n	8003f22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	430a      	orrs	r2, r1
 8003f20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f26:	f003 0301 	and.w	r3, r3, #1
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00a      	beq.n	8003f44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	430a      	orrs	r2, r1
 8003f42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f48:	f003 0302 	and.w	r3, r3, #2
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d00a      	beq.n	8003f66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	430a      	orrs	r2, r1
 8003f64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6a:	f003 0304 	and.w	r3, r3, #4
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00a      	beq.n	8003f88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	430a      	orrs	r2, r1
 8003f86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f8c:	f003 0310 	and.w	r3, r3, #16
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d00a      	beq.n	8003faa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	430a      	orrs	r2, r1
 8003fa8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fae:	f003 0320 	and.w	r3, r3, #32
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d00a      	beq.n	8003fcc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	430a      	orrs	r2, r1
 8003fca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d01a      	beq.n	800400e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	430a      	orrs	r2, r1
 8003fec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ff2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003ff6:	d10a      	bne.n	800400e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	430a      	orrs	r2, r1
 800400c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004012:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004016:	2b00      	cmp	r3, #0
 8004018:	d00a      	beq.n	8004030 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	430a      	orrs	r2, r1
 800402e:	605a      	str	r2, [r3, #4]
  }
}
 8004030:	bf00      	nop
 8004032:	370c      	adds	r7, #12
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr

0800403c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b098      	sub	sp, #96	; 0x60
 8004040:	af02      	add	r7, sp, #8
 8004042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800404c:	f7fd fc8a 	bl	8001964 <HAL_GetTick>
 8004050:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0308 	and.w	r3, r3, #8
 800405c:	2b08      	cmp	r3, #8
 800405e:	d12e      	bne.n	80040be <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004060:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004064:	9300      	str	r3, [sp, #0]
 8004066:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004068:	2200      	movs	r2, #0
 800406a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800406e:	6878      	ldr	r0, [r7, #4]
 8004070:	f000 f88c 	bl	800418c <UART_WaitOnFlagUntilTimeout>
 8004074:	4603      	mov	r3, r0
 8004076:	2b00      	cmp	r3, #0
 8004078:	d021      	beq.n	80040be <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004080:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004082:	e853 3f00 	ldrex	r3, [r3]
 8004086:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004088:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800408a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800408e:	653b      	str	r3, [r7, #80]	; 0x50
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	461a      	mov	r2, r3
 8004096:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004098:	647b      	str	r3, [r7, #68]	; 0x44
 800409a:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800409c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800409e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80040a0:	e841 2300 	strex	r3, r2, [r1]
 80040a4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80040a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d1e6      	bne.n	800407a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2220      	movs	r2, #32
 80040b0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80040ba:	2303      	movs	r3, #3
 80040bc:	e062      	b.n	8004184 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 0304 	and.w	r3, r3, #4
 80040c8:	2b04      	cmp	r3, #4
 80040ca:	d149      	bne.n	8004160 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80040cc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80040d0:	9300      	str	r3, [sp, #0]
 80040d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80040d4:	2200      	movs	r2, #0
 80040d6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 f856 	bl	800418c <UART_WaitOnFlagUntilTimeout>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d03c      	beq.n	8004160 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ee:	e853 3f00 	ldrex	r3, [r3]
 80040f2:	623b      	str	r3, [r7, #32]
   return(result);
 80040f4:	6a3b      	ldr	r3, [r7, #32]
 80040f6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80040fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	461a      	mov	r2, r3
 8004102:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004104:	633b      	str	r3, [r7, #48]	; 0x30
 8004106:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004108:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800410a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800410c:	e841 2300 	strex	r3, r2, [r1]
 8004110:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004114:	2b00      	cmp	r3, #0
 8004116:	d1e6      	bne.n	80040e6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	3308      	adds	r3, #8
 800411e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004120:	693b      	ldr	r3, [r7, #16]
 8004122:	e853 3f00 	ldrex	r3, [r3]
 8004126:	60fb      	str	r3, [r7, #12]
   return(result);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f023 0301 	bic.w	r3, r3, #1
 800412e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	3308      	adds	r3, #8
 8004136:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004138:	61fa      	str	r2, [r7, #28]
 800413a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800413c:	69b9      	ldr	r1, [r7, #24]
 800413e:	69fa      	ldr	r2, [r7, #28]
 8004140:	e841 2300 	strex	r3, r2, [r1]
 8004144:	617b      	str	r3, [r7, #20]
   return(result);
 8004146:	697b      	ldr	r3, [r7, #20]
 8004148:	2b00      	cmp	r3, #0
 800414a:	d1e5      	bne.n	8004118 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2220      	movs	r2, #32
 8004150:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2200      	movs	r2, #0
 8004158:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800415c:	2303      	movs	r3, #3
 800415e:	e011      	b.n	8004184 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2220      	movs	r2, #32
 8004164:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2220      	movs	r2, #32
 800416a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2200      	movs	r2, #0
 8004172:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2200      	movs	r2, #0
 8004178:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2200      	movs	r2, #0
 800417e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004182:	2300      	movs	r3, #0
}
 8004184:	4618      	mov	r0, r3
 8004186:	3758      	adds	r7, #88	; 0x58
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}

0800418c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b084      	sub	sp, #16
 8004190:	af00      	add	r7, sp, #0
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	60b9      	str	r1, [r7, #8]
 8004196:	603b      	str	r3, [r7, #0]
 8004198:	4613      	mov	r3, r2
 800419a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800419c:	e049      	b.n	8004232 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800419e:	69bb      	ldr	r3, [r7, #24]
 80041a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a4:	d045      	beq.n	8004232 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041a6:	f7fd fbdd 	bl	8001964 <HAL_GetTick>
 80041aa:	4602      	mov	r2, r0
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	1ad3      	subs	r3, r2, r3
 80041b0:	69ba      	ldr	r2, [r7, #24]
 80041b2:	429a      	cmp	r2, r3
 80041b4:	d302      	bcc.n	80041bc <UART_WaitOnFlagUntilTimeout+0x30>
 80041b6:	69bb      	ldr	r3, [r7, #24]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d101      	bne.n	80041c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80041bc:	2303      	movs	r3, #3
 80041be:	e048      	b.n	8004252 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 0304 	and.w	r3, r3, #4
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d031      	beq.n	8004232 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	69db      	ldr	r3, [r3, #28]
 80041d4:	f003 0308 	and.w	r3, r3, #8
 80041d8:	2b08      	cmp	r3, #8
 80041da:	d110      	bne.n	80041fe <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	2208      	movs	r2, #8
 80041e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80041e4:	68f8      	ldr	r0, [r7, #12]
 80041e6:	f000 f838 	bl	800425a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	2208      	movs	r2, #8
 80041ee:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2200      	movs	r2, #0
 80041f6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	e029      	b.n	8004252 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	69db      	ldr	r3, [r3, #28]
 8004204:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004208:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800420c:	d111      	bne.n	8004232 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004216:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004218:	68f8      	ldr	r0, [r7, #12]
 800421a:	f000 f81e 	bl	800425a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2220      	movs	r2, #32
 8004222:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2200      	movs	r2, #0
 800422a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800422e:	2303      	movs	r3, #3
 8004230:	e00f      	b.n	8004252 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	69da      	ldr	r2, [r3, #28]
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	4013      	ands	r3, r2
 800423c:	68ba      	ldr	r2, [r7, #8]
 800423e:	429a      	cmp	r2, r3
 8004240:	bf0c      	ite	eq
 8004242:	2301      	moveq	r3, #1
 8004244:	2300      	movne	r3, #0
 8004246:	b2db      	uxtb	r3, r3
 8004248:	461a      	mov	r2, r3
 800424a:	79fb      	ldrb	r3, [r7, #7]
 800424c:	429a      	cmp	r2, r3
 800424e:	d0a6      	beq.n	800419e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004250:	2300      	movs	r3, #0
}
 8004252:	4618      	mov	r0, r3
 8004254:	3710      	adds	r7, #16
 8004256:	46bd      	mov	sp, r7
 8004258:	bd80      	pop	{r7, pc}

0800425a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800425a:	b480      	push	{r7}
 800425c:	b095      	sub	sp, #84	; 0x54
 800425e:	af00      	add	r7, sp, #0
 8004260:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004268:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800426a:	e853 3f00 	ldrex	r3, [r3]
 800426e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004270:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004272:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004276:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	461a      	mov	r2, r3
 800427e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004280:	643b      	str	r3, [r7, #64]	; 0x40
 8004282:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004284:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004286:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004288:	e841 2300 	strex	r3, r2, [r1]
 800428c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800428e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004290:	2b00      	cmp	r3, #0
 8004292:	d1e6      	bne.n	8004262 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	3308      	adds	r3, #8
 800429a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800429c:	6a3b      	ldr	r3, [r7, #32]
 800429e:	e853 3f00 	ldrex	r3, [r3]
 80042a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	f023 0301 	bic.w	r3, r3, #1
 80042aa:	64bb      	str	r3, [r7, #72]	; 0x48
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	3308      	adds	r3, #8
 80042b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80042b4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80042b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80042ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80042bc:	e841 2300 	strex	r3, r2, [r1]
 80042c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80042c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d1e5      	bne.n	8004294 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042cc:	2b01      	cmp	r3, #1
 80042ce:	d118      	bne.n	8004302 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	e853 3f00 	ldrex	r3, [r3]
 80042dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	f023 0310 	bic.w	r3, r3, #16
 80042e4:	647b      	str	r3, [r7, #68]	; 0x44
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	461a      	mov	r2, r3
 80042ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80042ee:	61bb      	str	r3, [r7, #24]
 80042f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f2:	6979      	ldr	r1, [r7, #20]
 80042f4:	69ba      	ldr	r2, [r7, #24]
 80042f6:	e841 2300 	strex	r3, r2, [r1]
 80042fa:	613b      	str	r3, [r7, #16]
   return(result);
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d1e6      	bne.n	80042d0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2220      	movs	r2, #32
 8004306:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2200      	movs	r2, #0
 800430e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2200      	movs	r2, #0
 8004314:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004316:	bf00      	nop
 8004318:	3754      	adds	r7, #84	; 0x54
 800431a:	46bd      	mov	sp, r7
 800431c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004320:	4770      	bx	lr
	...

08004324 <sniprintf>:
 8004324:	b40c      	push	{r2, r3}
 8004326:	b530      	push	{r4, r5, lr}
 8004328:	4b17      	ldr	r3, [pc, #92]	; (8004388 <sniprintf+0x64>)
 800432a:	1e0c      	subs	r4, r1, #0
 800432c:	681d      	ldr	r5, [r3, #0]
 800432e:	b09d      	sub	sp, #116	; 0x74
 8004330:	da08      	bge.n	8004344 <sniprintf+0x20>
 8004332:	238b      	movs	r3, #139	; 0x8b
 8004334:	602b      	str	r3, [r5, #0]
 8004336:	f04f 30ff 	mov.w	r0, #4294967295
 800433a:	b01d      	add	sp, #116	; 0x74
 800433c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004340:	b002      	add	sp, #8
 8004342:	4770      	bx	lr
 8004344:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004348:	f8ad 3014 	strh.w	r3, [sp, #20]
 800434c:	bf14      	ite	ne
 800434e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004352:	4623      	moveq	r3, r4
 8004354:	9304      	str	r3, [sp, #16]
 8004356:	9307      	str	r3, [sp, #28]
 8004358:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800435c:	9002      	str	r0, [sp, #8]
 800435e:	9006      	str	r0, [sp, #24]
 8004360:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004364:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004366:	ab21      	add	r3, sp, #132	; 0x84
 8004368:	a902      	add	r1, sp, #8
 800436a:	4628      	mov	r0, r5
 800436c:	9301      	str	r3, [sp, #4]
 800436e:	f000 f9b5 	bl	80046dc <_svfiprintf_r>
 8004372:	1c43      	adds	r3, r0, #1
 8004374:	bfbc      	itt	lt
 8004376:	238b      	movlt	r3, #139	; 0x8b
 8004378:	602b      	strlt	r3, [r5, #0]
 800437a:	2c00      	cmp	r4, #0
 800437c:	d0dd      	beq.n	800433a <sniprintf+0x16>
 800437e:	9b02      	ldr	r3, [sp, #8]
 8004380:	2200      	movs	r2, #0
 8004382:	701a      	strb	r2, [r3, #0]
 8004384:	e7d9      	b.n	800433a <sniprintf+0x16>
 8004386:	bf00      	nop
 8004388:	20000058 	.word	0x20000058

0800438c <memset>:
 800438c:	4402      	add	r2, r0
 800438e:	4603      	mov	r3, r0
 8004390:	4293      	cmp	r3, r2
 8004392:	d100      	bne.n	8004396 <memset+0xa>
 8004394:	4770      	bx	lr
 8004396:	f803 1b01 	strb.w	r1, [r3], #1
 800439a:	e7f9      	b.n	8004390 <memset+0x4>

0800439c <strncat>:
 800439c:	b530      	push	{r4, r5, lr}
 800439e:	4604      	mov	r4, r0
 80043a0:	7825      	ldrb	r5, [r4, #0]
 80043a2:	4623      	mov	r3, r4
 80043a4:	3401      	adds	r4, #1
 80043a6:	2d00      	cmp	r5, #0
 80043a8:	d1fa      	bne.n	80043a0 <strncat+0x4>
 80043aa:	3a01      	subs	r2, #1
 80043ac:	d304      	bcc.n	80043b8 <strncat+0x1c>
 80043ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80043b2:	f803 4b01 	strb.w	r4, [r3], #1
 80043b6:	b904      	cbnz	r4, 80043ba <strncat+0x1e>
 80043b8:	bd30      	pop	{r4, r5, pc}
 80043ba:	2a00      	cmp	r2, #0
 80043bc:	d1f5      	bne.n	80043aa <strncat+0xe>
 80043be:	701a      	strb	r2, [r3, #0]
 80043c0:	e7f3      	b.n	80043aa <strncat+0xe>
	...

080043c4 <__errno>:
 80043c4:	4b01      	ldr	r3, [pc, #4]	; (80043cc <__errno+0x8>)
 80043c6:	6818      	ldr	r0, [r3, #0]
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop
 80043cc:	20000058 	.word	0x20000058

080043d0 <__libc_init_array>:
 80043d0:	b570      	push	{r4, r5, r6, lr}
 80043d2:	4d0d      	ldr	r5, [pc, #52]	; (8004408 <__libc_init_array+0x38>)
 80043d4:	4c0d      	ldr	r4, [pc, #52]	; (800440c <__libc_init_array+0x3c>)
 80043d6:	1b64      	subs	r4, r4, r5
 80043d8:	10a4      	asrs	r4, r4, #2
 80043da:	2600      	movs	r6, #0
 80043dc:	42a6      	cmp	r6, r4
 80043de:	d109      	bne.n	80043f4 <__libc_init_array+0x24>
 80043e0:	4d0b      	ldr	r5, [pc, #44]	; (8004410 <__libc_init_array+0x40>)
 80043e2:	4c0c      	ldr	r4, [pc, #48]	; (8004414 <__libc_init_array+0x44>)
 80043e4:	f000 fc6a 	bl	8004cbc <_init>
 80043e8:	1b64      	subs	r4, r4, r5
 80043ea:	10a4      	asrs	r4, r4, #2
 80043ec:	2600      	movs	r6, #0
 80043ee:	42a6      	cmp	r6, r4
 80043f0:	d105      	bne.n	80043fe <__libc_init_array+0x2e>
 80043f2:	bd70      	pop	{r4, r5, r6, pc}
 80043f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80043f8:	4798      	blx	r3
 80043fa:	3601      	adds	r6, #1
 80043fc:	e7ee      	b.n	80043dc <__libc_init_array+0xc>
 80043fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004402:	4798      	blx	r3
 8004404:	3601      	adds	r6, #1
 8004406:	e7f2      	b.n	80043ee <__libc_init_array+0x1e>
 8004408:	08005144 	.word	0x08005144
 800440c:	08005144 	.word	0x08005144
 8004410:	08005144 	.word	0x08005144
 8004414:	08005148 	.word	0x08005148

08004418 <__retarget_lock_acquire_recursive>:
 8004418:	4770      	bx	lr

0800441a <__retarget_lock_release_recursive>:
 800441a:	4770      	bx	lr

0800441c <memcpy>:
 800441c:	440a      	add	r2, r1
 800441e:	4291      	cmp	r1, r2
 8004420:	f100 33ff 	add.w	r3, r0, #4294967295
 8004424:	d100      	bne.n	8004428 <memcpy+0xc>
 8004426:	4770      	bx	lr
 8004428:	b510      	push	{r4, lr}
 800442a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800442e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004432:	4291      	cmp	r1, r2
 8004434:	d1f9      	bne.n	800442a <memcpy+0xe>
 8004436:	bd10      	pop	{r4, pc}

08004438 <_free_r>:
 8004438:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800443a:	2900      	cmp	r1, #0
 800443c:	d044      	beq.n	80044c8 <_free_r+0x90>
 800443e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004442:	9001      	str	r0, [sp, #4]
 8004444:	2b00      	cmp	r3, #0
 8004446:	f1a1 0404 	sub.w	r4, r1, #4
 800444a:	bfb8      	it	lt
 800444c:	18e4      	addlt	r4, r4, r3
 800444e:	f000 f8df 	bl	8004610 <__malloc_lock>
 8004452:	4a1e      	ldr	r2, [pc, #120]	; (80044cc <_free_r+0x94>)
 8004454:	9801      	ldr	r0, [sp, #4]
 8004456:	6813      	ldr	r3, [r2, #0]
 8004458:	b933      	cbnz	r3, 8004468 <_free_r+0x30>
 800445a:	6063      	str	r3, [r4, #4]
 800445c:	6014      	str	r4, [r2, #0]
 800445e:	b003      	add	sp, #12
 8004460:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004464:	f000 b8da 	b.w	800461c <__malloc_unlock>
 8004468:	42a3      	cmp	r3, r4
 800446a:	d908      	bls.n	800447e <_free_r+0x46>
 800446c:	6825      	ldr	r5, [r4, #0]
 800446e:	1961      	adds	r1, r4, r5
 8004470:	428b      	cmp	r3, r1
 8004472:	bf01      	itttt	eq
 8004474:	6819      	ldreq	r1, [r3, #0]
 8004476:	685b      	ldreq	r3, [r3, #4]
 8004478:	1949      	addeq	r1, r1, r5
 800447a:	6021      	streq	r1, [r4, #0]
 800447c:	e7ed      	b.n	800445a <_free_r+0x22>
 800447e:	461a      	mov	r2, r3
 8004480:	685b      	ldr	r3, [r3, #4]
 8004482:	b10b      	cbz	r3, 8004488 <_free_r+0x50>
 8004484:	42a3      	cmp	r3, r4
 8004486:	d9fa      	bls.n	800447e <_free_r+0x46>
 8004488:	6811      	ldr	r1, [r2, #0]
 800448a:	1855      	adds	r5, r2, r1
 800448c:	42a5      	cmp	r5, r4
 800448e:	d10b      	bne.n	80044a8 <_free_r+0x70>
 8004490:	6824      	ldr	r4, [r4, #0]
 8004492:	4421      	add	r1, r4
 8004494:	1854      	adds	r4, r2, r1
 8004496:	42a3      	cmp	r3, r4
 8004498:	6011      	str	r1, [r2, #0]
 800449a:	d1e0      	bne.n	800445e <_free_r+0x26>
 800449c:	681c      	ldr	r4, [r3, #0]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	6053      	str	r3, [r2, #4]
 80044a2:	440c      	add	r4, r1
 80044a4:	6014      	str	r4, [r2, #0]
 80044a6:	e7da      	b.n	800445e <_free_r+0x26>
 80044a8:	d902      	bls.n	80044b0 <_free_r+0x78>
 80044aa:	230c      	movs	r3, #12
 80044ac:	6003      	str	r3, [r0, #0]
 80044ae:	e7d6      	b.n	800445e <_free_r+0x26>
 80044b0:	6825      	ldr	r5, [r4, #0]
 80044b2:	1961      	adds	r1, r4, r5
 80044b4:	428b      	cmp	r3, r1
 80044b6:	bf04      	itt	eq
 80044b8:	6819      	ldreq	r1, [r3, #0]
 80044ba:	685b      	ldreq	r3, [r3, #4]
 80044bc:	6063      	str	r3, [r4, #4]
 80044be:	bf04      	itt	eq
 80044c0:	1949      	addeq	r1, r1, r5
 80044c2:	6021      	streq	r1, [r4, #0]
 80044c4:	6054      	str	r4, [r2, #4]
 80044c6:	e7ca      	b.n	800445e <_free_r+0x26>
 80044c8:	b003      	add	sp, #12
 80044ca:	bd30      	pop	{r4, r5, pc}
 80044cc:	200002b0 	.word	0x200002b0

080044d0 <sbrk_aligned>:
 80044d0:	b570      	push	{r4, r5, r6, lr}
 80044d2:	4e0e      	ldr	r6, [pc, #56]	; (800450c <sbrk_aligned+0x3c>)
 80044d4:	460c      	mov	r4, r1
 80044d6:	6831      	ldr	r1, [r6, #0]
 80044d8:	4605      	mov	r5, r0
 80044da:	b911      	cbnz	r1, 80044e2 <sbrk_aligned+0x12>
 80044dc:	f000 fba6 	bl	8004c2c <_sbrk_r>
 80044e0:	6030      	str	r0, [r6, #0]
 80044e2:	4621      	mov	r1, r4
 80044e4:	4628      	mov	r0, r5
 80044e6:	f000 fba1 	bl	8004c2c <_sbrk_r>
 80044ea:	1c43      	adds	r3, r0, #1
 80044ec:	d00a      	beq.n	8004504 <sbrk_aligned+0x34>
 80044ee:	1cc4      	adds	r4, r0, #3
 80044f0:	f024 0403 	bic.w	r4, r4, #3
 80044f4:	42a0      	cmp	r0, r4
 80044f6:	d007      	beq.n	8004508 <sbrk_aligned+0x38>
 80044f8:	1a21      	subs	r1, r4, r0
 80044fa:	4628      	mov	r0, r5
 80044fc:	f000 fb96 	bl	8004c2c <_sbrk_r>
 8004500:	3001      	adds	r0, #1
 8004502:	d101      	bne.n	8004508 <sbrk_aligned+0x38>
 8004504:	f04f 34ff 	mov.w	r4, #4294967295
 8004508:	4620      	mov	r0, r4
 800450a:	bd70      	pop	{r4, r5, r6, pc}
 800450c:	200002b4 	.word	0x200002b4

08004510 <_malloc_r>:
 8004510:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004514:	1ccd      	adds	r5, r1, #3
 8004516:	f025 0503 	bic.w	r5, r5, #3
 800451a:	3508      	adds	r5, #8
 800451c:	2d0c      	cmp	r5, #12
 800451e:	bf38      	it	cc
 8004520:	250c      	movcc	r5, #12
 8004522:	2d00      	cmp	r5, #0
 8004524:	4607      	mov	r7, r0
 8004526:	db01      	blt.n	800452c <_malloc_r+0x1c>
 8004528:	42a9      	cmp	r1, r5
 800452a:	d905      	bls.n	8004538 <_malloc_r+0x28>
 800452c:	230c      	movs	r3, #12
 800452e:	603b      	str	r3, [r7, #0]
 8004530:	2600      	movs	r6, #0
 8004532:	4630      	mov	r0, r6
 8004534:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004538:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800460c <_malloc_r+0xfc>
 800453c:	f000 f868 	bl	8004610 <__malloc_lock>
 8004540:	f8d8 3000 	ldr.w	r3, [r8]
 8004544:	461c      	mov	r4, r3
 8004546:	bb5c      	cbnz	r4, 80045a0 <_malloc_r+0x90>
 8004548:	4629      	mov	r1, r5
 800454a:	4638      	mov	r0, r7
 800454c:	f7ff ffc0 	bl	80044d0 <sbrk_aligned>
 8004550:	1c43      	adds	r3, r0, #1
 8004552:	4604      	mov	r4, r0
 8004554:	d155      	bne.n	8004602 <_malloc_r+0xf2>
 8004556:	f8d8 4000 	ldr.w	r4, [r8]
 800455a:	4626      	mov	r6, r4
 800455c:	2e00      	cmp	r6, #0
 800455e:	d145      	bne.n	80045ec <_malloc_r+0xdc>
 8004560:	2c00      	cmp	r4, #0
 8004562:	d048      	beq.n	80045f6 <_malloc_r+0xe6>
 8004564:	6823      	ldr	r3, [r4, #0]
 8004566:	4631      	mov	r1, r6
 8004568:	4638      	mov	r0, r7
 800456a:	eb04 0903 	add.w	r9, r4, r3
 800456e:	f000 fb5d 	bl	8004c2c <_sbrk_r>
 8004572:	4581      	cmp	r9, r0
 8004574:	d13f      	bne.n	80045f6 <_malloc_r+0xe6>
 8004576:	6821      	ldr	r1, [r4, #0]
 8004578:	1a6d      	subs	r5, r5, r1
 800457a:	4629      	mov	r1, r5
 800457c:	4638      	mov	r0, r7
 800457e:	f7ff ffa7 	bl	80044d0 <sbrk_aligned>
 8004582:	3001      	adds	r0, #1
 8004584:	d037      	beq.n	80045f6 <_malloc_r+0xe6>
 8004586:	6823      	ldr	r3, [r4, #0]
 8004588:	442b      	add	r3, r5
 800458a:	6023      	str	r3, [r4, #0]
 800458c:	f8d8 3000 	ldr.w	r3, [r8]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d038      	beq.n	8004606 <_malloc_r+0xf6>
 8004594:	685a      	ldr	r2, [r3, #4]
 8004596:	42a2      	cmp	r2, r4
 8004598:	d12b      	bne.n	80045f2 <_malloc_r+0xe2>
 800459a:	2200      	movs	r2, #0
 800459c:	605a      	str	r2, [r3, #4]
 800459e:	e00f      	b.n	80045c0 <_malloc_r+0xb0>
 80045a0:	6822      	ldr	r2, [r4, #0]
 80045a2:	1b52      	subs	r2, r2, r5
 80045a4:	d41f      	bmi.n	80045e6 <_malloc_r+0xd6>
 80045a6:	2a0b      	cmp	r2, #11
 80045a8:	d917      	bls.n	80045da <_malloc_r+0xca>
 80045aa:	1961      	adds	r1, r4, r5
 80045ac:	42a3      	cmp	r3, r4
 80045ae:	6025      	str	r5, [r4, #0]
 80045b0:	bf18      	it	ne
 80045b2:	6059      	strne	r1, [r3, #4]
 80045b4:	6863      	ldr	r3, [r4, #4]
 80045b6:	bf08      	it	eq
 80045b8:	f8c8 1000 	streq.w	r1, [r8]
 80045bc:	5162      	str	r2, [r4, r5]
 80045be:	604b      	str	r3, [r1, #4]
 80045c0:	4638      	mov	r0, r7
 80045c2:	f104 060b 	add.w	r6, r4, #11
 80045c6:	f000 f829 	bl	800461c <__malloc_unlock>
 80045ca:	f026 0607 	bic.w	r6, r6, #7
 80045ce:	1d23      	adds	r3, r4, #4
 80045d0:	1af2      	subs	r2, r6, r3
 80045d2:	d0ae      	beq.n	8004532 <_malloc_r+0x22>
 80045d4:	1b9b      	subs	r3, r3, r6
 80045d6:	50a3      	str	r3, [r4, r2]
 80045d8:	e7ab      	b.n	8004532 <_malloc_r+0x22>
 80045da:	42a3      	cmp	r3, r4
 80045dc:	6862      	ldr	r2, [r4, #4]
 80045de:	d1dd      	bne.n	800459c <_malloc_r+0x8c>
 80045e0:	f8c8 2000 	str.w	r2, [r8]
 80045e4:	e7ec      	b.n	80045c0 <_malloc_r+0xb0>
 80045e6:	4623      	mov	r3, r4
 80045e8:	6864      	ldr	r4, [r4, #4]
 80045ea:	e7ac      	b.n	8004546 <_malloc_r+0x36>
 80045ec:	4634      	mov	r4, r6
 80045ee:	6876      	ldr	r6, [r6, #4]
 80045f0:	e7b4      	b.n	800455c <_malloc_r+0x4c>
 80045f2:	4613      	mov	r3, r2
 80045f4:	e7cc      	b.n	8004590 <_malloc_r+0x80>
 80045f6:	230c      	movs	r3, #12
 80045f8:	603b      	str	r3, [r7, #0]
 80045fa:	4638      	mov	r0, r7
 80045fc:	f000 f80e 	bl	800461c <__malloc_unlock>
 8004600:	e797      	b.n	8004532 <_malloc_r+0x22>
 8004602:	6025      	str	r5, [r4, #0]
 8004604:	e7dc      	b.n	80045c0 <_malloc_r+0xb0>
 8004606:	605b      	str	r3, [r3, #4]
 8004608:	deff      	udf	#255	; 0xff
 800460a:	bf00      	nop
 800460c:	200002b0 	.word	0x200002b0

08004610 <__malloc_lock>:
 8004610:	4801      	ldr	r0, [pc, #4]	; (8004618 <__malloc_lock+0x8>)
 8004612:	f7ff bf01 	b.w	8004418 <__retarget_lock_acquire_recursive>
 8004616:	bf00      	nop
 8004618:	200002ac 	.word	0x200002ac

0800461c <__malloc_unlock>:
 800461c:	4801      	ldr	r0, [pc, #4]	; (8004624 <__malloc_unlock+0x8>)
 800461e:	f7ff befc 	b.w	800441a <__retarget_lock_release_recursive>
 8004622:	bf00      	nop
 8004624:	200002ac 	.word	0x200002ac

08004628 <__ssputs_r>:
 8004628:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800462c:	688e      	ldr	r6, [r1, #8]
 800462e:	461f      	mov	r7, r3
 8004630:	42be      	cmp	r6, r7
 8004632:	680b      	ldr	r3, [r1, #0]
 8004634:	4682      	mov	sl, r0
 8004636:	460c      	mov	r4, r1
 8004638:	4690      	mov	r8, r2
 800463a:	d82c      	bhi.n	8004696 <__ssputs_r+0x6e>
 800463c:	898a      	ldrh	r2, [r1, #12]
 800463e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004642:	d026      	beq.n	8004692 <__ssputs_r+0x6a>
 8004644:	6965      	ldr	r5, [r4, #20]
 8004646:	6909      	ldr	r1, [r1, #16]
 8004648:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800464c:	eba3 0901 	sub.w	r9, r3, r1
 8004650:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004654:	1c7b      	adds	r3, r7, #1
 8004656:	444b      	add	r3, r9
 8004658:	106d      	asrs	r5, r5, #1
 800465a:	429d      	cmp	r5, r3
 800465c:	bf38      	it	cc
 800465e:	461d      	movcc	r5, r3
 8004660:	0553      	lsls	r3, r2, #21
 8004662:	d527      	bpl.n	80046b4 <__ssputs_r+0x8c>
 8004664:	4629      	mov	r1, r5
 8004666:	f7ff ff53 	bl	8004510 <_malloc_r>
 800466a:	4606      	mov	r6, r0
 800466c:	b360      	cbz	r0, 80046c8 <__ssputs_r+0xa0>
 800466e:	6921      	ldr	r1, [r4, #16]
 8004670:	464a      	mov	r2, r9
 8004672:	f7ff fed3 	bl	800441c <memcpy>
 8004676:	89a3      	ldrh	r3, [r4, #12]
 8004678:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800467c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004680:	81a3      	strh	r3, [r4, #12]
 8004682:	6126      	str	r6, [r4, #16]
 8004684:	6165      	str	r5, [r4, #20]
 8004686:	444e      	add	r6, r9
 8004688:	eba5 0509 	sub.w	r5, r5, r9
 800468c:	6026      	str	r6, [r4, #0]
 800468e:	60a5      	str	r5, [r4, #8]
 8004690:	463e      	mov	r6, r7
 8004692:	42be      	cmp	r6, r7
 8004694:	d900      	bls.n	8004698 <__ssputs_r+0x70>
 8004696:	463e      	mov	r6, r7
 8004698:	6820      	ldr	r0, [r4, #0]
 800469a:	4632      	mov	r2, r6
 800469c:	4641      	mov	r1, r8
 800469e:	f000 faab 	bl	8004bf8 <memmove>
 80046a2:	68a3      	ldr	r3, [r4, #8]
 80046a4:	1b9b      	subs	r3, r3, r6
 80046a6:	60a3      	str	r3, [r4, #8]
 80046a8:	6823      	ldr	r3, [r4, #0]
 80046aa:	4433      	add	r3, r6
 80046ac:	6023      	str	r3, [r4, #0]
 80046ae:	2000      	movs	r0, #0
 80046b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046b4:	462a      	mov	r2, r5
 80046b6:	f000 fac9 	bl	8004c4c <_realloc_r>
 80046ba:	4606      	mov	r6, r0
 80046bc:	2800      	cmp	r0, #0
 80046be:	d1e0      	bne.n	8004682 <__ssputs_r+0x5a>
 80046c0:	6921      	ldr	r1, [r4, #16]
 80046c2:	4650      	mov	r0, sl
 80046c4:	f7ff feb8 	bl	8004438 <_free_r>
 80046c8:	230c      	movs	r3, #12
 80046ca:	f8ca 3000 	str.w	r3, [sl]
 80046ce:	89a3      	ldrh	r3, [r4, #12]
 80046d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046d4:	81a3      	strh	r3, [r4, #12]
 80046d6:	f04f 30ff 	mov.w	r0, #4294967295
 80046da:	e7e9      	b.n	80046b0 <__ssputs_r+0x88>

080046dc <_svfiprintf_r>:
 80046dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046e0:	4698      	mov	r8, r3
 80046e2:	898b      	ldrh	r3, [r1, #12]
 80046e4:	061b      	lsls	r3, r3, #24
 80046e6:	b09d      	sub	sp, #116	; 0x74
 80046e8:	4607      	mov	r7, r0
 80046ea:	460d      	mov	r5, r1
 80046ec:	4614      	mov	r4, r2
 80046ee:	d50e      	bpl.n	800470e <_svfiprintf_r+0x32>
 80046f0:	690b      	ldr	r3, [r1, #16]
 80046f2:	b963      	cbnz	r3, 800470e <_svfiprintf_r+0x32>
 80046f4:	2140      	movs	r1, #64	; 0x40
 80046f6:	f7ff ff0b 	bl	8004510 <_malloc_r>
 80046fa:	6028      	str	r0, [r5, #0]
 80046fc:	6128      	str	r0, [r5, #16]
 80046fe:	b920      	cbnz	r0, 800470a <_svfiprintf_r+0x2e>
 8004700:	230c      	movs	r3, #12
 8004702:	603b      	str	r3, [r7, #0]
 8004704:	f04f 30ff 	mov.w	r0, #4294967295
 8004708:	e0d0      	b.n	80048ac <_svfiprintf_r+0x1d0>
 800470a:	2340      	movs	r3, #64	; 0x40
 800470c:	616b      	str	r3, [r5, #20]
 800470e:	2300      	movs	r3, #0
 8004710:	9309      	str	r3, [sp, #36]	; 0x24
 8004712:	2320      	movs	r3, #32
 8004714:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004718:	f8cd 800c 	str.w	r8, [sp, #12]
 800471c:	2330      	movs	r3, #48	; 0x30
 800471e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80048c4 <_svfiprintf_r+0x1e8>
 8004722:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004726:	f04f 0901 	mov.w	r9, #1
 800472a:	4623      	mov	r3, r4
 800472c:	469a      	mov	sl, r3
 800472e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004732:	b10a      	cbz	r2, 8004738 <_svfiprintf_r+0x5c>
 8004734:	2a25      	cmp	r2, #37	; 0x25
 8004736:	d1f9      	bne.n	800472c <_svfiprintf_r+0x50>
 8004738:	ebba 0b04 	subs.w	fp, sl, r4
 800473c:	d00b      	beq.n	8004756 <_svfiprintf_r+0x7a>
 800473e:	465b      	mov	r3, fp
 8004740:	4622      	mov	r2, r4
 8004742:	4629      	mov	r1, r5
 8004744:	4638      	mov	r0, r7
 8004746:	f7ff ff6f 	bl	8004628 <__ssputs_r>
 800474a:	3001      	adds	r0, #1
 800474c:	f000 80a9 	beq.w	80048a2 <_svfiprintf_r+0x1c6>
 8004750:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004752:	445a      	add	r2, fp
 8004754:	9209      	str	r2, [sp, #36]	; 0x24
 8004756:	f89a 3000 	ldrb.w	r3, [sl]
 800475a:	2b00      	cmp	r3, #0
 800475c:	f000 80a1 	beq.w	80048a2 <_svfiprintf_r+0x1c6>
 8004760:	2300      	movs	r3, #0
 8004762:	f04f 32ff 	mov.w	r2, #4294967295
 8004766:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800476a:	f10a 0a01 	add.w	sl, sl, #1
 800476e:	9304      	str	r3, [sp, #16]
 8004770:	9307      	str	r3, [sp, #28]
 8004772:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004776:	931a      	str	r3, [sp, #104]	; 0x68
 8004778:	4654      	mov	r4, sl
 800477a:	2205      	movs	r2, #5
 800477c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004780:	4850      	ldr	r0, [pc, #320]	; (80048c4 <_svfiprintf_r+0x1e8>)
 8004782:	f7fb fd2d 	bl	80001e0 <memchr>
 8004786:	9a04      	ldr	r2, [sp, #16]
 8004788:	b9d8      	cbnz	r0, 80047c2 <_svfiprintf_r+0xe6>
 800478a:	06d0      	lsls	r0, r2, #27
 800478c:	bf44      	itt	mi
 800478e:	2320      	movmi	r3, #32
 8004790:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004794:	0711      	lsls	r1, r2, #28
 8004796:	bf44      	itt	mi
 8004798:	232b      	movmi	r3, #43	; 0x2b
 800479a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800479e:	f89a 3000 	ldrb.w	r3, [sl]
 80047a2:	2b2a      	cmp	r3, #42	; 0x2a
 80047a4:	d015      	beq.n	80047d2 <_svfiprintf_r+0xf6>
 80047a6:	9a07      	ldr	r2, [sp, #28]
 80047a8:	4654      	mov	r4, sl
 80047aa:	2000      	movs	r0, #0
 80047ac:	f04f 0c0a 	mov.w	ip, #10
 80047b0:	4621      	mov	r1, r4
 80047b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80047b6:	3b30      	subs	r3, #48	; 0x30
 80047b8:	2b09      	cmp	r3, #9
 80047ba:	d94d      	bls.n	8004858 <_svfiprintf_r+0x17c>
 80047bc:	b1b0      	cbz	r0, 80047ec <_svfiprintf_r+0x110>
 80047be:	9207      	str	r2, [sp, #28]
 80047c0:	e014      	b.n	80047ec <_svfiprintf_r+0x110>
 80047c2:	eba0 0308 	sub.w	r3, r0, r8
 80047c6:	fa09 f303 	lsl.w	r3, r9, r3
 80047ca:	4313      	orrs	r3, r2
 80047cc:	9304      	str	r3, [sp, #16]
 80047ce:	46a2      	mov	sl, r4
 80047d0:	e7d2      	b.n	8004778 <_svfiprintf_r+0x9c>
 80047d2:	9b03      	ldr	r3, [sp, #12]
 80047d4:	1d19      	adds	r1, r3, #4
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	9103      	str	r1, [sp, #12]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	bfbb      	ittet	lt
 80047de:	425b      	neglt	r3, r3
 80047e0:	f042 0202 	orrlt.w	r2, r2, #2
 80047e4:	9307      	strge	r3, [sp, #28]
 80047e6:	9307      	strlt	r3, [sp, #28]
 80047e8:	bfb8      	it	lt
 80047ea:	9204      	strlt	r2, [sp, #16]
 80047ec:	7823      	ldrb	r3, [r4, #0]
 80047ee:	2b2e      	cmp	r3, #46	; 0x2e
 80047f0:	d10c      	bne.n	800480c <_svfiprintf_r+0x130>
 80047f2:	7863      	ldrb	r3, [r4, #1]
 80047f4:	2b2a      	cmp	r3, #42	; 0x2a
 80047f6:	d134      	bne.n	8004862 <_svfiprintf_r+0x186>
 80047f8:	9b03      	ldr	r3, [sp, #12]
 80047fa:	1d1a      	adds	r2, r3, #4
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	9203      	str	r2, [sp, #12]
 8004800:	2b00      	cmp	r3, #0
 8004802:	bfb8      	it	lt
 8004804:	f04f 33ff 	movlt.w	r3, #4294967295
 8004808:	3402      	adds	r4, #2
 800480a:	9305      	str	r3, [sp, #20]
 800480c:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80048d4 <_svfiprintf_r+0x1f8>
 8004810:	7821      	ldrb	r1, [r4, #0]
 8004812:	2203      	movs	r2, #3
 8004814:	4650      	mov	r0, sl
 8004816:	f7fb fce3 	bl	80001e0 <memchr>
 800481a:	b138      	cbz	r0, 800482c <_svfiprintf_r+0x150>
 800481c:	9b04      	ldr	r3, [sp, #16]
 800481e:	eba0 000a 	sub.w	r0, r0, sl
 8004822:	2240      	movs	r2, #64	; 0x40
 8004824:	4082      	lsls	r2, r0
 8004826:	4313      	orrs	r3, r2
 8004828:	3401      	adds	r4, #1
 800482a:	9304      	str	r3, [sp, #16]
 800482c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004830:	4825      	ldr	r0, [pc, #148]	; (80048c8 <_svfiprintf_r+0x1ec>)
 8004832:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004836:	2206      	movs	r2, #6
 8004838:	f7fb fcd2 	bl	80001e0 <memchr>
 800483c:	2800      	cmp	r0, #0
 800483e:	d038      	beq.n	80048b2 <_svfiprintf_r+0x1d6>
 8004840:	4b22      	ldr	r3, [pc, #136]	; (80048cc <_svfiprintf_r+0x1f0>)
 8004842:	bb1b      	cbnz	r3, 800488c <_svfiprintf_r+0x1b0>
 8004844:	9b03      	ldr	r3, [sp, #12]
 8004846:	3307      	adds	r3, #7
 8004848:	f023 0307 	bic.w	r3, r3, #7
 800484c:	3308      	adds	r3, #8
 800484e:	9303      	str	r3, [sp, #12]
 8004850:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004852:	4433      	add	r3, r6
 8004854:	9309      	str	r3, [sp, #36]	; 0x24
 8004856:	e768      	b.n	800472a <_svfiprintf_r+0x4e>
 8004858:	fb0c 3202 	mla	r2, ip, r2, r3
 800485c:	460c      	mov	r4, r1
 800485e:	2001      	movs	r0, #1
 8004860:	e7a6      	b.n	80047b0 <_svfiprintf_r+0xd4>
 8004862:	2300      	movs	r3, #0
 8004864:	3401      	adds	r4, #1
 8004866:	9305      	str	r3, [sp, #20]
 8004868:	4619      	mov	r1, r3
 800486a:	f04f 0c0a 	mov.w	ip, #10
 800486e:	4620      	mov	r0, r4
 8004870:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004874:	3a30      	subs	r2, #48	; 0x30
 8004876:	2a09      	cmp	r2, #9
 8004878:	d903      	bls.n	8004882 <_svfiprintf_r+0x1a6>
 800487a:	2b00      	cmp	r3, #0
 800487c:	d0c6      	beq.n	800480c <_svfiprintf_r+0x130>
 800487e:	9105      	str	r1, [sp, #20]
 8004880:	e7c4      	b.n	800480c <_svfiprintf_r+0x130>
 8004882:	fb0c 2101 	mla	r1, ip, r1, r2
 8004886:	4604      	mov	r4, r0
 8004888:	2301      	movs	r3, #1
 800488a:	e7f0      	b.n	800486e <_svfiprintf_r+0x192>
 800488c:	ab03      	add	r3, sp, #12
 800488e:	9300      	str	r3, [sp, #0]
 8004890:	462a      	mov	r2, r5
 8004892:	4b0f      	ldr	r3, [pc, #60]	; (80048d0 <_svfiprintf_r+0x1f4>)
 8004894:	a904      	add	r1, sp, #16
 8004896:	4638      	mov	r0, r7
 8004898:	f3af 8000 	nop.w
 800489c:	1c42      	adds	r2, r0, #1
 800489e:	4606      	mov	r6, r0
 80048a0:	d1d6      	bne.n	8004850 <_svfiprintf_r+0x174>
 80048a2:	89ab      	ldrh	r3, [r5, #12]
 80048a4:	065b      	lsls	r3, r3, #25
 80048a6:	f53f af2d 	bmi.w	8004704 <_svfiprintf_r+0x28>
 80048aa:	9809      	ldr	r0, [sp, #36]	; 0x24
 80048ac:	b01d      	add	sp, #116	; 0x74
 80048ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048b2:	ab03      	add	r3, sp, #12
 80048b4:	9300      	str	r3, [sp, #0]
 80048b6:	462a      	mov	r2, r5
 80048b8:	4b05      	ldr	r3, [pc, #20]	; (80048d0 <_svfiprintf_r+0x1f4>)
 80048ba:	a904      	add	r1, sp, #16
 80048bc:	4638      	mov	r0, r7
 80048be:	f000 f879 	bl	80049b4 <_printf_i>
 80048c2:	e7eb      	b.n	800489c <_svfiprintf_r+0x1c0>
 80048c4:	08005108 	.word	0x08005108
 80048c8:	08005112 	.word	0x08005112
 80048cc:	00000000 	.word	0x00000000
 80048d0:	08004629 	.word	0x08004629
 80048d4:	0800510e 	.word	0x0800510e

080048d8 <_printf_common>:
 80048d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048dc:	4616      	mov	r6, r2
 80048de:	4699      	mov	r9, r3
 80048e0:	688a      	ldr	r2, [r1, #8]
 80048e2:	690b      	ldr	r3, [r1, #16]
 80048e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80048e8:	4293      	cmp	r3, r2
 80048ea:	bfb8      	it	lt
 80048ec:	4613      	movlt	r3, r2
 80048ee:	6033      	str	r3, [r6, #0]
 80048f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80048f4:	4607      	mov	r7, r0
 80048f6:	460c      	mov	r4, r1
 80048f8:	b10a      	cbz	r2, 80048fe <_printf_common+0x26>
 80048fa:	3301      	adds	r3, #1
 80048fc:	6033      	str	r3, [r6, #0]
 80048fe:	6823      	ldr	r3, [r4, #0]
 8004900:	0699      	lsls	r1, r3, #26
 8004902:	bf42      	ittt	mi
 8004904:	6833      	ldrmi	r3, [r6, #0]
 8004906:	3302      	addmi	r3, #2
 8004908:	6033      	strmi	r3, [r6, #0]
 800490a:	6825      	ldr	r5, [r4, #0]
 800490c:	f015 0506 	ands.w	r5, r5, #6
 8004910:	d106      	bne.n	8004920 <_printf_common+0x48>
 8004912:	f104 0a19 	add.w	sl, r4, #25
 8004916:	68e3      	ldr	r3, [r4, #12]
 8004918:	6832      	ldr	r2, [r6, #0]
 800491a:	1a9b      	subs	r3, r3, r2
 800491c:	42ab      	cmp	r3, r5
 800491e:	dc26      	bgt.n	800496e <_printf_common+0x96>
 8004920:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004924:	1e13      	subs	r3, r2, #0
 8004926:	6822      	ldr	r2, [r4, #0]
 8004928:	bf18      	it	ne
 800492a:	2301      	movne	r3, #1
 800492c:	0692      	lsls	r2, r2, #26
 800492e:	d42b      	bmi.n	8004988 <_printf_common+0xb0>
 8004930:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004934:	4649      	mov	r1, r9
 8004936:	4638      	mov	r0, r7
 8004938:	47c0      	blx	r8
 800493a:	3001      	adds	r0, #1
 800493c:	d01e      	beq.n	800497c <_printf_common+0xa4>
 800493e:	6823      	ldr	r3, [r4, #0]
 8004940:	6922      	ldr	r2, [r4, #16]
 8004942:	f003 0306 	and.w	r3, r3, #6
 8004946:	2b04      	cmp	r3, #4
 8004948:	bf02      	ittt	eq
 800494a:	68e5      	ldreq	r5, [r4, #12]
 800494c:	6833      	ldreq	r3, [r6, #0]
 800494e:	1aed      	subeq	r5, r5, r3
 8004950:	68a3      	ldr	r3, [r4, #8]
 8004952:	bf0c      	ite	eq
 8004954:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004958:	2500      	movne	r5, #0
 800495a:	4293      	cmp	r3, r2
 800495c:	bfc4      	itt	gt
 800495e:	1a9b      	subgt	r3, r3, r2
 8004960:	18ed      	addgt	r5, r5, r3
 8004962:	2600      	movs	r6, #0
 8004964:	341a      	adds	r4, #26
 8004966:	42b5      	cmp	r5, r6
 8004968:	d11a      	bne.n	80049a0 <_printf_common+0xc8>
 800496a:	2000      	movs	r0, #0
 800496c:	e008      	b.n	8004980 <_printf_common+0xa8>
 800496e:	2301      	movs	r3, #1
 8004970:	4652      	mov	r2, sl
 8004972:	4649      	mov	r1, r9
 8004974:	4638      	mov	r0, r7
 8004976:	47c0      	blx	r8
 8004978:	3001      	adds	r0, #1
 800497a:	d103      	bne.n	8004984 <_printf_common+0xac>
 800497c:	f04f 30ff 	mov.w	r0, #4294967295
 8004980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004984:	3501      	adds	r5, #1
 8004986:	e7c6      	b.n	8004916 <_printf_common+0x3e>
 8004988:	18e1      	adds	r1, r4, r3
 800498a:	1c5a      	adds	r2, r3, #1
 800498c:	2030      	movs	r0, #48	; 0x30
 800498e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004992:	4422      	add	r2, r4
 8004994:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004998:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800499c:	3302      	adds	r3, #2
 800499e:	e7c7      	b.n	8004930 <_printf_common+0x58>
 80049a0:	2301      	movs	r3, #1
 80049a2:	4622      	mov	r2, r4
 80049a4:	4649      	mov	r1, r9
 80049a6:	4638      	mov	r0, r7
 80049a8:	47c0      	blx	r8
 80049aa:	3001      	adds	r0, #1
 80049ac:	d0e6      	beq.n	800497c <_printf_common+0xa4>
 80049ae:	3601      	adds	r6, #1
 80049b0:	e7d9      	b.n	8004966 <_printf_common+0x8e>
	...

080049b4 <_printf_i>:
 80049b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80049b8:	7e0f      	ldrb	r7, [r1, #24]
 80049ba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80049bc:	2f78      	cmp	r7, #120	; 0x78
 80049be:	4691      	mov	r9, r2
 80049c0:	4680      	mov	r8, r0
 80049c2:	460c      	mov	r4, r1
 80049c4:	469a      	mov	sl, r3
 80049c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80049ca:	d807      	bhi.n	80049dc <_printf_i+0x28>
 80049cc:	2f62      	cmp	r7, #98	; 0x62
 80049ce:	d80a      	bhi.n	80049e6 <_printf_i+0x32>
 80049d0:	2f00      	cmp	r7, #0
 80049d2:	f000 80d4 	beq.w	8004b7e <_printf_i+0x1ca>
 80049d6:	2f58      	cmp	r7, #88	; 0x58
 80049d8:	f000 80c0 	beq.w	8004b5c <_printf_i+0x1a8>
 80049dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80049e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80049e4:	e03a      	b.n	8004a5c <_printf_i+0xa8>
 80049e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80049ea:	2b15      	cmp	r3, #21
 80049ec:	d8f6      	bhi.n	80049dc <_printf_i+0x28>
 80049ee:	a101      	add	r1, pc, #4	; (adr r1, 80049f4 <_printf_i+0x40>)
 80049f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80049f4:	08004a4d 	.word	0x08004a4d
 80049f8:	08004a61 	.word	0x08004a61
 80049fc:	080049dd 	.word	0x080049dd
 8004a00:	080049dd 	.word	0x080049dd
 8004a04:	080049dd 	.word	0x080049dd
 8004a08:	080049dd 	.word	0x080049dd
 8004a0c:	08004a61 	.word	0x08004a61
 8004a10:	080049dd 	.word	0x080049dd
 8004a14:	080049dd 	.word	0x080049dd
 8004a18:	080049dd 	.word	0x080049dd
 8004a1c:	080049dd 	.word	0x080049dd
 8004a20:	08004b65 	.word	0x08004b65
 8004a24:	08004a8d 	.word	0x08004a8d
 8004a28:	08004b1f 	.word	0x08004b1f
 8004a2c:	080049dd 	.word	0x080049dd
 8004a30:	080049dd 	.word	0x080049dd
 8004a34:	08004b87 	.word	0x08004b87
 8004a38:	080049dd 	.word	0x080049dd
 8004a3c:	08004a8d 	.word	0x08004a8d
 8004a40:	080049dd 	.word	0x080049dd
 8004a44:	080049dd 	.word	0x080049dd
 8004a48:	08004b27 	.word	0x08004b27
 8004a4c:	682b      	ldr	r3, [r5, #0]
 8004a4e:	1d1a      	adds	r2, r3, #4
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	602a      	str	r2, [r5, #0]
 8004a54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004a58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e09f      	b.n	8004ba0 <_printf_i+0x1ec>
 8004a60:	6820      	ldr	r0, [r4, #0]
 8004a62:	682b      	ldr	r3, [r5, #0]
 8004a64:	0607      	lsls	r7, r0, #24
 8004a66:	f103 0104 	add.w	r1, r3, #4
 8004a6a:	6029      	str	r1, [r5, #0]
 8004a6c:	d501      	bpl.n	8004a72 <_printf_i+0xbe>
 8004a6e:	681e      	ldr	r6, [r3, #0]
 8004a70:	e003      	b.n	8004a7a <_printf_i+0xc6>
 8004a72:	0646      	lsls	r6, r0, #25
 8004a74:	d5fb      	bpl.n	8004a6e <_printf_i+0xba>
 8004a76:	f9b3 6000 	ldrsh.w	r6, [r3]
 8004a7a:	2e00      	cmp	r6, #0
 8004a7c:	da03      	bge.n	8004a86 <_printf_i+0xd2>
 8004a7e:	232d      	movs	r3, #45	; 0x2d
 8004a80:	4276      	negs	r6, r6
 8004a82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a86:	485a      	ldr	r0, [pc, #360]	; (8004bf0 <_printf_i+0x23c>)
 8004a88:	230a      	movs	r3, #10
 8004a8a:	e012      	b.n	8004ab2 <_printf_i+0xfe>
 8004a8c:	682b      	ldr	r3, [r5, #0]
 8004a8e:	6820      	ldr	r0, [r4, #0]
 8004a90:	1d19      	adds	r1, r3, #4
 8004a92:	6029      	str	r1, [r5, #0]
 8004a94:	0605      	lsls	r5, r0, #24
 8004a96:	d501      	bpl.n	8004a9c <_printf_i+0xe8>
 8004a98:	681e      	ldr	r6, [r3, #0]
 8004a9a:	e002      	b.n	8004aa2 <_printf_i+0xee>
 8004a9c:	0641      	lsls	r1, r0, #25
 8004a9e:	d5fb      	bpl.n	8004a98 <_printf_i+0xe4>
 8004aa0:	881e      	ldrh	r6, [r3, #0]
 8004aa2:	4853      	ldr	r0, [pc, #332]	; (8004bf0 <_printf_i+0x23c>)
 8004aa4:	2f6f      	cmp	r7, #111	; 0x6f
 8004aa6:	bf0c      	ite	eq
 8004aa8:	2308      	moveq	r3, #8
 8004aaa:	230a      	movne	r3, #10
 8004aac:	2100      	movs	r1, #0
 8004aae:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004ab2:	6865      	ldr	r5, [r4, #4]
 8004ab4:	60a5      	str	r5, [r4, #8]
 8004ab6:	2d00      	cmp	r5, #0
 8004ab8:	bfa2      	ittt	ge
 8004aba:	6821      	ldrge	r1, [r4, #0]
 8004abc:	f021 0104 	bicge.w	r1, r1, #4
 8004ac0:	6021      	strge	r1, [r4, #0]
 8004ac2:	b90e      	cbnz	r6, 8004ac8 <_printf_i+0x114>
 8004ac4:	2d00      	cmp	r5, #0
 8004ac6:	d04b      	beq.n	8004b60 <_printf_i+0x1ac>
 8004ac8:	4615      	mov	r5, r2
 8004aca:	fbb6 f1f3 	udiv	r1, r6, r3
 8004ace:	fb03 6711 	mls	r7, r3, r1, r6
 8004ad2:	5dc7      	ldrb	r7, [r0, r7]
 8004ad4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004ad8:	4637      	mov	r7, r6
 8004ada:	42bb      	cmp	r3, r7
 8004adc:	460e      	mov	r6, r1
 8004ade:	d9f4      	bls.n	8004aca <_printf_i+0x116>
 8004ae0:	2b08      	cmp	r3, #8
 8004ae2:	d10b      	bne.n	8004afc <_printf_i+0x148>
 8004ae4:	6823      	ldr	r3, [r4, #0]
 8004ae6:	07de      	lsls	r6, r3, #31
 8004ae8:	d508      	bpl.n	8004afc <_printf_i+0x148>
 8004aea:	6923      	ldr	r3, [r4, #16]
 8004aec:	6861      	ldr	r1, [r4, #4]
 8004aee:	4299      	cmp	r1, r3
 8004af0:	bfde      	ittt	le
 8004af2:	2330      	movle	r3, #48	; 0x30
 8004af4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004af8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004afc:	1b52      	subs	r2, r2, r5
 8004afe:	6122      	str	r2, [r4, #16]
 8004b00:	f8cd a000 	str.w	sl, [sp]
 8004b04:	464b      	mov	r3, r9
 8004b06:	aa03      	add	r2, sp, #12
 8004b08:	4621      	mov	r1, r4
 8004b0a:	4640      	mov	r0, r8
 8004b0c:	f7ff fee4 	bl	80048d8 <_printf_common>
 8004b10:	3001      	adds	r0, #1
 8004b12:	d14a      	bne.n	8004baa <_printf_i+0x1f6>
 8004b14:	f04f 30ff 	mov.w	r0, #4294967295
 8004b18:	b004      	add	sp, #16
 8004b1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b1e:	6823      	ldr	r3, [r4, #0]
 8004b20:	f043 0320 	orr.w	r3, r3, #32
 8004b24:	6023      	str	r3, [r4, #0]
 8004b26:	4833      	ldr	r0, [pc, #204]	; (8004bf4 <_printf_i+0x240>)
 8004b28:	2778      	movs	r7, #120	; 0x78
 8004b2a:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004b2e:	6823      	ldr	r3, [r4, #0]
 8004b30:	6829      	ldr	r1, [r5, #0]
 8004b32:	061f      	lsls	r7, r3, #24
 8004b34:	f851 6b04 	ldr.w	r6, [r1], #4
 8004b38:	d402      	bmi.n	8004b40 <_printf_i+0x18c>
 8004b3a:	065f      	lsls	r7, r3, #25
 8004b3c:	bf48      	it	mi
 8004b3e:	b2b6      	uxthmi	r6, r6
 8004b40:	07df      	lsls	r7, r3, #31
 8004b42:	bf48      	it	mi
 8004b44:	f043 0320 	orrmi.w	r3, r3, #32
 8004b48:	6029      	str	r1, [r5, #0]
 8004b4a:	bf48      	it	mi
 8004b4c:	6023      	strmi	r3, [r4, #0]
 8004b4e:	b91e      	cbnz	r6, 8004b58 <_printf_i+0x1a4>
 8004b50:	6823      	ldr	r3, [r4, #0]
 8004b52:	f023 0320 	bic.w	r3, r3, #32
 8004b56:	6023      	str	r3, [r4, #0]
 8004b58:	2310      	movs	r3, #16
 8004b5a:	e7a7      	b.n	8004aac <_printf_i+0xf8>
 8004b5c:	4824      	ldr	r0, [pc, #144]	; (8004bf0 <_printf_i+0x23c>)
 8004b5e:	e7e4      	b.n	8004b2a <_printf_i+0x176>
 8004b60:	4615      	mov	r5, r2
 8004b62:	e7bd      	b.n	8004ae0 <_printf_i+0x12c>
 8004b64:	682b      	ldr	r3, [r5, #0]
 8004b66:	6826      	ldr	r6, [r4, #0]
 8004b68:	6961      	ldr	r1, [r4, #20]
 8004b6a:	1d18      	adds	r0, r3, #4
 8004b6c:	6028      	str	r0, [r5, #0]
 8004b6e:	0635      	lsls	r5, r6, #24
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	d501      	bpl.n	8004b78 <_printf_i+0x1c4>
 8004b74:	6019      	str	r1, [r3, #0]
 8004b76:	e002      	b.n	8004b7e <_printf_i+0x1ca>
 8004b78:	0670      	lsls	r0, r6, #25
 8004b7a:	d5fb      	bpl.n	8004b74 <_printf_i+0x1c0>
 8004b7c:	8019      	strh	r1, [r3, #0]
 8004b7e:	2300      	movs	r3, #0
 8004b80:	6123      	str	r3, [r4, #16]
 8004b82:	4615      	mov	r5, r2
 8004b84:	e7bc      	b.n	8004b00 <_printf_i+0x14c>
 8004b86:	682b      	ldr	r3, [r5, #0]
 8004b88:	1d1a      	adds	r2, r3, #4
 8004b8a:	602a      	str	r2, [r5, #0]
 8004b8c:	681d      	ldr	r5, [r3, #0]
 8004b8e:	6862      	ldr	r2, [r4, #4]
 8004b90:	2100      	movs	r1, #0
 8004b92:	4628      	mov	r0, r5
 8004b94:	f7fb fb24 	bl	80001e0 <memchr>
 8004b98:	b108      	cbz	r0, 8004b9e <_printf_i+0x1ea>
 8004b9a:	1b40      	subs	r0, r0, r5
 8004b9c:	6060      	str	r0, [r4, #4]
 8004b9e:	6863      	ldr	r3, [r4, #4]
 8004ba0:	6123      	str	r3, [r4, #16]
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ba8:	e7aa      	b.n	8004b00 <_printf_i+0x14c>
 8004baa:	6923      	ldr	r3, [r4, #16]
 8004bac:	462a      	mov	r2, r5
 8004bae:	4649      	mov	r1, r9
 8004bb0:	4640      	mov	r0, r8
 8004bb2:	47d0      	blx	sl
 8004bb4:	3001      	adds	r0, #1
 8004bb6:	d0ad      	beq.n	8004b14 <_printf_i+0x160>
 8004bb8:	6823      	ldr	r3, [r4, #0]
 8004bba:	079b      	lsls	r3, r3, #30
 8004bbc:	d413      	bmi.n	8004be6 <_printf_i+0x232>
 8004bbe:	68e0      	ldr	r0, [r4, #12]
 8004bc0:	9b03      	ldr	r3, [sp, #12]
 8004bc2:	4298      	cmp	r0, r3
 8004bc4:	bfb8      	it	lt
 8004bc6:	4618      	movlt	r0, r3
 8004bc8:	e7a6      	b.n	8004b18 <_printf_i+0x164>
 8004bca:	2301      	movs	r3, #1
 8004bcc:	4632      	mov	r2, r6
 8004bce:	4649      	mov	r1, r9
 8004bd0:	4640      	mov	r0, r8
 8004bd2:	47d0      	blx	sl
 8004bd4:	3001      	adds	r0, #1
 8004bd6:	d09d      	beq.n	8004b14 <_printf_i+0x160>
 8004bd8:	3501      	adds	r5, #1
 8004bda:	68e3      	ldr	r3, [r4, #12]
 8004bdc:	9903      	ldr	r1, [sp, #12]
 8004bde:	1a5b      	subs	r3, r3, r1
 8004be0:	42ab      	cmp	r3, r5
 8004be2:	dcf2      	bgt.n	8004bca <_printf_i+0x216>
 8004be4:	e7eb      	b.n	8004bbe <_printf_i+0x20a>
 8004be6:	2500      	movs	r5, #0
 8004be8:	f104 0619 	add.w	r6, r4, #25
 8004bec:	e7f5      	b.n	8004bda <_printf_i+0x226>
 8004bee:	bf00      	nop
 8004bf0:	08005119 	.word	0x08005119
 8004bf4:	0800512a 	.word	0x0800512a

08004bf8 <memmove>:
 8004bf8:	4288      	cmp	r0, r1
 8004bfa:	b510      	push	{r4, lr}
 8004bfc:	eb01 0402 	add.w	r4, r1, r2
 8004c00:	d902      	bls.n	8004c08 <memmove+0x10>
 8004c02:	4284      	cmp	r4, r0
 8004c04:	4623      	mov	r3, r4
 8004c06:	d807      	bhi.n	8004c18 <memmove+0x20>
 8004c08:	1e43      	subs	r3, r0, #1
 8004c0a:	42a1      	cmp	r1, r4
 8004c0c:	d008      	beq.n	8004c20 <memmove+0x28>
 8004c0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c12:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004c16:	e7f8      	b.n	8004c0a <memmove+0x12>
 8004c18:	4402      	add	r2, r0
 8004c1a:	4601      	mov	r1, r0
 8004c1c:	428a      	cmp	r2, r1
 8004c1e:	d100      	bne.n	8004c22 <memmove+0x2a>
 8004c20:	bd10      	pop	{r4, pc}
 8004c22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004c26:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004c2a:	e7f7      	b.n	8004c1c <memmove+0x24>

08004c2c <_sbrk_r>:
 8004c2c:	b538      	push	{r3, r4, r5, lr}
 8004c2e:	4d06      	ldr	r5, [pc, #24]	; (8004c48 <_sbrk_r+0x1c>)
 8004c30:	2300      	movs	r3, #0
 8004c32:	4604      	mov	r4, r0
 8004c34:	4608      	mov	r0, r1
 8004c36:	602b      	str	r3, [r5, #0]
 8004c38:	f7fc fdba 	bl	80017b0 <_sbrk>
 8004c3c:	1c43      	adds	r3, r0, #1
 8004c3e:	d102      	bne.n	8004c46 <_sbrk_r+0x1a>
 8004c40:	682b      	ldr	r3, [r5, #0]
 8004c42:	b103      	cbz	r3, 8004c46 <_sbrk_r+0x1a>
 8004c44:	6023      	str	r3, [r4, #0]
 8004c46:	bd38      	pop	{r3, r4, r5, pc}
 8004c48:	200002a8 	.word	0x200002a8

08004c4c <_realloc_r>:
 8004c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c50:	4680      	mov	r8, r0
 8004c52:	4614      	mov	r4, r2
 8004c54:	460e      	mov	r6, r1
 8004c56:	b921      	cbnz	r1, 8004c62 <_realloc_r+0x16>
 8004c58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c5c:	4611      	mov	r1, r2
 8004c5e:	f7ff bc57 	b.w	8004510 <_malloc_r>
 8004c62:	b92a      	cbnz	r2, 8004c70 <_realloc_r+0x24>
 8004c64:	f7ff fbe8 	bl	8004438 <_free_r>
 8004c68:	4625      	mov	r5, r4
 8004c6a:	4628      	mov	r0, r5
 8004c6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c70:	f000 f81b 	bl	8004caa <_malloc_usable_size_r>
 8004c74:	4284      	cmp	r4, r0
 8004c76:	4607      	mov	r7, r0
 8004c78:	d802      	bhi.n	8004c80 <_realloc_r+0x34>
 8004c7a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004c7e:	d812      	bhi.n	8004ca6 <_realloc_r+0x5a>
 8004c80:	4621      	mov	r1, r4
 8004c82:	4640      	mov	r0, r8
 8004c84:	f7ff fc44 	bl	8004510 <_malloc_r>
 8004c88:	4605      	mov	r5, r0
 8004c8a:	2800      	cmp	r0, #0
 8004c8c:	d0ed      	beq.n	8004c6a <_realloc_r+0x1e>
 8004c8e:	42bc      	cmp	r4, r7
 8004c90:	4622      	mov	r2, r4
 8004c92:	4631      	mov	r1, r6
 8004c94:	bf28      	it	cs
 8004c96:	463a      	movcs	r2, r7
 8004c98:	f7ff fbc0 	bl	800441c <memcpy>
 8004c9c:	4631      	mov	r1, r6
 8004c9e:	4640      	mov	r0, r8
 8004ca0:	f7ff fbca 	bl	8004438 <_free_r>
 8004ca4:	e7e1      	b.n	8004c6a <_realloc_r+0x1e>
 8004ca6:	4635      	mov	r5, r6
 8004ca8:	e7df      	b.n	8004c6a <_realloc_r+0x1e>

08004caa <_malloc_usable_size_r>:
 8004caa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004cae:	1f18      	subs	r0, r3, #4
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	bfbc      	itt	lt
 8004cb4:	580b      	ldrlt	r3, [r1, r0]
 8004cb6:	18c0      	addlt	r0, r0, r3
 8004cb8:	4770      	bx	lr
	...

08004cbc <_init>:
 8004cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cbe:	bf00      	nop
 8004cc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cc2:	bc08      	pop	{r3}
 8004cc4:	469e      	mov	lr, r3
 8004cc6:	4770      	bx	lr

08004cc8 <_fini>:
 8004cc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cca:	bf00      	nop
 8004ccc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cce:	bc08      	pop	{r3}
 8004cd0:	469e      	mov	lr, r3
 8004cd2:	4770      	bx	lr
