$date
	Wed Feb 24 21:36:27 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module stimulus $end
$var reg 1 ! d $end
$upscope $end
$scope module stimulus $end
$var reg 1 " clk $end
$upscope $end
$scope module stimulus $end
$var wire 1 # q $end
$upscope $end
$scope module stimulus $end
$var reg 1 $ clk_en $end
$upscope $end
$scope module stimulus $end
$var reg 1 % rst_n $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
x#
0"
1!
$end
#1000
1#
1"
#2000
0"
#3000
1"
#4000
0"
#5000
1"
#6000
0"
#7000
1"
#8000
0"
#9000
1"
#10000
0"
#11000
1"
#12000
0"
#13000
1"
#14000
0"
#15000
1"
#16000
0"
#17000
1"
#18000
0"
#19000
1"
#20000
0"
1%
#21000
1"
#22000
0"
#23000
1"
#24000
0"
#25000
0"
#26000
1"
#27000
0"
#28000
1"
#29000
0"
#30000
1"
#31000
0"
#32000
1"
#33000
0"
#34000
1"
#35000
0"
0!
#36000
0#
1"
#37000
0"
#38000
1"
#39000
0"
#40000
0"
#41000
1"
#42000
0"
#43000
1"
#44000
0"
#45000
1"
#46000
0"
#47000
1"
#48000
0"
#49000
1"
#50000
0"
1!
#51000
1#
1"
#52000
0"
#53000
1"
#54000
0"
#55000
0"
#56000
1"
#57000
0"
#58000
1"
#59000
0"
#60000
1"
#61000
0"
#62000
1"
#63000
0"
#64000
1"
#65000
0"
0!
#66000
0#
1"
#67000
0"
#68000
1"
#69000
0"
#70000
1"
0$
#71000
0"
#72000
1"
#73000
0"
#74000
1"
#75000
0"
#76000
1"
#77000
0"
#78000
1"
#79000
0"
#80000
1"
#81000
0"
#82000
1"
#83000
0"
#84000
1"
#85000
0"
#86000
1"
#87000
0"
#88000
1"
#89000
0"
#90000
1"
#91000
0"
#92000
1"
#93000
0"
#94000
1"
#95000
0"
#96000
1"
#97000
0"
#98000
1"
#99000
0"
#100000
1"
1!
