Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Tue Dec  6 12:21:44 2016
| Host         : zoidberg running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file Display_Source_control_sets_placed.rpt
| Design       : Display_Source
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              44 |           13 |
| Yes          | No                    | No                     |              33 |           13 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               5 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+-----------------------------------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             |                   Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+-----------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                        |                                                     |                1 |              1 |
|  clk_IBUF_BUFG | Seven_Seg_Driver/sseg_an_wire          | Seven_Seg_Driver/FSM_onehot_sseg_an_wire[4]_i_1_n_0 |                2 |              5 |
|  clk_IBUF_BUFG | Seven_Seg_Driver/current_input         |                                                     |                2 |              6 |
|  clk_IBUF_BUFG |                                        | Seven_Seg_Driver/count[17]_i_1_n_0                  |                6 |             18 |
|  clk_IBUF_BUFG |                                        | FSM_sequential_scroll_point[2]_i_1_n_0              |                7 |             26 |
|  clk_IBUF_BUFG | FSM_sequential_scroll_point[2]_i_1_n_0 |                                                     |               11 |             27 |
+----------------+----------------------------------------+-----------------------------------------------------+------------------+----------------+


