HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:cariomart_mss
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cariomart_mss.srr(52);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/52||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cariomart_mss.srr(53);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/53||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||cariomart_mss.srr(54);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/54||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| CL159 ||@N: Input CLKA is unused.||cariomart_mss.srr(55);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/55||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(36);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/36
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PAD is unused.||cariomart_mss.srr(56);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/56||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(37);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/37
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PADP is unused.||cariomart_mss.srr(57);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/57||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(38);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/38
Implementation;Synthesis|| CL159 ||@N: Input CLKA_PADN is unused.||cariomart_mss.srr(58);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/58||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(39);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/39
Implementation;Synthesis|| CL159 ||@N: Input CLKB is unused.||cariomart_mss.srr(59);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/59||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/40
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PAD is unused.||cariomart_mss.srr(60);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/60||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(41);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/41
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PADP is unused.||cariomart_mss.srr(61);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/61||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(42);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/42
Implementation;Synthesis|| CL159 ||@N: Input CLKB_PADN is unused.||cariomart_mss.srr(62);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/62||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(43);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/43
Implementation;Synthesis|| CL159 ||@N: Input CLKC is unused.||cariomart_mss.srr(63);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/63||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(44);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/44
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PAD is unused.||cariomart_mss.srr(64);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/64||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(45);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/45
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PADP is unused.||cariomart_mss.srr(65);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/65||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(46);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/46
Implementation;Synthesis|| CL159 ||@N: Input CLKC_PADN is unused.||cariomart_mss.srr(66);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/66||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(47);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/47
Implementation;Synthesis|| CL159 ||@N: Input MAINXIN is unused.||cariomart_mss.srr(67);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/67||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(48);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/48
Implementation;Synthesis|| CL159 ||@N: Input LPXIN is unused.||cariomart_mss.srr(68);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/68||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(49);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/49
Implementation;Synthesis|| CL159 ||@N: Input MAC_CLK is unused.||cariomart_mss.srr(69);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/69||cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v(50);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\component\work\cariomart_mss\MSS_CCC_0\cariomart_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/50
Implementation;Synthesis||null||@N: Running in 64-bit mode||cariomart_mss.srr(80);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/80||null;null
Implementation;Synthesis||null||@N: Running in 64-bit mode||cariomart_mss.srr(101);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/101||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||cariomart_mss.srr(125);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/125||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||cariomart_mss.srr(126);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/126||null;null
Implementation;Synthesis|| MO111 ||@N: Tristate driver LPXIN_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||cariomart_mss.srr(133);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/133||cariomart_mss_tmp_mss_ccc_0_mss_ccc.v(64);liberoaction://cross_probe/hdl/file/'c:\microsemi\projects\cariomart_controller\component\work\cariomart_mss\mss_ccc_0\cariomart_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/64
Implementation;Synthesis|| MO111 ||@N: Tristate driver MAINXIN_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||cariomart_mss.srr(134);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/134||cariomart_mss_tmp_mss_ccc_0_mss_ccc.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemi\projects\cariomart_controller\component\work\cariomart_mss\mss_ccc_0\cariomart_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@N: Tristate driver RCOSC_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||cariomart_mss.srr(135);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/135||cariomart_mss_tmp_mss_ccc_0_mss_ccc.v(62);liberoaction://cross_probe/hdl/file/'c:\microsemi\projects\cariomart_controller\component\work\cariomart_mss\mss_ccc_0\cariomart_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/62
Implementation;Synthesis|| BN225 ||@N: Writing default property annotation file C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.sap.||cariomart_mss.srr(150);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/150||null;null
Implementation;Synthesis|| MF248 ||@N: Running in 64-bit mode.||cariomart_mss.srr(177);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/177||null;null
Implementation;Synthesis|| MF667 ||@N: Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)||cariomart_mss.srr(178);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/178||null;null
Implementation;Synthesis|| MO111 ||@N: Tristate driver LPXIN_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net LPXIN_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||cariomart_mss.srr(189);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/189||cariomart_mss_tmp_mss_ccc_0_mss_ccc.v(64);liberoaction://cross_probe/hdl/file/'c:\microsemi\projects\cariomart_controller\component\work\cariomart_mss\mss_ccc_0\cariomart_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/64
Implementation;Synthesis|| MO111 ||@N: Tristate driver MAINXIN_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net MAINXIN_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||cariomart_mss.srr(190);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/190||cariomart_mss_tmp_mss_ccc_0_mss_ccc.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemi\projects\cariomart_controller\component\work\cariomart_mss\mss_ccc_0\cariomart_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/63
Implementation;Synthesis|| MO111 ||@N: Tristate driver RCOSC_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) on net RCOSC_CLKOUT (in view: work.cariomart_mss_tmp_MSS_CCC_0_MSS_CCC(verilog)) has its enable tied to GND.||cariomart_mss.srr(191);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/191||cariomart_mss_tmp_mss_ccc_0_mss_ccc.v(62);liberoaction://cross_probe/hdl/file/'c:\microsemi\projects\cariomart_controller\component\work\cariomart_mss\mss_ccc_0\cariomart_mss_tmp_mss_ccc_0_mss_ccc.v'/linenumber/62
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||cariomart_mss.srr(283);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/283||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||cariomart_mss.srr(285);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Projects\cariomart_controller\synthesis\cariomart_mss.srr'/linenumber/285||null;null
Implementation;Compile;RootName:cariomart_mss
Implementation;Compile||(null)||Please refer to the log file for details about 334 Warning(s) , 1 Info(s)||cariomart_mss_compile_log.rpt;liberoaction://open_report/file/cariomart_mss_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:cariomart_mss
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||cariomart_mss_placeroute_log.rpt;liberoaction://open_report/file/cariomart_mss_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:cariomart_mss
