
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max INF

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------
osc period_min = 0.00 fmax = inf

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock osc
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: pll_control (rising edge-triggered flip-flop)
Endpoint: clockp[1] (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00 ^ pll_control/clock (digital_pll_controller)
     1    0.17    1.23    4.91    4.91 ^ pll_control/trim[13] (digital_pll_controller)
                                         otrim[13] (net)
                  1.23    0.01    4.92 ^ ringosc/trim[13] (ring_osc2x13)
     1    0.01    0.23   17.62   22.54 v ringosc/clockp[1] (ring_osc2x13)
                                         net36 (net)
                  0.46    0.00   22.54 v output36/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
     1    0.01    0.18    2.18   24.72 v output36/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_2)
                                         clockp[1] (net)
                  0.18    0.00   24.72 v clockp[1] (out)
                                 24.72   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
4.3963623046875

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
5.199999809265137

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8455

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.6011599898338318

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.7106999754905701

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8459

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          7.41e-05   2.68e-05   5.25e-09   1.01e-04  99.9%
Clock                  6.07e-11   0.00e+00   6.76e-08   6.77e-08   0.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.41e-05   2.68e-05   7.28e-08   1.01e-04 100.0%
                          73.4%      26.5%       0.1%
