Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date         : Tue Feb 24 22:39:06 2015
| Host         : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a200t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   189 |
| Minimum Number of register sites lost to control set restrictions |   555 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1346 |          504 |
| No           | No                    | Yes                    |             148 |           52 |
| No           | Yes                   | No                     |             981 |          376 |
| Yes          | No                    | No                     |             745 |          294 |
| Yes          | No                    | Yes                    |             141 |           39 |
| Yes          | Yes                   | No                     |             964 |          404 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|              Clock Signal              |                                                                                       Enable Signal                                                                                      |                                                                                      Set/Reset Signal                                                                                     | Slice Load Count | Bel Load Count |
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | mcu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/n_0_TCSR1_GENERATE[23].TCSR1_FF_I_i_1                                                                                                      |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                  |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                              |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                              |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                              |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/n_0_REG_GEN[2].isr[2]_i_1                                                                                                      |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                 |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                              |                1 |              1 |
| ~mcu_i/mcu_core_system/mdm_1/U0/DRCK   | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                             | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                               |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | mcu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/n_0_TCSR0_GENERATE[23].TCSR0_FF_I_i_1                                                                                                      |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                      |                                                                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/idrck                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  mcu_i/mcu_core_system/mdm_1/U0/UPDATE | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                           | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_start_single_step_reg                                                 |                1 |              1 |
|  mcu_i/mcu_core_system/mdm_1/U0/UPDATE |                                                                                                                                                                                          | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/n_0_Use_UART.execute_i_2                                                                                                        |                1 |              1 |
|  mcu_i/mcu_core_system/mdm_1/U0/UPDATE | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                           | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_continue_from_brk_reg                                                 |                1 |              1 |
|  mcu_i/mcu_core_system/mdm_1/U0/UPDATE | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                           | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_normal_stop_cmd_i_reg                                                 |                1 |              1 |
|  mcu_i/mcu_core_system/mdm_1/U0/UPDATE | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                           | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/n_0_force_stop_cmd_i_reg                                                  |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_15                                                         |                                                                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/UPDATE                   |                                                                                                                                                                                          | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                             |                1 |              1 |
| ~mcu_i/mcu_core_system/mdm_1/U0/UPDATE |                                                                                                                                                                                          | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/local_sel_n                                                                                                                     |                1 |              1 |
|  dbg_hub/inst/idrck                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1                                | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/idrck                    |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1    |                1 |              2 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1    |                2 |              2 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                1 |              2 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0 |                1 |              2 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                                                                                                          |                                                                                                                                                                                           |                1 |              2 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/pair0_Select                                                                                                                              | mcu_i/axi_timer_0/U0/bus2ip_reset                                                                                                                                                         |                1 |              2 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE041_out                                                                                                                                 | mcu_i/axi_timer_0/U0/bus2ip_reset                                                                                                                                                         |                1 |              2 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/n_0_FIFO_RAM[0].SRL16E_I_i_1                                                                                                                  |                                                                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/idrck                    | dbg_hub/inst/U_ICON/U_CMD/O1                                                                                                                                                             |                                                                                                                                                                                           |                1 |              2 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/n_0_REG_GEN[1].isr[1]_i_1                                                                                                      |                1 |              2 |
|  mcu_i/mcu_core_system/mdm_1/U0/UPDATE | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                           | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                         |                1 |              2 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/n_0_REG_GEN[0].isr[0]_i_1                                                                                                      |                1 |              2 |
|  dbg_hub/inst/idrck                    | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                1 |              3 |
|  dbg_hub/inst/idrck                    |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0 |                2 |              3 |
|  dbg_hub/inst/idrck                    | dbg_hub/inst/U_ICON/U_CMD/O3                                                                                                                                                             |                                                                                                                                                                                           |                1 |              3 |
|  dbg_hub/inst/idrck                    | dbg_hub/inst/U_ICON/U_CMD/O6                                                                                                                                                             |                                                                                                                                                                                           |                1 |              3 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                           |                                                                                                                                                                                           |                1 |              3 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/n_0_cnt[3]_i_1__2                                                                                                              |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/n_0_cnt[3]_i_1__0                                                                                                              |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/n_0_Data_Exists_DFF                                                                                                                           | mcu_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                      |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | mcu_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                      |                3 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Data_Exists                                                                                                                                        | mcu_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                      |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_Bus2IP_Reset                                                                                                                                 |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                         | mcu_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/idrck                    |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                     |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                              |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                           |                                                                                                                                                                                           |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/n_0_cnt[3]_i_1__3                                                                                                              |                1 |              4 |
|  dbg_hub/inst/idrck                    | dbg_hub/inst/U_ICON/U_CMD/O2                                                                                                                                                             |                                                                                                                                                                                           |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/n_0_cnt[3]_i_1__4                                                                                                              |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Data_Exists                                                                                                 | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/n_0_Use_Uart.reset_RX_FIFO_reg                                                                                                                 |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/n_0_cnt[3]_i_1__1                                                                                                              |                1 |              4 |
|  dbg_hub/inst/idrck                    |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/I11[0]                                                                                                                                                          |                1 |              4 |
|  mcu_i/mcu_core_system/mdm_1/U0/DRCK   |                                                                                                                                                                                          | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                    |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Data_Exists                                                                                                 | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/n_0_Use_Uart.reset_TX_FIFO_reg                                                                                                                 |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                   |                1 |              4 |
|  mcu_i/mcu_core_system/mdm_1/U0/UPDATE |                                                                                                                                                                                          | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                    |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Data_Exists                                                                                                                                         | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset                                                                                                                      |                1 |              4 |
| ~mcu_i/mcu_core_system/mdm_1/U0/UPDATE |                                                                                                                                                                                          | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                    |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/n_0_cnt[3]_i_1__5                                                                                                              |                1 |              4 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | mcu_i/axi_timer_0/U0/bus2ip_reset                                                                                                                                                         |                2 |              5 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[9]_i_1                                                                                                                      |                4 |              5 |
|  dbg_hub/inst/idrck                    |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              6 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                     |                2 |              6 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do[15]_i_1                                                                                                                     |                3 |              6 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                     |                3 |              6 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/I1[0]                                                                                                                                   |                                                                                                                                                                                           |                2 |              6 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                   |                4 |              7 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[1]                                                                                                                                          |                6 |              7 |
|  mcu_i/mcu_core_system/mdm_1/U0/DRCK   | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/SRL16_En                                                                 |                                                                                                                                                                                           |                7 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                 | mcu_i/mcu_core_system/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                        |                3 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O2[0]                                                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/CI                                                                                                          |                                                                                                                                                                                           |                1 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/CI                                                                                                          |                                                                                                                                                                                           |                1 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/n_0_SRL_FIFO_I_i_2                                                                                                                 |                                                                                                                                                                                           |                1 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_wr                                                                                                                            |                                                                                                                                                                                           |                1 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/n_0_FIFO_RAM[0].SRL16E_I_i_1                                                                                                                        |                                                                                                                                                                                           |                1 |              8 |
|  dbg_hub/inst/idrck                    |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_SYNC/SR[0]                                                                                                                                                          |                2 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[4]                                                                                                                | mcu_i/axi_timer_0/U0/bus2ip_reset                                                                                                                                                         |                4 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                     | mcu_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                            |                3 |              8 |
|  dbg_hub/inst/idrck                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                2 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/n_0_FIFO_RAM[0].SRL16E_I_i_1                                                                                                                       |                                                                                                                                                                                           |                1 |              8 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[0]                                                                                                                | mcu_i/axi_timer_0/U0/bus2ip_reset                                                                                                                                                         |                5 |              9 |
|  dbg_hub/inst/idrck                    | dbg_hub/inst/bscan_inst/I4[0]                                                                                                                                                            | dbg_hub/inst/bscan_inst/AR[0]                                                                                                                                                             |                3 |             10 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                    | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                           |                6 |             10 |
|  dbg_hub/inst/idrck                    |                                                                                                                                                                                          |                                                                                                                                                                                           |                9 |             11 |
|  dbg_hub/inst/idrck                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                4 |             12 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[1]                                           |                3 |             12 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/n_0_shadow[14]_i_1                                                                                                             |                5 |             15 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/n_0_shadow[14]_i_1                                                                                                             |                5 |             15 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/n_0_shadow[14]_i_1                                                                                                             |                5 |             15 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/n_0_shadow[14]_i_1                                                                                                                      |                5 |             15 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/n_0_shadow[14]_i_1                                                                                                             |                5 |             15 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/n_0_shadow[14]_i_1                                                                                                             |                4 |             15 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/n_0_shadow[14]_i_1                                                                                                             |                5 |             15 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__10                                                                                                  |                                                                                                                                                                                           |                5 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/n_0_slaveRegDo_mux_3[15]_i_1                                                                                                                        |                6 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/n_0_read_addr[15]_i_1                                                                                                                   |                                                                                                                                                                                           |                7 |             16 |
|  dbg_hub/inst/idrck                    | dbg_hub/inst/U_ICON/U_CMD/E[0]                                                                                                                                                           | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                3 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | mcu_i/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                          |                6 |             16 |
|  dbg_hub/inst/idrck                    | dbg_hub/inst/U_ICON/U_CMD/I9[0]                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/O9[0]                                                                                                                                                           |                5 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                             |                                                                                                                                                                                           |                5 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/I1[0]                                                                                                                                        |                                                                                                                                                                                           |                7 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__6                                                                                                  |                                                                                                                                                                                           |                8 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__8                                                                                                  |                                                                                                                                                                                           |                9 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__4                                                                                                  |                                                                                                                                                                                           |                6 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__2                                                                                                  |                                                                                                                                                                                           |                8 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__3                                                                                                  |                                                                                                                                                                                           |                9 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__1                                                                                                  |                                                                                                                                                                                           |                9 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1                                                                                                     |                                                                                                                                                                                           |                9 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__0                                                                                                  |                                                                                                                                                                                           |               11 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__13                                                                                         |                                                                                                                                                                                           |                4 |             16 |
|  dbg_hub/inst/idrck                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O2[0]              |                                                                                                                                                                                           |                4 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__12                                                                                                  |                                                                                                                                                                                           |                7 |             16 |
|  dbg_hub/inst/idrck                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/O3                 |                                                                                                                                                                                           |                5 |             16 |
|  dbg_hub/inst/idrck                    |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/OF_Write_Imm_Reg                                                                                       | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                                                  |                5 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                3 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                          |                4 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/sel                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O1                                                                                                   |                4 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/O1                                                                                                                                         |                                                                                                                                                                                           |                4 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__11                                                                                                 |                                                                                                                                                                                           |                5 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__9                                                                                                  |                                                                                                                                                                                           |                6 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__7                                                                                                  |                                                                                                                                                                                           |               10 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/n_0_xsdb_reg[15]_i_1__5                                                                                                  |                                                                                                                                                                                           |                9 |             16 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | dbg_hub/inst/UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/n_0_burst_wd[0]_i_1                                                                                                               | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                5 |             17 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | dbg_hub/inst/UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/n_0_addr[16]_i_1                                                                                                                       | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                5 |             17 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                 | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/n_0_GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1                                               |                8 |             17 |
|  dbg_hub/inst/idrck                    |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                5 |             17 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/n_0_ctl_reg[17]_i_1                                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                3 |             18 |
|  dbg_hub/inst/idrck                    | dbg_hub/inst/U_ICON/U_CMD/O5                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                3 |             18 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]                                           |                3 |             18 |
|  mcu_i/mcu_core_system/mdm_1/U0/UPDATE |                                                                                                                                                                                          |                                                                                                                                                                                           |               11 |             19 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | mcu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                    |                8 |             20 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                       | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/n_0_GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1                                                     |               13 |             22 |
|  mcu_i/mcu_core_system/mdm_1/U0/DRCK   |                                                                                                                                                                                          | mcu_i/mcu_core_system/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                                                  |               11 |             23 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                       |                                                                                                                                                                                           |                3 |             24 |
|  dbg_hub/inst/idrck                    | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]               |                                                                                                                                                                                           |                3 |             24 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |                7 |             25 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |                6 |             25 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |                8 |             25 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |                9 |             25 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |                6 |             25 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                          |                                                                                                                                                                                           |                6 |             25 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |               11 |             27 |
|  dbg_hub/inst/idrck                    | dbg_hub/inst/U_ICON/U_CMD/O4                                                                                                                                                             | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                4 |             28 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/n_0_ctl_reg[27]_i_1                                                                                                                      | dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/O1                                                                                                                                        |                8 |             28 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/n_0_irq_gen_i_1                                                                                                                |               11 |             28 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                            | mcu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                    |               10 |             29 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                               |                                                                                                                                                                                           |               13 |             29 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/n_0_INFERRED_GEN.icount_out[31]_i_1                                                                                                 | mcu_i/axi_timer_0/U0/bus2ip_reset                                                                                                                                                         |               13 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IF_PC_Write                                                                                            | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                                                  |               12 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                                                            | mcu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                   |               32 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/n_0_INFERRED_GEN.icount_out[31]_i_1                                                                                | mcu_i/axi_timer_0/U0/bus2ip_reset                                                                                                                                                         |               14 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[5]                                                                                                                | mcu_i/axi_timer_0/U0/bus2ip_reset                                                                                                                                                         |               19 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[1]                                                                                                                | mcu_i/axi_timer_0/U0/bus2ip_reset                                                                                                                                                         |               15 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/n_0_Use_DLMB.wb_dlmb_valid_read_data[0]_i_1                                                                      |               21 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                          | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/n_0_WB_MEM_Result[0]_i_1                                                           |               12 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_15                                                         | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/R                                                                                  |               17 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/S_AXI_RVALID[0]                                                                                                         | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                                                  |               15 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/INTC_CORE_I/Irq                                                                                                                           |                                                                                                                                                                                           |                9 |             32 |
|  mcu_i/mcu_core_system/mdm_1/U0/DRCK   | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                        |                                                                                                                                                                                           |               16 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/n_0_PC_Module_I_i_1                                                                                    | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                                                  |                7 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/n_0_s_axi_rdata_i[31]_i_1                                                                              | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                     |               13 |             32 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/S_READY                                                                                                     |                                                                                                                                                                                           |               13 |             33 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/n_0_m_payload_i[34]_i_1                                                                                     |                                                                                                                                                                                           |               15 |             33 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                          |                                                                                                                                                                                           |                8 |             34 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_6                                                          | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                                                  |               17 |             36 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | mcu_i/axi_uartlite_0/U0/bus2ip_reset                                                                                                                                                      |               14 |             37 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                          |               15 |             41 |
| ~mcu_i/mcu_core_system/mdm_1/U0/UPDATE |                                                                                                                                                                                          |                                                                                                                                                                                           |               17 |             45 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | mcu_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/n_0_al_i_i_1                                                                                                                                       |               21 |             51 |
|  mcu_i/mcu_core_system/mdm_1/U0/DRCK   | mcu_i/mcu_core_system/mdm_1/U0/JTAG_CAPTURE                                                                                                                                              |                                                                                                                                                                                           |               22 |             61 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/WrCE_Out[16]                                                                                 |                                                                                                                                                                                           |                8 |             64 |
|  dbg_hub/inst/idrck                    |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/O10                                                                                                                                                             |               18 |             70 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IReady                                                                                                 |                                                                                                                                                                                           |               10 |             75 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_15                                                         | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                                                  |               43 |             94 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                   |                                                                                                                                                                                           |               28 |            103 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                              |                                                                                                                                                                                           |               16 |            128 |
|  dbg_hub/inst/idrck                    |                                                                                                                                                                                          | dbg_hub/inst/U_ICON/U_CMD/SR[0]                                                                                                                                                           |               35 |            135 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | mcu_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/Reset2IP_Reset                                                                                                                      |               63 |            147 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                                                  |               76 |            173 |
|  mcu_i/mcu_core_system/mdm_1/U0/DRCK   |                                                                                                                                                                                          |                                                                                                                                                                                           |               75 |            195 |
|  mcu_i/clk_wiz_1/U0/clk_out1           | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/LO                                                              | mcu_i/mcu_core_system/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synced                                                                                                                  |               77 |            211 |
|  mcu_i/clk_wiz_1/U0/clk_out1           |                                                                                                                                                                                          |                                                                                                                                                                                           |              401 |           1106 |
+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


