#-----------------------------------------------------------
# Vivado v2021.1.1 (64-bit)
# SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
# IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
# Start of session at: Sat Nov 20 09:27:20 2021
# Process ID: 4604
# Current directory: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.runs/synth_1
# Command line: vivado -log symdet.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source symdet.tcl
# Log file: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.runs/synth_1/symdet.vds
# Journal file: /home/ko/Desktop/elec3342/mcdecoder/mcdecoder.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source symdet.tcl -notrace
Command: synth_design -top symdet -part xc7a35tcpg236-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4627
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2479.289 ; gain = 0.000 ; free physical = 5974 ; free virtual = 26638
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'symdet' [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:49]
INFO: [Synth 8-3491] module 'fifo_generator_1' declared at '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.runs/synth_1/.Xil/Vivado-4604-K126LTX/realtime/fifo_generator_1_stub.v:6' bound to instance 'FIFO_DETERMINE_SYM_MAP' of component 'fifo_generator_1' [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:82]
INFO: [Synth 8-6157] synthesizing module 'fifo_generator_1' [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.runs/synth_1/.Xil/Vivado-4604-K126LTX/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_generator_1' (1#1) [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.runs/synth_1/.Xil/Vivado-4604-K126LTX/realtime/fifo_generator_1_stub.v:6]
INFO: [Synth 8-226] default block is never used [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'symdet' (2#1) [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.srcs/sources_1/new/symdet.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2479.289 ; gain = 0.000 ; free physical = 5092 ; free virtual = 25775
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2479.289 ; gain = 0.000 ; free physical = 4922 ; free virtual = 25696
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2479.289 ; gain = 0.000 ; free physical = 4922 ; free virtual = 25696
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2479.289 ; gain = 0.000 ; free physical = 4917 ; free virtual = 25690
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.gen/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'FIFO_DETERMINE_SYM_MAP'
Finished Parsing XDC File [/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.gen/sources_1/ip/fifo_generator_1/fifo_generator_1/fifo_generator_1_in_context.xdc] for cell 'FIFO_DETERMINE_SYM_MAP'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2543.203 ; gain = 0.000 ; free physical = 5676 ; free virtual = 26445
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2543.203 ; gain = 0.000 ; free physical = 5677 ; free virtual = 26445
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2543.203 ; gain = 63.914 ; free physical = 5646 ; free virtual = 26516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2543.203 ; gain = 63.914 ; free physical = 5646 ; free virtual = 26516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for FIFO_DETERMINE_SYM_MAP. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2543.203 ; gain = 63.914 ; free physical = 5646 ; free virtual = 26516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2543.203 ; gain = 63.914 ; free physical = 5639 ; free virtual = 26506
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 7     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 21    
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2543.203 ; gain = 63.914 ; free physical = 5647 ; free virtual = 26496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2543.203 ; gain = 63.914 ; free physical = 5465 ; free virtual = 26342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2543.203 ; gain = 63.914 ; free physical = 5465 ; free virtual = 26342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2543.203 ; gain = 63.914 ; free physical = 5473 ; free virtual = 26348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2543.203 ; gain = 63.914 ; free physical = 5353 ; free virtual = 26323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2543.203 ; gain = 63.914 ; free physical = 5353 ; free virtual = 26323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2543.203 ; gain = 63.914 ; free physical = 5353 ; free virtual = 26323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2543.203 ; gain = 63.914 ; free physical = 5353 ; free virtual = 26323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2543.203 ; gain = 63.914 ; free physical = 5353 ; free virtual = 26323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2543.203 ; gain = 63.914 ; free physical = 5353 ; free virtual = 26323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_1 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |fifo_generator |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |     9|
|4     |LUT1           |     1|
|5     |LUT2           |    18|
|6     |LUT3           |     3|
|7     |LUT5           |     1|
|8     |LUT6           |     3|
|9     |FDRE           |    17|
|10    |IBUF           |     3|
|11    |OBUF           |     5|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2543.203 ; gain = 63.914 ; free physical = 5353 ; free virtual = 26323
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2543.203 ; gain = 0.000 ; free physical = 5405 ; free virtual = 26374
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2543.203 ; gain = 63.914 ; free physical = 5405 ; free virtual = 26375
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2543.203 ; gain = 0.000 ; free physical = 5398 ; free virtual = 26368
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2543.203 ; gain = 0.000 ; free physical = 5453 ; free virtual = 26410
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c2b319
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2543.203 ; gain = 64.031 ; free physical = 5611 ; free virtual = 26560
INFO: [Common 17-1381] The checkpoint '/home/ko/Desktop/elec3342/mcdecoder/mcdecoder.runs/synth_1/symdet.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file symdet_utilization_synth.rpt -pb symdet_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov 20 09:27:54 2021...
