

================================================================
== Synthesis Summary Report of 'dft'
================================================================
+ General Information: 
    * Date:           Sun Nov 24 03:08:37 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        hls_ip_dft
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+--------+-----------+-----------+-----+
    |       Modules      | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |         |        |           |           |     |
    |       & Loops      | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM   |   DSP  |     FF    |    LUT    | URAM|
    +--------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+--------+-----------+-----------+-----+
    |+ dft               |     -|  0.04|   459288|  4.593e+06|         -|   459289|      -|        no|   4 (1%)|  7 (3%)|  1501 (1%)|  2060 (3%)|    -|
    | + dft_Pipeline_1   |     -|  2.38|      258|  2.580e+03|         -|      258|      -|        no|        -|       -|   11 (~0%)|   52 (~0%)|    -|
    |  o Loop 1          |     -|  7.30|      256|  2.560e+03|         1|        1|    256|       yes|        -|       -|          -|          -|    -|
    | + dft_Pipeline_2   |     -|  2.38|      258|  2.580e+03|         -|      258|      -|        no|        -|       -|   11 (~0%)|   52 (~0%)|    -|
    |  o Loop 1          |     -|  7.30|      256|  2.560e+03|         1|        1|    256|       yes|        -|       -|          -|          -|    -|
    | + dft_Pipeline_L1  |     -|  0.04|   458767|  4.588e+06|         -|   458767|      -|        no|  2 (~0%)|  7 (3%)|  1426 (1%)|  1579 (2%)|    -|
    |  o L1              |     -|  7.30|   458765|  4.588e+06|        21|        7|  65536|       yes|        -|       -|          -|          -|    -|
    | + dft_Pipeline_4   |     -|  0.79|      258|  2.580e+03|         -|      258|      -|        no|        -|       -|   21 (~0%)|   63 (~0%)|    -|
    |  o Loop 1          |     -|  7.30|      256|  2.560e+03|         2|        1|    256|       yes|        -|       -|          -|          -|    -|
    | + dft_Pipeline_5   |     -|  0.79|      258|  2.580e+03|         -|      258|      -|        no|        -|       -|   21 (~0%)|   63 (~0%)|    -|
    |  o Loop 1          |     -|  7.30|      256|  2.560e+03|         2|        1|    256|       yes|        -|       -|          -|          -|    -|
    +--------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+--------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+----------+
| Interface            | Bitwidth |
+----------------------+----------+
| imag_sample_address0 | 8        |
| imag_sample_d0       | 32       |
| imag_sample_q0       | 32       |
| real_sample_address0 | 8        |
| real_sample_d0       | 32       |
| real_sample_q0       | 32       |
+----------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-------------+-----------+----------+
| Argument    | Direction | Datatype |
+-------------+-----------+----------+
| real_sample | inout     | float*   |
| imag_sample | inout     | float*   |
+-------------+-----------+----------+

* SW-to-HW Mapping
+-------------+----------------------+---------+----------+
| Argument    | HW Interface         | HW Type | HW Usage |
+-------------+----------------------+---------+----------+
| real_sample | real_sample_address0 | port    | offset   |
| real_sample | real_sample_ce0      | port    |          |
| real_sample | real_sample_we0      | port    |          |
| real_sample | real_sample_d0       | port    |          |
| real_sample | real_sample_q0       | port    |          |
| imag_sample | imag_sample_address0 | port    | offset   |
| imag_sample | imag_sample_ce0      | port    |          |
| imag_sample | imag_sample_we0      | port    |          |
| imag_sample | imag_sample_d0       | port    |          |
| imag_sample | imag_sample_q0       | port    |          |
+-------------+----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------+-----+--------+----------+------+---------+---------+
| Name                                     | DSP | Pragma | Variable | Op   | Impl    | Latency |
+------------------------------------------+-----+--------+----------+------+---------+---------+
| + dft                                    | 7   |        |          |      |         |         |
|  + dft_Pipeline_1                        | 0   |        |          |      |         |         |
|    empty_15_fu_58_p2                     | -   |        | empty_15 | add  | fabric  | 0       |
|  + dft_Pipeline_2                        | 0   |        |          |      |         |         |
|    empty_13_fu_58_p2                     | -   |        | empty_13 | add  | fabric  | 0       |
|  + dft_Pipeline_L1                       | 7   |        |          |      |         |         |
|    i_2_fu_203_p2                         | -   |        | i_2      | add  | fabric  | 0       |
|    mul_8s_8s_8_1_1_U6                    | -   |        | index    | mul  | auto    | 0       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U5      | 3   |        | mul5     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U5      | 3   |        | mul      | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | sub      | fsub | fulldsp | 4       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add      | fsub | fulldsp | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U5      | 3   |        | mul1     | fmul | maxdsp  | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U5      | 3   |        | mul2     | fmul | maxdsp  | 3       |
|    faddfsub_32ns_32ns_32_5_full_dsp_1_U3 | 2   |        | add1     | fsub | fulldsp | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U4     | 2   |        | add2     | fadd | fulldsp | 4       |
|  + dft_Pipeline_4                        | 0   |        |          |      |         |         |
|    empty_10_fu_76_p2                     | -   |        | empty_10 | add  | fabric  | 0       |
|  + dft_Pipeline_5                        | 0   |        |          |      |         |         |
|    empty_8_fu_76_p2                      | -   |        | empty_8  | add  | fabric  | 0       |
+------------------------------------------+-----+--------+----------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------------+------+------+--------+------------------------+---------+------+---------+
| Name                        | BRAM | URAM | Pragma | Variable               | Storage | Impl | Latency |
+-----------------------------+------+------+--------+------------------------+---------+------+---------+
| + dft                       | 4    | 0    |        |                        |         |      |         |
|   temp_real_out_U           | 2    | -    |        | temp_real_out          | ram_1p  | auto | 1       |
|   temp_imag_out_U           | 2    | -    |        | temp_imag_out          | ram_1p  | auto | 1       |
|  + dft_Pipeline_L1          | 2    | 0    |        |                        |         |      |         |
|    cos_coefficients_table_U | 1    | -    |        | cos_coefficients_table | rom_1p  | auto | 1       |
|    sin_coefficients_table_U | 1    | -    |        | sin_coefficients_table | rom_1p  | auto | 1       |
+-----------------------------+------+------+--------+------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+----------------------------------------------------------------------------+
| Type     | Options | Location                                                                   |
+----------+---------+----------------------------------------------------------------------------+
| pipeline | II=7    | Read_the_docs/project_files/project3/dft_256_precomputed/dft.cpp:18 in dft |
+----------+---------+----------------------------------------------------------------------------+


