// Seed: 2871593623
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1 - 1 | id_6;
  wire id_9;
  module_2 modCall_1 (id_4);
endmodule
module module_1;
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_2;
  wire id_3 = id_2, id_4 = id_4, id_5;
  wire id_6;
  wire id_7;
  logic [7:0] id_8;
  assign id_8[1] = 1'b0 - 1;
endmodule
