// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer8_out_dout,
        layer8_out_num_data_valid,
        layer8_out_fifo_cap,
        layer8_out_empty_n,
        layer8_out_read,
        layer9_out_din,
        layer9_out_num_data_valid,
        layer9_out_fifo_cap,
        layer9_out_full_n,
        layer9_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [95:0] layer8_out_dout;
input  [8:0] layer8_out_num_data_valid;
input  [8:0] layer8_out_fifo_cap;
input   layer8_out_empty_n;
output   layer8_out_read;
output  [255:0] layer9_out_din;
input  [6:0] layer9_out_num_data_valid;
input  [6:0] layer9_out_fifo_cap;
input   layer9_out_full_n;
output   layer9_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer8_out_read;
reg layer9_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] icmp_ln191_reg_2604;
reg   [0:0] icmp_ln191_reg_2604_pp0_iter1_reg;
reg   [0:0] and_ln191_2_reg_2626;
reg    ap_predicate_op381_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln241_fu_290_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] sY_1;
reg   [31:0] pY_1;
reg   [31:0] pX_1;
reg   [31:0] sX_1;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49;
reg   [5:0] p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0;
reg    void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_d0;
wire   [5:0] void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_q0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_ce0;
reg    p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_we0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_d0;
wire   [5:0] p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_q0;
reg    layer8_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer9_out_blk_n;
reg   [0:0] icmp_ln241_reg_2600;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln191_fu_306_p2;
wire   [0:0] icmp_ln191_5_fu_320_p2;
reg   [0:0] icmp_ln191_5_reg_2608;
wire   [0:0] icmp_ln191_6_fu_326_p2;
reg   [0:0] icmp_ln191_6_reg_2613;
wire   [0:0] icmp_ln212_fu_338_p2;
reg   [0:0] icmp_ln212_reg_2618;
wire   [0:0] icmp_ln216_fu_392_p2;
reg   [0:0] icmp_ln216_reg_2622;
wire   [0:0] and_ln191_2_fu_1063_p2;
wire   [9:0] pool_window_V_fu_1069_p3;
reg   [9:0] pool_window_V_reg_2630;
wire   [9:0] pool_window_V_96_fu_1077_p3;
reg   [9:0] pool_window_V_96_reg_2635;
wire   [0:0] icmp_ln1651_fu_1101_p2;
reg   [0:0] icmp_ln1651_reg_2640;
wire   [9:0] select_ln65_80_fu_1119_p3;
reg   [9:0] select_ln65_80_reg_2645;
wire   [9:0] pool_window_V_99_fu_1127_p3;
reg   [9:0] pool_window_V_99_reg_2651;
wire   [9:0] pool_window_V_100_fu_1135_p3;
reg   [9:0] pool_window_V_100_reg_2656;
wire   [0:0] icmp_ln1651_82_fu_1159_p2;
reg   [0:0] icmp_ln1651_82_reg_2661;
wire   [9:0] select_ln65_83_fu_1177_p3;
reg   [9:0] select_ln65_83_reg_2666;
wire   [9:0] pool_window_V_103_fu_1185_p3;
reg   [9:0] pool_window_V_103_reg_2672;
wire   [9:0] pool_window_V_104_fu_1193_p3;
reg   [9:0] pool_window_V_104_reg_2677;
wire   [0:0] icmp_ln1651_85_fu_1217_p2;
reg   [0:0] icmp_ln1651_85_reg_2682;
wire   [9:0] select_ln65_86_fu_1235_p3;
reg   [9:0] select_ln65_86_reg_2687;
wire   [9:0] pool_window_V_107_fu_1243_p3;
reg   [9:0] pool_window_V_107_reg_2693;
wire   [9:0] pool_window_V_108_fu_1251_p3;
reg   [9:0] pool_window_V_108_reg_2698;
wire   [0:0] icmp_ln1651_88_fu_1275_p2;
reg   [0:0] icmp_ln1651_88_reg_2703;
wire   [9:0] select_ln65_89_fu_1293_p3;
reg   [9:0] select_ln65_89_reg_2708;
wire   [9:0] pool_window_V_111_fu_1301_p3;
reg   [9:0] pool_window_V_111_reg_2714;
wire   [9:0] pool_window_V_112_fu_1309_p3;
reg   [9:0] pool_window_V_112_reg_2719;
wire   [0:0] icmp_ln1651_91_fu_1333_p2;
reg   [0:0] icmp_ln1651_91_reg_2724;
wire   [9:0] select_ln65_92_fu_1351_p3;
reg   [9:0] select_ln65_92_reg_2729;
wire   [9:0] pool_window_V_115_fu_1359_p3;
reg   [9:0] pool_window_V_115_reg_2735;
wire   [9:0] pool_window_V_116_fu_1367_p3;
reg   [9:0] pool_window_V_116_reg_2740;
wire   [0:0] icmp_ln1651_94_fu_1391_p2;
reg   [0:0] icmp_ln1651_94_reg_2745;
wire   [9:0] select_ln65_95_fu_1409_p3;
reg   [9:0] select_ln65_95_reg_2750;
wire   [9:0] pool_window_V_119_fu_1417_p3;
reg   [9:0] pool_window_V_119_reg_2756;
wire   [9:0] pool_window_V_120_fu_1425_p3;
reg   [9:0] pool_window_V_120_reg_2761;
wire   [0:0] icmp_ln1651_97_fu_1449_p2;
reg   [0:0] icmp_ln1651_97_reg_2766;
wire   [9:0] select_ln65_98_fu_1467_p3;
reg   [9:0] select_ln65_98_reg_2771;
wire   [9:0] pool_window_V_123_fu_1475_p3;
reg   [9:0] pool_window_V_123_reg_2777;
wire   [9:0] pool_window_V_124_fu_1483_p3;
reg   [9:0] pool_window_V_124_reg_2782;
wire   [0:0] icmp_ln1651_100_fu_1507_p2;
reg   [0:0] icmp_ln1651_100_reg_2787;
wire   [9:0] select_ln65_101_fu_1525_p3;
reg   [9:0] select_ln65_101_reg_2792;
wire   [9:0] pool_window_V_127_fu_1533_p3;
reg   [9:0] pool_window_V_127_reg_2798;
wire   [9:0] pool_window_V_128_fu_1541_p3;
reg   [9:0] pool_window_V_128_reg_2803;
wire   [0:0] icmp_ln1651_103_fu_1565_p2;
reg   [0:0] icmp_ln1651_103_reg_2808;
wire   [9:0] select_ln65_104_fu_1583_p3;
reg   [9:0] select_ln65_104_reg_2813;
wire   [9:0] pool_window_V_131_fu_1591_p3;
reg   [9:0] pool_window_V_131_reg_2819;
wire   [9:0] pool_window_V_132_fu_1599_p3;
reg   [9:0] pool_window_V_132_reg_2824;
wire   [0:0] icmp_ln1651_106_fu_1623_p2;
reg   [0:0] icmp_ln1651_106_reg_2829;
wire   [9:0] select_ln65_107_fu_1641_p3;
reg   [9:0] select_ln65_107_reg_2834;
wire   [9:0] pool_window_V_135_fu_1649_p3;
reg   [9:0] pool_window_V_135_reg_2840;
wire   [9:0] pool_window_V_136_fu_1657_p3;
reg   [9:0] pool_window_V_136_reg_2845;
wire   [0:0] icmp_ln1651_109_fu_1681_p2;
reg   [0:0] icmp_ln1651_109_reg_2850;
wire   [9:0] select_ln65_110_fu_1699_p3;
reg   [9:0] select_ln65_110_reg_2855;
wire   [9:0] pool_window_V_139_fu_1707_p3;
reg   [9:0] pool_window_V_139_reg_2861;
wire   [9:0] pool_window_V_140_fu_1715_p3;
reg   [9:0] pool_window_V_140_reg_2866;
wire   [0:0] icmp_ln1651_112_fu_1739_p2;
reg   [0:0] icmp_ln1651_112_reg_2871;
wire   [9:0] select_ln65_113_fu_1757_p3;
reg   [9:0] select_ln65_113_reg_2876;
wire   [9:0] pool_window_V_143_fu_1765_p3;
reg   [9:0] pool_window_V_143_reg_2882;
wire   [9:0] pool_window_V_144_fu_1773_p3;
reg   [9:0] pool_window_V_144_reg_2887;
wire   [0:0] icmp_ln1651_115_fu_1797_p2;
reg   [0:0] icmp_ln1651_115_reg_2892;
wire   [9:0] select_ln65_116_fu_1815_p3;
reg   [9:0] select_ln65_116_reg_2897;
wire   [9:0] pool_window_V_147_fu_1823_p3;
reg   [9:0] pool_window_V_147_reg_2903;
wire   [9:0] pool_window_V_148_fu_1831_p3;
reg   [9:0] pool_window_V_148_reg_2908;
wire   [0:0] icmp_ln1651_118_fu_1855_p2;
reg   [0:0] icmp_ln1651_118_reg_2913;
wire   [9:0] select_ln65_119_fu_1873_p3;
reg   [9:0] select_ln65_119_reg_2918;
wire   [9:0] pool_window_V_151_fu_1881_p3;
reg   [9:0] pool_window_V_151_reg_2924;
wire   [9:0] pool_window_V_152_fu_1889_p3;
reg   [9:0] pool_window_V_152_reg_2929;
wire   [0:0] icmp_ln1651_121_fu_1913_p2;
reg   [0:0] icmp_ln1651_121_reg_2934;
wire   [9:0] select_ln65_122_fu_1931_p3;
reg   [9:0] select_ln65_122_reg_2939;
wire   [9:0] pool_window_V_155_fu_1939_p3;
reg   [9:0] pool_window_V_155_reg_2945;
wire   [9:0] pool_window_V_156_fu_1947_p3;
reg   [9:0] pool_window_V_156_reg_2950;
wire   [0:0] icmp_ln1651_124_fu_1971_p2;
reg   [0:0] icmp_ln1651_124_reg_2955;
wire   [9:0] select_ln65_125_fu_1989_p3;
reg   [9:0] select_ln65_125_reg_2960;
reg   [31:0] ap_phi_mux_storemerge_i_phi_fu_275_p4;
wire   [31:0] add_ln222_fu_2015_p2;
reg   [31:0] ap_phi_reg_pp0_iter1_storemerge_i_reg_271;
wire   [31:0] ap_phi_reg_pp0_iter0_storemerge_i_reg_271;
wire   [31:0] add_ln216_fu_386_p2;
wire   [31:0] add_ln212_fu_332_p2;
wire   [31:0] add_ln227_fu_358_p2;
wire   [5:0] trunc_ln247_fu_415_p1;
wire   [5:0] trunc_ln247_24_fu_439_p4;
wire   [5:0] trunc_ln247_25_fu_449_p4;
wire   [5:0] trunc_ln247_26_fu_459_p4;
wire   [5:0] trunc_ln247_27_fu_469_p4;
wire   [5:0] trunc_ln247_28_fu_479_p4;
wire   [5:0] trunc_ln247_29_fu_489_p4;
wire   [5:0] trunc_ln247_30_fu_499_p4;
wire   [5:0] trunc_ln247_31_fu_509_p4;
wire   [5:0] trunc_ln247_32_fu_519_p4;
wire   [5:0] trunc_ln247_33_fu_529_p4;
wire   [5:0] trunc_ln247_34_fu_539_p4;
wire   [5:0] trunc_ln247_35_fu_549_p4;
wire   [5:0] trunc_ln247_36_fu_559_p4;
wire   [5:0] trunc_ln247_s_fu_419_p4;
wire   [5:0] trunc_ln247_23_fu_429_p4;
reg   [7:0] indvar_flatten_fu_254;
wire   [7:0] add_ln241_fu_296_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] select_ln227_fu_350_p3;
wire   [0:0] and_ln191_fu_1059_p2;
wire   [0:0] icmp_ln191_4_fu_1053_p2;
wire   [9:0] pool_window_V_97_fu_1085_p3;
wire   [9:0] pool_window_V_98_fu_1093_p3;
wire   [0:0] icmp_ln1651_80_fu_1107_p2;
wire   [0:0] xor_ln1651_80_fu_1113_p2;
wire   [9:0] pool_window_V_101_fu_1143_p3;
wire   [9:0] pool_window_V_102_fu_1151_p3;
wire   [0:0] icmp_ln1651_83_fu_1165_p2;
wire   [0:0] xor_ln1651_83_fu_1171_p2;
wire   [9:0] pool_window_V_105_fu_1201_p3;
wire   [9:0] pool_window_V_106_fu_1209_p3;
wire   [0:0] icmp_ln1651_86_fu_1223_p2;
wire   [0:0] xor_ln1651_86_fu_1229_p2;
wire   [9:0] pool_window_V_109_fu_1259_p3;
wire   [9:0] pool_window_V_110_fu_1267_p3;
wire   [0:0] icmp_ln1651_89_fu_1281_p2;
wire   [0:0] xor_ln1651_89_fu_1287_p2;
wire   [9:0] pool_window_V_113_fu_1317_p3;
wire   [9:0] pool_window_V_114_fu_1325_p3;
wire   [0:0] icmp_ln1651_92_fu_1339_p2;
wire   [0:0] xor_ln1651_92_fu_1345_p2;
wire   [9:0] pool_window_V_117_fu_1375_p3;
wire   [9:0] pool_window_V_118_fu_1383_p3;
wire   [0:0] icmp_ln1651_95_fu_1397_p2;
wire   [0:0] xor_ln1651_95_fu_1403_p2;
wire   [9:0] pool_window_V_121_fu_1433_p3;
wire   [9:0] pool_window_V_122_fu_1441_p3;
wire   [0:0] icmp_ln1651_98_fu_1455_p2;
wire   [0:0] xor_ln1651_98_fu_1461_p2;
wire   [9:0] pool_window_V_125_fu_1491_p3;
wire   [9:0] pool_window_V_126_fu_1499_p3;
wire   [0:0] icmp_ln1651_101_fu_1513_p2;
wire   [0:0] xor_ln1651_101_fu_1519_p2;
wire   [9:0] pool_window_V_129_fu_1549_p3;
wire   [9:0] pool_window_V_130_fu_1557_p3;
wire   [0:0] icmp_ln1651_104_fu_1571_p2;
wire   [0:0] xor_ln1651_104_fu_1577_p2;
wire   [9:0] pool_window_V_133_fu_1607_p3;
wire   [9:0] pool_window_V_134_fu_1615_p3;
wire   [0:0] icmp_ln1651_107_fu_1629_p2;
wire   [0:0] xor_ln1651_107_fu_1635_p2;
wire   [9:0] pool_window_V_137_fu_1665_p3;
wire   [9:0] pool_window_V_138_fu_1673_p3;
wire   [0:0] icmp_ln1651_110_fu_1687_p2;
wire   [0:0] xor_ln1651_110_fu_1693_p2;
wire   [9:0] pool_window_V_141_fu_1723_p3;
wire   [9:0] pool_window_V_142_fu_1731_p3;
wire   [0:0] icmp_ln1651_113_fu_1745_p2;
wire   [0:0] xor_ln1651_113_fu_1751_p2;
wire   [9:0] pool_window_V_145_fu_1781_p3;
wire   [9:0] pool_window_V_146_fu_1789_p3;
wire   [0:0] icmp_ln1651_116_fu_1803_p2;
wire   [0:0] xor_ln1651_116_fu_1809_p2;
wire   [9:0] pool_window_V_149_fu_1839_p3;
wire   [9:0] pool_window_V_150_fu_1847_p3;
wire   [0:0] icmp_ln1651_119_fu_1861_p2;
wire   [0:0] xor_ln1651_119_fu_1867_p2;
wire   [9:0] pool_window_V_153_fu_1897_p3;
wire   [9:0] pool_window_V_154_fu_1905_p3;
wire   [0:0] icmp_ln1651_122_fu_1919_p2;
wire   [0:0] xor_ln1651_122_fu_1925_p2;
wire   [9:0] pool_window_V_157_fu_1955_p3;
wire   [9:0] pool_window_V_158_fu_1963_p3;
wire   [0:0] icmp_ln1651_125_fu_1977_p2;
wire   [0:0] xor_ln1651_125_fu_1983_p2;
wire   [0:0] icmp_ln222_fu_2001_p2;
wire   [31:0] select_ln222_fu_2007_p3;
wire   [0:0] xor_ln1651_fu_2028_p2;
wire   [9:0] select_ln65_fu_2033_p3;
wire   [0:0] icmp_ln1651_81_fu_2039_p2;
wire   [0:0] xor_ln1651_81_fu_2044_p2;
wire   [9:0] res_pack_data_fu_2050_p3;
wire   [0:0] xor_ln1651_82_fu_2061_p2;
wire   [9:0] select_ln65_82_fu_2066_p3;
wire   [0:0] icmp_ln1651_84_fu_2072_p2;
wire   [0:0] xor_ln1651_84_fu_2077_p2;
wire   [9:0] res_pack_data_4_fu_2083_p3;
wire   [0:0] xor_ln1651_85_fu_2094_p2;
wire   [9:0] select_ln65_85_fu_2099_p3;
wire   [0:0] icmp_ln1651_87_fu_2105_p2;
wire   [0:0] xor_ln1651_87_fu_2110_p2;
wire   [9:0] res_pack_data_5_fu_2116_p3;
wire   [0:0] xor_ln1651_88_fu_2127_p2;
wire   [9:0] select_ln65_88_fu_2132_p3;
wire   [0:0] icmp_ln1651_90_fu_2138_p2;
wire   [0:0] xor_ln1651_90_fu_2143_p2;
wire   [9:0] res_pack_data_6_fu_2149_p3;
wire   [0:0] xor_ln1651_91_fu_2160_p2;
wire   [9:0] select_ln65_91_fu_2165_p3;
wire   [0:0] icmp_ln1651_93_fu_2171_p2;
wire   [0:0] xor_ln1651_93_fu_2176_p2;
wire   [9:0] select_ln65_93_fu_2182_p3;
wire   [0:0] xor_ln1651_94_fu_2193_p2;
wire   [9:0] select_ln65_94_fu_2198_p3;
wire   [0:0] icmp_ln1651_96_fu_2204_p2;
wire   [0:0] xor_ln1651_96_fu_2209_p2;
wire   [9:0] select_ln65_96_fu_2215_p3;
wire   [0:0] xor_ln1651_97_fu_2226_p2;
wire   [9:0] select_ln65_97_fu_2231_p3;
wire   [0:0] icmp_ln1651_99_fu_2237_p2;
wire   [0:0] xor_ln1651_99_fu_2242_p2;
wire   [9:0] select_ln65_99_fu_2248_p3;
wire   [0:0] xor_ln1651_100_fu_2259_p2;
wire   [9:0] select_ln65_100_fu_2264_p3;
wire   [0:0] icmp_ln1651_102_fu_2270_p2;
wire   [0:0] xor_ln1651_102_fu_2275_p2;
wire   [9:0] select_ln65_102_fu_2281_p3;
wire   [0:0] xor_ln1651_103_fu_2292_p2;
wire   [9:0] select_ln65_103_fu_2297_p3;
wire   [0:0] icmp_ln1651_105_fu_2303_p2;
wire   [0:0] xor_ln1651_105_fu_2308_p2;
wire   [9:0] select_ln65_105_fu_2314_p3;
wire   [0:0] xor_ln1651_106_fu_2325_p2;
wire   [9:0] select_ln65_106_fu_2330_p3;
wire   [0:0] icmp_ln1651_108_fu_2336_p2;
wire   [0:0] xor_ln1651_108_fu_2341_p2;
wire   [9:0] select_ln65_108_fu_2347_p3;
wire   [0:0] xor_ln1651_109_fu_2358_p2;
wire   [9:0] select_ln65_109_fu_2363_p3;
wire   [0:0] icmp_ln1651_111_fu_2369_p2;
wire   [0:0] xor_ln1651_111_fu_2374_p2;
wire   [9:0] select_ln65_111_fu_2380_p3;
wire   [0:0] xor_ln1651_112_fu_2391_p2;
wire   [9:0] select_ln65_112_fu_2396_p3;
wire   [0:0] icmp_ln1651_114_fu_2402_p2;
wire   [0:0] xor_ln1651_114_fu_2407_p2;
wire   [9:0] select_ln65_114_fu_2413_p3;
wire   [0:0] xor_ln1651_115_fu_2424_p2;
wire   [9:0] select_ln65_115_fu_2429_p3;
wire   [0:0] icmp_ln1651_117_fu_2435_p2;
wire   [0:0] xor_ln1651_117_fu_2440_p2;
wire   [9:0] select_ln65_117_fu_2446_p3;
wire   [0:0] xor_ln1651_118_fu_2457_p2;
wire   [9:0] select_ln65_118_fu_2462_p3;
wire   [0:0] icmp_ln1651_120_fu_2468_p2;
wire   [0:0] xor_ln1651_120_fu_2473_p2;
wire   [9:0] select_ln65_120_fu_2479_p3;
wire   [0:0] xor_ln1651_121_fu_2490_p2;
wire   [9:0] select_ln65_121_fu_2495_p3;
wire   [0:0] icmp_ln1651_123_fu_2501_p2;
wire   [0:0] xor_ln1651_123_fu_2506_p2;
wire   [9:0] select_ln65_123_fu_2512_p3;
wire   [0:0] xor_ln1651_124_fu_2523_p2;
wire   [9:0] select_ln65_124_fu_2528_p3;
wire   [0:0] icmp_ln1651_126_fu_2534_p2;
wire   [0:0] xor_ln1651_126_fu_2539_p2;
wire   [9:0] select_ln65_126_fu_2545_p3;
wire   [15:0] zext_ln837_28_fu_2519_p1;
wire   [15:0] zext_ln837_27_fu_2486_p1;
wire   [15:0] zext_ln837_26_fu_2453_p1;
wire   [15:0] zext_ln837_25_fu_2420_p1;
wire   [15:0] zext_ln837_24_fu_2387_p1;
wire   [15:0] zext_ln837_23_fu_2354_p1;
wire   [15:0] zext_ln837_22_fu_2321_p1;
wire   [15:0] zext_ln837_21_fu_2288_p1;
wire   [15:0] zext_ln837_20_fu_2255_p1;
wire   [15:0] zext_ln837_19_fu_2222_p1;
wire   [15:0] zext_ln837_fu_2189_p1;
wire   [15:0] zext_ln184_6_fu_2156_p1;
wire   [15:0] zext_ln184_5_fu_2123_p1;
wire   [15:0] zext_ln184_4_fu_2090_p1;
wire   [15:0] zext_ln184_fu_2057_p1;
wire   [249:0] or_ln208_s_fu_2552_p17;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_456;
reg    ap_condition_454;
reg    ap_condition_593;
reg    ap_condition_480;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 sY_1 = 32'd0;
#0 pY_1 = 32'd0;
#0 pX_1 = 32'd0;
#0 sX_1 = 32'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49 = 6'd0;
#0 p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48 = 6'd0;
end

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0),
    .d0(trunc_ln247_fu_415_p1),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0),
    .we0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0),
    .d0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_d0),
    .q0(void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_q0)
);

kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2 #(
    .DataWidth( 6 ),
    .AddressRange( 13 ),
    .AddressWidth( 4 ))
p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(4'd12),
    .ce0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_ce0),
    .we0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_we0),
    .d0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_d0),
    .q0(p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_q0)
);

kernel_wrapper_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_454)) begin
        if ((1'b1 == ap_condition_456)) begin
            ap_phi_reg_pp0_iter1_storemerge_i_reg_271 <= 32'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_storemerge_i_reg_271 <= ap_phi_reg_pp0_iter0_storemerge_i_reg_271;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_454)) begin
        if ((icmp_ln241_fu_290_p2 == 1'd0)) begin
            indvar_flatten_fu_254 <= add_ln241_fu_296_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_254 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_593)) begin
        if ((icmp_ln212_fu_338_p2 == 1'd1)) begin
            pX_1 <= 32'd0;
        end else if ((icmp_ln212_fu_338_p2 == 1'd0)) begin
            pX_1 <= add_ln212_fu_332_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_480)) begin
        if ((icmp_ln216_fu_392_p2 == 1'd1)) begin
            pY_1 <= 32'd0;
        end else if ((icmp_ln216_fu_392_p2 == 1'd0)) begin
            pY_1 <= add_ln216_fu_386_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_593)) begin
        if ((icmp_ln212_fu_338_p2 == 1'd1)) begin
            sX_1 <= 32'd0;
        end else if ((icmp_ln212_fu_338_p2 == 1'd0)) begin
            sX_1 <= add_ln227_fu_358_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln191_reg_2604 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln191_2_reg_2626 <= and_ln191_2_fu_1063_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln191_reg_2604_pp0_iter1_reg <= icmp_ln191_reg_2604;
        icmp_ln241_reg_2600 <= icmp_ln241_fu_290_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln191_2_fu_1063_p2) & (icmp_ln191_reg_2604 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln1651_100_reg_2787 <= icmp_ln1651_100_fu_1507_p2;
        icmp_ln1651_103_reg_2808 <= icmp_ln1651_103_fu_1565_p2;
        icmp_ln1651_106_reg_2829 <= icmp_ln1651_106_fu_1623_p2;
        icmp_ln1651_109_reg_2850 <= icmp_ln1651_109_fu_1681_p2;
        icmp_ln1651_112_reg_2871 <= icmp_ln1651_112_fu_1739_p2;
        icmp_ln1651_115_reg_2892 <= icmp_ln1651_115_fu_1797_p2;
        icmp_ln1651_118_reg_2913 <= icmp_ln1651_118_fu_1855_p2;
        icmp_ln1651_121_reg_2934 <= icmp_ln1651_121_fu_1913_p2;
        icmp_ln1651_124_reg_2955 <= icmp_ln1651_124_fu_1971_p2;
        icmp_ln1651_82_reg_2661 <= icmp_ln1651_82_fu_1159_p2;
        icmp_ln1651_85_reg_2682 <= icmp_ln1651_85_fu_1217_p2;
        icmp_ln1651_88_reg_2703 <= icmp_ln1651_88_fu_1275_p2;
        icmp_ln1651_91_reg_2724 <= icmp_ln1651_91_fu_1333_p2;
        icmp_ln1651_94_reg_2745 <= icmp_ln1651_94_fu_1391_p2;
        icmp_ln1651_97_reg_2766 <= icmp_ln1651_97_fu_1449_p2;
        icmp_ln1651_reg_2640 <= icmp_ln1651_fu_1101_p2;
        pool_window_V_100_reg_2656[9 : 4] <= pool_window_V_100_fu_1135_p3[9 : 4];
        pool_window_V_103_reg_2672[9 : 4] <= pool_window_V_103_fu_1185_p3[9 : 4];
        pool_window_V_104_reg_2677[9 : 4] <= pool_window_V_104_fu_1193_p3[9 : 4];
        pool_window_V_107_reg_2693[9 : 4] <= pool_window_V_107_fu_1243_p3[9 : 4];
        pool_window_V_108_reg_2698[9 : 4] <= pool_window_V_108_fu_1251_p3[9 : 4];
        pool_window_V_111_reg_2714[9 : 4] <= pool_window_V_111_fu_1301_p3[9 : 4];
        pool_window_V_112_reg_2719[9 : 4] <= pool_window_V_112_fu_1309_p3[9 : 4];
        pool_window_V_115_reg_2735[9 : 4] <= pool_window_V_115_fu_1359_p3[9 : 4];
        pool_window_V_116_reg_2740[9 : 4] <= pool_window_V_116_fu_1367_p3[9 : 4];
        pool_window_V_119_reg_2756[9 : 4] <= pool_window_V_119_fu_1417_p3[9 : 4];
        pool_window_V_120_reg_2761[9 : 4] <= pool_window_V_120_fu_1425_p3[9 : 4];
        pool_window_V_123_reg_2777[9 : 4] <= pool_window_V_123_fu_1475_p3[9 : 4];
        pool_window_V_124_reg_2782[9 : 4] <= pool_window_V_124_fu_1483_p3[9 : 4];
        pool_window_V_127_reg_2798[9 : 4] <= pool_window_V_127_fu_1533_p3[9 : 4];
        pool_window_V_128_reg_2803[9 : 4] <= pool_window_V_128_fu_1541_p3[9 : 4];
        pool_window_V_131_reg_2819[9 : 4] <= pool_window_V_131_fu_1591_p3[9 : 4];
        pool_window_V_132_reg_2824[9 : 4] <= pool_window_V_132_fu_1599_p3[9 : 4];
        pool_window_V_135_reg_2840[9 : 4] <= pool_window_V_135_fu_1649_p3[9 : 4];
        pool_window_V_136_reg_2845[9 : 4] <= pool_window_V_136_fu_1657_p3[9 : 4];
        pool_window_V_139_reg_2861[9 : 4] <= pool_window_V_139_fu_1707_p3[9 : 4];
        pool_window_V_140_reg_2866[9 : 4] <= pool_window_V_140_fu_1715_p3[9 : 4];
        pool_window_V_143_reg_2882[9 : 4] <= pool_window_V_143_fu_1765_p3[9 : 4];
        pool_window_V_144_reg_2887[9 : 4] <= pool_window_V_144_fu_1773_p3[9 : 4];
        pool_window_V_147_reg_2903[9 : 4] <= pool_window_V_147_fu_1823_p3[9 : 4];
        pool_window_V_148_reg_2908[9 : 4] <= pool_window_V_148_fu_1831_p3[9 : 4];
        pool_window_V_151_reg_2924[9 : 4] <= pool_window_V_151_fu_1881_p3[9 : 4];
        pool_window_V_152_reg_2929[9 : 4] <= pool_window_V_152_fu_1889_p3[9 : 4];
        pool_window_V_155_reg_2945[9 : 4] <= pool_window_V_155_fu_1939_p3[9 : 4];
        pool_window_V_156_reg_2950[9 : 4] <= pool_window_V_156_fu_1947_p3[9 : 4];
        pool_window_V_96_reg_2635[9 : 4] <= pool_window_V_96_fu_1077_p3[9 : 4];
        pool_window_V_99_reg_2651[9 : 4] <= pool_window_V_99_fu_1127_p3[9 : 4];
        pool_window_V_reg_2630[9 : 4] <= pool_window_V_fu_1069_p3[9 : 4];
        select_ln65_101_reg_2792[9 : 4] <= select_ln65_101_fu_1525_p3[9 : 4];
        select_ln65_104_reg_2813[9 : 4] <= select_ln65_104_fu_1583_p3[9 : 4];
        select_ln65_107_reg_2834[9 : 4] <= select_ln65_107_fu_1641_p3[9 : 4];
        select_ln65_110_reg_2855[9 : 4] <= select_ln65_110_fu_1699_p3[9 : 4];
        select_ln65_113_reg_2876[9 : 4] <= select_ln65_113_fu_1757_p3[9 : 4];
        select_ln65_116_reg_2897[9 : 4] <= select_ln65_116_fu_1815_p3[9 : 4];
        select_ln65_119_reg_2918[9 : 4] <= select_ln65_119_fu_1873_p3[9 : 4];
        select_ln65_122_reg_2939[9 : 4] <= select_ln65_122_fu_1931_p3[9 : 4];
        select_ln65_125_reg_2960[9 : 4] <= select_ln65_125_fu_1989_p3[9 : 4];
        select_ln65_80_reg_2645[9 : 4] <= select_ln65_80_fu_1119_p3[9 : 4];
        select_ln65_83_reg_2666[9 : 4] <= select_ln65_83_fu_1177_p3[9 : 4];
        select_ln65_86_reg_2687[9 : 4] <= select_ln65_86_fu_1235_p3[9 : 4];
        select_ln65_89_reg_2708[9 : 4] <= select_ln65_89_fu_1293_p3[9 : 4];
        select_ln65_92_reg_2729[9 : 4] <= select_ln65_92_fu_1351_p3[9 : 4];
        select_ln65_95_reg_2750[9 : 4] <= select_ln65_95_fu_1409_p3[9 : 4];
        select_ln65_98_reg_2771[9 : 4] <= select_ln65_98_fu_1467_p3[9 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_290_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln191_fu_306_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln191_5_reg_2608 <= icmp_ln191_5_fu_320_p2;
        icmp_ln191_6_reg_2613 <= icmp_ln191_6_fu_326_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_290_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln191_reg_2604 <= icmp_ln191_fu_306_p2;
        icmp_ln212_reg_2618 <= icmp_ln212_fu_338_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln241_fu_290_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_fu_338_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln216_reg_2622 <= icmp_ln216_fu_392_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48 <= {{layer8_out_dout[95:90]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49 <= {{layer8_out_dout[89:84]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50 <= {{layer8_out_dout[83:78]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51 <= {{layer8_out_dout[77:72]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52 <= {{layer8_out_dout[71:66]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53 <= {{layer8_out_dout[65:60]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54 <= {{layer8_out_dout[59:54]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55 <= {{layer8_out_dout[53:48]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56 <= {{layer8_out_dout[47:42]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57 <= {{layer8_out_dout[41:36]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58 <= {{layer8_out_dout[35:30]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59 <= {{layer8_out_dout[29:24]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60 <= {{layer8_out_dout[23:18]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61 <= {{layer8_out_dout[17:12]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62 <= {{layer8_out_dout[11:6]}};
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63 <= trunc_ln247_fu_415_p1;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69 <= p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0;
        p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79 <= void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln212_reg_2618 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sY_1 <= ap_phi_mux_storemerge_i_phi_fu_275_p4;
    end
end

always @ (*) begin
    if (((icmp_ln241_fu_290_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln216_reg_2622 == 1'd0) & (icmp_ln212_reg_2618 == 1'd1) & (icmp_ln241_reg_2600 == 1'd0))) begin
        ap_phi_mux_storemerge_i_phi_fu_275_p4 = add_ln222_fu_2015_p2;
    end else begin
        ap_phi_mux_storemerge_i_phi_fu_275_p4 = ap_phi_reg_pp0_iter1_storemerge_i_reg_271;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 8'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_254;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer8_out_blk_n = layer8_out_empty_n;
    end else begin
        layer8_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer8_out_read = 1'b1;
    end else begin
        layer8_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op381_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer9_out_blk_n = layer9_out_full_n;
    end else begin
        layer9_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op381_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer9_out_write = 1'b1;
    end else begin
        layer9_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_ce0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_we0 = 1'd1;
    end else begin
        p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0 = 1'd1;
    end else begin
        void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln212_fu_332_p2 = (pX_1 + 32'd1);

assign add_ln216_fu_386_p2 = (pY_1 + 32'd1);

assign add_ln222_fu_2015_p2 = (sY_1 + select_ln222_fu_2007_p3);

assign add_ln227_fu_358_p2 = (sX_1 + select_ln227_fu_350_p3);

assign add_ln241_fu_296_p2 = (ap_sig_allocacmp_indvar_flatten_load + 8'd1);

assign and_ln191_2_fu_1063_p2 = (icmp_ln191_4_fu_1053_p2 & and_ln191_fu_1059_p2);

assign and_ln191_fu_1059_p2 = (icmp_ln191_6_reg_2613 & icmp_ln191_5_reg_2608);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op381_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer8_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op381_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer8_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op381_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer8_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer8_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op381_write_state3 == 1'b1) & (layer9_out_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_454 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_456 = ((icmp_ln241_fu_290_p2 == 1'd0) & (icmp_ln216_fu_392_p2 == 1'd1) & (icmp_ln212_fu_338_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_480 = ((icmp_ln241_fu_290_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln212_fu_338_p2 == 1'd1) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_593 = ((icmp_ln241_fu_290_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_storemerge_i_reg_271 = 'bx;

always @ (*) begin
    ap_predicate_op381_write_state3 = ((1'd1 == and_ln191_2_reg_2626) & (icmp_ln191_reg_2604_pp0_iter1_reg == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign icmp_ln1651_100_fu_1507_p2 = ((pool_window_V_123_fu_1475_p3 < pool_window_V_124_fu_1483_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_101_fu_1513_p2 = ((pool_window_V_125_fu_1491_p3 < pool_window_V_126_fu_1499_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_102_fu_2270_p2 = ((select_ln65_100_fu_2264_p3 < select_ln65_101_reg_2792) ? 1'b1 : 1'b0);

assign icmp_ln1651_103_fu_1565_p2 = ((pool_window_V_127_fu_1533_p3 < pool_window_V_128_fu_1541_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_104_fu_1571_p2 = ((pool_window_V_129_fu_1549_p3 < pool_window_V_130_fu_1557_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_105_fu_2303_p2 = ((select_ln65_103_fu_2297_p3 < select_ln65_104_reg_2813) ? 1'b1 : 1'b0);

assign icmp_ln1651_106_fu_1623_p2 = ((pool_window_V_131_fu_1591_p3 < pool_window_V_132_fu_1599_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_107_fu_1629_p2 = ((pool_window_V_133_fu_1607_p3 < pool_window_V_134_fu_1615_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_108_fu_2336_p2 = ((select_ln65_106_fu_2330_p3 < select_ln65_107_reg_2834) ? 1'b1 : 1'b0);

assign icmp_ln1651_109_fu_1681_p2 = ((pool_window_V_135_fu_1649_p3 < pool_window_V_136_fu_1657_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_110_fu_1687_p2 = ((pool_window_V_137_fu_1665_p3 < pool_window_V_138_fu_1673_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_111_fu_2369_p2 = ((select_ln65_109_fu_2363_p3 < select_ln65_110_reg_2855) ? 1'b1 : 1'b0);

assign icmp_ln1651_112_fu_1739_p2 = ((pool_window_V_139_fu_1707_p3 < pool_window_V_140_fu_1715_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_113_fu_1745_p2 = ((pool_window_V_141_fu_1723_p3 < pool_window_V_142_fu_1731_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_114_fu_2402_p2 = ((select_ln65_112_fu_2396_p3 < select_ln65_113_reg_2876) ? 1'b1 : 1'b0);

assign icmp_ln1651_115_fu_1797_p2 = ((pool_window_V_143_fu_1765_p3 < pool_window_V_144_fu_1773_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_116_fu_1803_p2 = ((pool_window_V_145_fu_1781_p3 < pool_window_V_146_fu_1789_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_117_fu_2435_p2 = ((select_ln65_115_fu_2429_p3 < select_ln65_116_reg_2897) ? 1'b1 : 1'b0);

assign icmp_ln1651_118_fu_1855_p2 = ((pool_window_V_147_fu_1823_p3 < pool_window_V_148_fu_1831_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_119_fu_1861_p2 = ((pool_window_V_149_fu_1839_p3 < pool_window_V_150_fu_1847_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_120_fu_2468_p2 = ((select_ln65_118_fu_2462_p3 < select_ln65_119_reg_2918) ? 1'b1 : 1'b0);

assign icmp_ln1651_121_fu_1913_p2 = ((pool_window_V_151_fu_1881_p3 < pool_window_V_152_fu_1889_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_122_fu_1919_p2 = ((pool_window_V_153_fu_1897_p3 < pool_window_V_154_fu_1905_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_123_fu_2501_p2 = ((select_ln65_121_fu_2495_p3 < select_ln65_122_reg_2939) ? 1'b1 : 1'b0);

assign icmp_ln1651_124_fu_1971_p2 = ((pool_window_V_155_fu_1939_p3 < pool_window_V_156_fu_1947_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_125_fu_1977_p2 = ((pool_window_V_157_fu_1955_p3 < pool_window_V_158_fu_1963_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_126_fu_2534_p2 = ((select_ln65_124_fu_2528_p3 < select_ln65_125_reg_2960) ? 1'b1 : 1'b0);

assign icmp_ln1651_80_fu_1107_p2 = ((pool_window_V_97_fu_1085_p3 < pool_window_V_98_fu_1093_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_81_fu_2039_p2 = ((select_ln65_fu_2033_p3 < select_ln65_80_reg_2645) ? 1'b1 : 1'b0);

assign icmp_ln1651_82_fu_1159_p2 = ((pool_window_V_99_fu_1127_p3 < pool_window_V_100_fu_1135_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_83_fu_1165_p2 = ((pool_window_V_101_fu_1143_p3 < pool_window_V_102_fu_1151_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_84_fu_2072_p2 = ((select_ln65_82_fu_2066_p3 < select_ln65_83_reg_2666) ? 1'b1 : 1'b0);

assign icmp_ln1651_85_fu_1217_p2 = ((pool_window_V_103_fu_1185_p3 < pool_window_V_104_fu_1193_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_86_fu_1223_p2 = ((pool_window_V_105_fu_1201_p3 < pool_window_V_106_fu_1209_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_87_fu_2105_p2 = ((select_ln65_85_fu_2099_p3 < select_ln65_86_reg_2687) ? 1'b1 : 1'b0);

assign icmp_ln1651_88_fu_1275_p2 = ((pool_window_V_107_fu_1243_p3 < pool_window_V_108_fu_1251_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_89_fu_1281_p2 = ((pool_window_V_109_fu_1259_p3 < pool_window_V_110_fu_1267_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_90_fu_2138_p2 = ((select_ln65_88_fu_2132_p3 < select_ln65_89_reg_2708) ? 1'b1 : 1'b0);

assign icmp_ln1651_91_fu_1333_p2 = ((pool_window_V_111_fu_1301_p3 < pool_window_V_112_fu_1309_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_92_fu_1339_p2 = ((pool_window_V_113_fu_1317_p3 < pool_window_V_114_fu_1325_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_93_fu_2171_p2 = ((select_ln65_91_fu_2165_p3 < select_ln65_92_reg_2729) ? 1'b1 : 1'b0);

assign icmp_ln1651_94_fu_1391_p2 = ((pool_window_V_115_fu_1359_p3 < pool_window_V_116_fu_1367_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_95_fu_1397_p2 = ((pool_window_V_117_fu_1375_p3 < pool_window_V_118_fu_1383_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_96_fu_2204_p2 = ((select_ln65_94_fu_2198_p3 < select_ln65_95_reg_2750) ? 1'b1 : 1'b0);

assign icmp_ln1651_97_fu_1449_p2 = ((pool_window_V_119_fu_1417_p3 < pool_window_V_120_fu_1425_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_98_fu_1455_p2 = ((pool_window_V_121_fu_1433_p3 < pool_window_V_122_fu_1441_p3) ? 1'b1 : 1'b0);

assign icmp_ln1651_99_fu_2237_p2 = ((select_ln65_97_fu_2231_p3 < select_ln65_98_reg_2771) ? 1'b1 : 1'b0);

assign icmp_ln1651_fu_1101_p2 = ((pool_window_V_fu_1069_p3 < pool_window_V_96_fu_1077_p3) ? 1'b1 : 1'b0);

assign icmp_ln191_4_fu_1053_p2 = ((sY_1 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln191_5_fu_320_p2 = (($signed(pY_1) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln191_6_fu_326_p2 = (($signed(pX_1) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_306_p2 = ((sX_1 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln212_fu_338_p2 = ((add_ln212_fu_332_p2 == 32'd13) ? 1'b1 : 1'b0);

assign icmp_ln216_fu_392_p2 = ((add_ln216_fu_386_p2 == 32'd13) ? 1'b1 : 1'b0);

assign icmp_ln222_fu_2001_p2 = ((sY_1 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_290_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 8'd169) ? 1'b1 : 1'b0);

assign layer9_out_din = or_ln208_s_fu_2552_p17;

assign or_ln208_s_fu_2552_p17 = {{{{{{{{{{{{{{{{select_ln65_126_fu_2545_p3}, {zext_ln837_28_fu_2519_p1}}, {zext_ln837_27_fu_2486_p1}}, {zext_ln837_26_fu_2453_p1}}, {zext_ln837_25_fu_2420_p1}}, {zext_ln837_24_fu_2387_p1}}, {zext_ln837_23_fu_2354_p1}}, {zext_ln837_22_fu_2321_p1}}, {zext_ln837_21_fu_2288_p1}}, {zext_ln837_20_fu_2255_p1}}, {zext_ln837_19_fu_2222_p1}}, {zext_ln837_fu_2189_p1}}, {zext_ln184_6_fu_2156_p1}}, {zext_ln184_5_fu_2123_p1}}, {zext_ln184_4_fu_2090_p1}}, {zext_ln184_fu_2057_p1}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_d0 = {{layer8_out_dout[95:90]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_d0 = {{layer8_out_dout[89:84]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_d0 = {{layer8_out_dout[83:78]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_d0 = {{layer8_out_dout[77:72]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_d0 = {{layer8_out_dout[71:66]}};

assign p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_d0 = {{layer8_out_dout[65:60]}};

assign pool_window_V_100_fu_1135_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_q0}, {4'd0}};

assign pool_window_V_101_fu_1143_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_62}, {4'd0}};

assign pool_window_V_102_fu_1151_p3 = {{trunc_ln247_24_fu_439_p4}, {4'd0}};

assign pool_window_V_103_fu_1185_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_77}, {4'd0}};

assign pool_window_V_104_fu_1193_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_q0}, {4'd0}};

assign pool_window_V_105_fu_1201_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_61}, {4'd0}};

assign pool_window_V_106_fu_1209_p3 = {{trunc_ln247_25_fu_449_p4}, {4'd0}};

assign pool_window_V_107_fu_1243_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_76}, {4'd0}};

assign pool_window_V_108_fu_1251_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_q0}, {4'd0}};

assign pool_window_V_109_fu_1259_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_60}, {4'd0}};

assign pool_window_V_110_fu_1267_p3 = {{trunc_ln247_26_fu_459_p4}, {4'd0}};

assign pool_window_V_111_fu_1301_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_75}, {4'd0}};

assign pool_window_V_112_fu_1309_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_q0}, {4'd0}};

assign pool_window_V_113_fu_1317_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_59}, {4'd0}};

assign pool_window_V_114_fu_1325_p3 = {{trunc_ln247_27_fu_469_p4}, {4'd0}};

assign pool_window_V_115_fu_1359_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_74}, {4'd0}};

assign pool_window_V_116_fu_1367_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_q0}, {4'd0}};

assign pool_window_V_117_fu_1375_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_58}, {4'd0}};

assign pool_window_V_118_fu_1383_p3 = {{trunc_ln247_28_fu_479_p4}, {4'd0}};

assign pool_window_V_119_fu_1417_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_73}, {4'd0}};

assign pool_window_V_120_fu_1425_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_q0}, {4'd0}};

assign pool_window_V_121_fu_1433_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_57}, {4'd0}};

assign pool_window_V_122_fu_1441_p3 = {{trunc_ln247_29_fu_489_p4}, {4'd0}};

assign pool_window_V_123_fu_1475_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_72}, {4'd0}};

assign pool_window_V_124_fu_1483_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_q0}, {4'd0}};

assign pool_window_V_125_fu_1491_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_56}, {4'd0}};

assign pool_window_V_126_fu_1499_p3 = {{trunc_ln247_30_fu_499_p4}, {4'd0}};

assign pool_window_V_127_fu_1533_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_71}, {4'd0}};

assign pool_window_V_128_fu_1541_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_q0}, {4'd0}};

assign pool_window_V_129_fu_1549_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_55}, {4'd0}};

assign pool_window_V_130_fu_1557_p3 = {{trunc_ln247_31_fu_509_p4}, {4'd0}};

assign pool_window_V_131_fu_1591_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_70}, {4'd0}};

assign pool_window_V_132_fu_1599_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_q0}, {4'd0}};

assign pool_window_V_133_fu_1607_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_54}, {4'd0}};

assign pool_window_V_134_fu_1615_p3 = {{trunc_ln247_32_fu_519_p4}, {4'd0}};

assign pool_window_V_135_fu_1649_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_69}, {4'd0}};

assign pool_window_V_136_fu_1657_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_19_q0}, {4'd0}};

assign pool_window_V_137_fu_1665_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_53}, {4'd0}};

assign pool_window_V_138_fu_1673_p3 = {{trunc_ln247_33_fu_529_p4}, {4'd0}};

assign pool_window_V_139_fu_1707_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_68}, {4'd0}};

assign pool_window_V_140_fu_1715_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_18_q0}, {4'd0}};

assign pool_window_V_141_fu_1723_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_52}, {4'd0}};

assign pool_window_V_142_fu_1731_p3 = {{trunc_ln247_34_fu_539_p4}, {4'd0}};

assign pool_window_V_143_fu_1765_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_67}, {4'd0}};

assign pool_window_V_144_fu_1773_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_17_q0}, {4'd0}};

assign pool_window_V_145_fu_1781_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_51}, {4'd0}};

assign pool_window_V_146_fu_1789_p3 = {{trunc_ln247_35_fu_549_p4}, {4'd0}};

assign pool_window_V_147_fu_1823_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_66}, {4'd0}};

assign pool_window_V_148_fu_1831_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_16_q0}, {4'd0}};

assign pool_window_V_149_fu_1839_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_50}, {4'd0}};

assign pool_window_V_150_fu_1847_p3 = {{trunc_ln247_36_fu_559_p4}, {4'd0}};

assign pool_window_V_151_fu_1881_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_65}, {4'd0}};

assign pool_window_V_152_fu_1889_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_15_q0}, {4'd0}};

assign pool_window_V_153_fu_1897_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_49}, {4'd0}};

assign pool_window_V_154_fu_1905_p3 = {{trunc_ln247_s_fu_419_p4}, {4'd0}};

assign pool_window_V_155_fu_1939_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_64}, {4'd0}};

assign pool_window_V_156_fu_1947_p3 = {{p_ZZN4nnet19pooling2d_buffer_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_14_q0}, {4'd0}};

assign pool_window_V_157_fu_1955_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_48}, {4'd0}};

assign pool_window_V_158_fu_1963_p3 = {{trunc_ln247_23_fu_429_p4}, {4'd0}};

assign pool_window_V_96_fu_1077_p3 = {{void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_9_q0}, {4'd0}};

assign pool_window_V_97_fu_1085_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_63}, {4'd0}};

assign pool_window_V_98_fu_1093_p3 = {{trunc_ln247_fu_415_p1}, {4'd0}};

assign pool_window_V_99_fu_1127_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_78}, {4'd0}};

assign pool_window_V_fu_1069_p3 = {{p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_79}, {4'd0}};

assign res_pack_data_4_fu_2083_p3 = ((xor_ln1651_84_fu_2077_p2[0:0] == 1'b1) ? select_ln65_82_fu_2066_p3 : select_ln65_83_reg_2666);

assign res_pack_data_5_fu_2116_p3 = ((xor_ln1651_87_fu_2110_p2[0:0] == 1'b1) ? select_ln65_85_fu_2099_p3 : select_ln65_86_reg_2687);

assign res_pack_data_6_fu_2149_p3 = ((xor_ln1651_90_fu_2143_p2[0:0] == 1'b1) ? select_ln65_88_fu_2132_p3 : select_ln65_89_reg_2708);

assign res_pack_data_fu_2050_p3 = ((xor_ln1651_81_fu_2044_p2[0:0] == 1'b1) ? select_ln65_fu_2033_p3 : select_ln65_80_reg_2645);

assign select_ln222_fu_2007_p3 = ((icmp_ln222_fu_2001_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln227_fu_350_p3 = ((icmp_ln191_fu_306_p2[0:0] == 1'b1) ? 32'd4294967295 : 32'd1);

assign select_ln65_100_fu_2264_p3 = ((xor_ln1651_100_fu_2259_p2[0:0] == 1'b1) ? pool_window_V_123_reg_2777 : pool_window_V_124_reg_2782);

assign select_ln65_101_fu_1525_p3 = ((xor_ln1651_101_fu_1519_p2[0:0] == 1'b1) ? pool_window_V_125_fu_1491_p3 : pool_window_V_126_fu_1499_p3);

assign select_ln65_102_fu_2281_p3 = ((xor_ln1651_102_fu_2275_p2[0:0] == 1'b1) ? select_ln65_100_fu_2264_p3 : select_ln65_101_reg_2792);

assign select_ln65_103_fu_2297_p3 = ((xor_ln1651_103_fu_2292_p2[0:0] == 1'b1) ? pool_window_V_127_reg_2798 : pool_window_V_128_reg_2803);

assign select_ln65_104_fu_1583_p3 = ((xor_ln1651_104_fu_1577_p2[0:0] == 1'b1) ? pool_window_V_129_fu_1549_p3 : pool_window_V_130_fu_1557_p3);

assign select_ln65_105_fu_2314_p3 = ((xor_ln1651_105_fu_2308_p2[0:0] == 1'b1) ? select_ln65_103_fu_2297_p3 : select_ln65_104_reg_2813);

assign select_ln65_106_fu_2330_p3 = ((xor_ln1651_106_fu_2325_p2[0:0] == 1'b1) ? pool_window_V_131_reg_2819 : pool_window_V_132_reg_2824);

assign select_ln65_107_fu_1641_p3 = ((xor_ln1651_107_fu_1635_p2[0:0] == 1'b1) ? pool_window_V_133_fu_1607_p3 : pool_window_V_134_fu_1615_p3);

assign select_ln65_108_fu_2347_p3 = ((xor_ln1651_108_fu_2341_p2[0:0] == 1'b1) ? select_ln65_106_fu_2330_p3 : select_ln65_107_reg_2834);

assign select_ln65_109_fu_2363_p3 = ((xor_ln1651_109_fu_2358_p2[0:0] == 1'b1) ? pool_window_V_135_reg_2840 : pool_window_V_136_reg_2845);

assign select_ln65_110_fu_1699_p3 = ((xor_ln1651_110_fu_1693_p2[0:0] == 1'b1) ? pool_window_V_137_fu_1665_p3 : pool_window_V_138_fu_1673_p3);

assign select_ln65_111_fu_2380_p3 = ((xor_ln1651_111_fu_2374_p2[0:0] == 1'b1) ? select_ln65_109_fu_2363_p3 : select_ln65_110_reg_2855);

assign select_ln65_112_fu_2396_p3 = ((xor_ln1651_112_fu_2391_p2[0:0] == 1'b1) ? pool_window_V_139_reg_2861 : pool_window_V_140_reg_2866);

assign select_ln65_113_fu_1757_p3 = ((xor_ln1651_113_fu_1751_p2[0:0] == 1'b1) ? pool_window_V_141_fu_1723_p3 : pool_window_V_142_fu_1731_p3);

assign select_ln65_114_fu_2413_p3 = ((xor_ln1651_114_fu_2407_p2[0:0] == 1'b1) ? select_ln65_112_fu_2396_p3 : select_ln65_113_reg_2876);

assign select_ln65_115_fu_2429_p3 = ((xor_ln1651_115_fu_2424_p2[0:0] == 1'b1) ? pool_window_V_143_reg_2882 : pool_window_V_144_reg_2887);

assign select_ln65_116_fu_1815_p3 = ((xor_ln1651_116_fu_1809_p2[0:0] == 1'b1) ? pool_window_V_145_fu_1781_p3 : pool_window_V_146_fu_1789_p3);

assign select_ln65_117_fu_2446_p3 = ((xor_ln1651_117_fu_2440_p2[0:0] == 1'b1) ? select_ln65_115_fu_2429_p3 : select_ln65_116_reg_2897);

assign select_ln65_118_fu_2462_p3 = ((xor_ln1651_118_fu_2457_p2[0:0] == 1'b1) ? pool_window_V_147_reg_2903 : pool_window_V_148_reg_2908);

assign select_ln65_119_fu_1873_p3 = ((xor_ln1651_119_fu_1867_p2[0:0] == 1'b1) ? pool_window_V_149_fu_1839_p3 : pool_window_V_150_fu_1847_p3);

assign select_ln65_120_fu_2479_p3 = ((xor_ln1651_120_fu_2473_p2[0:0] == 1'b1) ? select_ln65_118_fu_2462_p3 : select_ln65_119_reg_2918);

assign select_ln65_121_fu_2495_p3 = ((xor_ln1651_121_fu_2490_p2[0:0] == 1'b1) ? pool_window_V_151_reg_2924 : pool_window_V_152_reg_2929);

assign select_ln65_122_fu_1931_p3 = ((xor_ln1651_122_fu_1925_p2[0:0] == 1'b1) ? pool_window_V_153_fu_1897_p3 : pool_window_V_154_fu_1905_p3);

assign select_ln65_123_fu_2512_p3 = ((xor_ln1651_123_fu_2506_p2[0:0] == 1'b1) ? select_ln65_121_fu_2495_p3 : select_ln65_122_reg_2939);

assign select_ln65_124_fu_2528_p3 = ((xor_ln1651_124_fu_2523_p2[0:0] == 1'b1) ? pool_window_V_155_reg_2945 : pool_window_V_156_reg_2950);

assign select_ln65_125_fu_1989_p3 = ((xor_ln1651_125_fu_1983_p2[0:0] == 1'b1) ? pool_window_V_157_fu_1955_p3 : pool_window_V_158_fu_1963_p3);

assign select_ln65_126_fu_2545_p3 = ((xor_ln1651_126_fu_2539_p2[0:0] == 1'b1) ? select_ln65_124_fu_2528_p3 : select_ln65_125_reg_2960);

assign select_ln65_80_fu_1119_p3 = ((xor_ln1651_80_fu_1113_p2[0:0] == 1'b1) ? pool_window_V_97_fu_1085_p3 : pool_window_V_98_fu_1093_p3);

assign select_ln65_82_fu_2066_p3 = ((xor_ln1651_82_fu_2061_p2[0:0] == 1'b1) ? pool_window_V_99_reg_2651 : pool_window_V_100_reg_2656);

assign select_ln65_83_fu_1177_p3 = ((xor_ln1651_83_fu_1171_p2[0:0] == 1'b1) ? pool_window_V_101_fu_1143_p3 : pool_window_V_102_fu_1151_p3);

assign select_ln65_85_fu_2099_p3 = ((xor_ln1651_85_fu_2094_p2[0:0] == 1'b1) ? pool_window_V_103_reg_2672 : pool_window_V_104_reg_2677);

assign select_ln65_86_fu_1235_p3 = ((xor_ln1651_86_fu_1229_p2[0:0] == 1'b1) ? pool_window_V_105_fu_1201_p3 : pool_window_V_106_fu_1209_p3);

assign select_ln65_88_fu_2132_p3 = ((xor_ln1651_88_fu_2127_p2[0:0] == 1'b1) ? pool_window_V_107_reg_2693 : pool_window_V_108_reg_2698);

assign select_ln65_89_fu_1293_p3 = ((xor_ln1651_89_fu_1287_p2[0:0] == 1'b1) ? pool_window_V_109_fu_1259_p3 : pool_window_V_110_fu_1267_p3);

assign select_ln65_91_fu_2165_p3 = ((xor_ln1651_91_fu_2160_p2[0:0] == 1'b1) ? pool_window_V_111_reg_2714 : pool_window_V_112_reg_2719);

assign select_ln65_92_fu_1351_p3 = ((xor_ln1651_92_fu_1345_p2[0:0] == 1'b1) ? pool_window_V_113_fu_1317_p3 : pool_window_V_114_fu_1325_p3);

assign select_ln65_93_fu_2182_p3 = ((xor_ln1651_93_fu_2176_p2[0:0] == 1'b1) ? select_ln65_91_fu_2165_p3 : select_ln65_92_reg_2729);

assign select_ln65_94_fu_2198_p3 = ((xor_ln1651_94_fu_2193_p2[0:0] == 1'b1) ? pool_window_V_115_reg_2735 : pool_window_V_116_reg_2740);

assign select_ln65_95_fu_1409_p3 = ((xor_ln1651_95_fu_1403_p2[0:0] == 1'b1) ? pool_window_V_117_fu_1375_p3 : pool_window_V_118_fu_1383_p3);

assign select_ln65_96_fu_2215_p3 = ((xor_ln1651_96_fu_2209_p2[0:0] == 1'b1) ? select_ln65_94_fu_2198_p3 : select_ln65_95_reg_2750);

assign select_ln65_97_fu_2231_p3 = ((xor_ln1651_97_fu_2226_p2[0:0] == 1'b1) ? pool_window_V_119_reg_2756 : pool_window_V_120_reg_2761);

assign select_ln65_98_fu_1467_p3 = ((xor_ln1651_98_fu_1461_p2[0:0] == 1'b1) ? pool_window_V_121_fu_1433_p3 : pool_window_V_122_fu_1441_p3);

assign select_ln65_99_fu_2248_p3 = ((xor_ln1651_99_fu_2242_p2[0:0] == 1'b1) ? select_ln65_97_fu_2231_p3 : select_ln65_98_reg_2771);

assign select_ln65_fu_2033_p3 = ((xor_ln1651_fu_2028_p2[0:0] == 1'b1) ? pool_window_V_reg_2630 : pool_window_V_96_reg_2635);

assign start_out = real_start;

assign trunc_ln247_23_fu_429_p4 = {{layer8_out_dout[95:90]}};

assign trunc_ln247_24_fu_439_p4 = {{layer8_out_dout[11:6]}};

assign trunc_ln247_25_fu_449_p4 = {{layer8_out_dout[17:12]}};

assign trunc_ln247_26_fu_459_p4 = {{layer8_out_dout[23:18]}};

assign trunc_ln247_27_fu_469_p4 = {{layer8_out_dout[29:24]}};

assign trunc_ln247_28_fu_479_p4 = {{layer8_out_dout[35:30]}};

assign trunc_ln247_29_fu_489_p4 = {{layer8_out_dout[41:36]}};

assign trunc_ln247_30_fu_499_p4 = {{layer8_out_dout[47:42]}};

assign trunc_ln247_31_fu_509_p4 = {{layer8_out_dout[53:48]}};

assign trunc_ln247_32_fu_519_p4 = {{layer8_out_dout[59:54]}};

assign trunc_ln247_33_fu_529_p4 = {{layer8_out_dout[65:60]}};

assign trunc_ln247_34_fu_539_p4 = {{layer8_out_dout[71:66]}};

assign trunc_ln247_35_fu_549_p4 = {{layer8_out_dout[77:72]}};

assign trunc_ln247_36_fu_559_p4 = {{layer8_out_dout[83:78]}};

assign trunc_ln247_fu_415_p1 = layer8_out_dout[5:0];

assign trunc_ln247_s_fu_419_p4 = {{layer8_out_dout[89:84]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_1_d0 = {{layer8_out_dout[53:48]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_2_d0 = {{layer8_out_dout[47:42]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_3_d0 = {{layer8_out_dout[41:36]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_4_d0 = {{layer8_out_dout[35:30]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_5_d0 = {{layer8_out_dout[29:24]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_6_d0 = {{layer8_out_dout[23:18]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_7_d0 = {{layer8_out_dout[17:12]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_8_d0 = {{layer8_out_dout[11:6]}};

assign void_pooling2d_buffer_cl_stream_stream_array_ap_fixed_16u_0_line_buffer_d0 = {{layer8_out_dout[59:54]}};

assign xor_ln1651_100_fu_2259_p2 = (icmp_ln1651_100_reg_2787 ^ 1'd1);

assign xor_ln1651_101_fu_1519_p2 = (icmp_ln1651_101_fu_1513_p2 ^ 1'd1);

assign xor_ln1651_102_fu_2275_p2 = (icmp_ln1651_102_fu_2270_p2 ^ 1'd1);

assign xor_ln1651_103_fu_2292_p2 = (icmp_ln1651_103_reg_2808 ^ 1'd1);

assign xor_ln1651_104_fu_1577_p2 = (icmp_ln1651_104_fu_1571_p2 ^ 1'd1);

assign xor_ln1651_105_fu_2308_p2 = (icmp_ln1651_105_fu_2303_p2 ^ 1'd1);

assign xor_ln1651_106_fu_2325_p2 = (icmp_ln1651_106_reg_2829 ^ 1'd1);

assign xor_ln1651_107_fu_1635_p2 = (icmp_ln1651_107_fu_1629_p2 ^ 1'd1);

assign xor_ln1651_108_fu_2341_p2 = (icmp_ln1651_108_fu_2336_p2 ^ 1'd1);

assign xor_ln1651_109_fu_2358_p2 = (icmp_ln1651_109_reg_2850 ^ 1'd1);

assign xor_ln1651_110_fu_1693_p2 = (icmp_ln1651_110_fu_1687_p2 ^ 1'd1);

assign xor_ln1651_111_fu_2374_p2 = (icmp_ln1651_111_fu_2369_p2 ^ 1'd1);

assign xor_ln1651_112_fu_2391_p2 = (icmp_ln1651_112_reg_2871 ^ 1'd1);

assign xor_ln1651_113_fu_1751_p2 = (icmp_ln1651_113_fu_1745_p2 ^ 1'd1);

assign xor_ln1651_114_fu_2407_p2 = (icmp_ln1651_114_fu_2402_p2 ^ 1'd1);

assign xor_ln1651_115_fu_2424_p2 = (icmp_ln1651_115_reg_2892 ^ 1'd1);

assign xor_ln1651_116_fu_1809_p2 = (icmp_ln1651_116_fu_1803_p2 ^ 1'd1);

assign xor_ln1651_117_fu_2440_p2 = (icmp_ln1651_117_fu_2435_p2 ^ 1'd1);

assign xor_ln1651_118_fu_2457_p2 = (icmp_ln1651_118_reg_2913 ^ 1'd1);

assign xor_ln1651_119_fu_1867_p2 = (icmp_ln1651_119_fu_1861_p2 ^ 1'd1);

assign xor_ln1651_120_fu_2473_p2 = (icmp_ln1651_120_fu_2468_p2 ^ 1'd1);

assign xor_ln1651_121_fu_2490_p2 = (icmp_ln1651_121_reg_2934 ^ 1'd1);

assign xor_ln1651_122_fu_1925_p2 = (icmp_ln1651_122_fu_1919_p2 ^ 1'd1);

assign xor_ln1651_123_fu_2506_p2 = (icmp_ln1651_123_fu_2501_p2 ^ 1'd1);

assign xor_ln1651_124_fu_2523_p2 = (icmp_ln1651_124_reg_2955 ^ 1'd1);

assign xor_ln1651_125_fu_1983_p2 = (icmp_ln1651_125_fu_1977_p2 ^ 1'd1);

assign xor_ln1651_126_fu_2539_p2 = (icmp_ln1651_126_fu_2534_p2 ^ 1'd1);

assign xor_ln1651_80_fu_1113_p2 = (icmp_ln1651_80_fu_1107_p2 ^ 1'd1);

assign xor_ln1651_81_fu_2044_p2 = (icmp_ln1651_81_fu_2039_p2 ^ 1'd1);

assign xor_ln1651_82_fu_2061_p2 = (icmp_ln1651_82_reg_2661 ^ 1'd1);

assign xor_ln1651_83_fu_1171_p2 = (icmp_ln1651_83_fu_1165_p2 ^ 1'd1);

assign xor_ln1651_84_fu_2077_p2 = (icmp_ln1651_84_fu_2072_p2 ^ 1'd1);

assign xor_ln1651_85_fu_2094_p2 = (icmp_ln1651_85_reg_2682 ^ 1'd1);

assign xor_ln1651_86_fu_1229_p2 = (icmp_ln1651_86_fu_1223_p2 ^ 1'd1);

assign xor_ln1651_87_fu_2110_p2 = (icmp_ln1651_87_fu_2105_p2 ^ 1'd1);

assign xor_ln1651_88_fu_2127_p2 = (icmp_ln1651_88_reg_2703 ^ 1'd1);

assign xor_ln1651_89_fu_1287_p2 = (icmp_ln1651_89_fu_1281_p2 ^ 1'd1);

assign xor_ln1651_90_fu_2143_p2 = (icmp_ln1651_90_fu_2138_p2 ^ 1'd1);

assign xor_ln1651_91_fu_2160_p2 = (icmp_ln1651_91_reg_2724 ^ 1'd1);

assign xor_ln1651_92_fu_1345_p2 = (icmp_ln1651_92_fu_1339_p2 ^ 1'd1);

assign xor_ln1651_93_fu_2176_p2 = (icmp_ln1651_93_fu_2171_p2 ^ 1'd1);

assign xor_ln1651_94_fu_2193_p2 = (icmp_ln1651_94_reg_2745 ^ 1'd1);

assign xor_ln1651_95_fu_1403_p2 = (icmp_ln1651_95_fu_1397_p2 ^ 1'd1);

assign xor_ln1651_96_fu_2209_p2 = (icmp_ln1651_96_fu_2204_p2 ^ 1'd1);

assign xor_ln1651_97_fu_2226_p2 = (icmp_ln1651_97_reg_2766 ^ 1'd1);

assign xor_ln1651_98_fu_1461_p2 = (icmp_ln1651_98_fu_1455_p2 ^ 1'd1);

assign xor_ln1651_99_fu_2242_p2 = (icmp_ln1651_99_fu_2237_p2 ^ 1'd1);

assign xor_ln1651_fu_2028_p2 = (icmp_ln1651_reg_2640 ^ 1'd1);

assign zext_ln184_4_fu_2090_p1 = res_pack_data_4_fu_2083_p3;

assign zext_ln184_5_fu_2123_p1 = res_pack_data_5_fu_2116_p3;

assign zext_ln184_6_fu_2156_p1 = res_pack_data_6_fu_2149_p3;

assign zext_ln184_fu_2057_p1 = res_pack_data_fu_2050_p3;

assign zext_ln837_19_fu_2222_p1 = select_ln65_96_fu_2215_p3;

assign zext_ln837_20_fu_2255_p1 = select_ln65_99_fu_2248_p3;

assign zext_ln837_21_fu_2288_p1 = select_ln65_102_fu_2281_p3;

assign zext_ln837_22_fu_2321_p1 = select_ln65_105_fu_2314_p3;

assign zext_ln837_23_fu_2354_p1 = select_ln65_108_fu_2347_p3;

assign zext_ln837_24_fu_2387_p1 = select_ln65_111_fu_2380_p3;

assign zext_ln837_25_fu_2420_p1 = select_ln65_114_fu_2413_p3;

assign zext_ln837_26_fu_2453_p1 = select_ln65_117_fu_2446_p3;

assign zext_ln837_27_fu_2486_p1 = select_ln65_120_fu_2479_p3;

assign zext_ln837_28_fu_2519_p1 = select_ln65_123_fu_2512_p3;

assign zext_ln837_fu_2189_p1 = select_ln65_93_fu_2182_p3;

always @ (posedge ap_clk) begin
    pool_window_V_reg_2630[3:0] <= 4'b0000;
    pool_window_V_96_reg_2635[3:0] <= 4'b0000;
    select_ln65_80_reg_2645[3:0] <= 4'b0000;
    pool_window_V_99_reg_2651[3:0] <= 4'b0000;
    pool_window_V_100_reg_2656[3:0] <= 4'b0000;
    select_ln65_83_reg_2666[3:0] <= 4'b0000;
    pool_window_V_103_reg_2672[3:0] <= 4'b0000;
    pool_window_V_104_reg_2677[3:0] <= 4'b0000;
    select_ln65_86_reg_2687[3:0] <= 4'b0000;
    pool_window_V_107_reg_2693[3:0] <= 4'b0000;
    pool_window_V_108_reg_2698[3:0] <= 4'b0000;
    select_ln65_89_reg_2708[3:0] <= 4'b0000;
    pool_window_V_111_reg_2714[3:0] <= 4'b0000;
    pool_window_V_112_reg_2719[3:0] <= 4'b0000;
    select_ln65_92_reg_2729[3:0] <= 4'b0000;
    pool_window_V_115_reg_2735[3:0] <= 4'b0000;
    pool_window_V_116_reg_2740[3:0] <= 4'b0000;
    select_ln65_95_reg_2750[3:0] <= 4'b0000;
    pool_window_V_119_reg_2756[3:0] <= 4'b0000;
    pool_window_V_120_reg_2761[3:0] <= 4'b0000;
    select_ln65_98_reg_2771[3:0] <= 4'b0000;
    pool_window_V_123_reg_2777[3:0] <= 4'b0000;
    pool_window_V_124_reg_2782[3:0] <= 4'b0000;
    select_ln65_101_reg_2792[3:0] <= 4'b0000;
    pool_window_V_127_reg_2798[3:0] <= 4'b0000;
    pool_window_V_128_reg_2803[3:0] <= 4'b0000;
    select_ln65_104_reg_2813[3:0] <= 4'b0000;
    pool_window_V_131_reg_2819[3:0] <= 4'b0000;
    pool_window_V_132_reg_2824[3:0] <= 4'b0000;
    select_ln65_107_reg_2834[3:0] <= 4'b0000;
    pool_window_V_135_reg_2840[3:0] <= 4'b0000;
    pool_window_V_136_reg_2845[3:0] <= 4'b0000;
    select_ln65_110_reg_2855[3:0] <= 4'b0000;
    pool_window_V_139_reg_2861[3:0] <= 4'b0000;
    pool_window_V_140_reg_2866[3:0] <= 4'b0000;
    select_ln65_113_reg_2876[3:0] <= 4'b0000;
    pool_window_V_143_reg_2882[3:0] <= 4'b0000;
    pool_window_V_144_reg_2887[3:0] <= 4'b0000;
    select_ln65_116_reg_2897[3:0] <= 4'b0000;
    pool_window_V_147_reg_2903[3:0] <= 4'b0000;
    pool_window_V_148_reg_2908[3:0] <= 4'b0000;
    select_ln65_119_reg_2918[3:0] <= 4'b0000;
    pool_window_V_151_reg_2924[3:0] <= 4'b0000;
    pool_window_V_152_reg_2929[3:0] <= 4'b0000;
    select_ln65_122_reg_2939[3:0] <= 4'b0000;
    pool_window_V_155_reg_2945[3:0] <= 4'b0000;
    pool_window_V_156_reg_2950[3:0] <= 4'b0000;
    select_ln65_125_reg_2960[3:0] <= 4'b0000;
end

endmodule //kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s
