FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2012 ARM Ltd.
 */
#ifndef __ASM_SHMPARAM_H
#define __ASM_SHMPARAM_H
/* bench 13706.0.0 c0d78b7737fd */
/* bench 13706.0.1 ff3e5d1776a4 */
/* bench 13706.0.2 0a273cc7dea4 */
/* bench 13706.0.3 f068f06ea589 */
/* bench 13706.0.4 1c3285b12ad2 */
/* bench 13706.0.5 c7dcb4588e4e */
/* bench 29325.2.0 11d5a2679ae6 */
/* bench 29325.2.1 991eeade75a9 */
/* bench 29325.2.2 2ff16eff1e47 */
/* bench 29325.2.3 a4ceafe81f0c */
/* bench 29325.2.4 74aedbd348fa */
/* bench 29325.2.5 529b29bc454a */
/* bench 29325.2.6 7bad757ba686 */
/* bench 13706.0.9 5e531275dcea */
/* bench 13706.0.10 120464619a51 */
 * alignment value. Since we don't have aliasing D-caches, the rest of
 * the time we can safely use PAGE_SIZE.
 */
#define COMPAT_SHMLBA	(4 * PAGE_SIZE)
/* bench 12719.1.0 d2fd30ef636c */
/* bench 12719.1.1 3692d2f7f39c */
/* bench 12719.1.2 5adb94b0b589 */
/* bench 12719.1.3 3ee814790741 */
/* bench 12719.1.4 151fcab77947 */
/* bench 12719.1.5 7f61e1a17f00 */

#include <asm-generic/shmparam.h>

#endif /* __ASM_SHMPARAM_H */
