// Seed: 3260180795
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    input uwire id_2
);
  wire id_4;
  assign #("") id_4 = -1;
  parameter id_5 = (-1);
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input tri id_2,
    output tri0 id_3,
    input wand id_4,
    input tri0 id_5,
    inout wor id_6,
    output tri0 id_7,
    input tri1 id_8,
    output wire id_9,
    input tri1 id_10
);
  parameter id_12 = {1{1}};
  tri0 id_13;
  assign id_13 = -1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8
  );
  assign modCall_1.id_0 = 0;
  wire id_14;
  always begin : LABEL_0
    force id_3 = -1 * id_13;
  end
  id_15 :
  assert property (@(1) -1 & -1)
  else;
endmodule
