=====
SETUP
3.009
7.882
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/n275_s5
1.585
2.102
uart_rx_inst/n275_s3
2.666
3.183
uart_rx_inst/next_state_0_s14
3.677
4.048
uart_rx_inst/next_state_0_s10
4.052
4.505
uart_rx_inst/n55_s0
4.902
5.451
uart_rx_inst/n56_s0
5.451
5.486
uart_rx_inst/n57_s0
5.486
5.521
uart_rx_inst/n168_s2
6.422
6.875
uart_rx_inst/n163_s3
7.333
7.882
uart_rx_inst/cycle_cnt_5_s0
7.882
=====
SETUP
3.009
7.882
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/n275_s5
1.585
2.102
uart_rx_inst/n275_s3
2.666
3.183
uart_rx_inst/next_state_0_s14
3.677
4.048
uart_rx_inst/next_state_0_s10
4.052
4.505
uart_rx_inst/n55_s0
4.902
5.451
uart_rx_inst/n56_s0
5.451
5.486
uart_rx_inst/n57_s0
5.486
5.521
uart_rx_inst/n168_s2
6.422
6.875
uart_rx_inst/n160_s1
7.333
7.882
uart_rx_inst/cycle_cnt_8_s0
7.882
=====
SETUP
3.014
7.877
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/n275_s5
1.585
2.102
uart_rx_inst/n275_s3
2.666
3.183
uart_rx_inst/next_state_0_s14
3.677
4.048
uart_rx_inst/next_state_0_s10
4.052
4.505
uart_rx_inst/n55_s0
4.902
5.451
uart_rx_inst/n56_s0
5.451
5.486
uart_rx_inst/n57_s0
5.486
5.521
uart_rx_inst/n168_s2
6.422
6.875
uart_rx_inst/n154_s1
7.307
7.877
uart_rx_inst/cycle_cnt_14_s0
7.877
=====
SETUP
3.035
7.856
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/n275_s5
1.585
2.102
uart_rx_inst/n275_s3
2.666
3.183
uart_rx_inst/next_state_0_s14
3.677
4.048
uart_rx_inst/next_state_0_s10
4.052
4.505
uart_rx_inst/n55_s0
4.902
5.451
uart_rx_inst/n56_s0
5.451
5.486
uart_rx_inst/n57_s0
5.486
5.521
uart_rx_inst/n168_s2
6.422
6.875
uart_rx_inst/n156_s1
7.307
7.856
uart_rx_inst/cycle_cnt_12_s0
7.856
=====
SETUP
3.105
7.786
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/n275_s5
1.585
2.102
uart_rx_inst/n275_s3
2.666
3.183
uart_rx_inst/next_state_0_s14
3.677
4.048
uart_rx_inst/next_state_0_s10
4.052
4.505
uart_rx_inst/n55_s0
4.902
5.451
uart_rx_inst/n56_s0
5.451
5.486
uart_rx_inst/n57_s0
5.486
5.521
uart_rx_inst/n168_s2
6.422
6.875
uart_rx_inst/n157_s1
7.324
7.786
uart_rx_inst/cycle_cnt_11_s0
7.786
=====
SETUP
3.190
7.701
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/n275_s5
1.585
2.102
uart_rx_inst/n275_s3
2.666
3.183
uart_rx_inst/next_state_0_s14
3.677
4.048
uart_rx_inst/next_state_0_s10
4.052
4.505
uart_rx_inst/n55_s0
4.902
5.451
uart_rx_inst/n56_s0
5.451
5.486
uart_rx_inst/n57_s0
5.486
5.521
uart_rx_inst/n168_s2
6.422
6.875
uart_rx_inst/n166_s3
7.330
7.701
uart_rx_inst/cycle_cnt_2_s0
7.701
=====
SETUP
3.190
7.701
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/n275_s5
1.585
2.102
uart_rx_inst/n275_s3
2.666
3.183
uart_rx_inst/next_state_0_s14
3.677
4.048
uart_rx_inst/next_state_0_s10
4.052
4.505
uart_rx_inst/n55_s0
4.902
5.451
uart_rx_inst/n56_s0
5.451
5.486
uart_rx_inst/n57_s0
5.486
5.521
uart_rx_inst/n168_s2
6.422
6.875
uart_rx_inst/n165_s1
7.330
7.701
uart_rx_inst/cycle_cnt_3_s0
7.701
=====
SETUP
3.252
7.639
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/n275_s5
1.585
2.102
uart_rx_inst/n275_s3
2.666
3.183
uart_rx_inst/next_state_0_s14
3.677
4.048
uart_rx_inst/next_state_0_s10
4.052
4.505
uart_rx_inst/n55_s0
4.902
5.451
uart_rx_inst/n56_s0
5.451
5.486
uart_rx_inst/n57_s0
5.486
5.521
uart_rx_inst/n168_s2
6.422
6.875
uart_rx_inst/n155_s1
7.090
7.639
uart_rx_inst/cycle_cnt_13_s0
7.639
=====
SETUP
3.274
7.617
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/n275_s5
1.585
2.102
uart_rx_inst/n275_s3
2.666
3.183
uart_rx_inst/next_state_0_s14
3.677
4.048
uart_rx_inst/next_state_0_s10
4.052
4.505
uart_rx_inst/n55_s0
4.902
5.451
uart_rx_inst/n56_s0
5.451
5.486
uart_rx_inst/n57_s0
5.486
5.521
uart_rx_inst/n168_s2
6.422
6.875
uart_rx_inst/n164_s1
7.155
7.617
uart_rx_inst/cycle_cnt_4_s0
7.617
=====
SETUP
3.274
7.617
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/n275_s5
1.585
2.102
uart_rx_inst/n275_s3
2.666
3.183
uart_rx_inst/next_state_0_s14
3.677
4.048
uart_rx_inst/next_state_0_s10
4.052
4.505
uart_rx_inst/n55_s0
4.902
5.451
uart_rx_inst/n56_s0
5.451
5.486
uart_rx_inst/n57_s0
5.486
5.521
uart_rx_inst/n168_s2
6.422
6.875
uart_rx_inst/n162_s1
7.155
7.617
uart_rx_inst/cycle_cnt_6_s0
7.617
=====
SETUP
3.326
7.565
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/n275_s5
1.585
2.102
uart_rx_inst/n275_s3
2.666
3.183
uart_rx_inst/next_state_0_s14
3.677
4.048
uart_rx_inst/next_state_0_s10
4.052
4.505
uart_rx_inst/n55_s0
4.902
5.451
uart_rx_inst/n56_s0
5.451
5.486
uart_rx_inst/n57_s0
5.486
5.521
uart_rx_inst/n76_s2
6.413
6.784
uart_rx_inst/rx_data_valid_s1
7.565
=====
SETUP
3.348
7.543
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/n275_s5
1.585
2.102
uart_rx_inst/n275_s3
2.666
3.183
uart_rx_inst/next_state_0_s14
3.677
4.048
uart_rx_inst/next_state_0_s10
4.052
4.505
uart_rx_inst/n55_s0
4.902
5.451
uart_rx_inst/n56_s0
5.451
5.486
uart_rx_inst/n57_s0
5.486
5.521
uart_rx_inst/n168_s2
6.422
6.875
uart_rx_inst/n161_s1
7.081
7.543
uart_rx_inst/cycle_cnt_7_s0
7.543
=====
SETUP
3.348
7.543
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/n275_s5
1.585
2.102
uart_rx_inst/n275_s3
2.666
3.183
uart_rx_inst/next_state_0_s14
3.677
4.048
uart_rx_inst/next_state_0_s10
4.052
4.505
uart_rx_inst/n55_s0
4.902
5.451
uart_rx_inst/n56_s0
5.451
5.486
uart_rx_inst/n57_s0
5.486
5.521
uart_rx_inst/n168_s2
6.422
6.875
uart_rx_inst/n158_s1
7.081
7.543
uart_rx_inst/cycle_cnt_10_s0
7.543
=====
SETUP
3.426
7.464
10.891
clk_ibuf
0.000
0.683
uart_tx_inst/cycle_cnt_0_s0
0.926
1.158
uart_tx_inst/tx_data_ready_s8
1.843
2.214
uart_tx_inst/tx_data_ready_s4
2.611
3.128
uart_tx_inst/next_state_1_s8
3.802
4.173
uart_tx_inst/n139_s0
4.591
5.140
uart_tx_inst/n140_s0
5.140
5.175
uart_tx_inst/n175_s2
5.824
6.379
uart_tx_inst/n170_s1
6.915
7.464
uart_tx_inst/cycle_cnt_5_s0
7.464
=====
SETUP
3.439
7.452
10.891
clk_ibuf
0.000
0.683
uart_tx_inst/cycle_cnt_0_s0
0.926
1.158
uart_tx_inst/tx_data_ready_s8
1.843
2.214
uart_tx_inst/tx_data_ready_s4
2.611
3.128
uart_tx_inst/next_state_1_s8
3.802
4.173
uart_tx_inst/n139_s0
4.591
5.140
uart_tx_inst/n140_s0
5.140
5.175
uart_tx_inst/n175_s2
5.824
6.379
uart_tx_inst/n163_s1
6.882
7.452
uart_tx_inst/cycle_cnt_12_s0
7.452
=====
SETUP
3.442
7.448
10.891
clk_ibuf
0.000
0.683
uart_tx_inst/cycle_cnt_0_s0
0.926
1.158
uart_tx_inst/tx_data_ready_s8
1.843
2.214
uart_tx_inst/tx_data_ready_s4
2.611
3.128
uart_tx_inst/next_state_1_s8
3.802
4.173
uart_tx_inst/n139_s0
4.591
5.140
uart_tx_inst/n140_s0
5.140
5.175
uart_tx_inst/n175_s2
5.824
6.379
uart_tx_inst/n161_s1
6.899
7.448
uart_tx_inst/cycle_cnt_14_s0
7.448
=====
SETUP
3.496
7.395
10.891
clk_ibuf
0.000
0.683
uart_tx_inst/cycle_cnt_0_s0
0.926
1.158
uart_tx_inst/tx_data_ready_s8
1.843
2.214
uart_tx_inst/tx_data_ready_s4
2.611
3.128
uart_tx_inst/next_state_1_s8
3.802
4.173
uart_tx_inst/n139_s0
4.591
5.140
uart_tx_inst/n140_s0
5.140
5.175
uart_tx_inst/n175_s2
5.824
6.379
uart_tx_inst/n173_s3
6.933
7.395
uart_tx_inst/cycle_cnt_2_s0
7.395
=====
SETUP
3.496
7.395
10.891
clk_ibuf
0.000
0.683
uart_tx_inst/cycle_cnt_0_s0
0.926
1.158
uart_tx_inst/tx_data_ready_s8
1.843
2.214
uart_tx_inst/tx_data_ready_s4
2.611
3.128
uart_tx_inst/next_state_1_s8
3.802
4.173
uart_tx_inst/n139_s0
4.591
5.140
uart_tx_inst/n140_s0
5.140
5.175
uart_tx_inst/n175_s2
5.824
6.379
uart_tx_inst/n172_s1
6.933
7.395
uart_tx_inst/cycle_cnt_3_s0
7.395
=====
SETUP
3.496
7.395
10.891
clk_ibuf
0.000
0.683
uart_tx_inst/cycle_cnt_0_s0
0.926
1.158
uart_tx_inst/tx_data_ready_s8
1.843
2.214
uart_tx_inst/tx_data_ready_s4
2.611
3.128
uart_tx_inst/next_state_1_s8
3.802
4.173
uart_tx_inst/n139_s0
4.591
5.140
uart_tx_inst/n140_s0
5.140
5.175
uart_tx_inst/n175_s2
5.824
6.379
uart_tx_inst/n164_s5
6.933
7.395
uart_tx_inst/cycle_cnt_11_s0
7.395
=====
SETUP
3.496
7.395
10.891
clk_ibuf
0.000
0.683
uart_tx_inst/cycle_cnt_0_s0
0.926
1.158
uart_tx_inst/tx_data_ready_s8
1.843
2.214
uart_tx_inst/tx_data_ready_s4
2.611
3.128
uart_tx_inst/next_state_1_s8
3.802
4.173
uart_tx_inst/n139_s0
4.591
5.140
uart_tx_inst/n140_s0
5.140
5.175
uart_tx_inst/n175_s2
5.824
6.379
uart_tx_inst/n162_s1
6.933
7.395
uart_tx_inst/cycle_cnt_13_s0
7.395
=====
SETUP
3.508
7.383
10.891
clk_ibuf
0.000
0.683
uart_tx_inst/cycle_cnt_0_s0
0.926
1.158
uart_tx_inst/tx_data_ready_s8
1.843
2.214
uart_tx_inst/tx_data_ready_s4
2.611
3.128
uart_tx_inst/next_state_1_s8
3.802
4.173
uart_tx_inst/n139_s0
4.591
5.140
uart_tx_inst/n140_s0
5.140
5.175
uart_tx_inst/n175_s2
5.824
6.379
uart_tx_inst/n174_s1
6.921
7.383
uart_tx_inst/cycle_cnt_1_s0
7.383
=====
SETUP
3.508
7.383
10.891
clk_ibuf
0.000
0.683
uart_tx_inst/cycle_cnt_0_s0
0.926
1.158
uart_tx_inst/tx_data_ready_s8
1.843
2.214
uart_tx_inst/tx_data_ready_s4
2.611
3.128
uart_tx_inst/next_state_1_s8
3.802
4.173
uart_tx_inst/n139_s0
4.591
5.140
uart_tx_inst/n140_s0
5.140
5.175
uart_tx_inst/n175_s2
5.824
6.379
uart_tx_inst/n169_s1
6.921
7.383
uart_tx_inst/cycle_cnt_6_s0
7.383
=====
SETUP
3.523
7.368
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/n275_s5
1.585
2.102
uart_rx_inst/n275_s3
2.666
3.183
uart_rx_inst/next_state_0_s14
3.677
4.048
uart_rx_inst/next_state_0_s10
4.052
4.505
uart_rx_inst/n55_s0
4.902
5.451
uart_rx_inst/n56_s0
5.451
5.486
uart_rx_inst/n57_s0
5.486
5.521
uart_rx_inst/n168_s2
6.422
6.875
uart_rx_inst/n167_s1
6.906
7.368
uart_rx_inst/cycle_cnt_1_s0
7.368
=====
SETUP
3.523
7.368
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/n275_s5
1.585
2.102
uart_rx_inst/n275_s3
2.666
3.183
uart_rx_inst/next_state_0_s14
3.677
4.048
uart_rx_inst/next_state_0_s10
4.052
4.505
uart_rx_inst/n55_s0
4.902
5.451
uart_rx_inst/n56_s0
5.451
5.486
uart_rx_inst/n57_s0
5.486
5.521
uart_rx_inst/n168_s2
6.422
6.875
uart_rx_inst/n159_s1
6.906
7.368
uart_rx_inst/cycle_cnt_9_s0
7.368
=====
SETUP
3.664
7.227
10.891
clk_ibuf
0.000
0.683
uart_tx_inst/cycle_cnt_0_s0
0.926
1.158
uart_tx_inst/tx_data_ready_s8
1.843
2.214
uart_tx_inst/tx_data_ready_s4
2.611
3.128
uart_tx_inst/next_state_1_s8
3.802
4.173
uart_tx_inst/n139_s0
4.591
5.140
uart_tx_inst/n140_s0
5.140
5.175
uart_tx_inst/n175_s2
5.824
6.379
uart_tx_inst/n171_s1
6.657
7.227
uart_tx_inst/cycle_cnt_4_s0
7.227
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_3_s0
0.860
1.062
uart_tx_inst/n172_s1
1.064
1.296
uart_tx_inst/cycle_cnt_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_11_s0
0.860
1.062
uart_tx_inst/n164_s5
1.064
1.296
uart_tx_inst/cycle_cnt_11_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_14_s0
0.860
1.062
uart_rx_inst/n154_s1
1.064
1.296
uart_rx_inst/cycle_cnt_14_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
wait_cnt_18_s2
0.860
1.062
n149_s8
1.064
1.296
wait_cnt_18_s2
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
wait_cnt_24_s2
0.860
1.062
n137_s8
1.064
1.296
wait_cnt_24_s2
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
wait_cnt_3_s1
0.860
1.062
n179_s5
1.064
1.296
wait_cnt_3_s1
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
wait_cnt_16_s1
0.860
1.062
n153_s5
1.064
1.296
wait_cnt_16_s1
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
wait_cnt_29_s1
0.860
1.062
n127_s5
1.064
1.296
wait_cnt_29_s1
1.296
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
uart_tx_inst/bit_cnt_2_s1
0.860
1.062
uart_tx_inst/n116_s1
1.065
1.297
uart_tx_inst/bit_cnt_2_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_0_s0
0.860
1.062
uart_tx_inst/n175_s3
1.065
1.297
uart_tx_inst/cycle_cnt_0_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_1_s0
0.860
1.062
uart_rx_inst/n167_s1
1.065
1.297
uart_rx_inst/cycle_cnt_1_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
wait_cnt_0_s2
0.860
1.062
n185_s8
1.065
1.297
wait_cnt_0_s2
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
wait_cnt_5_s1
0.860
1.062
n175_s5
1.065
1.297
wait_cnt_5_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
wait_cnt_9_s1
0.860
1.062
n167_s5
1.065
1.297
wait_cnt_9_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
wait_cnt_10_s1
0.860
1.062
n165_s5
1.065
1.297
wait_cnt_10_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
wait_cnt_11_s1
0.860
1.062
n163_s5
1.065
1.297
wait_cnt_11_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
wait_cnt_27_s1
0.860
1.062
n131_s5
1.065
1.297
wait_cnt_27_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
tx_cnt_0_s0
0.860
1.062
n32_s2
1.065
1.297
tx_cnt_0_s0
1.297
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
uart_tx_inst/bit_cnt_1_s1
0.860
1.062
uart_tx_inst/n117_s1
1.067
1.299
uart_tx_inst/bit_cnt_1_s1
1.299
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
uart_rx_inst/bit_cnt_2_s1
0.860
1.062
uart_rx_inst/n109_s1
1.067
1.299
uart_rx_inst/bit_cnt_2_s1
1.299
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_7_s0
0.860
1.062
uart_rx_inst/n161_s1
1.067
1.299
uart_rx_inst/cycle_cnt_7_s0
1.299
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_12_s0
0.860
1.062
uart_rx_inst/n156_s1
1.067
1.299
uart_rx_inst/cycle_cnt_12_s0
1.299
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
wait_cnt_13_s2
0.860
1.062
n159_s8
1.067
1.299
wait_cnt_13_s2
1.299
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
tx_cnt_3_s0
0.860
1.062
n29_s1
1.067
1.299
tx_cnt_3_s0
1.299
=====
HOLD
0.429
1.300
0.871
clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_6_s0
0.860
1.062
uart_rx_inst/n162_s1
1.068
1.300
uart_rx_inst/cycle_cnt_6_s0
1.300
