EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 2 12
Title "Y Ddraig Fechan"
Date ""
Rev ""
Comp "Stephen Moody"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text HLabel 1200 1150 2    50   Input ~ 0
CLOCK_E
Text HLabel 1200 1050 2    50   Input ~ 0
CPU_A[0..15]
Text HLabel 1200 950  2    50   BiDi ~ 0
CPU_D[0..7]
Text HLabel 1200 1250 2    50   Input ~ 0
RD~WR
Text HLabel 1200 1350 2    50   Input ~ 0
~RESET
Text HLabel 1200 1450 2    50   Input ~ 0
RESET
Text HLabel 1650 2650 0    50   Output ~ 0
~CS_IRQEN
Text HLabel 1700 2000 0    50   Output ~ 0
~WR
Text HLabel 1700 2200 0    50   BiDi ~ 0
D[0..7]
Text HLabel 1700 2100 0    50   Output ~ 0
~RD
Text HLabel 1650 3400 0    50   Output ~ 0
~BANKSEL
Text HLabel 1650 3050 0    50   Output ~ 0
~CS_RAM
Text HLabel 1650 3150 0    50   Output ~ 0
~CS_ROM
Text HLabel 1650 2850 0    50   Output ~ 0
~CS_VIA
Text HLabel 1650 2750 0    50   Output ~ 0
~CS_UART
Text HLabel 1650 3600 0    50   Output ~ 0
~VDP_RD
Text HLabel 1650 3500 0    50   Output ~ 0
~VDP_WR
Text HLabel 1650 2950 0    50   Output ~ 0
~CS_SND
Text HLabel 1650 3250 0    50   Output ~ 0
~CS_RTC
Text HLabel 1700 2300 0    50   Output ~ 0
A[0..15]
Text HLabel 1650 3700 0    50   Input ~ 0
~CS_KBD
$EndSCHEMATC
