{"index": 25, "svad": "This property verifies that when signal wBEQ is 0, signal wBNE must be 1. The check is triggered at every positive edge of clock signal gclk. The property is disabled and not evaluated when reset signal grst is 1.", "reference_sva": "property p_wBNE_not_wBEQ;\n    @(posedge gclk) disable iff (grst == 1)\n        wBEQ == 0 |-> wBNE == 1;\nendproperty\nassert_p_wBNE_not_wBEQ: assert property (p_wBNE_not_wBEQ) else $error(\"Assertion failed: wBNE should be 1 when wBEQ is 0\");", "generated_sva": "property p_beq_bne_mutual_exclusive;\n  @(posedge gclk) disable iff (grst)\n  (wBEQ == 0) |-> (wBNE == 1);\nendproperty\n\nassert property (p_beq_bne_mutual_exclusive)\n  else $error(\"Assertion failed: wBNE must be 1 when wBEQ is 0\");", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_wBNE_not_wBEQ\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `wBEQ`, `wBNE`\n\n* **Clocks & Resets:**\n    * Primary Clock: `gclk` (posedge)\n    * Reset Signal: `grst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `wBEQ == 0`\n    * Response condition: `wBNE == 1`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `wBEQ == 0`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `wBNE == 1`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (grst == 1)`\n    * Property is disabled when reset `grst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge gclk) wBEQ == 0 |-> wBNE == 1`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_wBNE_not_wBEQ;\n    @(posedge gclk) disable iff (grst == 1)\n        wBEQ == 0 |-> wBNE == 1;\nendproperty\nassert_p_wBNE_not_wBEQ: assert property (p_wBNE_not_wBEQ) else $error(\"Assertion failed: wBNE should be 1 when wBEQ is 0\");\n```\n\n**Summary:**\nProperty `p_wBNE_not_wBEQ` uses overlapping implication synchronized to `gclk`.", "error_message": null, "generation_time": 32.60569977760315, "verification_time": 0.015526056289672852, "from_cache": false}