module wideexpr_00468(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = s3;
  assign y1 = $unsigned(5'sb01000);
  assign y2 = (~|(((ctrl[1]?s7:(ctrl[4]?(ctrl[2]?s1:s5):((s3)>>>(5'sb11010))>>((s3)>>(4'sb0010)))))^~(3'sb110)))+($signed(({3{(ctrl[0]?((3'sb110)>=(1'sb0))>=($unsigned(u0)):{s5})}})^~({2'sb10,(({s7,1'sb1,s1,5'sb01110})<<<({s0,s7,s7}))>>>($signed({3{3'b001}})),4'sb1110})));
  assign y3 = ((u4)>>(s2))<(!($signed(((ctrl[6]?(1'sb0)^(u1):(ctrl[1]?u4:u7)))<<((ctrl[5]?(4'b1100)<<<(1'b0):3'sb010)))));
  assign y4 = s6;
  assign y5 = (+(((ctrl[2]?(-((2'sb00)<<<(5'b11110)))<<((ctrl[6]?(2'sb11)<=(2'sb01):-(6'sb110001))):s0))-((2'sb11)^~(+(s4)))))==((ctrl[0]?s7:$signed((ctrl[0]?1'sb0:$signed({4{2'sb01}})))));
  assign y6 = 2'b11;
  assign y7 = ($signed(((({5'sb10010,2'sb11})<<<((s3)>>>(s5)))>>(((ctrl[5]?2'sb10:s4))>>(!(s3))))^~(-(1'b1))))&(s6);
endmodule
