--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml ROM_8x12.twx ROM_8x12.ncd -o ROM_8x12.twr ROM_8x12.pcf -ucf
Conections.ucf

Design file:              ROM_8x12.ncd
Physical constraint file: ROM_8x12.pcf
Device,package,speed:     xc6slx9,csg225,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
SELREL<0>   |    2.377(R)|      SLOW  |   -0.613(R)|      FAST  |CLK_BUFGP         |   0.000|
SELREL<1>   |    3.371(R)|      SLOW  |   -1.067(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.359|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CS             |DATA<0>        |    9.387|
CS             |DATA<1>        |    8.532|
CS             |DATA<2>        |    8.979|
CS             |DATA<3>        |   10.750|
CS             |DATA<4>        |   10.750|
CS             |DATA<5>        |    8.983|
CS             |DATA<6>        |    8.532|
CS             |DATA<7>        |    8.979|
CS             |DATA<8>        |   11.016|
CS             |DATA<9>        |   11.016|
CS             |DATA<10>       |    9.655|
CS             |DATA<11>       |   11.252|
SENSOR         |DATA<1>        |   11.427|
SENSOR         |DATA<2>        |   11.643|
SENSOR         |DATA<3>        |   13.700|
SENSOR         |DATA<4>        |   13.215|
SENSOR         |DATA<5>        |   11.920|
SENSOR         |DATA<6>        |   11.497|
SENSOR         |DATA<7>        |   11.370|
---------------+---------------+---------+


Analysis completed Sat Dec 19 06:53:22 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



