// Seed: 1660588006
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout uwire id_1;
  assign id_2 = 1 ? id_1++ : id_1;
  wire id_3;
endmodule
module module_0 (
    output uwire module_1,
    output supply0 id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wire id_5,
    output tri id_6,
    output tri0 id_7,
    input wand id_8,
    input wire id_9,
    input tri id_10,
    input uwire id_11,
    output wire id_12,
    input wor id_13,
    input uwire id_14,
    input wor id_15,
    input wor id_16
);
  wire [1 'h0 : 1 'b0] id_18;
  wire id_19;
  integer id_20;
  ;
  module_0 modCall_1 (
      id_20,
      id_20
  );
endmodule
