$comment
	File created using the following command:
		vcd file bcdAdd.msim.vcd -direction
$end
$date
	Wed Nov 12 21:38:26 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module bcdAdd_vlg_vec_tst $end
$var reg 1 ! a0 $end
$var reg 1 " a1 $end
$var reg 1 # a2 $end
$var reg 1 $ a3 $end
$var reg 1 % b0 $end
$var reg 1 & b1 $end
$var reg 1 ' b2 $end
$var reg 1 ( b3 $end
$var wire 1 ) y0 $end
$var wire 1 * y1 $end
$var wire 1 + y2 $end
$var wire 1 , y3 $end
$var wire 1 - y4Cout $end
$var wire 1 . sampler $end
$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var tri1 1 2 devclrn $end
$var tri1 1 3 devpor $end
$var tri1 1 4 devoe $end
$var wire 1 5 b0~combout $end
$var wire 1 6 a0~combout $end
$var wire 1 7 inst2|27~0_combout $end
$var wire 1 8 a3~combout $end
$var wire 1 9 a2~combout $end
$var wire 1 : b1~combout $end
$var wire 1 ; a1~combout $end
$var wire 1 < inst2|51~0_combout $end
$var wire 1 = b2~combout $end
$var wire 1 > inst2|1~0_combout $end
$var wire 1 ? b3~combout $end
$var wire 1 @ inst~0_combout $end
$var wire 1 A inst2|51~1_combout $end
$var wire 1 B inst2|44~combout $end
$var wire 1 C inst2|43~0_combout $end
$var wire 1 D inst2|45~combout $end
$var wire 1 E inst4|29~0_combout $end
$var wire 1 F inst4|44~0_combout $end
$var wire 1 G inst4|45~0_combout $end
$var wire 1 H inst~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
1"
0#
0$
0%
0&
1'
0(
1)
1*
1+
0,
0-
x.
0/
10
x1
12
13
14
05
16
17
08
09
0:
1;
0<
1=
1>
0?
0@
1A
0B
1C
1D
1E
1F
1G
0H
$end
#100000
1%
15
0.
0C
0A
1<
07
0E
1B
0>
0)
0F
0D
0*
0G
0+
1,
#200000
1&
0%
1:
05
1.
17
1)
#300000
1#
0"
19
0;
0.
0B
1C
1A
0<
1H
1G
1F
1B
0F
1-
1+
0,
0+
#400000
1(
0'
0&
1%
1?
0=
0:
15
1.
1D
1@
0B
1>
07
0G
1F
0D
0@
0)
1G
1+
1,
0,
#500000
0!
0#
0(
0%
06
09
0?
05
0.
0C
1B
1D
0H
0F
0-
0+
#1000000
