<html><body>
<pre>
 
cpldfit:  version I.31                              Xilinx Inc.
                                  Fitter Report
Design Name: ControlUnit                         Date: 10- 4-2014,  0:06AM
Device Used: XA2C32A-6-VQ44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
16 /32  ( 50%) 29  /112  ( 26%) 17  /80   ( 21%) 11 /32  ( 34%) 23 /33  ( 70%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      16/16*    17/40    29/56    11/16    1/1*     0/1      0/1      0/1
FB2       0/16      0/40     0/56     0/16    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    16/32     17/80    29/112   11/32    1/2      0/2      0/2      0/2 

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         
Used/Tot    Used/Tot    Used/Tot    
0/3         0/1         0/4


** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
                                    |  I                :     0      1
Input         :   12          12    |  I/O              :    15     24
Output        :   11          11    |  GCK/IO           :     3      3
Bidirectional :    0           0    |  GTS/IO           :     4      4
GCK           :    0           0    |  GSR/IO           :     1      1
GTS           :    0           0    |  
GSR           :    0           0    |  
                 ----        ----
        Total     23          23

End of Mapped Resource Summary
*************************  Summary of Mapped Logic  ************************

** 11 Outputs **

Signal              Total Total Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                Pts   Inps          No.   Type      Use     STD      Style     Rate Use     State
ALUControl<0>       3     13    FB1_1   38    I/O       O       LVCMOS18           FAST LATCH   RESET
ALUControl<2>       3     13    FB1_2   37    I/O       O       LVCMOS18           FAST LATCH   RESET
RegOut              2     6     FB1_3   36    I/O       O       LVCMOS18           FAST LATCH   RESET
MemtoReg            2     7     FB1_4   34    GTS/I/O   O       LVCMOS18           FAST LATCH   RESET
ALUSrc              3     8     FB1_5   33    GTS/I/O   O       LVCMOS18           FAST LATCH   RESET
Branch              2     7     FB1_6   32    GTS/I/O   O       LVCMOS18           FAST LATCH   RESET
Jump                2     7     FB1_7   31    GTS/I/O   O       LVCMOS18           FAST LATCH   RESET
MemWrite            2     7     FB1_8   30    GSR/I/O   O       LVCMOS18           FAST LATCH   RESET
RegDst              2     7     FB1_9   29    I/O       O       LVCMOS18           FAST LATCH   RESET
ALUControl<1>       3     4     FB1_10  28    I/O       O       LVCMOS18           FAST LATCH   RESET
RegWrite            2     2     FB1_11  27    I/O       O       LVCMOS18           FAST LATCH   RESET

** 5 Buried Nodes **

Signal              Total Total Loc     Reg     Reg Init
Name                Pts   Inps          Use     State
_not0007            2     3     FB1_12          
_not0011            2     6     FB1_13          
_not0008            2     6     FB1_14          
_not0009            3     7     FB1_15          
_not0012            3     12    FB1_16          

** 12 Inputs **

Signal              Loc     Pin   Pin       Pin     I/O      I/O
Name                        No.   Type      Use     STD      Style
Fuct<0>             FB1_12  23    I/O       I       LVCMOS18 KPR
Fuct<1>             FB1_13  22    I/O       I       LVCMOS18 KPR
Fuct<2>             FB1_14  21    I/O       I       LVCMOS18 KPR
Fuct<3>             FB1_15  20    I/O       I       LVCMOS18 KPR
Fuct<4>             FB1_16  19    I/O       I       LVCMOS18 KPR
Fuct<5>             FB2_1   39    I/O       I       LVCMOS18 KPR
OpCode<0>           FB2_2   40    I/O       I       LVCMOS18 KPR
OpCode<1>           FB2_3   41    I/O       I       LVCMOS18 KPR
OpCode<2>           FB2_4   42    I/O       I       LVCMOS18 KPR
OpCode<3>           FB2_5   43    GCK/I/O   I       LVCMOS18 KPR
OpCode<4>           FB2_6   44    GCK/I/O   I       LVCMOS18 KPR
OpCode<5>           FB2_7   1     GCK/I/O   I       LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               17/23
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   29/27
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
ALUControl<0>                 3     FB1_1   38   I/O     O      +          
ALUControl<2>                 3     FB1_2   37   I/O     O      +          
RegOut                        2     FB1_3   36   I/O     O                 
MemtoReg                      2     FB1_4   34   GTS/I/O O                 
ALUSrc                        3     FB1_5   33   GTS/I/O O                 
Branch                        2     FB1_6   32   GTS/I/O O                 
Jump                          2     FB1_7   31   GTS/I/O O                 
MemWrite                      2     FB1_8   30   GSR/I/O O                 
RegDst                        2     FB1_9   29   I/O     O                 
ALUControl<1>                 3     FB1_10  28   I/O     O      +          
RegWrite                      2     FB1_11  27   I/O     O                 
_not0007                      2     FB1_12  23   I/O     I                 
_not0011                      2     FB1_13  22   I/O     I                 
_not0008                      2     FB1_14  21   I/O     I                 
_not0009                      3     FB1_15  20   I/O     I                 
_not0012                      3     FB1_16  19   I/O     I                 

Signals Used by Logic in Function Block
  1: Fuct<0>            7: OpCode<0>         13: _not0007 
  2: Fuct<1>            8: OpCode<1>         14: _not0008 
  3: Fuct<2>            9: OpCode<2>         15: _not0009 
  4: Fuct<3>           10: OpCode<3>         16: _not0011 
  5: Fuct<4>           11: OpCode<4>         17: _not0012 
  6: Fuct<5>           12: OpCode<5>        

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
ALUControl<0>     XXXXXXXXXXXX....X....................... 13      
ALUControl<2>     XXXXXXXXXXXX....X....................... 13      
RegOut            ......XXXXXX............................ 6       
MemtoReg          ......XXXXXX.X.......................... 7       
ALUSrc            ......XXXXXXXX.......................... 8       
Branch            ......XXXXXXX........................... 7       
Jump              ......XXXXXX..X......................... 7       
MemWrite          ......XXXXXX..X......................... 7       
RegDst            ......XXXXXX...X........................ 7       
ALUControl<1>     .X.......X.....XX....................... 4       
RegWrite          ..............XX........................ 2       
_not0007          ......X....X..X......................... 3       
_not0011          ......XXXXXX............................ 6       
_not0008          .......XXXXX...X........................ 6       
_not0009          ......XXXXXX.X.......................... 7       
_not0012          XXXXXXXXXXXX............................ 12      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB2_1   39   I/O     I     
(unused)                      0     FB2_2   40   I/O     I     
(unused)                      0     FB2_3   41   I/O     I     
(unused)                      0     FB2_4   42   I/O     I     
(unused)                      0     FB2_5   43   GCK/I/O I     
(unused)                      0     FB2_6   44   GCK/I/O I     
(unused)                      0     FB2_7   1    GCK/I/O I     
(unused)                      0     FB2_8   2    I/O           
(unused)                      0     FB2_9   3    I/O           
(unused)                      0     FB2_10  5    I/O           
(unused)                      0     FB2_11  6    I/O           
(unused)                      0     FB2_12  8    I/O           
(unused)                      0     FB2_13  12   I/O           
(unused)                      0     FB2_14  13   I/O           
(unused)                      0     FB2_15  14   I/O           
(unused)                      0     FB2_16  16   I/O           
*******************************  Equations  ********************************

********** Mapped Logic **********

LDCP_ALUControl0: LDCP port map (ALUControl(0),ALUControl_D(0),_not0012,'0','0');
ALUControl_D(0) <= ((NOT OpCode(3) AND NOT OpCode(1) AND NOT OpCode(0) AND NOT Fuct(5) AND 
	NOT Fuct(4) AND NOT Fuct(3) AND Fuct(1) AND NOT OpCode(5) AND NOT OpCode(4) AND 
	NOT OpCode(2) AND NOT Fuct(2) AND Fuct(0))
	OR (NOT OpCode(3) AND NOT OpCode(1) AND NOT OpCode(0) AND NOT Fuct(5) AND 
	NOT Fuct(4) AND NOT Fuct(3) AND NOT Fuct(1) AND NOT OpCode(5) AND NOT OpCode(4) AND 
	NOT OpCode(2) AND Fuct(2) AND NOT Fuct(0)));

LDCP_ALUControl1: LDCP port map (ALUControl(1),ALUControl_D(1),_not0012,'0','0');
ALUControl_D(1) <= ((OpCode(3) AND _not0011)
	OR (NOT Fuct(1) AND _not0012));

LDCP_ALUControl2: LDCP port map (ALUControl(2),ALUControl_D(2),_not0012,'0','0');
ALUControl_D(2) <= ((NOT OpCode(3) AND NOT OpCode(1) AND NOT OpCode(0) AND NOT Fuct(5) AND 
	NOT Fuct(4) AND NOT Fuct(3) AND NOT Fuct(1) AND NOT OpCode(5) AND NOT OpCode(4) AND 
	NOT OpCode(2) AND Fuct(2) AND NOT Fuct(0))
	OR (NOT OpCode(3) AND NOT OpCode(1) AND NOT OpCode(0) AND NOT Fuct(5) AND 
	NOT Fuct(4) AND NOT Fuct(3) AND NOT Fuct(1) AND NOT OpCode(5) AND NOT OpCode(4) AND 
	NOT OpCode(2) AND NOT Fuct(2) AND Fuct(0)));

LDCP_ALUSrc: LDCP port map (ALUSrc,ALUSrc_D,_not0007,'0','0');
ALUSrc_D <= ((OpCode(3) AND NOT OpCode(0) AND _not0008)
	OR (OpCode(1) AND OpCode(0) AND OpCode(5) AND NOT OpCode(4) AND 
	NOT OpCode(2)));

LDCP_Branch: LDCP port map (Branch,Branch_D,_not0007,'0','0');
Branch_D <= (NOT OpCode(3) AND NOT OpCode(1) AND NOT OpCode(0) AND NOT OpCode(5) AND 
	NOT OpCode(4) AND OpCode(2));

LDCP_Jump: LDCP port map (Jump,Jump_D,_not0009,'0','0');
Jump_D <= (NOT OpCode(3) AND NOT OpCode(1) AND OpCode(0) AND NOT OpCode(5) AND 
	NOT OpCode(4) AND OpCode(2));

LDCP_MemWrite: LDCP port map (MemWrite,MemWrite_D,_not0009,'0','0');
MemWrite_D <= (OpCode(3) AND OpCode(1) AND OpCode(0) AND OpCode(5) AND 
	NOT OpCode(4) AND NOT OpCode(2));

LDCP_MemtoReg: LDCP port map (MemtoReg,MemtoReg_D,_not0008,'0','0');
MemtoReg_D <= (NOT OpCode(3) AND OpCode(1) AND OpCode(0) AND OpCode(5) AND 
	NOT OpCode(4) AND NOT OpCode(2));

LDCP_RegDst: LDCP port map (RegDst,RegDst_D,_not0011,'0','0');
RegDst_D <= (NOT OpCode(3) AND NOT OpCode(1) AND NOT OpCode(0) AND NOT OpCode(5) AND 
	NOT OpCode(4) AND NOT OpCode(2));

LDCP_RegOut: LDCP port map (RegOut,RegOut_D,,'0','0');
RegOut_D <= (OpCode(3) AND OpCode(1) AND OpCode(0) AND OpCode(5) AND 
	OpCode(4) AND OpCode(2));
RegOut_G <= (OpCode(3) AND OpCode(1) AND OpCode(5) AND OpCode(4) AND 
	OpCode(2));

LDCP_RegWrite: LDCP port map (RegWrite,_not0011,_not0009,'0','0');


_not0007 <= ((NOT OpCode(0) AND _not0009)
	OR (OpCode(5) AND _not0009));


_not0008 <= ((_not0011)
	OR (OpCode(3) AND OpCode(1) AND OpCode(5) AND OpCode(4) AND 
	OpCode(2)));


_not0009 <= ((_not0008)
	OR (NOT OpCode(3) AND NOT OpCode(1) AND NOT OpCode(5) AND NOT OpCode(4) AND 
	OpCode(2))
	OR (OpCode(1) AND OpCode(0) AND OpCode(5) AND NOT OpCode(4) AND 
	NOT OpCode(2)));


_not0011 <= ((NOT OpCode(1) AND NOT OpCode(0) AND NOT OpCode(5) AND NOT OpCode(4) AND 
	NOT OpCode(2))
	OR (NOT OpCode(3) AND OpCode(1) AND OpCode(0) AND OpCode(5) AND 
	NOT OpCode(4) AND NOT OpCode(2)));


_not0012 <= ((OpCode(3) AND NOT OpCode(1) AND NOT OpCode(0) AND NOT OpCode(5) AND 
	NOT OpCode(4) AND NOT OpCode(2))
	OR (NOT OpCode(1) AND NOT OpCode(0) AND NOT Fuct(5) AND NOT Fuct(4) AND 
	NOT Fuct(3) AND NOT OpCode(5) AND NOT OpCode(4) AND NOT OpCode(2) AND NOT Fuct(2))
	OR (NOT OpCode(1) AND NOT OpCode(0) AND NOT Fuct(5) AND NOT Fuct(4) AND 
	NOT Fuct(3) AND NOT Fuct(1) AND NOT OpCode(5) AND NOT OpCode(4) AND NOT OpCode(2) AND 
	NOT Fuct(0)));


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XA2C32A-6-VQ44


   --------------------------------  
  /44 43 42 41 40 39 38 37 36 35 34 \
 | 1                             33 | 
 | 2                             32 | 
 | 3                             31 | 
 | 4                             30 | 
 | 5         XA2C32A-6-VQ44      29 | 
 | 6                             28 | 
 | 7                             27 | 
 | 8                             26 | 
 | 9                             25 | 
 | 10                            24 | 
 | 11                            23 | 
 \ 12 13 14 15 16 17 18 19 20 21 22 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 OpCode<5>                        23 Fuct<0>                       
  2 KPR                              24 TDO                           
  3 KPR                              25 GND                           
  4 GND                              26 VCCIO-1.8                     
  5 KPR                              27 RegWrite                      
  6 KPR                              28 ALUControl<1>                 
  7 VCCIO-1.8                        29 RegDst                        
  8 KPR                              30 MemWrite                      
  9 TDI                              31 Jump                          
 10 TMS                              32 Branch                        
 11 TCK                              33 ALUSrc                        
 12 KPR                              34 MemtoReg                      
 13 KPR                              35 VCCAUX                        
 14 KPR                              36 RegOut                        
 15 VCC                              37 ALUControl<2>                 
 16 KPR                              38 ALUControl<0>                 
 17 GND                              39 Fuct<5>                       
 18 KPR                              40 OpCode<0>                     
 19 Fuct<4>                          41 OpCode<1>                     
 20 Fuct<3>                          42 OpCode<2>                     
 21 Fuct<2>                          43 OpCode<3>                     
 22 Fuct<1>                          44 OpCode<4>                     


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xa2c*-*-*
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
