# RISC-V_Simulator

This project aims to create an instruction set simulator (ISS) for the RV32I instruction set.

###Sample Instructions loaded from memory:

output
