#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5558c9ef0b20 .scope module, "RegFile" "RegFile" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sys_clk"
    .port_info 1 /INPUT 1 "rstn"
    .port_info 2 /INPUT 5 "ReadAddr_1"
    .port_info 3 /INPUT 5 "ReadAddr_2"
    .port_info 4 /INPUT 5 "WriteAddr"
    .port_info 5 /INPUT 64 "WriteData"
    .port_info 6 /INPUT 1 "RegRead_1"
    .port_info 7 /INPUT 1 "RegRead_2"
    .port_info 8 /INPUT 1 "RegWrite"
    .port_info 9 /OUTPUT 64 "ReadData_1"
    .port_info 10 /OUTPUT 64 "ReadData_2"
o0x7f16fc62d018 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5558c9eef1a0_0 .net "ReadAddr_1", 4 0, o0x7f16fc62d018;  0 drivers
o0x7f16fc62d048 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5558c9f11c70_0 .net "ReadAddr_2", 4 0, o0x7f16fc62d048;  0 drivers
v0x5558c9f11d50_0 .var "ReadData_1", 63 0;
v0x5558c9f11e10_0 .var "ReadData_2", 63 0;
o0x7f16fc62d0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5558c9f11ef0_0 .net "RegRead_1", 0 0, o0x7f16fc62d0d8;  0 drivers
o0x7f16fc62d108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5558c9f12000_0 .net "RegRead_2", 0 0, o0x7f16fc62d108;  0 drivers
o0x7f16fc62d138 .functor BUFZ 1, C4<z>; HiZ drive
v0x5558c9f120c0_0 .net "RegWrite", 0 0, o0x7f16fc62d138;  0 drivers
o0x7f16fc62d168 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x5558c9f12180_0 .net "WriteAddr", 4 0, o0x7f16fc62d168;  0 drivers
o0x7f16fc62d198 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5558c9f12260_0 .net "WriteData", 63 0, o0x7f16fc62d198;  0 drivers
v0x5558c9f12340_0 .var/i "i", 31 0;
o0x7f16fc62d1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5558c9f12420_0 .net "rstn", 0 0, o0x7f16fc62d1f8;  0 drivers
o0x7f16fc62d228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5558c9f124e0_0 .net "sys_clk", 0 0, o0x7f16fc62d228;  0 drivers
v0x5558c9f125a0 .array "x_regs", 31 0, 63 0;
E_0x5558c9ee3ae0/0 .event edge, v0x5558c9f12420_0;
E_0x5558c9ee3ae0/1 .event posedge, v0x5558c9f124e0_0;
E_0x5558c9ee3ae0 .event/or E_0x5558c9ee3ae0/0, E_0x5558c9ee3ae0/1;
E_0x5558c9eacb20/0 .event edge, v0x5558c9f12420_0, v0x5558c9eef1a0_0, v0x5558c9f11ef0_0, v0x5558c9f11c70_0;
v0x5558c9f125a0_0 .array/port v0x5558c9f125a0, 0;
v0x5558c9f125a0_1 .array/port v0x5558c9f125a0, 1;
v0x5558c9f125a0_2 .array/port v0x5558c9f125a0, 2;
v0x5558c9f125a0_3 .array/port v0x5558c9f125a0, 3;
E_0x5558c9eacb20/1 .event edge, v0x5558c9f125a0_0, v0x5558c9f125a0_1, v0x5558c9f125a0_2, v0x5558c9f125a0_3;
v0x5558c9f125a0_4 .array/port v0x5558c9f125a0, 4;
v0x5558c9f125a0_5 .array/port v0x5558c9f125a0, 5;
v0x5558c9f125a0_6 .array/port v0x5558c9f125a0, 6;
v0x5558c9f125a0_7 .array/port v0x5558c9f125a0, 7;
E_0x5558c9eacb20/2 .event edge, v0x5558c9f125a0_4, v0x5558c9f125a0_5, v0x5558c9f125a0_6, v0x5558c9f125a0_7;
v0x5558c9f125a0_8 .array/port v0x5558c9f125a0, 8;
v0x5558c9f125a0_9 .array/port v0x5558c9f125a0, 9;
v0x5558c9f125a0_10 .array/port v0x5558c9f125a0, 10;
v0x5558c9f125a0_11 .array/port v0x5558c9f125a0, 11;
E_0x5558c9eacb20/3 .event edge, v0x5558c9f125a0_8, v0x5558c9f125a0_9, v0x5558c9f125a0_10, v0x5558c9f125a0_11;
v0x5558c9f125a0_12 .array/port v0x5558c9f125a0, 12;
v0x5558c9f125a0_13 .array/port v0x5558c9f125a0, 13;
v0x5558c9f125a0_14 .array/port v0x5558c9f125a0, 14;
v0x5558c9f125a0_15 .array/port v0x5558c9f125a0, 15;
E_0x5558c9eacb20/4 .event edge, v0x5558c9f125a0_12, v0x5558c9f125a0_13, v0x5558c9f125a0_14, v0x5558c9f125a0_15;
v0x5558c9f125a0_16 .array/port v0x5558c9f125a0, 16;
v0x5558c9f125a0_17 .array/port v0x5558c9f125a0, 17;
v0x5558c9f125a0_18 .array/port v0x5558c9f125a0, 18;
v0x5558c9f125a0_19 .array/port v0x5558c9f125a0, 19;
E_0x5558c9eacb20/5 .event edge, v0x5558c9f125a0_16, v0x5558c9f125a0_17, v0x5558c9f125a0_18, v0x5558c9f125a0_19;
v0x5558c9f125a0_20 .array/port v0x5558c9f125a0, 20;
v0x5558c9f125a0_21 .array/port v0x5558c9f125a0, 21;
v0x5558c9f125a0_22 .array/port v0x5558c9f125a0, 22;
v0x5558c9f125a0_23 .array/port v0x5558c9f125a0, 23;
E_0x5558c9eacb20/6 .event edge, v0x5558c9f125a0_20, v0x5558c9f125a0_21, v0x5558c9f125a0_22, v0x5558c9f125a0_23;
v0x5558c9f125a0_24 .array/port v0x5558c9f125a0, 24;
v0x5558c9f125a0_25 .array/port v0x5558c9f125a0, 25;
v0x5558c9f125a0_26 .array/port v0x5558c9f125a0, 26;
v0x5558c9f125a0_27 .array/port v0x5558c9f125a0, 27;
E_0x5558c9eacb20/7 .event edge, v0x5558c9f125a0_24, v0x5558c9f125a0_25, v0x5558c9f125a0_26, v0x5558c9f125a0_27;
v0x5558c9f125a0_28 .array/port v0x5558c9f125a0, 28;
v0x5558c9f125a0_29 .array/port v0x5558c9f125a0, 29;
v0x5558c9f125a0_30 .array/port v0x5558c9f125a0, 30;
v0x5558c9f125a0_31 .array/port v0x5558c9f125a0, 31;
E_0x5558c9eacb20/8 .event edge, v0x5558c9f125a0_28, v0x5558c9f125a0_29, v0x5558c9f125a0_30, v0x5558c9f125a0_31;
E_0x5558c9eacb20/9 .event edge, v0x5558c9f12180_0, v0x5558c9f120c0_0, v0x5558c9f12000_0, v0x5558c9f12260_0;
E_0x5558c9eacb20 .event/or E_0x5558c9eacb20/0, E_0x5558c9eacb20/1, E_0x5558c9eacb20/2, E_0x5558c9eacb20/3, E_0x5558c9eacb20/4, E_0x5558c9eacb20/5, E_0x5558c9eacb20/6, E_0x5558c9eacb20/7, E_0x5558c9eacb20/8, E_0x5558c9eacb20/9;
E_0x5558c9eac8e0/0 .event edge, v0x5558c9f12420_0, v0x5558c9eef1a0_0, v0x5558c9f11ef0_0, v0x5558c9f125a0_0;
E_0x5558c9eac8e0/1 .event edge, v0x5558c9f125a0_1, v0x5558c9f125a0_2, v0x5558c9f125a0_3, v0x5558c9f125a0_4;
E_0x5558c9eac8e0/2 .event edge, v0x5558c9f125a0_5, v0x5558c9f125a0_6, v0x5558c9f125a0_7, v0x5558c9f125a0_8;
E_0x5558c9eac8e0/3 .event edge, v0x5558c9f125a0_9, v0x5558c9f125a0_10, v0x5558c9f125a0_11, v0x5558c9f125a0_12;
E_0x5558c9eac8e0/4 .event edge, v0x5558c9f125a0_13, v0x5558c9f125a0_14, v0x5558c9f125a0_15, v0x5558c9f125a0_16;
E_0x5558c9eac8e0/5 .event edge, v0x5558c9f125a0_17, v0x5558c9f125a0_18, v0x5558c9f125a0_19, v0x5558c9f125a0_20;
E_0x5558c9eac8e0/6 .event edge, v0x5558c9f125a0_21, v0x5558c9f125a0_22, v0x5558c9f125a0_23, v0x5558c9f125a0_24;
E_0x5558c9eac8e0/7 .event edge, v0x5558c9f125a0_25, v0x5558c9f125a0_26, v0x5558c9f125a0_27, v0x5558c9f125a0_28;
E_0x5558c9eac8e0/8 .event edge, v0x5558c9f125a0_29, v0x5558c9f125a0_30, v0x5558c9f125a0_31, v0x5558c9f12180_0;
E_0x5558c9eac8e0/9 .event edge, v0x5558c9f120c0_0, v0x5558c9f12260_0;
E_0x5558c9eac8e0 .event/or E_0x5558c9eac8e0/0, E_0x5558c9eac8e0/1, E_0x5558c9eac8e0/2, E_0x5558c9eac8e0/3, E_0x5558c9eac8e0/4, E_0x5558c9eac8e0/5, E_0x5558c9eac8e0/6, E_0x5558c9eac8e0/7, E_0x5558c9eac8e0/8, E_0x5558c9eac8e0/9;
    .scope S_0x5558c9ef0b20;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5558c9f12340_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5558c9f12340_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_func/r 2 25 "$itor", v0x5558c9f12340_0 {0 0 0};
    %cvt/vr 64;
    %ix/getv/s 3, v0x5558c9f12340_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5558c9f125a0, 0, 4;
    %load/vec4 v0x5558c9f12340_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5558c9f12340_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .thread T_0;
    .scope S_0x5558c9ef0b20;
T_1 ;
    %wait E_0x5558c9eac8e0;
    %load/vec4 v0x5558c9f12420_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5558c9f11d50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5558c9eef1a0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5558c9f11d50_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5558c9f11ef0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x5558c9eef1a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5558c9f125a0, 4;
    %assign/vec4 v0x5558c9f11d50_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5558c9eef1a0_0;
    %load/vec4 v0x5558c9f12180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5558c9f120c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558c9f11ef0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x5558c9f12260_0;
    %assign/vec4 v0x5558c9f11d50_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5558c9f11d50_0, 0;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5558c9ef0b20;
T_2 ;
    %wait E_0x5558c9eacb20;
    %load/vec4 v0x5558c9f12420_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5558c9f11e10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5558c9eef1a0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5558c9f11e10_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5558c9f11ef0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x5558c9f11c70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5558c9f125a0, 4;
    %assign/vec4 v0x5558c9f11e10_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5558c9f11c70_0;
    %load/vec4 v0x5558c9f12180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5558c9f120c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5558c9f12000_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x5558c9f12260_0;
    %assign/vec4 v0x5558c9f11e10_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5558c9f11e10_0, 0;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5558c9ef0b20;
T_3 ;
    %wait E_0x5558c9ee3ae0;
    %load/vec4 v0x5558c9f12420_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x5558c9f120c0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5558c9f12180_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5558c9f12260_0;
    %load/vec4 v0x5558c9f12180_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5558c9f125a0, 0, 4;
T_3.2 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "RegFile.v";
