<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mn10300 › include › asm › reset-regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>reset-regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* MN10300 Reset controller and watchdog timer definitions</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.</span>
<span class="cm"> * Written by David Howells (dhowells@redhat.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public Licence</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the Licence, or (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _ASM_RESET_REGS_H</span>
<span class="cp">#define _ASM_RESET_REGS_H</span>

<span class="cp">#include &lt;asm/cpu-regs.h&gt;</span>
<span class="cp">#include &lt;asm/exceptions.h&gt;</span>

<span class="cp">#ifdef __KERNEL__</span>

<span class="cm">/*</span>
<span class="cm"> * watchdog timer registers</span>
<span class="cm"> */</span>
<span class="cp">#define WDBC			__SYSREGC(0xc0001000, u8) </span><span class="cm">/* watchdog binary counter reg */</span><span class="cp"></span>

<span class="cp">#define WDCTR			__SYSREG(0xc0001002, u8)  </span><span class="cm">/* watchdog timer control reg */</span><span class="cp"></span>
<span class="cp">#define WDCTR_WDCK		0x07	</span><span class="cm">/* clock source selection */</span><span class="cp"></span>
<span class="cp">#define WDCTR_WDCK_256th	0x00	</span><span class="cm">/* - OSCI/256 */</span><span class="cp"></span>
<span class="cp">#define WDCTR_WDCK_1024th	0x01	</span><span class="cm">/* - OSCI/1024 */</span><span class="cp"></span>
<span class="cp">#define WDCTR_WDCK_2048th	0x02	</span><span class="cm">/* - OSCI/2048 */</span><span class="cp"></span>
<span class="cp">#define WDCTR_WDCK_16384th	0x03	</span><span class="cm">/* - OSCI/16384 */</span><span class="cp"></span>
<span class="cp">#define WDCTR_WDCK_65536th	0x04	</span><span class="cm">/* - OSCI/65536 */</span><span class="cp"></span>
<span class="cp">#define WDCTR_WDRST		0x40	</span><span class="cm">/* binary counter reset */</span><span class="cp"></span>
<span class="cp">#define WDCTR_WDCNE		0x80	</span><span class="cm">/* watchdog timer enable */</span><span class="cp"></span>

<span class="cp">#define RSTCTR			__SYSREG(0xc0001004, u8) </span><span class="cm">/* reset control reg */</span><span class="cp"></span>
<span class="cp">#define RSTCTR_CHIPRST		0x01	</span><span class="cm">/* chip reset */</span><span class="cp"></span>
<span class="cp">#define RSTCTR_DBFRST		0x02	</span><span class="cm">/* double fault reset flag */</span><span class="cp"></span>
<span class="cp">#define RSTCTR_WDTRST		0x04	</span><span class="cm">/* watchdog timer reset flag */</span><span class="cp"></span>
<span class="cp">#define RSTCTR_WDREN		0x08	</span><span class="cm">/* watchdog timer reset enable */</span><span class="cp"></span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mn10300_proc_hard_reset</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">RSTCTR</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RSTCTR_CHIPRST</span><span class="p">;</span>
	<span class="n">RSTCTR</span> <span class="o">|=</span> <span class="n">RSTCTR_CHIPRST</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">watchdog_alert_counter</span><span class="p">[];</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">watchdog_go</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">asmlinkage</span> <span class="kt">void</span> <span class="n">watchdog_handler</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">asmlinkage</span>
<span class="kt">void</span> <span class="n">watchdog_interrupt</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="p">,</span> <span class="k">enum</span> <span class="n">exception_code</span><span class="p">);</span>

<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _ASM_RESET_REGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
