Large/JJ -/HYPH scale/NN deep/JJ convolutional/JJ neural/JJ networks/NNS (/-LRB- CNNs/NNS )/-RRB- are/VBP widely/RB used/VBN in/IN machine/NN learning/NN applications/NNS ./.
While/IN CNNs/NNS involve/VBP huge/JJ complexity/NN ,/, VLSI/NNP (/-LRB- ASIC/NNP and/CC FPGA/NNP )/-RRB- chips/NNS that/WDT deliver/VBP high/JJ -/HYPH density/NN integration/NN of/IN computational/JJ resources/NNS are/VBP regarded/VBN as/IN a/DT promising/JJ platform/NN for/IN CNN/NNP 's/POS implementation/NN ./.
At/IN massive/JJ parallelism/NN of/IN computational/JJ units/NNS ,/, however/RB ,/, the/DT external/JJ memory/NN bandwidth/NN ,/, which/WDT is/VBZ constrained/VBN by/IN the/DT pin/NN count/NN of/IN the/DT VLSI/NNP chip/NN ,/, becomes/VBZ the/DT system/NN bottleneck/NN ./.
Moreover/RB ,/, VLSI/NNP solutions/NNS are/VBP usually/RB regarded/VBN as/IN a/DT lack/NN of/IN the/DT flexibility/NN to/TO be/VB reconfigured/VBN for/IN the/DT various/JJ parameters/NNS of/IN CNNs/NNS ./.
This/DT paper/NN presents/VBZ CNN/NNP -/HYPH MERP/NNP to/TO address/VB these/DT issues/NNS ./.
CNN/NNP -/HYPH MERP/NNP incorporates/VBZ an/DT efficient/JJ memory/NN hierarchy/NN that/WDT significantly/RB reduces/VBZ the/DT bandwidth/NN requirements/NNS from/IN multiple/JJ optimizations/NNS including/VBG on/IN //HYPH off/NN -/HYPH chip/NN data/NNS allocation/NN ,/, data/NN flow/NN optimization/NN and/CC data/NNS reuse/VBP ./.
The/DT proposed/VBN 2/CD -/HYPH level/NN reconfigurability/NN is/VBZ utilized/VBN to/TO enable/VB fast/RB and/CC efficient/JJ reconfiguration/NN ,/, which/WDT is/VBZ based/VBN on/IN the/DT control/NN logic/NN and/CC the/DT multiboot/NN feature/NN of/IN FPGA/NNP ./.
As/IN a/DT result/NN ,/, an/DT external/JJ memory/NN bandwidth/NN requirement/NN of/IN 1.94/CD MB/NN //SYM GFlop/NN is/VBZ achieved/VBN ,/, which/WDT is/VBZ 55/CD percent/NN lower/JJR than/IN prior/JJ arts/NNS ./.
Under/IN limited/JJ DRAM/NNP bandwidth/NN ,/, a/DT system/NN throughput/NN of/IN 1244GFlop/NN //HYPH s/NN is/VBZ achieved/VBN at/IN the/DT Vertex/NNP UltraScale/NNP platform/NN ,/, which/WDT is/VBZ 5.48/CD times/NNS higher/JJR than/IN the/DT state/NN -/HYPH of/IN -/HYPH the/DT -/HYPH art/NN FPGA/NN implementations/NNS ./.
