---
hide:
  - navigation
---
<div class="home-title" markdown>
![](images/rvsteel-logo.svg){ align=left width=90 }
# <strong>RISC-V Steel</strong></br><small>Free and open RISC-V IP</small>
</div>
---
Welcome to RISC-V Steel documentation page.

RISC-V Steel is a free and open collection of RISC-V IP that is simple, robust and easy to use. It features a 32-bit RISC-V processor core, a configurable system-on-chip design and a suite of software and hardware tools aimed to speed up building RISC-V embedded applications.

[Get Started :material-open-in-new:](getting-started.md){ .md-button .md-button--primary } [GitHub :material-git:](https://github.com/riscv-steel/riscv-steel){ .md-button }

---

### Available RISC-V IP

- [**RISC-V Steel System-on-Chip**](soc.md)
  
    System-on-chip design with RISC-V Steel Processor Core, RAM memory and UART module.

- [**RISC-V Steel Processor Core**](core.md)

    32-bit processor core design implementing the RV32I ISA, the Zicsr extension and the Machine-mode privileged architecture of RISC-V.