

================================================================
== Vivado HLS Report for 'fc_FC2'
================================================================
* Date:           Thu Mar 19 11:36:48 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn3_Accuracy
* Solution:       solution_data3208
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.244|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5167|  5167|  5167|  5167|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- OUT     |  5166|  5166|       246|          -|          -|    21|    no    |
        | + IN     |   242|   242|         5|          2|          1|   120|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      4|       0|    462|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |       32|      -|     106|     36|    -|
|Multiplexer      |        -|      -|       -|    143|    -|
|Register         |        -|      -|     492|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       32|      4|     598|    641|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       11|      1|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |FC2_bias_V_0_U     |fc_FC2_FC2_bias_V_0   |        0|  27|   9|    0|    21|   27|     1|          567|
    |FC2_bias_V_1_U     |fc_FC2_FC2_bias_V_1   |        0|  26|   9|    0|    21|   26|     1|          546|
    |FC2_bias_V_2_U     |fc_FC2_FC2_bias_V_2   |        0|  27|   9|    0|    21|   27|     1|          567|
    |FC2_bias_V_3_U     |fc_FC2_FC2_bias_V_3   |        0|  26|   9|    0|    21|   26|     1|          546|
    |FC2_weights_V_0_U  |fc_FC2_FC2_weightcrw  |        8|   0|   0|    0|  2520|   30|     1|        75600|
    |FC2_weights_V_1_U  |fc_FC2_FC2_weightcsw  |        8|   0|   0|    0|  2520|   30|     1|        75600|
    |FC2_weights_V_2_U  |fc_FC2_FC2_weightctx  |        8|   0|   0|    0|  2520|   29|     1|        73080|
    |FC2_weights_V_3_U  |fc_FC2_FC2_weightcux  |        8|   0|   0|    0|  2520|   30|     1|        75600|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                      |       32| 106|  36|    0| 10164|  225|     8|       302106|
    +-------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |r_V_2_fu_447_p2       |     *    |      1|  0|  24|          30|          31|
    |r_V_3_fu_515_p2       |     *    |      1|  0|  24|          29|          31|
    |r_V_4_fu_524_p2       |     *    |      1|  0|  24|          30|          31|
    |r_V_fu_438_p2         |     *    |      1|  0|  24|          30|          31|
    |add_ln1116_fu_419_p2  |     +    |      0|  0|  17|          13|          13|
    |i_fu_404_p2           |     +    |      0|  0|  15|           7|           1|
    |o_fu_585_p2           |     +    |      0|  0|  15|           7|           3|
    |ret_V_2_fu_495_p2     |     +    |      0|  0|  69|          62|          62|
    |ret_V_3_fu_540_p2     |     +    |      0|  0|  69|          62|          62|
    |ret_V_4_fu_568_p2     |     +    |      0|  0|  69|          62|          62|
    |ret_V_fu_467_p2       |     +    |      0|  0|  69|          62|          62|
    |sub_ln1116_fu_332_p2  |     -    |      0|  0|  17|          13|          13|
    |icmp_ln73_fu_282_p2   |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln78_fu_398_p2   |   icmp   |      0|  0|  11|           7|           5|
    |ap_block_state1       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      4|  0| 462|         423|         417|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_275_p4  |   9|          2|    7|         14|
    |i_0_reg_271                   |   9|          2|    7|         14|
    |o_0_reg_259                   |   9|          2|    7|         14|
    |out_fc2_0_V_d0                |  15|          3|   32|         96|
    |out_fc2_1_V_d0                |  15|          3|   32|         96|
    |out_fc2_2_V_d0                |  15|          3|   32|         96|
    |out_fc2_3_V_d0                |  15|          3|   32|         96|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 143|         29|  152|        437|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |FC2_weights_V_0_load_reg_679     |  30|   0|   30|          0|
    |FC2_weights_V_1_load_reg_690     |  30|   0|   30|          0|
    |FC2_weights_V_2_load_reg_695     |  29|   0|   29|          0|
    |FC2_weights_V_3_load_reg_700     |  30|   0|   30|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_0_reg_271                      |   7|   0|    7|          0|
    |i_reg_649                        |   7|   0|    7|          0|
    |icmp_ln78_reg_645                |   1|   0|    1|          0|
    |icmp_ln78_reg_645_pp0_iter1_reg  |   1|   0|    1|          0|
    |in_V_load_reg_684                |  31|   0|   31|          0|
    |lshr_ln_reg_594                  |   5|   0|    5|          0|
    |o_0_reg_259                      |   7|   0|    7|          0|
    |out_fc2_0_V_addr_reg_605         |   5|   0|    5|          0|
    |out_fc2_1_V_addr_reg_615         |   5|   0|    5|          0|
    |out_fc2_2_V_addr_reg_625         |   5|   0|    5|          0|
    |out_fc2_3_V_addr_reg_635         |   5|   0|    5|          0|
    |r_V_2_reg_715                    |  61|   0|   61|          0|
    |r_V_3_reg_720                    |  60|   0|   60|          0|
    |r_V_4_reg_725                    |  61|   0|   61|          0|
    |r_V_reg_710                      |  61|   0|   61|          0|
    |sub_ln1116_reg_640               |  10|   0|   13|          3|
    |zext_ln1118_1_reg_705            |  31|   0|   61|         30|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 492|   0|  525|         33|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |    fc_FC2    | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    fc_FC2    | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    fc_FC2    | return value |
|ap_done               | out |    1| ap_ctrl_hs |    fc_FC2    | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |    fc_FC2    | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    fc_FC2    | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    fc_FC2    | return value |
|in_V_address0         | out |    7|  ap_memory |     in_V     |     array    |
|in_V_ce0              | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q0               |  in |   31|  ap_memory |     in_V     |     array    |
|out_fc2_0_V_address0  | out |    5|  ap_memory |  out_fc2_0_V |     array    |
|out_fc2_0_V_ce0       | out |    1|  ap_memory |  out_fc2_0_V |     array    |
|out_fc2_0_V_we0       | out |    1|  ap_memory |  out_fc2_0_V |     array    |
|out_fc2_0_V_d0        | out |   32|  ap_memory |  out_fc2_0_V |     array    |
|out_fc2_0_V_q0        |  in |   32|  ap_memory |  out_fc2_0_V |     array    |
|out_fc2_1_V_address0  | out |    5|  ap_memory |  out_fc2_1_V |     array    |
|out_fc2_1_V_ce0       | out |    1|  ap_memory |  out_fc2_1_V |     array    |
|out_fc2_1_V_we0       | out |    1|  ap_memory |  out_fc2_1_V |     array    |
|out_fc2_1_V_d0        | out |   32|  ap_memory |  out_fc2_1_V |     array    |
|out_fc2_1_V_q0        |  in |   32|  ap_memory |  out_fc2_1_V |     array    |
|out_fc2_2_V_address0  | out |    5|  ap_memory |  out_fc2_2_V |     array    |
|out_fc2_2_V_ce0       | out |    1|  ap_memory |  out_fc2_2_V |     array    |
|out_fc2_2_V_we0       | out |    1|  ap_memory |  out_fc2_2_V |     array    |
|out_fc2_2_V_d0        | out |   32|  ap_memory |  out_fc2_2_V |     array    |
|out_fc2_2_V_q0        |  in |   32|  ap_memory |  out_fc2_2_V |     array    |
|out_fc2_3_V_address0  | out |    5|  ap_memory |  out_fc2_3_V |     array    |
|out_fc2_3_V_ce0       | out |    1|  ap_memory |  out_fc2_3_V |     array    |
|out_fc2_3_V_we0       | out |    1|  ap_memory |  out_fc2_3_V |     array    |
|out_fc2_3_V_d0        | out |   32|  ap_memory |  out_fc2_3_V |     array    |
|out_fc2_3_V_q0        |  in |   32|  ap_memory |  out_fc2_3_V |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

