CVC: Log output to /openLANE_flow/designs/user_project_wrapper/runs/29-10_03-34/results/cvc/cvc_user_project_wrapper.log
CVC: Error output to /openLANE_flow/designs/user_project_wrapper/runs/29-10_03-34/results/cvc/cvc_user_project_wrapper.error.gz
CVC: Debug output to /openLANE_flow/designs/user_project_wrapper/runs/29-10_03-34/results/cvc/cvc_user_project_wrapper.debug.gz
CVC: Circuit Validation Check  Version 1.0.0
CVC: Start: Fri Oct 29 03:48:11 2021

Using the following parameters for CVC (Circuit Validation Check) from /openLANE_flow/scripts/cvc/sky130A/cvcrc.sky130A
CVC_TOP = 'user_project_wrapper'
CVC_NETLIST = '/openLANE_flow/designs/user_project_wrapper/runs/29-10_03-34/results/cvc/user_project_wrapper.cdl'
CVC_MODE = 'user_project_wrapper'
CVC_MODEL_FILE = '/openLANE_flow/scripts/cvc/sky130A/cvc.sky130A.models'
CVC_POWER_FILE = '/openLANE_flow/designs/user_project_wrapper/runs/29-10_03-34/results/cvc/user_project_wrapper.power'
CVC_FUSE_FILE = ''
CVC_REPORT_FILE = '/openLANE_flow/designs/user_project_wrapper/runs/29-10_03-34/results/cvc/cvc_user_project_wrapper.log'
CVC_REPORT_TITLE = 'CVC $CVC_TOP'
CVC_CIRCUIT_ERROR_LIMIT = '100'
CVC_SEARCH_LIMIT = '100'
CVC_LEAK_LIMIT = '0.0002'
CVC_SOI = 'false'
CVC_SCRC = 'false'
CVC_VTH_GATES = 'false'
CVC_MIN_VTH_GATES = 'false'
CVC_IGNORE_VTH_FLOATING = 'false'
CVC_IGNORE_NO_LEAK_FLOATING = 'false'
CVC_LEAK_OVERVOLTAGE = 'true'
CVC_LOGIC_DIODES = 'false'
CVC_ANALOG_GATES = 'true'
CVC_BACKUP_RESULTS = 'false'
CVC_MOS_DIODE_ERROR_THRESHOLD = '0'
CVC_SHORT_ERROR_THRESHOLD = '0'
CVC_BIAS_ERROR_THRESHOLD = '0'
CVC_FORWARD_ERROR_THRESHOLD = '0'
CVC_FLOATING_ERROR_THRESHOLD = '0'
CVC_GATE_ERROR_THRESHOLD = '0'
CVC_LEAK?_ERROR_THRESHOLD = '0'
CVC_EXPECTED_ERROR_THRESHOLD = '0'
CVC_OVERVOLTAGE_ERROR_THRESHOLD = '0'
CVC_PARALLEL_CIRCUIT_PORT_LIMIT = '0'
CVC_CELL_ERROR_LIMIT_FILE = ''
CVC_CELL_CHECKSUM_FILE = ''
CVC_LARGE_CIRCUIT_SIZE = '10000000'
CVC_NET_CHECK_FILE = ''
End of parameters

CVC: Reading device model settings...
CVC: Reading power settings...
CVC: Parsing netlist /openLANE_flow/designs/user_project_wrapper/runs/29-10_03-34/results/cvc/user_project_wrapper.cdl
Cdl fixed data size 382672
Usage CDL: Time: 0  Memory: 17744  I/O: 8  Swap: 0
CVC: Counting and linking...
CVC: Assigning IDs ...
Usage DB: Time: 0  Memory: 20112  I/O: 8  Swap: 0
CVC: 22882(22882) instances, 29042(29042) nets, 77572(77572) devices.
CVC: Setting models ...
Setting model tolerances...
CVC: Shorting switches...
	Shorted 2 short
Setting instance power...

ModelList> filename /openLANE_flow/scripts/cvc/sky130A/cvc.sky130A.models
 Model> nfet_01v8      38785 M->nmos       Parameters> Vth=0.2 Vds=1.8 Vgs=1.8 R=L/W*7000 Diodes> 4-1 4-3
 Model> pfet_01v8_hvt     38785 M->pmos       Parameters> Vth=-0.2 Vds=1.8 Vgs=1.8 R=L/W*7000 Diodes> 1-4 3-4
 Model> short              2 R->switch_on  Parameters>
ModelList> end

Power List> filename /openLANE_flow/designs/user_project_wrapper/runs/29-10_03-34/results/cvc/user_project_wrapper.power
 VPWR power 1.8 -> 1.8 power
 VGND power 0.0 -> 0.0 power
 wb_clk_i~>std_input input std_input -> min@0.0 max@1.8 input family(std_input;)
 wb_rst_i~>std_input input std_input -> min@0.0 max@1.8 input family(std_input;)
wbs_adr_i[31:0]~>std_input input std_input
 ->wbs_adr_i[0] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[10] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[11] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[12] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[13] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[14] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[15] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[16] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[17] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[18] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[19] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[1] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[20] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[21] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[22] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[23] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[24] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[25] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[26] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[27] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[28] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[29] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[2] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[30] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[31] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[3] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[4] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[5] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[6] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[7] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[8] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_adr_i[9] input std_input -> min@0.0 max@1.8 input family(std_input;)
wbs_dat_i[31:0]~>std_input input std_input
 ->wbs_dat_i[0] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[10] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[11] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[12] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[13] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[14] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[15] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[16] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[17] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[18] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[19] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[1] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[20] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[21] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[22] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[23] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[24] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[25] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[26] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[27] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[28] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[29] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[2] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[30] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[31] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[3] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[4] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[5] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[6] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[7] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[8] input std_input -> min@0.0 max@1.8 input family(std_input;)
 ->wbs_dat_i[9] input std_input -> min@0.0 max@1.8 input family(std_input;)
> expected values
> macros
 #define std_input min@VGND max@VPWR -> min@0.0 max@1.8
Power List> end

CVC: Linking devices...
Usage EQUIV: Time: 0  Memory: 27760  I/O: 24  Swap: 0
Power nets 73
Hash dump:parameter->resistance map
Contains 53 buckets, 32 elements
Element count 0, 26
Element count 1, 23
Element count 2, 3
Element count 3, 1
Unused hash: 0.49, average depth 1.38
Hash dump:text->circuit map
Contains 337 buckets, 438 elements
Element count 0, 90
Element count 1, 120
Element count 2, 79
Element count 3, 34
Element count 4, 12
Element count 5, 2
Unused hash: 0.27, average depth 2.25
Hash dump:string->text map
Contains 26267 buckets, 32399 elements
Element count 0, 7688
Element count 1, 9329
Element count 2, 5909
Element count 3, 2398
Element count 4, 716
Element count 5, 177
Element count 6, 44
Element count 7, 4
Element count 8, 1
Element count 9, 1
Unused hash: 0.29, average depth 2.23
CVC: Shorting non conducting resistors...
CVC: Calculating resistor voltages...
Usage RES: Time: 0  Memory: 27760  I/O: 24  Swap: 0
Power nets 73
CVC: Calculating min/max voltages...
Processing trivial nets found 7484 trivial nets
CVC: Ignoring invalid calculations...
CVC:   Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC:   Ignored 0 devices
Usage MIN/MAX1: Time: 0  Memory: 29080  I/O: 24  Swap: 0
Power nets 12988
! Checking forward bias diode errors: 

! Checking nmos source/drain vs bias errors: 

! Checking nmos gate vs source errors: 

! Checking pmos source/drain vs bias errors: 

! Checking pmos gate vs source errors: 

Usage ERROR: Time: 0  Memory: 29080  I/O: 24  Swap: 0
CVC: Propagating Simulation voltages 1...
Usage SIM1: Time: 0  Memory: 29608  I/O: 24  Swap: 0
Power nets 12988
CVC: Propagating Simulation voltages 3...
Usage SIM2: Time: 0  Memory: 29872  I/O: 24  Swap: 0
Power nets 12988
Added 0 latch voltages
CVC: Calculating min/max voltages...
Processing trivial nets found 7482 trivial nets
CVC: Ignoring invalid calculations...
CVC:   Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC:   Ignored 0 devices
Usage MIN/MAX2: Time: 0  Memory: 30928  I/O: 24  Swap: 0
Power nets 25901
! Checking overvoltage errors

! Checking nmos possible leak errors: 

! Checking pmos possible leak errors: 

! Checking mos floating input errors:

! Checking expected values:

CVC: Error Counts
CVC: Fuse Problems:         0
CVC: Min Voltage Conflicts: 0
CVC: Max Voltage Conflicts: 0
CVC: Leaks:                 0
CVC: LDD drain->source:     0
CVC: HI-Z Inputs:           0
CVC: Forward Bias Diodes:   0
CVC: NMOS Source vs Bulk:   0
CVC: NMOS Gate vs Source:   0
CVC: NMOS Possible Leaks:   0
CVC: PMOS Source vs Bulk:   0
CVC: PMOS Gate vs Source:   0
CVC: PMOS Possible Leaks:   0
CVC: Overvoltage-VBG:       0
CVC: Overvoltage-VBS:       0
CVC: Overvoltage-VDS:       0
CVC: Overvoltage-VGS:       0
CVC: Unexpected voltage :   0
CVC: Total:                 0
Usage Total: Time: 0  Memory: 31384  I/O: 56  Swap: 0
Virtual net update/access 298031/7731666
CVC: Log output to /openLANE_flow/designs/user_project_wrapper/runs/29-10_03-34/results/cvc/cvc_user_project_wrapper.log
CVC: End: Fri Oct 29 03:48:12 2021

