{"vcs1":{"timestamp_begin":1682282095.543203107, "rt":0.85, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1682282096.456172335, "rt":1.33, "ut":0.21, "st":0.23}}
{"link":{"timestamp_begin":1682282097.834479888, "rt":1.88, "ut":0.07, "st":1.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682282095.265286562}
{"VCS_COMP_START_TIME": 1682282095.265286562}
{"VCS_COMP_END_TIME": 1682282100.530419974}
{"VCS_USER_OPTIONS": "-sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340784}}
{"stitch_vcselab": {"peak_mem": 239048}}
