Classic Timing Analyzer report for logic_analyzer_demo
Wed Mar 02 16:42:39 2011
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'SW[4]'
  8. Clock Setup: 'SW[3]'
  9. Clock Setup: 'CLOCK_50'
 10. Clock Setup: 'SW[1]'
 11. Clock Setup: 'SW[0]'
 12. Clock Setup: 'SW[2]'
 13. Clock Hold: 'SW[3]'
 14. Clock Hold: 'CLOCK_50'
 15. Clock Hold: 'SW[1]'
 16. Clock Hold: 'SW[0]'
 17. Clock Hold: 'SW[2]'
 18. tsu
 19. tco
 20. tpd
 21. th
 22. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.546 ns                         ; SW[17]          ; Counter_Out[15] ; --         ; SW[4]    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 54.918 ns                        ; Counter_Out[10] ; LEDR[10]        ; CLOCK_50   ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 10.946 ns                        ; SW[0]           ; GPIO_0[33]      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 39.458 ns                        ; SW[17]          ; Counter_Out[3]  ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A                                      ; None          ; 24.76 MHz ( period = 40.389 ns ) ; Counter_Out[1]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Clock Setup: 'SW[1]'         ; N/A                                      ; None          ; 193.95 MHz ( period = 5.156 ns ) ; Counter_Out[1]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; 0            ;
; Clock Setup: 'SW[0]'         ; N/A                                      ; None          ; 207.73 MHz ( period = 4.814 ns ) ; Counter_Out[1]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; 0            ;
; Clock Setup: 'SW[2]'         ; N/A                                      ; None          ; 254.52 MHz ( period = 3.929 ns ) ; Counter_Out[1]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; 0            ;
; Clock Setup: 'SW[3]'         ; N/A                                      ; None          ; 274.57 MHz ( period = 3.642 ns ) ; Counter_Out[1]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; 0            ;
; Clock Setup: 'SW[4]'         ; N/A                                      ; None          ; 378.93 MHz ( period = 2.639 ns ) ; Counter_Out[1]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; 0            ;
; Clock Hold: 'CLOCK_50'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Counter_Out[15] ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; 136          ;
; Clock Hold: 'SW[1]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Counter_Out[15] ; Counter_Out[15] ; SW[1]      ; SW[1]    ; 136          ;
; Clock Hold: 'SW[0]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Counter_Out[15] ; Counter_Out[15] ; SW[0]      ; SW[0]    ; 130          ;
; Clock Hold: 'SW[2]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Counter_Out[15] ; Counter_Out[15] ; SW[2]      ; SW[2]    ; 36           ;
; Clock Hold: 'SW[3]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Counter_Out[15] ; Counter_Out[15] ; SW[3]      ; SW[3]    ; 15           ;
; Total number of failed paths ;                                          ;               ;                                  ;                 ;                 ;            ;          ; 453          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; SW[4]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[3]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[1]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[0]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[2]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[4]'                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 378.93 MHz ( period = 2.639 ns )               ; Counter_Out[1]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.425 ns                ;
; N/A   ; 389.41 MHz ( period = 2.568 ns )               ; Counter_Out[1]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.354 ns                ;
; N/A   ; 400.48 MHz ( period = 2.497 ns )               ; Counter_Out[1]  ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; 401.61 MHz ( period = 2.490 ns )               ; Counter_Out[0]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; 412.20 MHz ( period = 2.426 ns )               ; Counter_Out[1]  ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.212 ns                ;
; N/A   ; 413.39 MHz ( period = 2.419 ns )               ; Counter_Out[0]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.205 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[2]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.145 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[1]  ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.141 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[0]  ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[3]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[2]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.074 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[1]  ; Counter_Out[10] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.070 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[0]  ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.063 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[3]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[2]  ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[4]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[1]  ; Counter_Out[9]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.999 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[0]  ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.992 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[5]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[3]  ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.967 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[2]  ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[4]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[1]  ; Counter_Out[8]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.928 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[0]  ; Counter_Out[10] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[5]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[6]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.897 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[3]  ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[2]  ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[4]  ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[0]  ; Counter_Out[9]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.850 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[5]  ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.834 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[6]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.826 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[3]  ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[7]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[2]  ; Counter_Out[10] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[4]  ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[0]  ; Counter_Out[8]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.779 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[1]  ; Counter_Out[7]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.769 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[5]  ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.763 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[6]  ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[3]  ; Counter_Out[10] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[7]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.723 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[2]  ; Counter_Out[9]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[4]  ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[1]  ; Counter_Out[6]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.698 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[5]  ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.692 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[6]  ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[3]  ; Counter_Out[9]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.683 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[8]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[7]  ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[2]  ; Counter_Out[8]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[4]  ; Counter_Out[10] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[1]  ; Counter_Out[5]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.627 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[5]  ; Counter_Out[10] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.621 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[0]  ; Counter_Out[7]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.620 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[6]  ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[3]  ; Counter_Out[8]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.612 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[8]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[7]  ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.581 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[4]  ; Counter_Out[9]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[1]  ; Counter_Out[4]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[9]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[5]  ; Counter_Out[9]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.550 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[0]  ; Counter_Out[6]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[6]  ; Counter_Out[10] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[8]  ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[10] ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[7]  ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[4]  ; Counter_Out[8]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[2]  ; Counter_Out[7]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[1]  ; Counter_Out[3]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[9]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[5]  ; Counter_Out[8]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.479 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[0]  ; Counter_Out[5]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.478 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[6]  ; Counter_Out[9]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[3]  ; Counter_Out[7]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[8]  ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[10] ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[7]  ; Counter_Out[10] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[2]  ; Counter_Out[6]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[1]  ; Counter_Out[2]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[11] ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[9]  ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[0]  ; Counter_Out[4]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[6]  ; Counter_Out[8]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[3]  ; Counter_Out[6]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[8]  ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[10] ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[12] ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[7]  ; Counter_Out[9]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[2]  ; Counter_Out[5]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[4]  ; Counter_Out[7]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[11] ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[9]  ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[0]  ; Counter_Out[3]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.336 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[5]  ; Counter_Out[7]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.320 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[3]  ; Counter_Out[5]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[8]  ; Counter_Out[10] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[10] ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[12] ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[7]  ; Counter_Out[8]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.297 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[2]  ; Counter_Out[4]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[4]  ; Counter_Out[6]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[13] ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[11] ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[9]  ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[0]  ; Counter_Out[2]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[5]  ; Counter_Out[6]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[6]  ; Counter_Out[7]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[3]  ; Counter_Out[4]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[8]  ; Counter_Out[9]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[10] ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[12] ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[2]  ; Counter_Out[3]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[4]  ; Counter_Out[5]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[13] ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[14] ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[11] ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[9]  ; Counter_Out[10] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[0]  ; Counter_Out[1]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[1]  ; Counter_Out[1]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.028 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[5]  ; Counter_Out[5]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 0.863 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[6]  ; Counter_Out[6]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[3]  ; Counter_Out[3]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[8]  ; Counter_Out[8]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[10] ; Counter_Out[10] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[12] ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[2]  ; Counter_Out[2]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[4]  ; Counter_Out[4]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[14] ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[7]  ; Counter_Out[7]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[13] ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[11] ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[9]  ; Counter_Out[9]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[0]  ; Counter_Out[0]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[15] ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 0.547 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[3]'                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 274.57 MHz ( period = 3.642 ns )               ; Counter_Out[1]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.425 ns                ;
; N/A   ; 280.03 MHz ( period = 3.571 ns )               ; Counter_Out[1]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.354 ns                ;
; N/A   ; 285.71 MHz ( period = 3.500 ns )               ; Counter_Out[1]  ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; 286.29 MHz ( period = 3.493 ns )               ; Counter_Out[0]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; 291.63 MHz ( period = 3.429 ns )               ; Counter_Out[1]  ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.212 ns                ;
; N/A   ; 292.23 MHz ( period = 3.422 ns )               ; Counter_Out[0]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.205 ns                ;
; N/A   ; 297.44 MHz ( period = 3.362 ns )               ; Counter_Out[2]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.145 ns                ;
; N/A   ; 297.80 MHz ( period = 3.358 ns )               ; Counter_Out[1]  ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.141 ns                ;
; N/A   ; 298.42 MHz ( period = 3.351 ns )               ; Counter_Out[0]  ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; 300.66 MHz ( period = 3.326 ns )               ; Counter_Out[3]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; 303.86 MHz ( period = 3.291 ns )               ; Counter_Out[2]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.074 ns                ;
; N/A   ; 304.23 MHz ( period = 3.287 ns )               ; Counter_Out[1]  ; Counter_Out[10] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.070 ns                ;
; N/A   ; 304.88 MHz ( period = 3.280 ns )               ; Counter_Out[0]  ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.063 ns                ;
; N/A   ; 307.22 MHz ( period = 3.255 ns )               ; Counter_Out[3]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; 310.56 MHz ( period = 3.220 ns )               ; Counter_Out[2]  ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 310.56 MHz ( period = 3.220 ns )               ; Counter_Out[4]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 310.95 MHz ( period = 3.216 ns )               ; Counter_Out[1]  ; Counter_Out[9]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.999 ns                ;
; N/A   ; 311.62 MHz ( period = 3.209 ns )               ; Counter_Out[0]  ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.992 ns                ;
; N/A   ; 313.19 MHz ( period = 3.193 ns )               ; Counter_Out[5]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; 314.07 MHz ( period = 3.184 ns )               ; Counter_Out[3]  ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.967 ns                ;
; N/A   ; 317.56 MHz ( period = 3.149 ns )               ; Counter_Out[2]  ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; 317.56 MHz ( period = 3.149 ns )               ; Counter_Out[4]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; 317.97 MHz ( period = 3.145 ns )               ; Counter_Out[1]  ; Counter_Out[8]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.928 ns                ;
; N/A   ; 318.67 MHz ( period = 3.138 ns )               ; Counter_Out[0]  ; Counter_Out[10] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; 320.31 MHz ( period = 3.122 ns )               ; Counter_Out[5]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; 321.13 MHz ( period = 3.114 ns )               ; Counter_Out[6]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.897 ns                ;
; N/A   ; 321.23 MHz ( period = 3.113 ns )               ; Counter_Out[3]  ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; 324.89 MHz ( period = 3.078 ns )               ; Counter_Out[2]  ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; 324.89 MHz ( period = 3.078 ns )               ; Counter_Out[4]  ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; 326.05 MHz ( period = 3.067 ns )               ; Counter_Out[0]  ; Counter_Out[9]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.850 ns                ;
; N/A   ; 327.76 MHz ( period = 3.051 ns )               ; Counter_Out[5]  ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.834 ns                ;
; N/A   ; 328.62 MHz ( period = 3.043 ns )               ; Counter_Out[6]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.826 ns                ;
; N/A   ; 328.73 MHz ( period = 3.042 ns )               ; Counter_Out[3]  ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; 332.12 MHz ( period = 3.011 ns )               ; Counter_Out[7]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; 332.56 MHz ( period = 3.007 ns )               ; Counter_Out[2]  ; Counter_Out[10] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 332.56 MHz ( period = 3.007 ns )               ; Counter_Out[4]  ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 333.78 MHz ( period = 2.996 ns )               ; Counter_Out[0]  ; Counter_Out[8]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.779 ns                ;
; N/A   ; 334.90 MHz ( period = 2.986 ns )               ; Counter_Out[1]  ; Counter_Out[7]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.769 ns                ;
; N/A   ; 335.57 MHz ( period = 2.980 ns )               ; Counter_Out[5]  ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.763 ns                ;
; N/A   ; 336.47 MHz ( period = 2.972 ns )               ; Counter_Out[6]  ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; 336.59 MHz ( period = 2.971 ns )               ; Counter_Out[3]  ; Counter_Out[10] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; 340.14 MHz ( period = 2.940 ns )               ; Counter_Out[7]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.723 ns                ;
; N/A   ; 340.60 MHz ( period = 2.936 ns )               ; Counter_Out[2]  ; Counter_Out[9]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; 340.60 MHz ( period = 2.936 ns )               ; Counter_Out[4]  ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; 343.05 MHz ( period = 2.915 ns )               ; Counter_Out[1]  ; Counter_Out[6]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.698 ns                ;
; N/A   ; 343.76 MHz ( period = 2.909 ns )               ; Counter_Out[5]  ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.692 ns                ;
; N/A   ; 344.71 MHz ( period = 2.901 ns )               ; Counter_Out[6]  ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; 344.83 MHz ( period = 2.900 ns )               ; Counter_Out[3]  ; Counter_Out[9]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.683 ns                ;
; N/A   ; 346.86 MHz ( period = 2.883 ns )               ; Counter_Out[8]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; 348.55 MHz ( period = 2.869 ns )               ; Counter_Out[7]  ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 349.04 MHz ( period = 2.865 ns )               ; Counter_Out[2]  ; Counter_Out[8]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; 349.04 MHz ( period = 2.865 ns )               ; Counter_Out[4]  ; Counter_Out[10] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; 351.62 MHz ( period = 2.844 ns )               ; Counter_Out[1]  ; Counter_Out[5]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.627 ns                ;
; N/A   ; 352.36 MHz ( period = 2.838 ns )               ; Counter_Out[5]  ; Counter_Out[10] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.621 ns                ;
; N/A   ; 352.49 MHz ( period = 2.837 ns )               ; Counter_Out[0]  ; Counter_Out[7]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.620 ns                ;
; N/A   ; 353.36 MHz ( period = 2.830 ns )               ; Counter_Out[6]  ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; 353.48 MHz ( period = 2.829 ns )               ; Counter_Out[3]  ; Counter_Out[8]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.612 ns                ;
; N/A   ; 355.62 MHz ( period = 2.812 ns )               ; Counter_Out[8]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; 357.40 MHz ( period = 2.798 ns )               ; Counter_Out[7]  ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.581 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; Counter_Out[4]  ; Counter_Out[9]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; 360.62 MHz ( period = 2.773 ns )               ; Counter_Out[1]  ; Counter_Out[4]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; 360.75 MHz ( period = 2.772 ns )               ; Counter_Out[9]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; 361.40 MHz ( period = 2.767 ns )               ; Counter_Out[5]  ; Counter_Out[9]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.550 ns                ;
; N/A   ; 361.53 MHz ( period = 2.766 ns )               ; Counter_Out[0]  ; Counter_Out[6]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; 362.45 MHz ( period = 2.759 ns )               ; Counter_Out[6]  ; Counter_Out[10] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; 364.83 MHz ( period = 2.741 ns )               ; Counter_Out[8]  ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; 364.83 MHz ( period = 2.741 ns )               ; Counter_Out[10] ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; 366.70 MHz ( period = 2.727 ns )               ; Counter_Out[7]  ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; 367.24 MHz ( period = 2.723 ns )               ; Counter_Out[4]  ; Counter_Out[8]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; 369.55 MHz ( period = 2.706 ns )               ; Counter_Out[2]  ; Counter_Out[7]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; 370.10 MHz ( period = 2.702 ns )               ; Counter_Out[1]  ; Counter_Out[3]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 370.23 MHz ( period = 2.701 ns )               ; Counter_Out[9]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; 370.92 MHz ( period = 2.696 ns )               ; Counter_Out[5]  ; Counter_Out[8]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.479 ns                ;
; N/A   ; 371.06 MHz ( period = 2.695 ns )               ; Counter_Out[0]  ; Counter_Out[5]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.478 ns                ;
; N/A   ; 372.02 MHz ( period = 2.688 ns )               ; Counter_Out[6]  ; Counter_Out[9]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; 374.53 MHz ( period = 2.670 ns )               ; Counter_Out[3]  ; Counter_Out[7]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; 374.53 MHz ( period = 2.670 ns )               ; Counter_Out[8]  ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; 374.53 MHz ( period = 2.670 ns )               ; Counter_Out[10] ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; 376.51 MHz ( period = 2.656 ns )               ; Counter_Out[7]  ; Counter_Out[10] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; 379.51 MHz ( period = 2.635 ns )               ; Counter_Out[2]  ; Counter_Out[6]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; 380.08 MHz ( period = 2.631 ns )               ; Counter_Out[1]  ; Counter_Out[2]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; 380.08 MHz ( period = 2.631 ns )               ; Counter_Out[11] ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; 380.23 MHz ( period = 2.630 ns )               ; Counter_Out[9]  ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; 381.10 MHz ( period = 2.624 ns )               ; Counter_Out[0]  ; Counter_Out[4]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.407 ns                ;
; N/A   ; 382.12 MHz ( period = 2.617 ns )               ; Counter_Out[6]  ; Counter_Out[8]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; 384.76 MHz ( period = 2.599 ns )               ; Counter_Out[3]  ; Counter_Out[6]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 384.76 MHz ( period = 2.599 ns )               ; Counter_Out[8]  ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 384.76 MHz ( period = 2.599 ns )               ; Counter_Out[10] ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 384.76 MHz ( period = 2.599 ns )               ; Counter_Out[12] ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 386.85 MHz ( period = 2.585 ns )               ; Counter_Out[7]  ; Counter_Out[9]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; 390.02 MHz ( period = 2.564 ns )               ; Counter_Out[2]  ; Counter_Out[5]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; 390.02 MHz ( period = 2.564 ns )               ; Counter_Out[4]  ; Counter_Out[7]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; 390.63 MHz ( period = 2.560 ns )               ; Counter_Out[11] ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; 390.78 MHz ( period = 2.559 ns )               ; Counter_Out[9]  ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; 391.70 MHz ( period = 2.553 ns )               ; Counter_Out[0]  ; Counter_Out[3]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.336 ns                ;
; N/A   ; 394.17 MHz ( period = 2.537 ns )               ; Counter_Out[5]  ; Counter_Out[7]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.320 ns                ;
; N/A   ; 395.57 MHz ( period = 2.528 ns )               ; Counter_Out[3]  ; Counter_Out[5]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 395.57 MHz ( period = 2.528 ns )               ; Counter_Out[8]  ; Counter_Out[10] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 395.57 MHz ( period = 2.528 ns )               ; Counter_Out[10] ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 395.57 MHz ( period = 2.528 ns )               ; Counter_Out[12] ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 397.77 MHz ( period = 2.514 ns )               ; Counter_Out[7]  ; Counter_Out[8]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.297 ns                ;
; N/A   ; 401.12 MHz ( period = 2.493 ns )               ; Counter_Out[2]  ; Counter_Out[4]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; 401.12 MHz ( period = 2.493 ns )               ; Counter_Out[4]  ; Counter_Out[6]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; 401.12 MHz ( period = 2.493 ns )               ; Counter_Out[13] ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; 401.77 MHz ( period = 2.489 ns )               ; Counter_Out[11] ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; 401.93 MHz ( period = 2.488 ns )               ; Counter_Out[9]  ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; 402.90 MHz ( period = 2.482 ns )               ; Counter_Out[0]  ; Counter_Out[2]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; 405.52 MHz ( period = 2.466 ns )               ; Counter_Out[5]  ; Counter_Out[6]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; 406.83 MHz ( period = 2.458 ns )               ; Counter_Out[6]  ; Counter_Out[7]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; 407.00 MHz ( period = 2.457 ns )               ; Counter_Out[3]  ; Counter_Out[4]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 407.00 MHz ( period = 2.457 ns )               ; Counter_Out[8]  ; Counter_Out[9]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 407.00 MHz ( period = 2.457 ns )               ; Counter_Out[10] ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 407.00 MHz ( period = 2.457 ns )               ; Counter_Out[12] ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 412.88 MHz ( period = 2.422 ns )               ; Counter_Out[2]  ; Counter_Out[3]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 412.88 MHz ( period = 2.422 ns )               ; Counter_Out[4]  ; Counter_Out[5]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 412.88 MHz ( period = 2.422 ns )               ; Counter_Out[13] ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 412.88 MHz ( period = 2.422 ns )               ; Counter_Out[14] ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 413.56 MHz ( period = 2.418 ns )               ; Counter_Out[11] ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; 413.74 MHz ( period = 2.417 ns )               ; Counter_Out[9]  ; Counter_Out[10] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; 414.77 MHz ( period = 2.411 ns )               ; Counter_Out[0]  ; Counter_Out[1]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[1]  ; Counter_Out[1]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.028 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[5]  ; Counter_Out[5]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 0.863 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[6]  ; Counter_Out[6]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[3]  ; Counter_Out[3]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[8]  ; Counter_Out[8]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[10] ; Counter_Out[10] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[12] ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[2]  ; Counter_Out[2]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[4]  ; Counter_Out[4]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[14] ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[7]  ; Counter_Out[7]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[13] ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[11] ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[9]  ; Counter_Out[9]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[0]  ; Counter_Out[0]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[15] ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 0.547 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                          ; To                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 24.76 MHz ( period = 40.389 ns )               ; Counter_Out[1]                ; Counter_Out[15]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.425 ns                ;
; N/A   ; 24.80 MHz ( period = 40.318 ns )               ; Counter_Out[1]                ; Counter_Out[14]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.354 ns                ;
; N/A   ; 24.85 MHz ( period = 40.247 ns )               ; Counter_Out[1]                ; Counter_Out[13]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; 24.85 MHz ( period = 40.240 ns )               ; Counter_Out[0]                ; Counter_Out[15]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; 24.89 MHz ( period = 40.176 ns )               ; Counter_Out[1]                ; Counter_Out[12]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.212 ns                ;
; N/A   ; 24.89 MHz ( period = 40.169 ns )               ; Counter_Out[0]                ; Counter_Out[14]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.205 ns                ;
; N/A   ; 24.93 MHz ( period = 40.109 ns )               ; Counter_Out[2]                ; Counter_Out[15]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.145 ns                ;
; N/A   ; 24.93 MHz ( period = 40.105 ns )               ; Counter_Out[1]                ; Counter_Out[11]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.141 ns                ;
; N/A   ; 24.94 MHz ( period = 40.098 ns )               ; Counter_Out[0]                ; Counter_Out[13]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; 24.95 MHz ( period = 40.073 ns )               ; Counter_Out[3]                ; Counter_Out[15]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; 24.98 MHz ( period = 40.038 ns )               ; Counter_Out[2]                ; Counter_Out[14]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.074 ns                ;
; N/A   ; 24.98 MHz ( period = 40.034 ns )               ; Counter_Out[1]                ; Counter_Out[10]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.070 ns                ;
; N/A   ; 24.98 MHz ( period = 40.027 ns )               ; Counter_Out[0]                ; Counter_Out[12]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.063 ns                ;
; N/A   ; 25.00 MHz ( period = 40.002 ns )               ; Counter_Out[3]                ; Counter_Out[14]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; 25.02 MHz ( period = 39.967 ns )               ; Counter_Out[2]                ; Counter_Out[13]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 25.02 MHz ( period = 39.967 ns )               ; Counter_Out[4]                ; Counter_Out[15]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 25.02 MHz ( period = 39.963 ns )               ; Counter_Out[1]                ; Counter_Out[9]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.999 ns                ;
; N/A   ; 25.03 MHz ( period = 39.956 ns )               ; Counter_Out[0]                ; Counter_Out[11]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.992 ns                ;
; N/A   ; 25.04 MHz ( period = 39.940 ns )               ; Counter_Out[5]                ; Counter_Out[15]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; 25.04 MHz ( period = 39.931 ns )               ; Counter_Out[3]                ; Counter_Out[13]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.967 ns                ;
; N/A   ; 25.07 MHz ( period = 39.896 ns )               ; Counter_Out[2]                ; Counter_Out[12]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; 25.07 MHz ( period = 39.896 ns )               ; Counter_Out[4]                ; Counter_Out[14]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; 25.07 MHz ( period = 39.892 ns )               ; Counter_Out[1]                ; Counter_Out[8]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.928 ns                ;
; N/A   ; 25.07 MHz ( period = 39.885 ns )               ; Counter_Out[0]                ; Counter_Out[10]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; 25.08 MHz ( period = 39.869 ns )               ; Counter_Out[5]                ; Counter_Out[14]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; 25.09 MHz ( period = 39.861 ns )               ; Counter_Out[6]                ; Counter_Out[15]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.897 ns                ;
; N/A   ; 25.09 MHz ( period = 39.860 ns )               ; Counter_Out[3]                ; Counter_Out[12]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; 25.11 MHz ( period = 39.825 ns )               ; Counter_Out[2]                ; Counter_Out[11]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; 25.11 MHz ( period = 39.825 ns )               ; Counter_Out[4]                ; Counter_Out[13]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; 25.12 MHz ( period = 39.814 ns )               ; Counter_Out[0]                ; Counter_Out[9]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.850 ns                ;
; N/A   ; 25.13 MHz ( period = 39.798 ns )               ; Counter_Out[5]                ; Counter_Out[13]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.834 ns                ;
; N/A   ; 25.13 MHz ( period = 39.790 ns )               ; Counter_Out[6]                ; Counter_Out[14]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.826 ns                ;
; N/A   ; 25.13 MHz ( period = 39.789 ns )               ; Counter_Out[3]                ; Counter_Out[11]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; 25.15 MHz ( period = 39.758 ns )               ; Counter_Out[7]                ; Counter_Out[15]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; 25.15 MHz ( period = 39.754 ns )               ; Counter_Out[2]                ; Counter_Out[10]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 25.15 MHz ( period = 39.754 ns )               ; Counter_Out[4]                ; Counter_Out[12]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 25.16 MHz ( period = 39.743 ns )               ; Counter_Out[0]                ; Counter_Out[8]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.779 ns                ;
; N/A   ; 25.17 MHz ( period = 39.733 ns )               ; Counter_Out[1]                ; Counter_Out[7]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.769 ns                ;
; N/A   ; 25.17 MHz ( period = 39.727 ns )               ; Counter_Out[5]                ; Counter_Out[12]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.763 ns                ;
; N/A   ; 25.18 MHz ( period = 39.719 ns )               ; Counter_Out[6]                ; Counter_Out[13]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; 25.18 MHz ( period = 39.718 ns )               ; Counter_Out[3]                ; Counter_Out[10]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; 25.20 MHz ( period = 39.687 ns )               ; Counter_Out[7]                ; Counter_Out[14]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.723 ns                ;
; N/A   ; 25.20 MHz ( period = 39.683 ns )               ; Counter_Out[2]                ; Counter_Out[9]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; 25.20 MHz ( period = 39.683 ns )               ; Counter_Out[4]                ; Counter_Out[11]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; 25.21 MHz ( period = 39.662 ns )               ; Counter_Out[1]                ; Counter_Out[6]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.698 ns                ;
; N/A   ; 25.22 MHz ( period = 39.656 ns )               ; Counter_Out[5]                ; Counter_Out[11]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.692 ns                ;
; N/A   ; 25.22 MHz ( period = 39.648 ns )               ; Counter_Out[6]                ; Counter_Out[12]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; 25.22 MHz ( period = 39.647 ns )               ; Counter_Out[3]                ; Counter_Out[9]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.683 ns                ;
; N/A   ; 25.23 MHz ( period = 39.630 ns )               ; Counter_Out[8]                ; Counter_Out[15]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; 25.24 MHz ( period = 39.616 ns )               ; Counter_Out[7]                ; Counter_Out[13]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 25.24 MHz ( period = 39.612 ns )               ; Counter_Out[2]                ; Counter_Out[8]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; 25.24 MHz ( period = 39.612 ns )               ; Counter_Out[4]                ; Counter_Out[10]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; 25.26 MHz ( period = 39.591 ns )               ; Counter_Out[1]                ; Counter_Out[5]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.627 ns                ;
; N/A   ; 25.26 MHz ( period = 39.585 ns )               ; Counter_Out[5]                ; Counter_Out[10]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.621 ns                ;
; N/A   ; 25.26 MHz ( period = 39.584 ns )               ; Counter_Out[0]                ; Counter_Out[7]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.620 ns                ;
; N/A   ; 25.27 MHz ( period = 39.577 ns )               ; Counter_Out[6]                ; Counter_Out[11]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; 25.27 MHz ( period = 39.576 ns )               ; Counter_Out[3]                ; Counter_Out[8]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.612 ns                ;
; N/A   ; 25.28 MHz ( period = 39.559 ns )               ; Counter_Out[8]                ; Counter_Out[14]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; 25.29 MHz ( period = 39.545 ns )               ; Counter_Out[7]                ; Counter_Out[12]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.581 ns                ;
; N/A   ; 25.29 MHz ( period = 39.541 ns )               ; Counter_Out[4]                ; Counter_Out[9]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; 25.30 MHz ( period = 39.520 ns )               ; Counter_Out[1]                ; Counter_Out[4]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; 25.30 MHz ( period = 39.519 ns )               ; Counter_Out[9]                ; Counter_Out[15]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; 25.31 MHz ( period = 39.514 ns )               ; Counter_Out[5]                ; Counter_Out[9]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.550 ns                ;
; N/A   ; 25.31 MHz ( period = 39.513 ns )               ; Counter_Out[0]                ; Counter_Out[6]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; 25.31 MHz ( period = 39.506 ns )               ; Counter_Out[6]                ; Counter_Out[10]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; 25.32 MHz ( period = 39.488 ns )               ; Counter_Out[8]                ; Counter_Out[13]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; 25.32 MHz ( period = 39.488 ns )               ; Counter_Out[10]               ; Counter_Out[15]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; 25.33 MHz ( period = 39.474 ns )               ; Counter_Out[7]                ; Counter_Out[11]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; 25.34 MHz ( period = 39.470 ns )               ; Counter_Out[4]                ; Counter_Out[8]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; 25.35 MHz ( period = 39.453 ns )               ; Counter_Out[2]                ; Counter_Out[7]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; 25.35 MHz ( period = 39.449 ns )               ; Counter_Out[1]                ; Counter_Out[3]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 25.35 MHz ( period = 39.448 ns )               ; Counter_Out[9]                ; Counter_Out[14]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; 25.35 MHz ( period = 39.443 ns )               ; Counter_Out[5]                ; Counter_Out[8]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.479 ns                ;
; N/A   ; 25.35 MHz ( period = 39.442 ns )               ; Counter_Out[0]                ; Counter_Out[5]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.478 ns                ;
; N/A   ; 25.36 MHz ( period = 39.435 ns )               ; Counter_Out[6]                ; Counter_Out[9]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; 25.37 MHz ( period = 39.417 ns )               ; Counter_Out[3]                ; Counter_Out[7]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; 25.37 MHz ( period = 39.417 ns )               ; Counter_Out[8]                ; Counter_Out[12]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; 25.37 MHz ( period = 39.417 ns )               ; Counter_Out[10]               ; Counter_Out[14]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; 25.38 MHz ( period = 39.403 ns )               ; Counter_Out[7]                ; Counter_Out[10]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; 25.39 MHz ( period = 39.382 ns )               ; Counter_Out[2]                ; Counter_Out[6]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; 25.39 MHz ( period = 39.378 ns )               ; Counter_Out[1]                ; Counter_Out[2]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; 25.39 MHz ( period = 39.378 ns )               ; Counter_Out[11]               ; Counter_Out[15]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; 25.40 MHz ( period = 39.377 ns )               ; Counter_Out[9]                ; Counter_Out[13]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; 25.40 MHz ( period = 39.371 ns )               ; Counter_Out[0]                ; Counter_Out[4]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.407 ns                ;
; N/A   ; 25.40 MHz ( period = 39.364 ns )               ; Counter_Out[6]                ; Counter_Out[8]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; 25.42 MHz ( period = 39.346 ns )               ; Counter_Out[3]                ; Counter_Out[6]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 25.42 MHz ( period = 39.346 ns )               ; Counter_Out[8]                ; Counter_Out[11]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 25.42 MHz ( period = 39.346 ns )               ; Counter_Out[10]               ; Counter_Out[13]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 25.42 MHz ( period = 39.346 ns )               ; Counter_Out[12]               ; Counter_Out[15]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 25.42 MHz ( period = 39.332 ns )               ; Counter_Out[7]                ; Counter_Out[9]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; 25.44 MHz ( period = 39.311 ns )               ; Counter_Out[2]                ; Counter_Out[5]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; 25.44 MHz ( period = 39.311 ns )               ; Counter_Out[4]                ; Counter_Out[7]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; 25.44 MHz ( period = 39.307 ns )               ; Counter_Out[11]               ; Counter_Out[14]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; 25.44 MHz ( period = 39.306 ns )               ; Counter_Out[9]                ; Counter_Out[12]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; 25.45 MHz ( period = 39.300 ns )               ; Counter_Out[0]                ; Counter_Out[3]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.336 ns                ;
; N/A   ; 25.46 MHz ( period = 39.284 ns )               ; Counter_Out[5]                ; Counter_Out[7]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.320 ns                ;
; N/A   ; 25.46 MHz ( period = 39.275 ns )               ; Counter_Out[3]                ; Counter_Out[5]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 25.46 MHz ( period = 39.275 ns )               ; Counter_Out[8]                ; Counter_Out[10]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 25.46 MHz ( period = 39.275 ns )               ; Counter_Out[10]               ; Counter_Out[12]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 25.46 MHz ( period = 39.275 ns )               ; Counter_Out[12]               ; Counter_Out[14]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 25.47 MHz ( period = 39.261 ns )               ; Counter_Out[7]                ; Counter_Out[8]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.297 ns                ;
; N/A   ; 25.48 MHz ( period = 39.240 ns )               ; Counter_Out[2]                ; Counter_Out[4]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; 25.48 MHz ( period = 39.240 ns )               ; Counter_Out[4]                ; Counter_Out[6]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; 25.48 MHz ( period = 39.240 ns )               ; Counter_Out[13]               ; Counter_Out[15]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; 25.49 MHz ( period = 39.236 ns )               ; Counter_Out[11]               ; Counter_Out[13]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; 25.49 MHz ( period = 39.235 ns )               ; Counter_Out[9]                ; Counter_Out[11]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; 25.49 MHz ( period = 39.229 ns )               ; Counter_Out[0]                ; Counter_Out[2]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; 25.50 MHz ( period = 39.213 ns )               ; Counter_Out[5]                ; Counter_Out[6]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; 25.51 MHz ( period = 39.205 ns )               ; Counter_Out[6]                ; Counter_Out[7]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; 25.51 MHz ( period = 39.204 ns )               ; Counter_Out[3]                ; Counter_Out[4]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 25.51 MHz ( period = 39.204 ns )               ; Counter_Out[8]                ; Counter_Out[9]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 25.51 MHz ( period = 39.204 ns )               ; Counter_Out[10]               ; Counter_Out[11]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 25.51 MHz ( period = 39.204 ns )               ; Counter_Out[12]               ; Counter_Out[13]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 25.53 MHz ( period = 39.169 ns )               ; Counter_Out[2]                ; Counter_Out[3]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 25.53 MHz ( period = 39.169 ns )               ; Counter_Out[4]                ; Counter_Out[5]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 25.53 MHz ( period = 39.169 ns )               ; Counter_Out[13]               ; Counter_Out[14]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 25.53 MHz ( period = 39.169 ns )               ; Counter_Out[14]               ; Counter_Out[15]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 25.53 MHz ( period = 39.165 ns )               ; Counter_Out[11]               ; Counter_Out[12]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; 25.53 MHz ( period = 39.164 ns )               ; Counter_Out[9]                ; Counter_Out[10]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; 25.54 MHz ( period = 39.158 ns )               ; Counter_Out[0]                ; Counter_Out[1]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; 25.65 MHz ( period = 38.992 ns )               ; Counter_Out[1]                ; Counter_Out[1]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.028 ns                ;
; N/A   ; 25.76 MHz ( period = 38.827 ns )               ; Counter_Out[5]                ; Counter_Out[5]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.863 ns                ;
; N/A   ; 25.76 MHz ( period = 38.819 ns )               ; Counter_Out[6]                ; Counter_Out[6]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 25.76 MHz ( period = 38.818 ns )               ; Counter_Out[3]                ; Counter_Out[3]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; 25.76 MHz ( period = 38.818 ns )               ; Counter_Out[8]                ; Counter_Out[8]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; 25.76 MHz ( period = 38.818 ns )               ; Counter_Out[10]               ; Counter_Out[10]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; 25.76 MHz ( period = 38.818 ns )               ; Counter_Out[12]               ; Counter_Out[12]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; 25.78 MHz ( period = 38.786 ns )               ; Counter_Out[2]                ; Counter_Out[2]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; 25.78 MHz ( period = 38.786 ns )               ; Counter_Out[4]                ; Counter_Out[4]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; 25.78 MHz ( period = 38.786 ns )               ; Counter_Out[14]               ; Counter_Out[14]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; 25.79 MHz ( period = 38.782 ns )               ; Counter_Out[7]                ; Counter_Out[7]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; 25.79 MHz ( period = 38.782 ns )               ; Counter_Out[13]               ; Counter_Out[13]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; 25.79 MHz ( period = 38.778 ns )               ; Counter_Out[11]               ; Counter_Out[11]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; 25.79 MHz ( period = 38.777 ns )               ; Counter_Out[9]                ; Counter_Out[9]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; 25.79 MHz ( period = 38.775 ns )               ; Counter_Out[0]                ; Counter_Out[0]                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; 25.97 MHz ( period = 38.511 ns )               ; Counter_Out[15]               ; Counter_Out[15]               ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.547 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D2|Qn  ; clock_div:U1|dflipflop:D2|Q   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D28|Qn ; clock_div:U1|dflipflop:D28|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D17|Qn ; clock_div:U1|dflipflop:D17|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.543 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D1|Qn  ; clock_div:U1|dflipflop:D1|Q   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.541 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D12|Qn ; clock_div:U1|dflipflop:D12|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D16|Qn ; clock_div:U1|dflipflop:D16|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D13|Qn ; clock_div:U1|dflipflop:D13|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.538 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D15|Qn ; clock_div:U1|dflipflop:D15|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.537 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D27|Qn ; clock_div:U1|dflipflop:D27|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.537 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D23|Qn ; clock_div:U1|dflipflop:D23|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.537 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D11|Qn ; clock_div:U1|dflipflop:D11|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D30|Qn ; clock_div:U1|dflipflop:D30|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.536 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D10|Qn ; clock_div:U1|dflipflop:D10|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.535 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D31|Qn ; clock_div:U1|dflipflop:D31|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D26|Qn ; clock_div:U1|dflipflop:D26|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D18|Qn ; clock_div:U1|dflipflop:D18|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D19|Qn ; clock_div:U1|dflipflop:D19|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D9|Qn  ; clock_div:U1|dflipflop:D9|Q   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D4|Qn  ; clock_div:U1|dflipflop:D4|Q   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.534 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D3|Qn  ; clock_div:U1|dflipflop:D3|Q   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D8|Qn  ; clock_div:U1|dflipflop:D8|Q   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D5|Qn  ; clock_div:U1|dflipflop:D5|Q   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D29|Qn ; clock_div:U1|dflipflop:D29|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D21|Qn ; clock_div:U1|dflipflop:D21|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D20|Qn ; clock_div:U1|dflipflop:D20|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.533 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D14|Qn ; clock_div:U1|dflipflop:D14|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D6|Qn  ; clock_div:U1|dflipflop:D6|Q   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D7|Qn  ; clock_div:U1|dflipflop:D7|Q   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D25|Qn ; clock_div:U1|dflipflop:D25|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.532 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D22|Qn ; clock_div:U1|dflipflop:D22|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.530 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D24|Qn ; clock_div:U1|dflipflop:D24|Q  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.530 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D11|Qn ; clock_div:U1|dflipflop:D11|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D10|Qn ; clock_div:U1|dflipflop:D10|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D14|Qn ; clock_div:U1|dflipflop:D14|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D15|Qn ; clock_div:U1|dflipflop:D15|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D3|Qn  ; clock_div:U1|dflipflop:D3|Qn  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D2|Qn  ; clock_div:U1|dflipflop:D2|Qn  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D6|Qn  ; clock_div:U1|dflipflop:D6|Qn  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D7|Qn  ; clock_div:U1|dflipflop:D7|Qn  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D30|Qn ; clock_div:U1|dflipflop:D30|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D31|Qn ; clock_div:U1|dflipflop:D31|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D27|Qn ; clock_div:U1|dflipflop:D27|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D26|Qn ; clock_div:U1|dflipflop:D26|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D18|Qn ; clock_div:U1|dflipflop:D18|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D19|Qn ; clock_div:U1|dflipflop:D19|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D23|Qn ; clock_div:U1|dflipflop:D23|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D22|Qn ; clock_div:U1|dflipflop:D22|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D9|Qn  ; clock_div:U1|dflipflop:D9|Qn  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D8|Qn  ; clock_div:U1|dflipflop:D8|Qn  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D12|Qn ; clock_div:U1|dflipflop:D12|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D13|Qn ; clock_div:U1|dflipflop:D13|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D1|Qn  ; clock_div:U1|dflipflop:D1|Qn  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D5|Qn  ; clock_div:U1|dflipflop:D5|Qn  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D4|Qn  ; clock_div:U1|dflipflop:D4|Qn  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D28|Qn ; clock_div:U1|dflipflop:D28|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D29|Qn ; clock_div:U1|dflipflop:D29|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D24|Qn ; clock_div:U1|dflipflop:D24|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D25|Qn ; clock_div:U1|dflipflop:D25|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D17|Qn ; clock_div:U1|dflipflop:D17|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D16|Qn ; clock_div:U1|dflipflop:D16|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D21|Qn ; clock_div:U1|dflipflop:D21|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; clock_div:U1|dflipflop:D20|Qn ; clock_div:U1|dflipflop:D20|Qn ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------------------------------+-------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[1]'                                                                                                                                                                     ;
+-------+----------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 193.95 MHz ( period = 5.156 ns ) ; Counter_Out[1]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.425 ns                ;
; N/A   ; 196.66 MHz ( period = 5.085 ns ) ; Counter_Out[1]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.354 ns                ;
; N/A   ; 199.44 MHz ( period = 5.014 ns ) ; Counter_Out[1]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; 199.72 MHz ( period = 5.007 ns ) ; Counter_Out[0]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; 202.31 MHz ( period = 4.943 ns ) ; Counter_Out[1]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.212 ns                ;
; N/A   ; 202.59 MHz ( period = 4.936 ns ) ; Counter_Out[0]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.205 ns                ;
; N/A   ; 205.09 MHz ( period = 4.876 ns ) ; Counter_Out[2]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.145 ns                ;
; N/A   ; 205.25 MHz ( period = 4.872 ns ) ; Counter_Out[1]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.141 ns                ;
; N/A   ; 205.55 MHz ( period = 4.865 ns ) ; Counter_Out[0]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; 206.61 MHz ( period = 4.840 ns ) ; Counter_Out[3]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; 208.12 MHz ( period = 4.805 ns ) ; Counter_Out[2]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.074 ns                ;
; N/A   ; 208.29 MHz ( period = 4.801 ns ) ; Counter_Out[1]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.070 ns                ;
; N/A   ; 208.59 MHz ( period = 4.794 ns ) ; Counter_Out[0]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.063 ns                ;
; N/A   ; 209.69 MHz ( period = 4.769 ns ) ; Counter_Out[3]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; 211.24 MHz ( period = 4.734 ns ) ; Counter_Out[2]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 211.24 MHz ( period = 4.734 ns ) ; Counter_Out[4]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 211.42 MHz ( period = 4.730 ns ) ; Counter_Out[1]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.999 ns                ;
; N/A   ; 211.73 MHz ( period = 4.723 ns ) ; Counter_Out[0]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.992 ns                ;
; N/A   ; 212.45 MHz ( period = 4.707 ns ) ; Counter_Out[5]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; 212.86 MHz ( period = 4.698 ns ) ; Counter_Out[3]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.967 ns                ;
; N/A   ; 214.45 MHz ( period = 4.663 ns ) ; Counter_Out[2]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; 214.45 MHz ( period = 4.663 ns ) ; Counter_Out[4]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; 214.64 MHz ( period = 4.659 ns ) ; Counter_Out[1]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.928 ns                ;
; N/A   ; 214.96 MHz ( period = 4.652 ns ) ; Counter_Out[0]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; 215.70 MHz ( period = 4.636 ns ) ; Counter_Out[5]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; 216.08 MHz ( period = 4.628 ns ) ; Counter_Out[6]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.897 ns                ;
; N/A   ; 216.12 MHz ( period = 4.627 ns ) ; Counter_Out[3]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; 217.77 MHz ( period = 4.592 ns ) ; Counter_Out[2]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; 217.77 MHz ( period = 4.592 ns ) ; Counter_Out[4]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; 218.29 MHz ( period = 4.581 ns ) ; Counter_Out[0]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.850 ns                ;
; N/A   ; 219.06 MHz ( period = 4.565 ns ) ; Counter_Out[5]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.834 ns                ;
; N/A   ; 219.44 MHz ( period = 4.557 ns ) ; Counter_Out[6]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.826 ns                ;
; N/A   ; 219.49 MHz ( period = 4.556 ns ) ; Counter_Out[3]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; 220.99 MHz ( period = 4.525 ns ) ; Counter_Out[7]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; 221.19 MHz ( period = 4.521 ns ) ; Counter_Out[2]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 221.19 MHz ( period = 4.521 ns ) ; Counter_Out[4]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 221.73 MHz ( period = 4.510 ns ) ; Counter_Out[0]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.779 ns                ;
; N/A   ; 222.22 MHz ( period = 4.500 ns ) ; Counter_Out[1]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.769 ns                ;
; N/A   ; 222.52 MHz ( period = 4.494 ns ) ; Counter_Out[5]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.763 ns                ;
; N/A   ; 222.92 MHz ( period = 4.486 ns ) ; Counter_Out[6]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; 222.97 MHz ( period = 4.485 ns ) ; Counter_Out[3]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; 224.52 MHz ( period = 4.454 ns ) ; Counter_Out[7]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.723 ns                ;
; N/A   ; 224.72 MHz ( period = 4.450 ns ) ; Counter_Out[2]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; 224.72 MHz ( period = 4.450 ns ) ; Counter_Out[4]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; 225.78 MHz ( period = 4.429 ns ) ; Counter_Out[1]  ; Counter_Out[6]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.698 ns                ;
; N/A   ; 226.09 MHz ( period = 4.423 ns ) ; Counter_Out[5]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.692 ns                ;
; N/A   ; 226.50 MHz ( period = 4.415 ns ) ; Counter_Out[6]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; 226.55 MHz ( period = 4.414 ns ) ; Counter_Out[3]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.683 ns                ;
; N/A   ; 227.43 MHz ( period = 4.397 ns ) ; Counter_Out[8]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; 228.15 MHz ( period = 4.383 ns ) ; Counter_Out[7]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 228.36 MHz ( period = 4.379 ns ) ; Counter_Out[2]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; 228.36 MHz ( period = 4.379 ns ) ; Counter_Out[4]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; 229.46 MHz ( period = 4.358 ns ) ; Counter_Out[1]  ; Counter_Out[5]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.627 ns                ;
; N/A   ; 229.78 MHz ( period = 4.352 ns ) ; Counter_Out[5]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.621 ns                ;
; N/A   ; 229.83 MHz ( period = 4.351 ns ) ; Counter_Out[0]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.620 ns                ;
; N/A   ; 230.20 MHz ( period = 4.344 ns ) ; Counter_Out[6]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; 230.26 MHz ( period = 4.343 ns ) ; Counter_Out[3]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.612 ns                ;
; N/A   ; 231.16 MHz ( period = 4.326 ns ) ; Counter_Out[8]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; 231.91 MHz ( period = 4.312 ns ) ; Counter_Out[7]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.581 ns                ;
; N/A   ; 232.13 MHz ( period = 4.308 ns ) ; Counter_Out[4]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; 233.26 MHz ( period = 4.287 ns ) ; Counter_Out[1]  ; Counter_Out[4]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; 233.32 MHz ( period = 4.286 ns ) ; Counter_Out[9]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; 233.59 MHz ( period = 4.281 ns ) ; Counter_Out[5]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.550 ns                ;
; N/A   ; 233.64 MHz ( period = 4.280 ns ) ; Counter_Out[0]  ; Counter_Out[6]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; 234.03 MHz ( period = 4.273 ns ) ; Counter_Out[6]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; 235.02 MHz ( period = 4.255 ns ) ; Counter_Out[8]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; 235.02 MHz ( period = 4.255 ns ) ; Counter_Out[10] ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; 235.79 MHz ( period = 4.241 ns ) ; Counter_Out[7]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; 236.02 MHz ( period = 4.237 ns ) ; Counter_Out[4]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; 236.97 MHz ( period = 4.220 ns ) ; Counter_Out[2]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; 237.19 MHz ( period = 4.216 ns ) ; Counter_Out[1]  ; Counter_Out[3]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 237.25 MHz ( period = 4.215 ns ) ; Counter_Out[9]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; 237.53 MHz ( period = 4.210 ns ) ; Counter_Out[5]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.479 ns                ;
; N/A   ; 237.59 MHz ( period = 4.209 ns ) ; Counter_Out[0]  ; Counter_Out[5]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.478 ns                ;
; N/A   ; 237.98 MHz ( period = 4.202 ns ) ; Counter_Out[6]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; 239.01 MHz ( period = 4.184 ns ) ; Counter_Out[3]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; 239.01 MHz ( period = 4.184 ns ) ; Counter_Out[8]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; 239.01 MHz ( period = 4.184 ns ) ; Counter_Out[10] ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; 239.81 MHz ( period = 4.170 ns ) ; Counter_Out[7]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; 241.02 MHz ( period = 4.149 ns ) ; Counter_Out[2]  ; Counter_Out[6]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; 241.25 MHz ( period = 4.145 ns ) ; Counter_Out[1]  ; Counter_Out[2]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; 241.25 MHz ( period = 4.145 ns ) ; Counter_Out[11] ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; 241.31 MHz ( period = 4.144 ns ) ; Counter_Out[9]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; 241.66 MHz ( period = 4.138 ns ) ; Counter_Out[0]  ; Counter_Out[4]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.407 ns                ;
; N/A   ; 242.07 MHz ( period = 4.131 ns ) ; Counter_Out[6]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; 243.13 MHz ( period = 4.113 ns ) ; Counter_Out[3]  ; Counter_Out[6]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 243.13 MHz ( period = 4.113 ns ) ; Counter_Out[8]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 243.13 MHz ( period = 4.113 ns ) ; Counter_Out[10] ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 243.13 MHz ( period = 4.113 ns ) ; Counter_Out[12] ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 243.96 MHz ( period = 4.099 ns ) ; Counter_Out[7]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; 245.22 MHz ( period = 4.078 ns ) ; Counter_Out[2]  ; Counter_Out[5]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; 245.22 MHz ( period = 4.078 ns ) ; Counter_Out[4]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; 245.46 MHz ( period = 4.074 ns ) ; Counter_Out[11] ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; 245.52 MHz ( period = 4.073 ns ) ; Counter_Out[9]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; 245.88 MHz ( period = 4.067 ns ) ; Counter_Out[0]  ; Counter_Out[3]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.336 ns                ;
; N/A   ; 246.85 MHz ( period = 4.051 ns ) ; Counter_Out[5]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.320 ns                ;
; N/A   ; 247.40 MHz ( period = 4.042 ns ) ; Counter_Out[3]  ; Counter_Out[5]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 247.40 MHz ( period = 4.042 ns ) ; Counter_Out[8]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 247.40 MHz ( period = 4.042 ns ) ; Counter_Out[10] ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 247.40 MHz ( period = 4.042 ns ) ; Counter_Out[12] ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 248.26 MHz ( period = 4.028 ns ) ; Counter_Out[7]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.297 ns                ;
; N/A   ; 249.56 MHz ( period = 4.007 ns ) ; Counter_Out[2]  ; Counter_Out[4]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; 249.56 MHz ( period = 4.007 ns ) ; Counter_Out[4]  ; Counter_Out[6]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; 249.56 MHz ( period = 4.007 ns ) ; Counter_Out[13] ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; 249.81 MHz ( period = 4.003 ns ) ; Counter_Out[11] ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; 249.88 MHz ( period = 4.002 ns ) ; Counter_Out[9]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; 250.25 MHz ( period = 3.996 ns ) ; Counter_Out[0]  ; Counter_Out[2]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; 251.26 MHz ( period = 3.980 ns ) ; Counter_Out[5]  ; Counter_Out[6]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; 251.76 MHz ( period = 3.972 ns ) ; Counter_Out[6]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; 251.83 MHz ( period = 3.971 ns ) ; Counter_Out[3]  ; Counter_Out[4]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 251.83 MHz ( period = 3.971 ns ) ; Counter_Out[8]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 251.83 MHz ( period = 3.971 ns ) ; Counter_Out[10] ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 251.83 MHz ( period = 3.971 ns ) ; Counter_Out[12] ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 254.07 MHz ( period = 3.936 ns ) ; Counter_Out[2]  ; Counter_Out[3]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 254.07 MHz ( period = 3.936 ns ) ; Counter_Out[4]  ; Counter_Out[5]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 254.07 MHz ( period = 3.936 ns ) ; Counter_Out[13] ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 254.07 MHz ( period = 3.936 ns ) ; Counter_Out[14] ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 254.32 MHz ( period = 3.932 ns ) ; Counter_Out[11] ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; 254.39 MHz ( period = 3.931 ns ) ; Counter_Out[9]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; 254.78 MHz ( period = 3.925 ns ) ; Counter_Out[0]  ; Counter_Out[1]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; 266.03 MHz ( period = 3.759 ns ) ; Counter_Out[1]  ; Counter_Out[1]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.028 ns                ;
; N/A   ; 278.24 MHz ( period = 3.594 ns ) ; Counter_Out[5]  ; Counter_Out[5]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 0.863 ns                ;
; N/A   ; 278.86 MHz ( period = 3.586 ns ) ; Counter_Out[6]  ; Counter_Out[6]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 278.94 MHz ( period = 3.585 ns ) ; Counter_Out[3]  ; Counter_Out[3]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; 278.94 MHz ( period = 3.585 ns ) ; Counter_Out[8]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; 278.94 MHz ( period = 3.585 ns ) ; Counter_Out[10] ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; 278.94 MHz ( period = 3.585 ns ) ; Counter_Out[12] ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; 281.45 MHz ( period = 3.553 ns ) ; Counter_Out[2]  ; Counter_Out[2]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; 281.45 MHz ( period = 3.553 ns ) ; Counter_Out[4]  ; Counter_Out[4]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; 281.45 MHz ( period = 3.553 ns ) ; Counter_Out[14] ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; 281.77 MHz ( period = 3.549 ns ) ; Counter_Out[7]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; 281.77 MHz ( period = 3.549 ns ) ; Counter_Out[13] ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; 282.09 MHz ( period = 3.545 ns ) ; Counter_Out[11] ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; 282.17 MHz ( period = 3.544 ns ) ; Counter_Out[9]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; 282.33 MHz ( period = 3.542 ns ) ; Counter_Out[0]  ; Counter_Out[0]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; 305.06 MHz ( period = 3.278 ns ) ; Counter_Out[15] ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 0.547 ns                ;
+-------+----------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[0]'                                                                                                                                                                     ;
+-------+----------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 207.73 MHz ( period = 4.814 ns ) ; Counter_Out[1]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.425 ns                ;
; N/A   ; 210.84 MHz ( period = 4.743 ns ) ; Counter_Out[1]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.354 ns                ;
; N/A   ; 214.04 MHz ( period = 4.672 ns ) ; Counter_Out[1]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; 214.36 MHz ( period = 4.665 ns ) ; Counter_Out[0]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; 217.34 MHz ( period = 4.601 ns ) ; Counter_Out[1]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.212 ns                ;
; N/A   ; 217.68 MHz ( period = 4.594 ns ) ; Counter_Out[0]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.205 ns                ;
; N/A   ; 220.56 MHz ( period = 4.534 ns ) ; Counter_Out[2]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.145 ns                ;
; N/A   ; 220.75 MHz ( period = 4.530 ns ) ; Counter_Out[1]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.141 ns                ;
; N/A   ; 221.09 MHz ( period = 4.523 ns ) ; Counter_Out[0]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; 222.32 MHz ( period = 4.498 ns ) ; Counter_Out[3]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; 224.06 MHz ( period = 4.463 ns ) ; Counter_Out[2]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.074 ns                ;
; N/A   ; 224.27 MHz ( period = 4.459 ns ) ; Counter_Out[1]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.070 ns                ;
; N/A   ; 224.62 MHz ( period = 4.452 ns ) ; Counter_Out[0]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.063 ns                ;
; N/A   ; 225.89 MHz ( period = 4.427 ns ) ; Counter_Out[3]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; 227.69 MHz ( period = 4.392 ns ) ; Counter_Out[2]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 227.69 MHz ( period = 4.392 ns ) ; Counter_Out[4]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 227.89 MHz ( period = 4.388 ns ) ; Counter_Out[1]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.999 ns                ;
; N/A   ; 228.26 MHz ( period = 4.381 ns ) ; Counter_Out[0]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.992 ns                ;
; N/A   ; 229.10 MHz ( period = 4.365 ns ) ; Counter_Out[5]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; 229.57 MHz ( period = 4.356 ns ) ; Counter_Out[3]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.967 ns                ;
; N/A   ; 231.43 MHz ( period = 4.321 ns ) ; Counter_Out[2]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; 231.43 MHz ( period = 4.321 ns ) ; Counter_Out[4]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; 231.64 MHz ( period = 4.317 ns ) ; Counter_Out[1]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.928 ns                ;
; N/A   ; 232.02 MHz ( period = 4.310 ns ) ; Counter_Out[0]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; 232.88 MHz ( period = 4.294 ns ) ; Counter_Out[5]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; 233.32 MHz ( period = 4.286 ns ) ; Counter_Out[6]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.897 ns                ;
; N/A   ; 233.37 MHz ( period = 4.285 ns ) ; Counter_Out[3]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; 235.29 MHz ( period = 4.250 ns ) ; Counter_Out[2]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; 235.29 MHz ( period = 4.250 ns ) ; Counter_Out[4]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; 235.90 MHz ( period = 4.239 ns ) ; Counter_Out[0]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.850 ns                ;
; N/A   ; 236.80 MHz ( period = 4.223 ns ) ; Counter_Out[5]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.834 ns                ;
; N/A   ; 237.25 MHz ( period = 4.215 ns ) ; Counter_Out[6]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.826 ns                ;
; N/A   ; 237.30 MHz ( period = 4.214 ns ) ; Counter_Out[3]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; 239.06 MHz ( period = 4.183 ns ) ; Counter_Out[7]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; 239.29 MHz ( period = 4.179 ns ) ; Counter_Out[2]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 239.29 MHz ( period = 4.179 ns ) ; Counter_Out[4]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 239.92 MHz ( period = 4.168 ns ) ; Counter_Out[0]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.779 ns                ;
; N/A   ; 240.50 MHz ( period = 4.158 ns ) ; Counter_Out[1]  ; Counter_Out[7]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.769 ns                ;
; N/A   ; 240.85 MHz ( period = 4.152 ns ) ; Counter_Out[5]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.763 ns                ;
; N/A   ; 241.31 MHz ( period = 4.144 ns ) ; Counter_Out[6]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; 241.37 MHz ( period = 4.143 ns ) ; Counter_Out[3]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; 243.19 MHz ( period = 4.112 ns ) ; Counter_Out[7]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.723 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns ) ; Counter_Out[2]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; 243.43 MHz ( period = 4.108 ns ) ; Counter_Out[4]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; 244.68 MHz ( period = 4.087 ns ) ; Counter_Out[1]  ; Counter_Out[6]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.698 ns                ;
; N/A   ; 245.04 MHz ( period = 4.081 ns ) ; Counter_Out[5]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.692 ns                ;
; N/A   ; 245.52 MHz ( period = 4.073 ns ) ; Counter_Out[6]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; 245.58 MHz ( period = 4.072 ns ) ; Counter_Out[3]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.683 ns                ;
; N/A   ; 246.61 MHz ( period = 4.055 ns ) ; Counter_Out[8]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; 247.46 MHz ( period = 4.041 ns ) ; Counter_Out[7]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 247.71 MHz ( period = 4.037 ns ) ; Counter_Out[2]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; 247.71 MHz ( period = 4.037 ns ) ; Counter_Out[4]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; 249.00 MHz ( period = 4.016 ns ) ; Counter_Out[1]  ; Counter_Out[5]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.627 ns                ;
; N/A   ; 249.38 MHz ( period = 4.010 ns ) ; Counter_Out[5]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.621 ns                ;
; N/A   ; 249.44 MHz ( period = 4.009 ns ) ; Counter_Out[0]  ; Counter_Out[7]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.620 ns                ;
; N/A   ; 249.88 MHz ( period = 4.002 ns ) ; Counter_Out[6]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; 249.94 MHz ( period = 4.001 ns ) ; Counter_Out[3]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.612 ns                ;
; N/A   ; 251.00 MHz ( period = 3.984 ns ) ; Counter_Out[8]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; 251.89 MHz ( period = 3.970 ns ) ; Counter_Out[7]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.581 ns                ;
; N/A   ; 252.14 MHz ( period = 3.966 ns ) ; Counter_Out[4]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; 253.49 MHz ( period = 3.945 ns ) ; Counter_Out[1]  ; Counter_Out[4]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; 253.55 MHz ( period = 3.944 ns ) ; Counter_Out[9]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; 253.87 MHz ( period = 3.939 ns ) ; Counter_Out[5]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.550 ns                ;
; N/A   ; 253.94 MHz ( period = 3.938 ns ) ; Counter_Out[0]  ; Counter_Out[6]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; 254.39 MHz ( period = 3.931 ns ) ; Counter_Out[6]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; 255.56 MHz ( period = 3.913 ns ) ; Counter_Out[8]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; 255.56 MHz ( period = 3.913 ns ) ; Counter_Out[10] ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; 256.48 MHz ( period = 3.899 ns ) ; Counter_Out[7]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; 256.74 MHz ( period = 3.895 ns ) ; Counter_Out[4]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; 257.86 MHz ( period = 3.878 ns ) ; Counter_Out[2]  ; Counter_Out[7]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; 258.13 MHz ( period = 3.874 ns ) ; Counter_Out[1]  ; Counter_Out[3]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 258.20 MHz ( period = 3.873 ns ) ; Counter_Out[9]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; 258.53 MHz ( period = 3.868 ns ) ; Counter_Out[5]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.479 ns                ;
; N/A   ; 258.60 MHz ( period = 3.867 ns ) ; Counter_Out[0]  ; Counter_Out[5]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.478 ns                ;
; N/A   ; 259.07 MHz ( period = 3.860 ns ) ; Counter_Out[6]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; 260.28 MHz ( period = 3.842 ns ) ; Counter_Out[3]  ; Counter_Out[7]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; 260.28 MHz ( period = 3.842 ns ) ; Counter_Out[8]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; 260.28 MHz ( period = 3.842 ns ) ; Counter_Out[10] ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; 261.23 MHz ( period = 3.828 ns ) ; Counter_Out[7]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; 262.67 MHz ( period = 3.807 ns ) ; Counter_Out[2]  ; Counter_Out[6]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; 262.95 MHz ( period = 3.803 ns ) ; Counter_Out[1]  ; Counter_Out[2]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; 262.95 MHz ( period = 3.803 ns ) ; Counter_Out[11] ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; 263.02 MHz ( period = 3.802 ns ) ; Counter_Out[9]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; 263.44 MHz ( period = 3.796 ns ) ; Counter_Out[0]  ; Counter_Out[4]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.407 ns                ;
; N/A   ; 263.92 MHz ( period = 3.789 ns ) ; Counter_Out[6]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; 265.18 MHz ( period = 3.771 ns ) ; Counter_Out[3]  ; Counter_Out[6]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 265.18 MHz ( period = 3.771 ns ) ; Counter_Out[8]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 265.18 MHz ( period = 3.771 ns ) ; Counter_Out[10] ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 265.18 MHz ( period = 3.771 ns ) ; Counter_Out[12] ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 266.17 MHz ( period = 3.757 ns ) ; Counter_Out[7]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; 267.67 MHz ( period = 3.736 ns ) ; Counter_Out[2]  ; Counter_Out[5]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; 267.67 MHz ( period = 3.736 ns ) ; Counter_Out[4]  ; Counter_Out[7]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; 267.95 MHz ( period = 3.732 ns ) ; Counter_Out[11] ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; 268.02 MHz ( period = 3.731 ns ) ; Counter_Out[9]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; 268.46 MHz ( period = 3.725 ns ) ; Counter_Out[0]  ; Counter_Out[3]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.336 ns                ;
; N/A   ; 269.61 MHz ( period = 3.709 ns ) ; Counter_Out[5]  ; Counter_Out[7]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.320 ns                ;
; N/A   ; 270.27 MHz ( period = 3.700 ns ) ; Counter_Out[3]  ; Counter_Out[5]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 270.27 MHz ( period = 3.700 ns ) ; Counter_Out[8]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 270.27 MHz ( period = 3.700 ns ) ; Counter_Out[10] ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 270.27 MHz ( period = 3.700 ns ) ; Counter_Out[12] ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 271.30 MHz ( period = 3.686 ns ) ; Counter_Out[7]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.297 ns                ;
; N/A   ; 272.85 MHz ( period = 3.665 ns ) ; Counter_Out[2]  ; Counter_Out[4]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; 272.85 MHz ( period = 3.665 ns ) ; Counter_Out[4]  ; Counter_Out[6]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; 272.85 MHz ( period = 3.665 ns ) ; Counter_Out[13] ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; 273.15 MHz ( period = 3.661 ns ) ; Counter_Out[11] ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; 273.22 MHz ( period = 3.660 ns ) ; Counter_Out[9]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; 273.67 MHz ( period = 3.654 ns ) ; Counter_Out[0]  ; Counter_Out[2]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; 274.88 MHz ( period = 3.638 ns ) ; Counter_Out[5]  ; Counter_Out[6]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; 275.48 MHz ( period = 3.630 ns ) ; Counter_Out[6]  ; Counter_Out[7]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; 275.56 MHz ( period = 3.629 ns ) ; Counter_Out[3]  ; Counter_Out[4]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 275.56 MHz ( period = 3.629 ns ) ; Counter_Out[8]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 275.56 MHz ( period = 3.629 ns ) ; Counter_Out[10] ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 275.56 MHz ( period = 3.629 ns ) ; Counter_Out[12] ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 278.24 MHz ( period = 3.594 ns ) ; Counter_Out[2]  ; Counter_Out[3]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 278.24 MHz ( period = 3.594 ns ) ; Counter_Out[4]  ; Counter_Out[5]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 278.24 MHz ( period = 3.594 ns ) ; Counter_Out[13] ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 278.24 MHz ( period = 3.594 ns ) ; Counter_Out[14] ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 278.55 MHz ( period = 3.590 ns ) ; Counter_Out[11] ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; 278.63 MHz ( period = 3.589 ns ) ; Counter_Out[9]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; 279.10 MHz ( period = 3.583 ns ) ; Counter_Out[0]  ; Counter_Out[1]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; 292.65 MHz ( period = 3.417 ns ) ; Counter_Out[1]  ; Counter_Out[1]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.028 ns                ;
; N/A   ; 307.50 MHz ( period = 3.252 ns ) ; Counter_Out[5]  ; Counter_Out[5]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 0.863 ns                ;
; N/A   ; 308.26 MHz ( period = 3.244 ns ) ; Counter_Out[6]  ; Counter_Out[6]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; 308.36 MHz ( period = 3.243 ns ) ; Counter_Out[3]  ; Counter_Out[3]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; 308.36 MHz ( period = 3.243 ns ) ; Counter_Out[8]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; 308.36 MHz ( period = 3.243 ns ) ; Counter_Out[10] ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; 308.36 MHz ( period = 3.243 ns ) ; Counter_Out[12] ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; 311.43 MHz ( period = 3.211 ns ) ; Counter_Out[2]  ; Counter_Out[2]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; 311.43 MHz ( period = 3.211 ns ) ; Counter_Out[4]  ; Counter_Out[4]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; 311.43 MHz ( period = 3.211 ns ) ; Counter_Out[14] ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; 311.82 MHz ( period = 3.207 ns ) ; Counter_Out[7]  ; Counter_Out[7]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; 311.82 MHz ( period = 3.207 ns ) ; Counter_Out[13] ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; 312.21 MHz ( period = 3.203 ns ) ; Counter_Out[11] ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns ) ; Counter_Out[9]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; 312.50 MHz ( period = 3.200 ns ) ; Counter_Out[0]  ; Counter_Out[0]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; 340.60 MHz ( period = 2.936 ns ) ; Counter_Out[15] ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 0.547 ns                ;
+-------+----------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[2]'                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 254.52 MHz ( period = 3.929 ns )               ; Counter_Out[1]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.425 ns                ;
; N/A   ; 259.20 MHz ( period = 3.858 ns )               ; Counter_Out[1]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.354 ns                ;
; N/A   ; 264.06 MHz ( period = 3.787 ns )               ; Counter_Out[1]  ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.283 ns                ;
; N/A   ; 264.55 MHz ( period = 3.780 ns )               ; Counter_Out[0]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; 269.11 MHz ( period = 3.716 ns )               ; Counter_Out[1]  ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.212 ns                ;
; N/A   ; 269.61 MHz ( period = 3.709 ns )               ; Counter_Out[0]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.205 ns                ;
; N/A   ; 274.05 MHz ( period = 3.649 ns )               ; Counter_Out[2]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.145 ns                ;
; N/A   ; 274.35 MHz ( period = 3.645 ns )               ; Counter_Out[1]  ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.141 ns                ;
; N/A   ; 274.88 MHz ( period = 3.638 ns )               ; Counter_Out[0]  ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; 276.78 MHz ( period = 3.613 ns )               ; Counter_Out[3]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.109 ns                ;
; N/A   ; 279.49 MHz ( period = 3.578 ns )               ; Counter_Out[2]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.074 ns                ;
; N/A   ; 279.80 MHz ( period = 3.574 ns )               ; Counter_Out[1]  ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.070 ns                ;
; N/A   ; 280.35 MHz ( period = 3.567 ns )               ; Counter_Out[0]  ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.063 ns                ;
; N/A   ; 282.33 MHz ( period = 3.542 ns )               ; Counter_Out[3]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.038 ns                ;
; N/A   ; 285.14 MHz ( period = 3.507 ns )               ; Counter_Out[2]  ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 285.14 MHz ( period = 3.507 ns )               ; Counter_Out[4]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.003 ns                ;
; N/A   ; 285.47 MHz ( period = 3.503 ns )               ; Counter_Out[1]  ; Counter_Out[9]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.999 ns                ;
; N/A   ; 286.04 MHz ( period = 3.496 ns )               ; Counter_Out[0]  ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.992 ns                ;
; N/A   ; 287.36 MHz ( period = 3.480 ns )               ; Counter_Out[5]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.976 ns                ;
; N/A   ; 288.10 MHz ( period = 3.471 ns )               ; Counter_Out[3]  ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.967 ns                ;
; N/A   ; 291.04 MHz ( period = 3.436 ns )               ; Counter_Out[2]  ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; 291.04 MHz ( period = 3.436 ns )               ; Counter_Out[4]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; 291.38 MHz ( period = 3.432 ns )               ; Counter_Out[1]  ; Counter_Out[8]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.928 ns                ;
; N/A   ; 291.97 MHz ( period = 3.425 ns )               ; Counter_Out[0]  ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; 293.34 MHz ( period = 3.409 ns )               ; Counter_Out[5]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.905 ns                ;
; N/A   ; 294.03 MHz ( period = 3.401 ns )               ; Counter_Out[6]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.897 ns                ;
; N/A   ; 294.12 MHz ( period = 3.400 ns )               ; Counter_Out[3]  ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; 297.18 MHz ( period = 3.365 ns )               ; Counter_Out[2]  ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; 297.18 MHz ( period = 3.365 ns )               ; Counter_Out[4]  ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.861 ns                ;
; N/A   ; 298.15 MHz ( period = 3.354 ns )               ; Counter_Out[0]  ; Counter_Out[9]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.850 ns                ;
; N/A   ; 299.58 MHz ( period = 3.338 ns )               ; Counter_Out[5]  ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.834 ns                ;
; N/A   ; 300.30 MHz ( period = 3.330 ns )               ; Counter_Out[6]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.826 ns                ;
; N/A   ; 300.39 MHz ( period = 3.329 ns )               ; Counter_Out[3]  ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.825 ns                ;
; N/A   ; 303.21 MHz ( period = 3.298 ns )               ; Counter_Out[7]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.794 ns                ;
; N/A   ; 303.58 MHz ( period = 3.294 ns )               ; Counter_Out[2]  ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 303.58 MHz ( period = 3.294 ns )               ; Counter_Out[4]  ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; 304.60 MHz ( period = 3.283 ns )               ; Counter_Out[0]  ; Counter_Out[8]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.779 ns                ;
; N/A   ; 305.53 MHz ( period = 3.273 ns )               ; Counter_Out[1]  ; Counter_Out[7]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.769 ns                ;
; N/A   ; 306.09 MHz ( period = 3.267 ns )               ; Counter_Out[5]  ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.763 ns                ;
; N/A   ; 306.84 MHz ( period = 3.259 ns )               ; Counter_Out[6]  ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; 306.94 MHz ( period = 3.258 ns )               ; Counter_Out[3]  ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.754 ns                ;
; N/A   ; 309.89 MHz ( period = 3.227 ns )               ; Counter_Out[7]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.723 ns                ;
; N/A   ; 310.27 MHz ( period = 3.223 ns )               ; Counter_Out[2]  ; Counter_Out[9]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; 310.27 MHz ( period = 3.223 ns )               ; Counter_Out[4]  ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; 312.30 MHz ( period = 3.202 ns )               ; Counter_Out[1]  ; Counter_Out[6]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.698 ns                ;
; N/A   ; 312.89 MHz ( period = 3.196 ns )               ; Counter_Out[5]  ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.692 ns                ;
; N/A   ; 313.68 MHz ( period = 3.188 ns )               ; Counter_Out[6]  ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.684 ns                ;
; N/A   ; 313.77 MHz ( period = 3.187 ns )               ; Counter_Out[3]  ; Counter_Out[9]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.683 ns                ;
; N/A   ; 315.46 MHz ( period = 3.170 ns )               ; Counter_Out[8]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.666 ns                ;
; N/A   ; 316.86 MHz ( period = 3.156 ns )               ; Counter_Out[7]  ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.652 ns                ;
; N/A   ; 317.26 MHz ( period = 3.152 ns )               ; Counter_Out[2]  ; Counter_Out[8]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; 317.26 MHz ( period = 3.152 ns )               ; Counter_Out[4]  ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.648 ns                ;
; N/A   ; 319.39 MHz ( period = 3.131 ns )               ; Counter_Out[1]  ; Counter_Out[5]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.627 ns                ;
; N/A   ; 320.00 MHz ( period = 3.125 ns )               ; Counter_Out[5]  ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.621 ns                ;
; N/A   ; 320.10 MHz ( period = 3.124 ns )               ; Counter_Out[0]  ; Counter_Out[7]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.620 ns                ;
; N/A   ; 320.82 MHz ( period = 3.117 ns )               ; Counter_Out[6]  ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.613 ns                ;
; N/A   ; 320.92 MHz ( period = 3.116 ns )               ; Counter_Out[3]  ; Counter_Out[8]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.612 ns                ;
; N/A   ; 322.68 MHz ( period = 3.099 ns )               ; Counter_Out[8]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.595 ns                ;
; N/A   ; 324.15 MHz ( period = 3.085 ns )               ; Counter_Out[7]  ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.581 ns                ;
; N/A   ; 324.57 MHz ( period = 3.081 ns )               ; Counter_Out[4]  ; Counter_Out[9]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; 326.80 MHz ( period = 3.060 ns )               ; Counter_Out[1]  ; Counter_Out[4]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.556 ns                ;
; N/A   ; 326.90 MHz ( period = 3.059 ns )               ; Counter_Out[9]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.555 ns                ;
; N/A   ; 327.44 MHz ( period = 3.054 ns )               ; Counter_Out[5]  ; Counter_Out[9]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.550 ns                ;
; N/A   ; 327.55 MHz ( period = 3.053 ns )               ; Counter_Out[0]  ; Counter_Out[6]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; 328.30 MHz ( period = 3.046 ns )               ; Counter_Out[6]  ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.542 ns                ;
; N/A   ; 330.25 MHz ( period = 3.028 ns )               ; Counter_Out[8]  ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; 330.25 MHz ( period = 3.028 ns )               ; Counter_Out[10] ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.524 ns                ;
; N/A   ; 331.79 MHz ( period = 3.014 ns )               ; Counter_Out[7]  ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.510 ns                ;
; N/A   ; 332.23 MHz ( period = 3.010 ns )               ; Counter_Out[4]  ; Counter_Out[8]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; 334.11 MHz ( period = 2.993 ns )               ; Counter_Out[2]  ; Counter_Out[7]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.489 ns                ;
; N/A   ; 334.56 MHz ( period = 2.989 ns )               ; Counter_Out[1]  ; Counter_Out[3]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.485 ns                ;
; N/A   ; 334.67 MHz ( period = 2.988 ns )               ; Counter_Out[9]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.484 ns                ;
; N/A   ; 335.23 MHz ( period = 2.983 ns )               ; Counter_Out[5]  ; Counter_Out[8]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.479 ns                ;
; N/A   ; 335.35 MHz ( period = 2.982 ns )               ; Counter_Out[0]  ; Counter_Out[5]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.478 ns                ;
; N/A   ; 336.13 MHz ( period = 2.975 ns )               ; Counter_Out[6]  ; Counter_Out[9]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.471 ns                ;
; N/A   ; 338.18 MHz ( period = 2.957 ns )               ; Counter_Out[3]  ; Counter_Out[7]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; 338.18 MHz ( period = 2.957 ns )               ; Counter_Out[8]  ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; 338.18 MHz ( period = 2.957 ns )               ; Counter_Out[10] ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.453 ns                ;
; N/A   ; 339.79 MHz ( period = 2.943 ns )               ; Counter_Out[7]  ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; 342.23 MHz ( period = 2.922 ns )               ; Counter_Out[2]  ; Counter_Out[6]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; 342.70 MHz ( period = 2.918 ns )               ; Counter_Out[1]  ; Counter_Out[2]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; 342.70 MHz ( period = 2.918 ns )               ; Counter_Out[11] ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.414 ns                ;
; N/A   ; 342.82 MHz ( period = 2.917 ns )               ; Counter_Out[9]  ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; 343.52 MHz ( period = 2.911 ns )               ; Counter_Out[0]  ; Counter_Out[4]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.407 ns                ;
; N/A   ; 344.35 MHz ( period = 2.904 ns )               ; Counter_Out[6]  ; Counter_Out[8]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; 346.50 MHz ( period = 2.886 ns )               ; Counter_Out[3]  ; Counter_Out[6]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 346.50 MHz ( period = 2.886 ns )               ; Counter_Out[8]  ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 346.50 MHz ( period = 2.886 ns )               ; Counter_Out[10] ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 346.50 MHz ( period = 2.886 ns )               ; Counter_Out[12] ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.382 ns                ;
; N/A   ; 348.19 MHz ( period = 2.872 ns )               ; Counter_Out[7]  ; Counter_Out[9]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.368 ns                ;
; N/A   ; 350.75 MHz ( period = 2.851 ns )               ; Counter_Out[2]  ; Counter_Out[5]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; 350.75 MHz ( period = 2.851 ns )               ; Counter_Out[4]  ; Counter_Out[7]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.347 ns                ;
; N/A   ; 351.25 MHz ( period = 2.847 ns )               ; Counter_Out[11] ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.343 ns                ;
; N/A   ; 351.37 MHz ( period = 2.846 ns )               ; Counter_Out[9]  ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.342 ns                ;
; N/A   ; 352.11 MHz ( period = 2.840 ns )               ; Counter_Out[0]  ; Counter_Out[3]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.336 ns                ;
; N/A   ; 354.11 MHz ( period = 2.824 ns )               ; Counter_Out[5]  ; Counter_Out[7]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.320 ns                ;
; N/A   ; 355.24 MHz ( period = 2.815 ns )               ; Counter_Out[3]  ; Counter_Out[5]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 355.24 MHz ( period = 2.815 ns )               ; Counter_Out[8]  ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 355.24 MHz ( period = 2.815 ns )               ; Counter_Out[10] ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 355.24 MHz ( period = 2.815 ns )               ; Counter_Out[12] ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.311 ns                ;
; N/A   ; 357.02 MHz ( period = 2.801 ns )               ; Counter_Out[7]  ; Counter_Out[8]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.297 ns                ;
; N/A   ; 359.71 MHz ( period = 2.780 ns )               ; Counter_Out[2]  ; Counter_Out[4]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; 359.71 MHz ( period = 2.780 ns )               ; Counter_Out[4]  ; Counter_Out[6]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; 359.71 MHz ( period = 2.780 ns )               ; Counter_Out[13] ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; 360.23 MHz ( period = 2.776 ns )               ; Counter_Out[11] ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.272 ns                ;
; N/A   ; 360.36 MHz ( period = 2.775 ns )               ; Counter_Out[9]  ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; 361.14 MHz ( period = 2.769 ns )               ; Counter_Out[0]  ; Counter_Out[2]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.265 ns                ;
; N/A   ; 363.24 MHz ( period = 2.753 ns )               ; Counter_Out[5]  ; Counter_Out[6]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; 364.30 MHz ( period = 2.745 ns )               ; Counter_Out[6]  ; Counter_Out[7]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.241 ns                ;
; N/A   ; 364.43 MHz ( period = 2.744 ns )               ; Counter_Out[3]  ; Counter_Out[4]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 364.43 MHz ( period = 2.744 ns )               ; Counter_Out[8]  ; Counter_Out[9]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 364.43 MHz ( period = 2.744 ns )               ; Counter_Out[10] ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 364.43 MHz ( period = 2.744 ns )               ; Counter_Out[12] ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.240 ns                ;
; N/A   ; 369.14 MHz ( period = 2.709 ns )               ; Counter_Out[2]  ; Counter_Out[3]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 369.14 MHz ( period = 2.709 ns )               ; Counter_Out[4]  ; Counter_Out[5]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 369.14 MHz ( period = 2.709 ns )               ; Counter_Out[13] ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 369.14 MHz ( period = 2.709 ns )               ; Counter_Out[14] ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; 369.69 MHz ( period = 2.705 ns )               ; Counter_Out[11] ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.201 ns                ;
; N/A   ; 369.82 MHz ( period = 2.704 ns )               ; Counter_Out[9]  ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.200 ns                ;
; N/A   ; 370.64 MHz ( period = 2.698 ns )               ; Counter_Out[0]  ; Counter_Out[1]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; 394.94 MHz ( period = 2.532 ns )               ; Counter_Out[1]  ; Counter_Out[1]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.028 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[5]  ; Counter_Out[5]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 0.863 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[6]  ; Counter_Out[6]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 0.855 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[3]  ; Counter_Out[3]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[8]  ; Counter_Out[8]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[10] ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[12] ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 0.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[2]  ; Counter_Out[2]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[4]  ; Counter_Out[4]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[14] ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[7]  ; Counter_Out[7]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[13] ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 0.818 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[11] ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 0.814 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[9]  ; Counter_Out[9]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 0.813 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[0]  ; Counter_Out[0]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 0.811 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Counter_Out[15] ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 0.547 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SW[3]'                                                                                                                                                                       ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From            ; To              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Counter_Out[15] ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[0]  ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[9]  ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[7]  ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13] ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[2]  ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[4]  ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[14] ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[3]  ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[8]  ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[10] ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12] ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[6]  ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[5]  ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.863 ns                 ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                    ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From            ; To              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Counter_Out[15] ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[0]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13] ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[2]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[4]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[14] ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[3]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12] ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[1]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[1]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[3]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13] ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[14] ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[4]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12] ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[2]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[4]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13] ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12] ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[3]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12] ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[4]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[2]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[3]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[4]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.141 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.425 ns                 ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SW[1]'                                                                                                                                                                       ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From            ; To              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Counter_Out[15] ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[0]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13] ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[2]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[4]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[14] ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[3]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12] ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[6]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[5]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[1]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[1]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[3]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[5]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13] ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[14] ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[4]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12] ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[6]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[2]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[4]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[6]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13] ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[5]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12] ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[3]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[5]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[6]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12] ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[4]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[2]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[6]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[5]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[3]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[6]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[4]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[5]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[6]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 2.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 2.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 2.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 2.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 2.141 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 2.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 2.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 2.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 2.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 2.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 2.425 ns                 ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SW[0]'                                                                                                                                                                       ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From            ; To              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Counter_Out[15] ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[0]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[7]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13] ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[2]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[4]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[14] ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[3]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12] ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[6]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[5]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[1]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[1]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[3]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[5]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13] ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[14] ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[4]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12] ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[7]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[6]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[2]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[4]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[6]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13] ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[5]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12] ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[7]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[3]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[5]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[7]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[6]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12] ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[4]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[2]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[6]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[7]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[5]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.479 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[3]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[7]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[6]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[4]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.612 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[7]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[5]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[6]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[7]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.779 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.825 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 2.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 2.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 2.109 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 2.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 2.141 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 2.145 ns                 ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SW[2]'                                                                                                                                                                       ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From            ; To              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Counter_Out[15] ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[0]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[9]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[7]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13] ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[2]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[4]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[14] ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[3]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[8]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12] ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[6]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[5]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[1]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[1]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.194 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[3]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[5]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13] ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[14] ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[4]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[9]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12] ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[7]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[6]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[2]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[4]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[6]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13] ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[8]  ; SW[2]      ; SW[2]    ; None                       ; None                       ; 1.297 ns                 ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------+
; tsu                                                                     ;
+-------+--------------+------------+--------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To              ; To Clock ;
+-------+--------------+------------+--------+-----------------+----------+
; N/A   ; None         ; 3.546 ns   ; SW[17] ; Counter_Out[15] ; SW[4]    ;
; N/A   ; None         ; 3.475 ns   ; SW[17] ; Counter_Out[14] ; SW[4]    ;
; N/A   ; None         ; 3.404 ns   ; SW[17] ; Counter_Out[13] ; SW[4]    ;
; N/A   ; None         ; 3.333 ns   ; SW[17] ; Counter_Out[12] ; SW[4]    ;
; N/A   ; None         ; 3.262 ns   ; SW[17] ; Counter_Out[11] ; SW[4]    ;
; N/A   ; None         ; 3.191 ns   ; SW[17] ; Counter_Out[10] ; SW[4]    ;
; N/A   ; None         ; 3.120 ns   ; SW[17] ; Counter_Out[9]  ; SW[4]    ;
; N/A   ; None         ; 3.049 ns   ; SW[17] ; Counter_Out[8]  ; SW[4]    ;
; N/A   ; None         ; 2.890 ns   ; SW[17] ; Counter_Out[7]  ; SW[4]    ;
; N/A   ; None         ; 2.849 ns   ; SW[17] ; Counter_Out[15] ; SW[3]    ;
; N/A   ; None         ; 2.819 ns   ; SW[17] ; Counter_Out[6]  ; SW[4]    ;
; N/A   ; None         ; 2.778 ns   ; SW[17] ; Counter_Out[14] ; SW[3]    ;
; N/A   ; None         ; 2.748 ns   ; SW[17] ; Counter_Out[5]  ; SW[4]    ;
; N/A   ; None         ; 2.707 ns   ; SW[17] ; Counter_Out[13] ; SW[3]    ;
; N/A   ; None         ; 2.694 ns   ; SW[17] ; Counter_Out[15] ; SW[2]    ;
; N/A   ; None         ; 2.677 ns   ; SW[17] ; Counter_Out[4]  ; SW[4]    ;
; N/A   ; None         ; 2.636 ns   ; SW[17] ; Counter_Out[12] ; SW[3]    ;
; N/A   ; None         ; 2.623 ns   ; SW[17] ; Counter_Out[14] ; SW[2]    ;
; N/A   ; None         ; 2.606 ns   ; SW[17] ; Counter_Out[3]  ; SW[4]    ;
; N/A   ; None         ; 2.565 ns   ; SW[17] ; Counter_Out[11] ; SW[3]    ;
; N/A   ; None         ; 2.552 ns   ; SW[17] ; Counter_Out[13] ; SW[2]    ;
; N/A   ; None         ; 2.535 ns   ; SW[17] ; Counter_Out[2]  ; SW[4]    ;
; N/A   ; None         ; 2.494 ns   ; SW[17] ; Counter_Out[10] ; SW[3]    ;
; N/A   ; None         ; 2.481 ns   ; SW[17] ; Counter_Out[12] ; SW[2]    ;
; N/A   ; None         ; 2.423 ns   ; SW[17] ; Counter_Out[9]  ; SW[3]    ;
; N/A   ; None         ; 2.410 ns   ; SW[17] ; Counter_Out[11] ; SW[2]    ;
; N/A   ; None         ; 2.372 ns   ; SW[17] ; Counter_Out[15] ; SW[1]    ;
; N/A   ; None         ; 2.352 ns   ; SW[17] ; Counter_Out[8]  ; SW[3]    ;
; N/A   ; None         ; 2.339 ns   ; SW[17] ; Counter_Out[10] ; SW[2]    ;
; N/A   ; None         ; 2.301 ns   ; SW[17] ; Counter_Out[14] ; SW[1]    ;
; N/A   ; None         ; 2.268 ns   ; SW[17] ; Counter_Out[9]  ; SW[2]    ;
; N/A   ; None         ; 2.230 ns   ; SW[17] ; Counter_Out[13] ; SW[1]    ;
; N/A   ; None         ; 2.197 ns   ; SW[17] ; Counter_Out[8]  ; SW[2]    ;
; N/A   ; None         ; 2.193 ns   ; SW[17] ; Counter_Out[7]  ; SW[3]    ;
; N/A   ; None         ; 2.159 ns   ; SW[17] ; Counter_Out[12] ; SW[1]    ;
; N/A   ; None         ; 2.148 ns   ; SW[17] ; Counter_Out[1]  ; SW[4]    ;
; N/A   ; None         ; 2.122 ns   ; SW[17] ; Counter_Out[6]  ; SW[3]    ;
; N/A   ; None         ; 2.088 ns   ; SW[17] ; Counter_Out[11] ; SW[1]    ;
; N/A   ; None         ; 2.051 ns   ; SW[17] ; Counter_Out[5]  ; SW[3]    ;
; N/A   ; None         ; 2.038 ns   ; SW[17] ; Counter_Out[7]  ; SW[2]    ;
; N/A   ; None         ; 2.017 ns   ; SW[17] ; Counter_Out[10] ; SW[1]    ;
; N/A   ; None         ; 1.980 ns   ; SW[17] ; Counter_Out[4]  ; SW[3]    ;
; N/A   ; None         ; 1.967 ns   ; SW[17] ; Counter_Out[6]  ; SW[2]    ;
; N/A   ; None         ; 1.946 ns   ; SW[17] ; Counter_Out[9]  ; SW[1]    ;
; N/A   ; None         ; 1.909 ns   ; SW[17] ; Counter_Out[3]  ; SW[3]    ;
; N/A   ; None         ; 1.896 ns   ; SW[17] ; Counter_Out[5]  ; SW[2]    ;
; N/A   ; None         ; 1.875 ns   ; SW[17] ; Counter_Out[8]  ; SW[1]    ;
; N/A   ; None         ; 1.852 ns   ; SW[17] ; Counter_Out[15] ; SW[0]    ;
; N/A   ; None         ; 1.838 ns   ; SW[17] ; Counter_Out[2]  ; SW[3]    ;
; N/A   ; None         ; 1.825 ns   ; SW[17] ; Counter_Out[4]  ; SW[2]    ;
; N/A   ; None         ; 1.781 ns   ; SW[17] ; Counter_Out[14] ; SW[0]    ;
; N/A   ; None         ; 1.754 ns   ; SW[17] ; Counter_Out[3]  ; SW[2]    ;
; N/A   ; None         ; 1.716 ns   ; SW[17] ; Counter_Out[7]  ; SW[1]    ;
; N/A   ; None         ; 1.710 ns   ; SW[17] ; Counter_Out[13] ; SW[0]    ;
; N/A   ; None         ; 1.683 ns   ; SW[17] ; Counter_Out[2]  ; SW[2]    ;
; N/A   ; None         ; 1.645 ns   ; SW[17] ; Counter_Out[6]  ; SW[1]    ;
; N/A   ; None         ; 1.639 ns   ; SW[17] ; Counter_Out[12] ; SW[0]    ;
; N/A   ; None         ; 1.574 ns   ; SW[17] ; Counter_Out[5]  ; SW[1]    ;
; N/A   ; None         ; 1.568 ns   ; SW[17] ; Counter_Out[11] ; SW[0]    ;
; N/A   ; None         ; 1.503 ns   ; SW[17] ; Counter_Out[4]  ; SW[1]    ;
; N/A   ; None         ; 1.497 ns   ; SW[17] ; Counter_Out[10] ; SW[0]    ;
; N/A   ; None         ; 1.451 ns   ; SW[17] ; Counter_Out[1]  ; SW[3]    ;
; N/A   ; None         ; 1.432 ns   ; SW[17] ; Counter_Out[3]  ; SW[1]    ;
; N/A   ; None         ; 1.426 ns   ; SW[17] ; Counter_Out[9]  ; SW[0]    ;
; N/A   ; None         ; 1.361 ns   ; SW[17] ; Counter_Out[2]  ; SW[1]    ;
; N/A   ; None         ; 1.355 ns   ; SW[17] ; Counter_Out[8]  ; SW[0]    ;
; N/A   ; None         ; 1.296 ns   ; SW[17] ; Counter_Out[1]  ; SW[2]    ;
; N/A   ; None         ; 1.196 ns   ; SW[17] ; Counter_Out[7]  ; SW[0]    ;
; N/A   ; None         ; 1.125 ns   ; SW[17] ; Counter_Out[6]  ; SW[0]    ;
; N/A   ; None         ; 1.054 ns   ; SW[17] ; Counter_Out[5]  ; SW[0]    ;
; N/A   ; None         ; 0.983 ns   ; SW[17] ; Counter_Out[4]  ; SW[0]    ;
; N/A   ; None         ; 0.974 ns   ; SW[17] ; Counter_Out[1]  ; SW[1]    ;
; N/A   ; None         ; 0.912 ns   ; SW[17] ; Counter_Out[3]  ; SW[0]    ;
; N/A   ; None         ; 0.841 ns   ; SW[17] ; Counter_Out[2]  ; SW[0]    ;
; N/A   ; None         ; 0.454 ns   ; SW[17] ; Counter_Out[1]  ; SW[0]    ;
; N/A   ; None         ; -0.080 ns  ; SW[17] ; Counter_Out[15] ; CLOCK_50 ;
; N/A   ; None         ; -0.151 ns  ; SW[17] ; Counter_Out[14] ; CLOCK_50 ;
; N/A   ; None         ; -0.222 ns  ; SW[17] ; Counter_Out[13] ; CLOCK_50 ;
; N/A   ; None         ; -0.293 ns  ; SW[17] ; Counter_Out[12] ; CLOCK_50 ;
; N/A   ; None         ; -0.364 ns  ; SW[17] ; Counter_Out[11] ; CLOCK_50 ;
; N/A   ; None         ; -0.435 ns  ; SW[17] ; Counter_Out[10] ; CLOCK_50 ;
; N/A   ; None         ; -0.506 ns  ; SW[17] ; Counter_Out[9]  ; CLOCK_50 ;
; N/A   ; None         ; -0.577 ns  ; SW[17] ; Counter_Out[8]  ; CLOCK_50 ;
; N/A   ; None         ; -0.736 ns  ; SW[17] ; Counter_Out[7]  ; CLOCK_50 ;
; N/A   ; None         ; -0.807 ns  ; SW[17] ; Counter_Out[6]  ; CLOCK_50 ;
; N/A   ; None         ; -0.878 ns  ; SW[17] ; Counter_Out[5]  ; CLOCK_50 ;
; N/A   ; None         ; -0.949 ns  ; SW[17] ; Counter_Out[4]  ; CLOCK_50 ;
; N/A   ; None         ; -1.020 ns  ; SW[17] ; Counter_Out[3]  ; CLOCK_50 ;
; N/A   ; None         ; -1.091 ns  ; SW[17] ; Counter_Out[2]  ; CLOCK_50 ;
; N/A   ; None         ; -1.478 ns  ; SW[17] ; Counter_Out[1]  ; CLOCK_50 ;
+-------+--------------+------------+--------+-----------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                         ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+------------+------------+
; N/A                                     ; None                                                ; 54.918 ns  ; Counter_Out[10]              ; LEDR[10]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.788 ns  ; Counter_Out[15]              ; LEDR[15]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.541 ns  ; Counter_Out[11]              ; LEDR[11]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.603 ns  ; Counter_Out[8]               ; LEDR[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.474 ns  ; Counter_Out[12]              ; LEDR[12]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.038 ns  ; Counter_Out[9]               ; LEDR[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 52.934 ns  ; Counter_Out[14]              ; LEDR[14]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 52.787 ns  ; Counter_Out[13]              ; LEDR[13]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 52.761 ns  ; Counter_Out[0]               ; LEDR[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 52.693 ns  ; Counter_Out[1]               ; LEDR[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 52.692 ns  ; Counter_Out[6]               ; LEDR[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 52.658 ns  ; Counter_Out[7]               ; LEDR[7]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 52.527 ns  ; Counter_Out[5]               ; LEDR[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 52.520 ns  ; Counter_Out[4]               ; LEDR[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 52.474 ns  ; Counter_Out[2]               ; LEDR[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 52.063 ns  ; Counter_Out[3]               ; LEDR[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 51.415 ns  ; Counter_Out[1]               ; GPIO_0[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 51.406 ns  ; Counter_Out[4]               ; GPIO_0[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 51.381 ns  ; Counter_Out[0]               ; GPIO_0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 51.376 ns  ; Counter_Out[6]               ; GPIO_0[13] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 51.363 ns  ; Counter_Out[2]               ; GPIO_0[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 51.346 ns  ; Counter_Out[5]               ; GPIO_0[11] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 51.346 ns  ; Counter_Out[3]               ; GPIO_0[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 51.088 ns  ; Counter_Out[12]              ; GPIO_0[25] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 51.080 ns  ; Counter_Out[10]              ; GPIO_0[21] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 51.079 ns  ; Counter_Out[7]               ; GPIO_0[15] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 51.061 ns  ; Counter_Out[13]              ; GPIO_0[27] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 51.052 ns  ; Counter_Out[8]               ; GPIO_0[17] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 51.047 ns  ; Counter_Out[9]               ; GPIO_0[19] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 51.041 ns  ; Counter_Out[15]              ; GPIO_0[31] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 51.036 ns  ; Counter_Out[14]              ; GPIO_0[29] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 51.026 ns  ; Counter_Out[11]              ; GPIO_0[23] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 48.453 ns  ; clock_div:U1|dflipflop:D31|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.260 ns  ; clock_div:U1|dflipflop:D30|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 46.650 ns  ; clock_div:U1|dflipflop:D29|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 45.476 ns  ; clock_div:U1|dflipflop:D28|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 43.381 ns  ; clock_div:U1|dflipflop:D27|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 42.043 ns  ; clock_div:U1|dflipflop:D26|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 41.031 ns  ; clock_div:U1|dflipflop:D25|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 40.227 ns  ; clock_div:U1|dflipflop:D24|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 38.408 ns  ; clock_div:U1|dflipflop:D23|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 37.303 ns  ; clock_div:U1|dflipflop:D22|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 36.724 ns  ; clock_div:U1|dflipflop:D21|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.930 ns  ; clock_div:U1|dflipflop:D20|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 33.139 ns  ; clock_div:U1|dflipflop:D19|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 32.333 ns  ; clock_div:U1|dflipflop:D18|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 32.053 ns  ; clock_div:U1|dflipflop:D17|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 30.915 ns  ; clock_div:U1|dflipflop:D16|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.595 ns  ; clock_div:U1|dflipflop:D15|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.690 ns  ; clock_div:U1|dflipflop:D14|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.405 ns  ; clock_div:U1|dflipflop:D13|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.343 ns  ; clock_div:U1|dflipflop:D12|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 24.296 ns  ; clock_div:U1|dflipflop:D11|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.045 ns  ; clock_div:U1|dflipflop:D10|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.599 ns  ; clock_div:U1|dflipflop:D9|Q  ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 20.752 ns  ; clock_div:U1|dflipflop:D8|Q  ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.685 ns  ; clock_div:U1|dflipflop:D7|Q  ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.411 ns  ; Counter_Out[10]              ; LEDR[10]   ; SW[0]      ;
; N/A                                     ; None                                                ; 17.293 ns  ; clock_div:U1|dflipflop:D6|Q  ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.281 ns  ; Counter_Out[15]              ; LEDR[15]   ; SW[0]      ;
; N/A                                     ; None                                                ; 17.233 ns  ; Counter_Out[10]              ; LEDR[10]   ; SW[1]      ;
; N/A                                     ; None                                                ; 17.103 ns  ; Counter_Out[15]              ; LEDR[15]   ; SW[1]      ;
; N/A                                     ; None                                                ; 17.034 ns  ; Counter_Out[11]              ; LEDR[11]   ; SW[0]      ;
; N/A                                     ; None                                                ; 16.860 ns  ; clock_div:U1|dflipflop:D5|Q  ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.856 ns  ; Counter_Out[11]              ; LEDR[11]   ; SW[1]      ;
; N/A                                     ; None                                                ; 16.096 ns  ; Counter_Out[8]               ; LEDR[8]    ; SW[0]      ;
; N/A                                     ; None                                                ; 15.967 ns  ; Counter_Out[12]              ; LEDR[12]   ; SW[0]      ;
; N/A                                     ; None                                                ; 15.918 ns  ; Counter_Out[8]               ; LEDR[8]    ; SW[1]      ;
; N/A                                     ; None                                                ; 15.804 ns  ; clock_div:U1|dflipflop:D4|Q  ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.789 ns  ; Counter_Out[12]              ; LEDR[12]   ; SW[1]      ;
; N/A                                     ; None                                                ; 15.684 ns  ; Counter_Out[10]              ; LEDR[10]   ; SW[2]      ;
; N/A                                     ; None                                                ; 15.554 ns  ; Counter_Out[15]              ; LEDR[15]   ; SW[2]      ;
; N/A                                     ; None                                                ; 15.531 ns  ; Counter_Out[9]               ; LEDR[9]    ; SW[0]      ;
; N/A                                     ; None                                                ; 15.427 ns  ; Counter_Out[14]              ; LEDR[14]   ; SW[0]      ;
; N/A                                     ; None                                                ; 15.353 ns  ; Counter_Out[9]               ; LEDR[9]    ; SW[1]      ;
; N/A                                     ; None                                                ; 15.307 ns  ; Counter_Out[11]              ; LEDR[11]   ; SW[2]      ;
; N/A                                     ; None                                                ; 15.280 ns  ; Counter_Out[13]              ; LEDR[13]   ; SW[0]      ;
; N/A                                     ; None                                                ; 15.254 ns  ; Counter_Out[0]               ; LEDR[0]    ; SW[0]      ;
; N/A                                     ; None                                                ; 15.249 ns  ; Counter_Out[14]              ; LEDR[14]   ; SW[1]      ;
; N/A                                     ; None                                                ; 15.242 ns  ; Counter_Out[10]              ; LEDR[10]   ; SW[3]      ;
; N/A                                     ; None                                                ; 15.186 ns  ; Counter_Out[1]               ; LEDR[1]    ; SW[0]      ;
; N/A                                     ; None                                                ; 15.185 ns  ; Counter_Out[6]               ; LEDR[6]    ; SW[0]      ;
; N/A                                     ; None                                                ; 15.151 ns  ; Counter_Out[7]               ; LEDR[7]    ; SW[0]      ;
; N/A                                     ; None                                                ; 15.112 ns  ; Counter_Out[15]              ; LEDR[15]   ; SW[3]      ;
; N/A                                     ; None                                                ; 15.102 ns  ; Counter_Out[13]              ; LEDR[13]   ; SW[1]      ;
; N/A                                     ; None                                                ; 15.076 ns  ; Counter_Out[0]               ; LEDR[0]    ; SW[1]      ;
; N/A                                     ; None                                                ; 15.020 ns  ; Counter_Out[5]               ; LEDR[5]    ; SW[0]      ;
; N/A                                     ; None                                                ; 15.013 ns  ; Counter_Out[4]               ; LEDR[4]    ; SW[0]      ;
; N/A                                     ; None                                                ; 15.008 ns  ; Counter_Out[1]               ; LEDR[1]    ; SW[1]      ;
; N/A                                     ; None                                                ; 15.007 ns  ; Counter_Out[6]               ; LEDR[6]    ; SW[1]      ;
; N/A                                     ; None                                                ; 14.973 ns  ; Counter_Out[7]               ; LEDR[7]    ; SW[1]      ;
; N/A                                     ; None                                                ; 14.967 ns  ; Counter_Out[2]               ; LEDR[2]    ; SW[0]      ;
; N/A                                     ; None                                                ; 14.865 ns  ; Counter_Out[11]              ; LEDR[11]   ; SW[3]      ;
; N/A                                     ; None                                                ; 14.842 ns  ; Counter_Out[5]               ; LEDR[5]    ; SW[1]      ;
; N/A                                     ; None                                                ; 14.835 ns  ; Counter_Out[4]               ; LEDR[4]    ; SW[1]      ;
; N/A                                     ; None                                                ; 14.789 ns  ; Counter_Out[2]               ; LEDR[2]    ; SW[1]      ;
; N/A                                     ; None                                                ; 14.556 ns  ; Counter_Out[3]               ; LEDR[3]    ; SW[0]      ;
; N/A                                     ; None                                                ; 14.378 ns  ; Counter_Out[3]               ; LEDR[3]    ; SW[1]      ;
; N/A                                     ; None                                                ; 14.369 ns  ; Counter_Out[8]               ; LEDR[8]    ; SW[2]      ;
; N/A                                     ; None                                                ; 14.240 ns  ; Counter_Out[12]              ; LEDR[12]   ; SW[2]      ;
; N/A                                     ; None                                                ; 14.233 ns  ; clock_div:U1|dflipflop:D3|Q  ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 13.927 ns  ; Counter_Out[8]               ; LEDR[8]    ; SW[3]      ;
; N/A                                     ; None                                                ; 13.908 ns  ; Counter_Out[1]               ; GPIO_0[3]  ; SW[0]      ;
; N/A                                     ; None                                                ; 13.899 ns  ; Counter_Out[4]               ; GPIO_0[9]  ; SW[0]      ;
; N/A                                     ; None                                                ; 13.874 ns  ; Counter_Out[0]               ; GPIO_0[1]  ; SW[0]      ;
; N/A                                     ; None                                                ; 13.869 ns  ; Counter_Out[6]               ; GPIO_0[13] ; SW[0]      ;
; N/A                                     ; None                                                ; 13.856 ns  ; Counter_Out[2]               ; GPIO_0[5]  ; SW[0]      ;
; N/A                                     ; None                                                ; 13.839 ns  ; Counter_Out[5]               ; GPIO_0[11] ; SW[0]      ;
; N/A                                     ; None                                                ; 13.839 ns  ; Counter_Out[3]               ; GPIO_0[7]  ; SW[0]      ;
; N/A                                     ; None                                                ; 13.804 ns  ; Counter_Out[9]               ; LEDR[9]    ; SW[2]      ;
; N/A                                     ; None                                                ; 13.798 ns  ; Counter_Out[12]              ; LEDR[12]   ; SW[3]      ;
; N/A                                     ; None                                                ; 13.730 ns  ; Counter_Out[1]               ; GPIO_0[3]  ; SW[1]      ;
; N/A                                     ; None                                                ; 13.721 ns  ; Counter_Out[4]               ; GPIO_0[9]  ; SW[1]      ;
; N/A                                     ; None                                                ; 13.700 ns  ; Counter_Out[14]              ; LEDR[14]   ; SW[2]      ;
; N/A                                     ; None                                                ; 13.696 ns  ; Counter_Out[0]               ; GPIO_0[1]  ; SW[1]      ;
; N/A                                     ; None                                                ; 13.691 ns  ; Counter_Out[6]               ; GPIO_0[13] ; SW[1]      ;
; N/A                                     ; None                                                ; 13.678 ns  ; Counter_Out[2]               ; GPIO_0[5]  ; SW[1]      ;
; N/A                                     ; None                                                ; 13.661 ns  ; Counter_Out[5]               ; GPIO_0[11] ; SW[1]      ;
; N/A                                     ; None                                                ; 13.661 ns  ; Counter_Out[3]               ; GPIO_0[7]  ; SW[1]      ;
; N/A                                     ; None                                                ; 13.581 ns  ; Counter_Out[12]              ; GPIO_0[25] ; SW[0]      ;
; N/A                                     ; None                                                ; 13.573 ns  ; Counter_Out[10]              ; GPIO_0[21] ; SW[0]      ;
; N/A                                     ; None                                                ; 13.572 ns  ; Counter_Out[7]               ; GPIO_0[15] ; SW[0]      ;
; N/A                                     ; None                                                ; 13.554 ns  ; Counter_Out[13]              ; GPIO_0[27] ; SW[0]      ;
; N/A                                     ; None                                                ; 13.553 ns  ; Counter_Out[13]              ; LEDR[13]   ; SW[2]      ;
; N/A                                     ; None                                                ; 13.545 ns  ; Counter_Out[8]               ; GPIO_0[17] ; SW[0]      ;
; N/A                                     ; None                                                ; 13.542 ns  ; Counter_Out[10]              ; LEDR[10]   ; SW[4]      ;
; N/A                                     ; None                                                ; 13.540 ns  ; Counter_Out[9]               ; GPIO_0[19] ; SW[0]      ;
; N/A                                     ; None                                                ; 13.534 ns  ; Counter_Out[15]              ; GPIO_0[31] ; SW[0]      ;
; N/A                                     ; None                                                ; 13.529 ns  ; Counter_Out[14]              ; GPIO_0[29] ; SW[0]      ;
; N/A                                     ; None                                                ; 13.527 ns  ; Counter_Out[0]               ; LEDR[0]    ; SW[2]      ;
; N/A                                     ; None                                                ; 13.519 ns  ; Counter_Out[11]              ; GPIO_0[23] ; SW[0]      ;
; N/A                                     ; None                                                ; 13.459 ns  ; Counter_Out[1]               ; LEDR[1]    ; SW[2]      ;
; N/A                                     ; None                                                ; 13.458 ns  ; Counter_Out[6]               ; LEDR[6]    ; SW[2]      ;
; N/A                                     ; None                                                ; 13.424 ns  ; Counter_Out[7]               ; LEDR[7]    ; SW[2]      ;
; N/A                                     ; None                                                ; 13.412 ns  ; Counter_Out[15]              ; LEDR[15]   ; SW[4]      ;
; N/A                                     ; None                                                ; 13.403 ns  ; Counter_Out[12]              ; GPIO_0[25] ; SW[1]      ;
; N/A                                     ; None                                                ; 13.395 ns  ; Counter_Out[10]              ; GPIO_0[21] ; SW[1]      ;
; N/A                                     ; None                                                ; 13.394 ns  ; Counter_Out[7]               ; GPIO_0[15] ; SW[1]      ;
; N/A                                     ; None                                                ; 13.376 ns  ; Counter_Out[13]              ; GPIO_0[27] ; SW[1]      ;
; N/A                                     ; None                                                ; 13.367 ns  ; Counter_Out[8]               ; GPIO_0[17] ; SW[1]      ;
; N/A                                     ; None                                                ; 13.362 ns  ; Counter_Out[9]               ; GPIO_0[19] ; SW[1]      ;
; N/A                                     ; None                                                ; 13.362 ns  ; Counter_Out[9]               ; LEDR[9]    ; SW[3]      ;
; N/A                                     ; None                                                ; 13.356 ns  ; Counter_Out[15]              ; GPIO_0[31] ; SW[1]      ;
; N/A                                     ; None                                                ; 13.351 ns  ; Counter_Out[14]              ; GPIO_0[29] ; SW[1]      ;
; N/A                                     ; None                                                ; 13.341 ns  ; Counter_Out[11]              ; GPIO_0[23] ; SW[1]      ;
; N/A                                     ; None                                                ; 13.293 ns  ; Counter_Out[5]               ; LEDR[5]    ; SW[2]      ;
; N/A                                     ; None                                                ; 13.286 ns  ; Counter_Out[4]               ; LEDR[4]    ; SW[2]      ;
; N/A                                     ; None                                                ; 13.258 ns  ; Counter_Out[14]              ; LEDR[14]   ; SW[3]      ;
; N/A                                     ; None                                                ; 13.240 ns  ; Counter_Out[2]               ; LEDR[2]    ; SW[2]      ;
; N/A                                     ; None                                                ; 13.165 ns  ; Counter_Out[11]              ; LEDR[11]   ; SW[4]      ;
; N/A                                     ; None                                                ; 13.111 ns  ; Counter_Out[13]              ; LEDR[13]   ; SW[3]      ;
; N/A                                     ; None                                                ; 13.085 ns  ; Counter_Out[0]               ; LEDR[0]    ; SW[3]      ;
; N/A                                     ; None                                                ; 13.017 ns  ; Counter_Out[1]               ; LEDR[1]    ; SW[3]      ;
; N/A                                     ; None                                                ; 13.016 ns  ; Counter_Out[6]               ; LEDR[6]    ; SW[3]      ;
; N/A                                     ; None                                                ; 12.982 ns  ; Counter_Out[7]               ; LEDR[7]    ; SW[3]      ;
; N/A                                     ; None                                                ; 12.851 ns  ; Counter_Out[5]               ; LEDR[5]    ; SW[3]      ;
; N/A                                     ; None                                                ; 12.844 ns  ; Counter_Out[4]               ; LEDR[4]    ; SW[3]      ;
; N/A                                     ; None                                                ; 12.829 ns  ; Counter_Out[3]               ; LEDR[3]    ; SW[2]      ;
; N/A                                     ; None                                                ; 12.798 ns  ; Counter_Out[2]               ; LEDR[2]    ; SW[3]      ;
; N/A                                     ; None                                                ; 12.387 ns  ; Counter_Out[3]               ; LEDR[3]    ; SW[3]      ;
; N/A                                     ; None                                                ; 12.258 ns  ; clock_div:U1|dflipflop:D2|Q  ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 12.227 ns  ; Counter_Out[8]               ; LEDR[8]    ; SW[4]      ;
; N/A                                     ; None                                                ; 12.181 ns  ; Counter_Out[1]               ; GPIO_0[3]  ; SW[2]      ;
; N/A                                     ; None                                                ; 12.172 ns  ; Counter_Out[4]               ; GPIO_0[9]  ; SW[2]      ;
; N/A                                     ; None                                                ; 12.147 ns  ; Counter_Out[0]               ; GPIO_0[1]  ; SW[2]      ;
; N/A                                     ; None                                                ; 12.142 ns  ; Counter_Out[6]               ; GPIO_0[13] ; SW[2]      ;
; N/A                                     ; None                                                ; 12.129 ns  ; Counter_Out[2]               ; GPIO_0[5]  ; SW[2]      ;
; N/A                                     ; None                                                ; 12.112 ns  ; Counter_Out[5]               ; GPIO_0[11] ; SW[2]      ;
; N/A                                     ; None                                                ; 12.112 ns  ; Counter_Out[3]               ; GPIO_0[7]  ; SW[2]      ;
; N/A                                     ; None                                                ; 12.098 ns  ; Counter_Out[12]              ; LEDR[12]   ; SW[4]      ;
; N/A                                     ; None                                                ; 11.854 ns  ; Counter_Out[12]              ; GPIO_0[25] ; SW[2]      ;
; N/A                                     ; None                                                ; 11.846 ns  ; Counter_Out[10]              ; GPIO_0[21] ; SW[2]      ;
; N/A                                     ; None                                                ; 11.845 ns  ; Counter_Out[7]               ; GPIO_0[15] ; SW[2]      ;
; N/A                                     ; None                                                ; 11.827 ns  ; Counter_Out[13]              ; GPIO_0[27] ; SW[2]      ;
; N/A                                     ; None                                                ; 11.818 ns  ; Counter_Out[8]               ; GPIO_0[17] ; SW[2]      ;
; N/A                                     ; None                                                ; 11.813 ns  ; Counter_Out[9]               ; GPIO_0[19] ; SW[2]      ;
; N/A                                     ; None                                                ; 11.807 ns  ; Counter_Out[15]              ; GPIO_0[31] ; SW[2]      ;
; N/A                                     ; None                                                ; 11.802 ns  ; Counter_Out[14]              ; GPIO_0[29] ; SW[2]      ;
; N/A                                     ; None                                                ; 11.792 ns  ; Counter_Out[11]              ; GPIO_0[23] ; SW[2]      ;
; N/A                                     ; None                                                ; 11.739 ns  ; Counter_Out[1]               ; GPIO_0[3]  ; SW[3]      ;
; N/A                                     ; None                                                ; 11.730 ns  ; Counter_Out[4]               ; GPIO_0[9]  ; SW[3]      ;
; N/A                                     ; None                                                ; 11.705 ns  ; Counter_Out[0]               ; GPIO_0[1]  ; SW[3]      ;
; N/A                                     ; None                                                ; 11.700 ns  ; Counter_Out[6]               ; GPIO_0[13] ; SW[3]      ;
; N/A                                     ; None                                                ; 11.687 ns  ; Counter_Out[2]               ; GPIO_0[5]  ; SW[3]      ;
; N/A                                     ; None                                                ; 11.670 ns  ; Counter_Out[5]               ; GPIO_0[11] ; SW[3]      ;
; N/A                                     ; None                                                ; 11.670 ns  ; Counter_Out[3]               ; GPIO_0[7]  ; SW[3]      ;
; N/A                                     ; None                                                ; 11.662 ns  ; Counter_Out[9]               ; LEDR[9]    ; SW[4]      ;
; N/A                                     ; None                                                ; 11.558 ns  ; Counter_Out[14]              ; LEDR[14]   ; SW[4]      ;
; N/A                                     ; None                                                ; 11.433 ns  ; clock_div:U1|dflipflop:D1|Q  ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 11.412 ns  ; Counter_Out[12]              ; GPIO_0[25] ; SW[3]      ;
; N/A                                     ; None                                                ; 11.411 ns  ; Counter_Out[13]              ; LEDR[13]   ; SW[4]      ;
; N/A                                     ; None                                                ; 11.404 ns  ; Counter_Out[10]              ; GPIO_0[21] ; SW[3]      ;
; N/A                                     ; None                                                ; 11.403 ns  ; Counter_Out[7]               ; GPIO_0[15] ; SW[3]      ;
; N/A                                     ; None                                                ; 11.385 ns  ; Counter_Out[13]              ; GPIO_0[27] ; SW[3]      ;
; N/A                                     ; None                                                ; 11.385 ns  ; Counter_Out[0]               ; LEDR[0]    ; SW[4]      ;
; N/A                                     ; None                                                ; 11.376 ns  ; Counter_Out[8]               ; GPIO_0[17] ; SW[3]      ;
; N/A                                     ; None                                                ; 11.371 ns  ; Counter_Out[9]               ; GPIO_0[19] ; SW[3]      ;
; N/A                                     ; None                                                ; 11.365 ns  ; Counter_Out[15]              ; GPIO_0[31] ; SW[3]      ;
; N/A                                     ; None                                                ; 11.360 ns  ; Counter_Out[14]              ; GPIO_0[29] ; SW[3]      ;
; N/A                                     ; None                                                ; 11.350 ns  ; Counter_Out[11]              ; GPIO_0[23] ; SW[3]      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                              ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+------------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+----------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To         ;
+-------+-------------------+-----------------+----------+------------+
; N/A   ; None              ; 10.946 ns       ; SW[0]    ; GPIO_0[33] ;
; N/A   ; None              ; 10.768 ns       ; SW[1]    ; GPIO_0[33] ;
; N/A   ; None              ; 10.703 ns       ; CLOCK_50 ; GPIO_0[33] ;
; N/A   ; None              ; 9.219 ns        ; SW[2]    ; GPIO_0[33] ;
; N/A   ; None              ; 8.777 ns        ; SW[3]    ; GPIO_0[33] ;
; N/A   ; None              ; 7.077 ns        ; SW[4]    ; GPIO_0[33] ;
; N/A   ; None              ; 6.226 ns        ; SW[3]    ; LEDG[3]    ;
; N/A   ; None              ; 6.033 ns        ; SW[2]    ; LEDG[2]    ;
; N/A   ; None              ; 5.459 ns        ; SW[1]    ; LEDG[1]    ;
; N/A   ; None              ; 5.209 ns        ; SW[0]    ; LEDG[0]    ;
; N/A   ; None              ; 5.071 ns        ; SW[4]    ; LEDG[4]    ;
+-------+-------------------+-----------------+----------+------------+


+-------------------------------------------------------------------------------+
; th                                                                            ;
+---------------+-------------+-----------+--------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To              ; To Clock ;
+---------------+-------------+-----------+--------+-----------------+----------+
; N/A           ; None        ; 39.458 ns ; SW[17] ; Counter_Out[1]  ; CLOCK_50 ;
; N/A           ; None        ; 39.458 ns ; SW[17] ; Counter_Out[3]  ; CLOCK_50 ;
; N/A           ; None        ; 39.456 ns ; SW[17] ; Counter_Out[5]  ; CLOCK_50 ;
; N/A           ; None        ; 39.452 ns ; SW[17] ; Counter_Out[6]  ; CLOCK_50 ;
; N/A           ; None        ; 39.448 ns ; SW[17] ; Counter_Out[12] ; CLOCK_50 ;
; N/A           ; None        ; 39.447 ns ; SW[17] ; Counter_Out[10] ; CLOCK_50 ;
; N/A           ; None        ; 39.446 ns ; SW[17] ; Counter_Out[8]  ; CLOCK_50 ;
; N/A           ; None        ; 39.403 ns ; SW[17] ; Counter_Out[2]  ; CLOCK_50 ;
; N/A           ; None        ; 39.401 ns ; SW[17] ; Counter_Out[4]  ; CLOCK_50 ;
; N/A           ; None        ; 39.397 ns ; SW[17] ; Counter_Out[7]  ; CLOCK_50 ;
; N/A           ; None        ; 39.396 ns ; SW[17] ; Counter_Out[15] ; CLOCK_50 ;
; N/A           ; None        ; 39.394 ns ; SW[17] ; Counter_Out[14] ; CLOCK_50 ;
; N/A           ; None        ; 39.393 ns ; SW[17] ; Counter_Out[11] ; CLOCK_50 ;
; N/A           ; None        ; 39.393 ns ; SW[17] ; Counter_Out[13] ; CLOCK_50 ;
; N/A           ; None        ; 39.392 ns ; SW[17] ; Counter_Out[9]  ; CLOCK_50 ;
; N/A           ; None        ; 1.951 ns  ; SW[17] ; Counter_Out[1]  ; SW[0]    ;
; N/A           ; None        ; 1.951 ns  ; SW[17] ; Counter_Out[3]  ; SW[0]    ;
; N/A           ; None        ; 1.949 ns  ; SW[17] ; Counter_Out[5]  ; SW[0]    ;
; N/A           ; None        ; 1.945 ns  ; SW[17] ; Counter_Out[6]  ; SW[0]    ;
; N/A           ; None        ; 1.941 ns  ; SW[17] ; Counter_Out[12] ; SW[0]    ;
; N/A           ; None        ; 1.940 ns  ; SW[17] ; Counter_Out[10] ; SW[0]    ;
; N/A           ; None        ; 1.939 ns  ; SW[17] ; Counter_Out[8]  ; SW[0]    ;
; N/A           ; None        ; 1.896 ns  ; SW[17] ; Counter_Out[2]  ; SW[0]    ;
; N/A           ; None        ; 1.894 ns  ; SW[17] ; Counter_Out[4]  ; SW[0]    ;
; N/A           ; None        ; 1.890 ns  ; SW[17] ; Counter_Out[7]  ; SW[0]    ;
; N/A           ; None        ; 1.889 ns  ; SW[17] ; Counter_Out[15] ; SW[0]    ;
; N/A           ; None        ; 1.887 ns  ; SW[17] ; Counter_Out[14] ; SW[0]    ;
; N/A           ; None        ; 1.886 ns  ; SW[17] ; Counter_Out[11] ; SW[0]    ;
; N/A           ; None        ; 1.886 ns  ; SW[17] ; Counter_Out[13] ; SW[0]    ;
; N/A           ; None        ; 1.885 ns  ; SW[17] ; Counter_Out[9]  ; SW[0]    ;
; N/A           ; None        ; 1.773 ns  ; SW[17] ; Counter_Out[1]  ; SW[1]    ;
; N/A           ; None        ; 1.773 ns  ; SW[17] ; Counter_Out[3]  ; SW[1]    ;
; N/A           ; None        ; 1.771 ns  ; SW[17] ; Counter_Out[5]  ; SW[1]    ;
; N/A           ; None        ; 1.767 ns  ; SW[17] ; Counter_Out[6]  ; SW[1]    ;
; N/A           ; None        ; 1.763 ns  ; SW[17] ; Counter_Out[12] ; SW[1]    ;
; N/A           ; None        ; 1.762 ns  ; SW[17] ; Counter_Out[10] ; SW[1]    ;
; N/A           ; None        ; 1.761 ns  ; SW[17] ; Counter_Out[8]  ; SW[1]    ;
; N/A           ; None        ; 1.718 ns  ; SW[17] ; Counter_Out[2]  ; SW[1]    ;
; N/A           ; None        ; 1.716 ns  ; SW[17] ; Counter_Out[4]  ; SW[1]    ;
; N/A           ; None        ; 1.712 ns  ; SW[17] ; Counter_Out[7]  ; SW[1]    ;
; N/A           ; None        ; 1.711 ns  ; SW[17] ; Counter_Out[15] ; SW[1]    ;
; N/A           ; None        ; 1.709 ns  ; SW[17] ; Counter_Out[14] ; SW[1]    ;
; N/A           ; None        ; 1.708 ns  ; SW[17] ; Counter_Out[11] ; SW[1]    ;
; N/A           ; None        ; 1.708 ns  ; SW[17] ; Counter_Out[13] ; SW[1]    ;
; N/A           ; None        ; 1.707 ns  ; SW[17] ; Counter_Out[9]  ; SW[1]    ;
; N/A           ; None        ; 0.224 ns  ; SW[17] ; Counter_Out[1]  ; SW[2]    ;
; N/A           ; None        ; 0.224 ns  ; SW[17] ; Counter_Out[3]  ; SW[2]    ;
; N/A           ; None        ; 0.222 ns  ; SW[17] ; Counter_Out[5]  ; SW[2]    ;
; N/A           ; None        ; 0.218 ns  ; SW[17] ; Counter_Out[6]  ; SW[2]    ;
; N/A           ; None        ; 0.214 ns  ; SW[17] ; Counter_Out[12] ; SW[2]    ;
; N/A           ; None        ; 0.213 ns  ; SW[17] ; Counter_Out[10] ; SW[2]    ;
; N/A           ; None        ; 0.212 ns  ; SW[17] ; Counter_Out[8]  ; SW[2]    ;
; N/A           ; None        ; 0.169 ns  ; SW[17] ; Counter_Out[2]  ; SW[2]    ;
; N/A           ; None        ; 0.167 ns  ; SW[17] ; Counter_Out[4]  ; SW[2]    ;
; N/A           ; None        ; 0.163 ns  ; SW[17] ; Counter_Out[7]  ; SW[2]    ;
; N/A           ; None        ; 0.162 ns  ; SW[17] ; Counter_Out[15] ; SW[2]    ;
; N/A           ; None        ; 0.160 ns  ; SW[17] ; Counter_Out[14] ; SW[2]    ;
; N/A           ; None        ; 0.159 ns  ; SW[17] ; Counter_Out[11] ; SW[2]    ;
; N/A           ; None        ; 0.159 ns  ; SW[17] ; Counter_Out[13] ; SW[2]    ;
; N/A           ; None        ; 0.158 ns  ; SW[17] ; Counter_Out[9]  ; SW[2]    ;
; N/A           ; None        ; -0.218 ns ; SW[17] ; Counter_Out[1]  ; SW[3]    ;
; N/A           ; None        ; -0.218 ns ; SW[17] ; Counter_Out[3]  ; SW[3]    ;
; N/A           ; None        ; -0.220 ns ; SW[17] ; Counter_Out[5]  ; SW[3]    ;
; N/A           ; None        ; -0.224 ns ; SW[17] ; Counter_Out[6]  ; SW[3]    ;
; N/A           ; None        ; -0.228 ns ; SW[17] ; Counter_Out[12] ; SW[3]    ;
; N/A           ; None        ; -0.229 ns ; SW[17] ; Counter_Out[10] ; SW[3]    ;
; N/A           ; None        ; -0.230 ns ; SW[17] ; Counter_Out[8]  ; SW[3]    ;
; N/A           ; None        ; -0.273 ns ; SW[17] ; Counter_Out[2]  ; SW[3]    ;
; N/A           ; None        ; -0.275 ns ; SW[17] ; Counter_Out[4]  ; SW[3]    ;
; N/A           ; None        ; -0.279 ns ; SW[17] ; Counter_Out[7]  ; SW[3]    ;
; N/A           ; None        ; -0.280 ns ; SW[17] ; Counter_Out[15] ; SW[3]    ;
; N/A           ; None        ; -0.282 ns ; SW[17] ; Counter_Out[14] ; SW[3]    ;
; N/A           ; None        ; -0.283 ns ; SW[17] ; Counter_Out[11] ; SW[3]    ;
; N/A           ; None        ; -0.283 ns ; SW[17] ; Counter_Out[13] ; SW[3]    ;
; N/A           ; None        ; -0.284 ns ; SW[17] ; Counter_Out[9]  ; SW[3]    ;
; N/A           ; None        ; -1.918 ns ; SW[17] ; Counter_Out[1]  ; SW[4]    ;
; N/A           ; None        ; -1.918 ns ; SW[17] ; Counter_Out[3]  ; SW[4]    ;
; N/A           ; None        ; -1.920 ns ; SW[17] ; Counter_Out[5]  ; SW[4]    ;
; N/A           ; None        ; -1.924 ns ; SW[17] ; Counter_Out[6]  ; SW[4]    ;
; N/A           ; None        ; -1.928 ns ; SW[17] ; Counter_Out[12] ; SW[4]    ;
; N/A           ; None        ; -1.929 ns ; SW[17] ; Counter_Out[10] ; SW[4]    ;
; N/A           ; None        ; -1.930 ns ; SW[17] ; Counter_Out[8]  ; SW[4]    ;
; N/A           ; None        ; -1.973 ns ; SW[17] ; Counter_Out[2]  ; SW[4]    ;
; N/A           ; None        ; -1.975 ns ; SW[17] ; Counter_Out[4]  ; SW[4]    ;
; N/A           ; None        ; -1.979 ns ; SW[17] ; Counter_Out[7]  ; SW[4]    ;
; N/A           ; None        ; -1.980 ns ; SW[17] ; Counter_Out[15] ; SW[4]    ;
; N/A           ; None        ; -1.982 ns ; SW[17] ; Counter_Out[14] ; SW[4]    ;
; N/A           ; None        ; -1.983 ns ; SW[17] ; Counter_Out[11] ; SW[4]    ;
; N/A           ; None        ; -1.983 ns ; SW[17] ; Counter_Out[13] ; SW[4]    ;
; N/A           ; None        ; -1.984 ns ; SW[17] ; Counter_Out[9]  ; SW[4]    ;
+---------------+-------------+-----------+--------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Processing started: Wed Mar 02 16:42:28 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off logic_analyzer_demo -c logic_analyzer_demo --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SW[4]" is an undefined clock
    Info: Assuming node "SW[3]" is an undefined clock
    Info: Assuming node "CLOCK_50" is an undefined clock
    Info: Assuming node "SW[1]" is an undefined clock
    Info: Assuming node "SW[0]" is an undefined clock
    Info: Assuming node "SW[2]" is an undefined clock
Warning: Found 54 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clock_div:U1|dflipflop:D20|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D21|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D16|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D17|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D25|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D24|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D29|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D28|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D4|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D5|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D1|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D13|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D12|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D8|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D9|Q" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~10" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D22|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D23|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D19|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D18|Q" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~8" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D26|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D27|Q" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~12" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D31|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D30|Q" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~14" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D7|Q" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~2" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D6|Q" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~0" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D2|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D3|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D15|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D14|Q" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~6" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D10|Q" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~4" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D11|Q" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~11" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~9" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~13" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~15" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~3" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~1" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~7" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~5" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~19" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~20" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~16" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~17" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~21" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~18" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0" as buffer
Info: Clock "SW[4]" has Internal fmax of 378.93 MHz between source register "Counter_Out[1]" and destination register "Counter_Out[15]" (period= 2.639 ns)
    Info: + Longest register to register delay is 2.425 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out[1]'
        Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X63_Y23_N2; Fanout = 2; COMB Node = 'Counter_Out[1]~19'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X63_Y23_N4; Fanout = 2; COMB Node = 'Counter_Out[2]~21'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X63_Y23_N6; Fanout = 2; COMB Node = 'Counter_Out[3]~23'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X63_Y23_N8; Fanout = 2; COMB Node = 'Counter_Out[4]~25'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X63_Y23_N10; Fanout = 2; COMB Node = 'Counter_Out[5]~27'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X63_Y23_N12; Fanout = 2; COMB Node = 'Counter_Out[6]~29'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X63_Y23_N14; Fanout = 2; COMB Node = 'Counter_Out[7]~31'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X63_Y23_N16; Fanout = 2; COMB Node = 'Counter_Out[8]~33'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X63_Y23_N18; Fanout = 2; COMB Node = 'Counter_Out[9]~35'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X63_Y23_N20; Fanout = 2; COMB Node = 'Counter_Out[10]~37'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X63_Y23_N22; Fanout = 2; COMB Node = 'Counter_Out[11]~39'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X63_Y23_N24; Fanout = 2; COMB Node = 'Counter_Out[12]~41'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X63_Y23_N26; Fanout = 2; COMB Node = 'Counter_Out[13]~43'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X63_Y23_N28; Fanout = 1; COMB Node = 'Counter_Out[14]~45'
        Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.341 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out[15]~46'
        Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: Total cell delay = 1.919 ns ( 79.13 % )
        Info: Total interconnect delay = 0.506 ns ( 20.87 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "SW[4]" to destination register is 5.793 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 2; CLK Node = 'SW[4]'
            Info: 2: + IC(1.560 ns) + CELL(0.150 ns) = 2.709 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 3: + IC(1.535 ns) + CELL(0.000 ns) = 4.244 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 5.793 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
            Info: Total cell delay = 1.686 ns ( 29.10 % )
            Info: Total interconnect delay = 4.107 ns ( 70.90 % )
        Info: - Longest clock path from clock "SW[4]" to source register is 5.793 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 2; CLK Node = 'SW[4]'
            Info: 2: + IC(1.560 ns) + CELL(0.150 ns) = 2.709 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 3: + IC(1.535 ns) + CELL(0.000 ns) = 4.244 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 5.793 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out[1]'
            Info: Total cell delay = 1.686 ns ( 29.10 % )
            Info: Total interconnect delay = 4.107 ns ( 70.90 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "SW[3]" has Internal fmax of 274.57 MHz between source register "Counter_Out[1]" and destination register "Counter_Out[15]" (period= 3.642 ns)
    Info: + Longest register to register delay is 2.425 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out[1]'
        Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X63_Y23_N2; Fanout = 2; COMB Node = 'Counter_Out[1]~19'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X63_Y23_N4; Fanout = 2; COMB Node = 'Counter_Out[2]~21'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X63_Y23_N6; Fanout = 2; COMB Node = 'Counter_Out[3]~23'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X63_Y23_N8; Fanout = 2; COMB Node = 'Counter_Out[4]~25'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X63_Y23_N10; Fanout = 2; COMB Node = 'Counter_Out[5]~27'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X63_Y23_N12; Fanout = 2; COMB Node = 'Counter_Out[6]~29'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X63_Y23_N14; Fanout = 2; COMB Node = 'Counter_Out[7]~31'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X63_Y23_N16; Fanout = 2; COMB Node = 'Counter_Out[8]~33'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X63_Y23_N18; Fanout = 2; COMB Node = 'Counter_Out[9]~35'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X63_Y23_N20; Fanout = 2; COMB Node = 'Counter_Out[10]~37'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X63_Y23_N22; Fanout = 2; COMB Node = 'Counter_Out[11]~39'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X63_Y23_N24; Fanout = 2; COMB Node = 'Counter_Out[12]~41'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X63_Y23_N26; Fanout = 2; COMB Node = 'Counter_Out[13]~43'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X63_Y23_N28; Fanout = 1; COMB Node = 'Counter_Out[14]~45'
        Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.341 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out[15]~46'
        Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: Total cell delay = 1.919 ns ( 79.13 % )
        Info: Total interconnect delay = 0.506 ns ( 20.87 % )
    Info: - Smallest clock skew is -1.003 ns
        Info: + Shortest clock path from clock "SW[3]" to destination register is 6.490 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; CLK Node = 'SW[3]'
            Info: 2: + IC(1.726 ns) + CELL(0.150 ns) = 2.875 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.406 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 4: + IC(1.535 ns) + CELL(0.000 ns) = 4.941 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 6.490 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
            Info: Total cell delay = 1.961 ns ( 30.22 % )
            Info: Total interconnect delay = 4.529 ns ( 69.78 % )
        Info: - Longest clock path from clock "SW[3]" to source register is 7.493 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; CLK Node = 'SW[3]'
            Info: 2: + IC(1.170 ns) + CELL(0.438 ns) = 2.607 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 3: + IC(1.414 ns) + CELL(0.388 ns) = 4.409 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 4: + IC(1.535 ns) + CELL(0.000 ns) = 5.944 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 7.493 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out[1]'
            Info: Total cell delay = 2.362 ns ( 31.52 % )
            Info: Total interconnect delay = 5.131 ns ( 68.48 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "CLOCK_50" has Internal fmax of 24.76 MHz between source register "Counter_Out[1]" and destination register "Counter_Out[15]" (period= 40.389 ns)
    Info: + Longest register to register delay is 2.425 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out[1]'
        Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X63_Y23_N2; Fanout = 2; COMB Node = 'Counter_Out[1]~19'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X63_Y23_N4; Fanout = 2; COMB Node = 'Counter_Out[2]~21'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X63_Y23_N6; Fanout = 2; COMB Node = 'Counter_Out[3]~23'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X63_Y23_N8; Fanout = 2; COMB Node = 'Counter_Out[4]~25'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X63_Y23_N10; Fanout = 2; COMB Node = 'Counter_Out[5]~27'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X63_Y23_N12; Fanout = 2; COMB Node = 'Counter_Out[6]~29'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X63_Y23_N14; Fanout = 2; COMB Node = 'Counter_Out[7]~31'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X63_Y23_N16; Fanout = 2; COMB Node = 'Counter_Out[8]~33'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X63_Y23_N18; Fanout = 2; COMB Node = 'Counter_Out[9]~35'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X63_Y23_N20; Fanout = 2; COMB Node = 'Counter_Out[10]~37'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X63_Y23_N22; Fanout = 2; COMB Node = 'Counter_Out[11]~39'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X63_Y23_N24; Fanout = 2; COMB Node = 'Counter_Out[12]~41'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X63_Y23_N26; Fanout = 2; COMB Node = 'Counter_Out[13]~43'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X63_Y23_N28; Fanout = 1; COMB Node = 'Counter_Out[14]~45'
        Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.341 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out[15]~46'
        Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: Total cell delay = 1.919 ns ( 79.13 % )
        Info: Total interconnect delay = 0.506 ns ( 20.87 % )
    Info: - Smallest clock skew is -37.750 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 9.419 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.527 ns) + CELL(0.438 ns) = 2.964 ns; Loc. = LCCOMB_X34_Y19_N4; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~0'
            Info: 3: + IC(0.257 ns) + CELL(0.275 ns) = 3.496 ns; Loc. = LCCOMB_X34_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~1'
            Info: 4: + IC(0.252 ns) + CELL(0.388 ns) = 4.136 ns; Loc. = LCCOMB_X34_Y19_N30; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~16'
            Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 4.533 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 6: + IC(1.414 ns) + CELL(0.388 ns) = 6.335 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 7: + IC(1.535 ns) + CELL(0.000 ns) = 7.870 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.419 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
            Info: Total cell delay = 3.175 ns ( 33.71 % )
            Info: Total interconnect delay = 6.244 ns ( 66.29 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 47.169 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.445 ns) + CELL(0.787 ns) = 3.231 ns; Loc. = LCFF_X34_Y19_N13; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D1|Q'
            Info: 3: + IC(0.297 ns) + CELL(0.787 ns) = 4.315 ns; Loc. = LCFF_X34_Y19_N1; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D2|Q'
            Info: 4: + IC(0.700 ns) + CELL(0.787 ns) = 5.802 ns; Loc. = LCFF_X33_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D3|Q'
            Info: 5: + IC(0.290 ns) + CELL(0.787 ns) = 6.879 ns; Loc. = LCFF_X33_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D4|Q'
            Info: 6: + IC(0.491 ns) + CELL(0.787 ns) = 8.157 ns; Loc. = LCFF_X34_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D5|Q'
            Info: 7: + IC(0.290 ns) + CELL(0.787 ns) = 9.234 ns; Loc. = LCFF_X34_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D6|Q'
            Info: 8: + IC(0.686 ns) + CELL(0.787 ns) = 10.707 ns; Loc. = LCFF_X35_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D7|Q'
            Info: 9: + IC(0.291 ns) + CELL(0.787 ns) = 11.785 ns; Loc. = LCFF_X35_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D8|Q'
            Info: 10: + IC(0.772 ns) + CELL(0.787 ns) = 13.344 ns; Loc. = LCFF_X34_Y18_N5; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D9|Q'
            Info: 11: + IC(0.471 ns) + CELL(0.787 ns) = 14.602 ns; Loc. = LCFF_X35_Y18_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D10|Q'
            Info: 12: + IC(0.290 ns) + CELL(0.787 ns) = 15.679 ns; Loc. = LCFF_X35_Y18_N1; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D11|Q'
            Info: 13: + IC(0.764 ns) + CELL(0.787 ns) = 17.230 ns; Loc. = LCFF_X36_Y19_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D12|Q'
            Info: 14: + IC(0.296 ns) + CELL(0.787 ns) = 18.313 ns; Loc. = LCFF_X36_Y19_N31; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D13|Q'
            Info: 15: + IC(0.436 ns) + CELL(0.787 ns) = 19.536 ns; Loc. = LCFF_X35_Y19_N23; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D14|Q'
            Info: 16: + IC(0.295 ns) + CELL(0.787 ns) = 20.618 ns; Loc. = LCFF_X35_Y19_N15; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D15|Q'
            Info: 17: + IC(0.703 ns) + CELL(0.787 ns) = 22.108 ns; Loc. = LCFF_X33_Y19_N23; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D16|Q'
            Info: 18: + IC(0.298 ns) + CELL(0.787 ns) = 23.193 ns; Loc. = LCFF_X33_Y19_N21; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D17|Q'
            Info: 19: + IC(1.175 ns) + CELL(0.787 ns) = 25.155 ns; Loc. = LCFF_X45_Y19_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D18|Q'
            Info: 20: + IC(0.291 ns) + CELL(0.787 ns) = 26.233 ns; Loc. = LCFF_X45_Y19_N25; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D19|Q'
            Info: 21: + IC(0.763 ns) + CELL(0.787 ns) = 27.783 ns; Loc. = LCFF_X45_Y18_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D20|Q'
            Info: 22: + IC(0.290 ns) + CELL(0.787 ns) = 28.860 ns; Loc. = LCFF_X45_Y18_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D21|Q'
            Info: 23: + IC(0.691 ns) + CELL(0.787 ns) = 30.338 ns; Loc. = LCFF_X44_Y17_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D22|Q'
            Info: 24: + IC(0.296 ns) + CELL(0.787 ns) = 31.421 ns; Loc. = LCFF_X44_Y17_N15; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D23|Q'
            Info: 25: + IC(0.430 ns) + CELL(0.787 ns) = 32.638 ns; Loc. = LCFF_X45_Y17_N5; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D24|Q'
            Info: 26: + IC(0.290 ns) + CELL(0.787 ns) = 33.715 ns; Loc. = LCFF_X45_Y17_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D25|Q'
            Info: 27: + IC(0.691 ns) + CELL(0.787 ns) = 35.193 ns; Loc. = LCFF_X49_Y17_N27; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D26|Q'
            Info: 28: + IC(0.698 ns) + CELL(0.787 ns) = 36.678 ns; Loc. = LCFF_X46_Y17_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D27|Q'
            Info: 29: + IC(0.300 ns) + CELL(0.787 ns) = 37.765 ns; Loc. = LCFF_X46_Y17_N29; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D28|Q'
            Info: 30: + IC(0.471 ns) + CELL(0.787 ns) = 39.023 ns; Loc. = LCFF_X47_Y17_N19; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D29|Q'
            Info: 31: + IC(0.295 ns) + CELL(0.787 ns) = 40.105 ns; Loc. = LCFF_X47_Y17_N31; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D30|Q'
            Info: 32: + IC(0.428 ns) + CELL(0.787 ns) = 41.320 ns; Loc. = LCFF_X48_Y17_N21; Fanout = 1; REG Node = 'clock_div:U1|dflipflop:D31|Q'
            Info: 33: + IC(0.712 ns) + CELL(0.150 ns) = 42.182 ns; Loc. = LCCOMB_X46_Y17_N10; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~15'
            Info: 34: + IC(0.263 ns) + CELL(0.438 ns) = 42.883 ns; Loc. = LCCOMB_X46_Y17_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~20'
            Info: 35: + IC(0.252 ns) + CELL(0.419 ns) = 43.554 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 36: + IC(0.256 ns) + CELL(0.275 ns) = 44.085 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 37: + IC(1.535 ns) + CELL(0.000 ns) = 45.620 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 38: + IC(1.012 ns) + CELL(0.537 ns) = 47.169 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out[1]'
            Info: Total cell delay = 27.215 ns ( 57.70 % )
            Info: Total interconnect delay = 19.954 ns ( 42.30 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "SW[1]" has Internal fmax of 193.95 MHz between source register "Counter_Out[1]" and destination register "Counter_Out[15]" (period= 5.156 ns)
    Info: + Longest register to register delay is 2.425 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out[1]'
        Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X63_Y23_N2; Fanout = 2; COMB Node = 'Counter_Out[1]~19'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X63_Y23_N4; Fanout = 2; COMB Node = 'Counter_Out[2]~21'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X63_Y23_N6; Fanout = 2; COMB Node = 'Counter_Out[3]~23'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X63_Y23_N8; Fanout = 2; COMB Node = 'Counter_Out[4]~25'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X63_Y23_N10; Fanout = 2; COMB Node = 'Counter_Out[5]~27'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X63_Y23_N12; Fanout = 2; COMB Node = 'Counter_Out[6]~29'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X63_Y23_N14; Fanout = 2; COMB Node = 'Counter_Out[7]~31'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X63_Y23_N16; Fanout = 2; COMB Node = 'Counter_Out[8]~33'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X63_Y23_N18; Fanout = 2; COMB Node = 'Counter_Out[9]~35'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X63_Y23_N20; Fanout = 2; COMB Node = 'Counter_Out[10]~37'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X63_Y23_N22; Fanout = 2; COMB Node = 'Counter_Out[11]~39'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X63_Y23_N24; Fanout = 2; COMB Node = 'Counter_Out[12]~41'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X63_Y23_N26; Fanout = 2; COMB Node = 'Counter_Out[13]~43'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X63_Y23_N28; Fanout = 1; COMB Node = 'Counter_Out[14]~45'
        Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.341 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out[15]~46'
        Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: Total cell delay = 1.919 ns ( 79.13 % )
        Info: Total interconnect delay = 0.506 ns ( 20.87 % )
    Info: - Smallest clock skew is -2.517 ns
        Info: + Shortest clock path from clock "SW[1]" to destination register is 6.967 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW[1]'
            Info: 2: + IC(1.154 ns) + CELL(0.275 ns) = 2.428 ns; Loc. = LCCOMB_X46_Y17_N12; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~11'
            Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 2.821 ns; Loc. = LCCOMB_X46_Y17_N4; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~19'
            Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 3.352 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 5: + IC(0.256 ns) + CELL(0.275 ns) = 3.883 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 6: + IC(1.535 ns) + CELL(0.000 ns) = 5.418 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 7: + IC(1.012 ns) + CELL(0.537 ns) = 6.967 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
            Info: Total cell delay = 2.511 ns ( 36.04 % )
            Info: Total interconnect delay = 4.456 ns ( 63.96 % )
        Info: - Longest clock path from clock "SW[1]" to source register is 9.484 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW[1]'
            Info: 2: + IC(1.457 ns) + CELL(0.275 ns) = 2.731 ns; Loc. = LCCOMB_X34_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~4'
            Info: 3: + IC(0.241 ns) + CELL(0.420 ns) = 3.392 ns; Loc. = LCCOMB_X34_Y19_N16; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~5'
            Info: 4: + IC(0.270 ns) + CELL(0.408 ns) = 4.070 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~17'
            Info: 5: + IC(0.257 ns) + CELL(0.271 ns) = 4.598 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 6: + IC(1.414 ns) + CELL(0.388 ns) = 6.400 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 7: + IC(1.535 ns) + CELL(0.000 ns) = 7.935 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.484 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out[1]'
            Info: Total cell delay = 3.298 ns ( 34.77 % )
            Info: Total interconnect delay = 6.186 ns ( 65.23 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "SW[0]" has Internal fmax of 207.73 MHz between source register "Counter_Out[1]" and destination register "Counter_Out[15]" (period= 4.814 ns)
    Info: + Longest register to register delay is 2.425 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out[1]'
        Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X63_Y23_N2; Fanout = 2; COMB Node = 'Counter_Out[1]~19'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X63_Y23_N4; Fanout = 2; COMB Node = 'Counter_Out[2]~21'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X63_Y23_N6; Fanout = 2; COMB Node = 'Counter_Out[3]~23'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X63_Y23_N8; Fanout = 2; COMB Node = 'Counter_Out[4]~25'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X63_Y23_N10; Fanout = 2; COMB Node = 'Counter_Out[5]~27'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X63_Y23_N12; Fanout = 2; COMB Node = 'Counter_Out[6]~29'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X63_Y23_N14; Fanout = 2; COMB Node = 'Counter_Out[7]~31'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X63_Y23_N16; Fanout = 2; COMB Node = 'Counter_Out[8]~33'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X63_Y23_N18; Fanout = 2; COMB Node = 'Counter_Out[9]~35'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X63_Y23_N20; Fanout = 2; COMB Node = 'Counter_Out[10]~37'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X63_Y23_N22; Fanout = 2; COMB Node = 'Counter_Out[11]~39'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X63_Y23_N24; Fanout = 2; COMB Node = 'Counter_Out[12]~41'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X63_Y23_N26; Fanout = 2; COMB Node = 'Counter_Out[13]~43'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X63_Y23_N28; Fanout = 1; COMB Node = 'Counter_Out[14]~45'
        Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.341 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out[15]~46'
        Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: Total cell delay = 1.919 ns ( 79.13 % )
        Info: Total interconnect delay = 0.506 ns ( 20.87 % )
    Info: - Smallest clock skew is -2.175 ns
        Info: + Shortest clock path from clock "SW[0]" to destination register is 7.487 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW[0]'
            Info: 2: + IC(1.109 ns) + CELL(0.438 ns) = 2.546 ns; Loc. = LCCOMB_X46_Y17_N22; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~10'
            Info: 3: + IC(0.252 ns) + CELL(0.150 ns) = 2.948 ns; Loc. = LCCOMB_X46_Y17_N12; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~11'
            Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 3.341 ns; Loc. = LCCOMB_X46_Y17_N4; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~19'
            Info: 5: + IC(0.256 ns) + CELL(0.275 ns) = 3.872 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 6: + IC(0.256 ns) + CELL(0.275 ns) = 4.403 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 7: + IC(1.535 ns) + CELL(0.000 ns) = 5.938 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 7.487 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
            Info: Total cell delay = 2.824 ns ( 37.72 % )
            Info: Total interconnect delay = 4.663 ns ( 62.28 % )
        Info: - Longest clock path from clock "SW[0]" to source register is 9.662 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW[0]'
            Info: 2: + IC(1.472 ns) + CELL(0.438 ns) = 2.909 ns; Loc. = LCCOMB_X34_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~4'
            Info: 3: + IC(0.241 ns) + CELL(0.420 ns) = 3.570 ns; Loc. = LCCOMB_X34_Y19_N16; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~5'
            Info: 4: + IC(0.270 ns) + CELL(0.408 ns) = 4.248 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~17'
            Info: 5: + IC(0.257 ns) + CELL(0.271 ns) = 4.776 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 6: + IC(1.414 ns) + CELL(0.388 ns) = 6.578 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 7: + IC(1.535 ns) + CELL(0.000 ns) = 8.113 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.662 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out[1]'
            Info: Total cell delay = 3.461 ns ( 35.82 % )
            Info: Total interconnect delay = 6.201 ns ( 64.18 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "SW[2]" has Internal fmax of 254.52 MHz between source register "Counter_Out[1]" and destination register "Counter_Out[15]" (period= 3.929 ns)
    Info: + Longest register to register delay is 2.425 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out[1]'
        Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X63_Y23_N2; Fanout = 2; COMB Node = 'Counter_Out[1]~19'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X63_Y23_N4; Fanout = 2; COMB Node = 'Counter_Out[2]~21'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X63_Y23_N6; Fanout = 2; COMB Node = 'Counter_Out[3]~23'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X63_Y23_N8; Fanout = 2; COMB Node = 'Counter_Out[4]~25'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X63_Y23_N10; Fanout = 2; COMB Node = 'Counter_Out[5]~27'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X63_Y23_N12; Fanout = 2; COMB Node = 'Counter_Out[6]~29'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X63_Y23_N14; Fanout = 2; COMB Node = 'Counter_Out[7]~31'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X63_Y23_N16; Fanout = 2; COMB Node = 'Counter_Out[8]~33'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X63_Y23_N18; Fanout = 2; COMB Node = 'Counter_Out[9]~35'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X63_Y23_N20; Fanout = 2; COMB Node = 'Counter_Out[10]~37'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X63_Y23_N22; Fanout = 2; COMB Node = 'Counter_Out[11]~39'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X63_Y23_N24; Fanout = 2; COMB Node = 'Counter_Out[12]~41'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X63_Y23_N26; Fanout = 2; COMB Node = 'Counter_Out[13]~43'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X63_Y23_N28; Fanout = 1; COMB Node = 'Counter_Out[14]~45'
        Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.341 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out[15]~46'
        Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: Total cell delay = 1.919 ns ( 79.13 % )
        Info: Total interconnect delay = 0.506 ns ( 20.87 % )
    Info: - Smallest clock skew is -1.290 ns
        Info: + Shortest clock path from clock "SW[2]" to destination register is 6.645 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW[2]'
            Info: 2: + IC(1.085 ns) + CELL(0.275 ns) = 2.359 ns; Loc. = LCCOMB_X46_Y17_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~20'
            Info: 3: + IC(0.252 ns) + CELL(0.419 ns) = 3.030 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 3.561 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 5: + IC(1.535 ns) + CELL(0.000 ns) = 5.096 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 6: + IC(1.012 ns) + CELL(0.537 ns) = 6.645 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
            Info: Total cell delay = 2.505 ns ( 37.70 % )
            Info: Total interconnect delay = 4.140 ns ( 62.30 % )
        Info: - Longest clock path from clock "SW[2]" to source register is 7.935 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW[2]'
            Info: 2: + IC(1.372 ns) + CELL(0.150 ns) = 2.521 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~17'
            Info: 3: + IC(0.257 ns) + CELL(0.271 ns) = 3.049 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 4: + IC(1.414 ns) + CELL(0.388 ns) = 4.851 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 5: + IC(1.535 ns) + CELL(0.000 ns) = 6.386 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 6: + IC(1.012 ns) + CELL(0.537 ns) = 7.935 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out[1]'
            Info: Total cell delay = 2.345 ns ( 29.55 % )
            Info: Total interconnect delay = 5.590 ns ( 70.45 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 15 non-operational path(s) clocked by clock "SW[3]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Counter_Out[15]" and destination pin or register "Counter_Out[15]" for clock "SW[3]" (Hold time is 472 ps)
    Info: + Largest clock skew is 1.003 ns
        Info: + Longest clock path from clock "SW[3]" to destination register is 7.493 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; CLK Node = 'SW[3]'
            Info: 2: + IC(1.170 ns) + CELL(0.438 ns) = 2.607 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 3: + IC(1.414 ns) + CELL(0.388 ns) = 4.409 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 4: + IC(1.535 ns) + CELL(0.000 ns) = 5.944 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 7.493 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
            Info: Total cell delay = 2.362 ns ( 31.52 % )
            Info: Total interconnect delay = 5.131 ns ( 68.48 % )
        Info: - Shortest clock path from clock "SW[3]" to source register is 6.490 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; CLK Node = 'SW[3]'
            Info: 2: + IC(1.726 ns) + CELL(0.150 ns) = 2.875 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 3: + IC(0.256 ns) + CELL(0.275 ns) = 3.406 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 4: + IC(1.535 ns) + CELL(0.000 ns) = 4.941 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 6.490 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
            Info: Total cell delay = 1.961 ns ( 30.22 % )
            Info: Total interconnect delay = 4.529 ns ( 69.78 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.547 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out[15]~46'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: Total cell delay = 0.234 ns ( 42.78 % )
        Info: Total interconnect delay = 0.313 ns ( 57.22 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 136 non-operational path(s) clocked by clock "CLOCK_50" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Counter_Out[15]" and destination pin or register "Counter_Out[15]" for clock "CLOCK_50" (Hold time is 37.219 ns)
    Info: + Largest clock skew is 37.750 ns
        Info: + Longest clock path from clock "CLOCK_50" to destination register is 47.169 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.445 ns) + CELL(0.787 ns) = 3.231 ns; Loc. = LCFF_X34_Y19_N13; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D1|Q'
            Info: 3: + IC(0.297 ns) + CELL(0.787 ns) = 4.315 ns; Loc. = LCFF_X34_Y19_N1; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D2|Q'
            Info: 4: + IC(0.700 ns) + CELL(0.787 ns) = 5.802 ns; Loc. = LCFF_X33_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D3|Q'
            Info: 5: + IC(0.290 ns) + CELL(0.787 ns) = 6.879 ns; Loc. = LCFF_X33_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D4|Q'
            Info: 6: + IC(0.491 ns) + CELL(0.787 ns) = 8.157 ns; Loc. = LCFF_X34_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D5|Q'
            Info: 7: + IC(0.290 ns) + CELL(0.787 ns) = 9.234 ns; Loc. = LCFF_X34_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D6|Q'
            Info: 8: + IC(0.686 ns) + CELL(0.787 ns) = 10.707 ns; Loc. = LCFF_X35_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D7|Q'
            Info: 9: + IC(0.291 ns) + CELL(0.787 ns) = 11.785 ns; Loc. = LCFF_X35_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D8|Q'
            Info: 10: + IC(0.772 ns) + CELL(0.787 ns) = 13.344 ns; Loc. = LCFF_X34_Y18_N5; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D9|Q'
            Info: 11: + IC(0.471 ns) + CELL(0.787 ns) = 14.602 ns; Loc. = LCFF_X35_Y18_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D10|Q'
            Info: 12: + IC(0.290 ns) + CELL(0.787 ns) = 15.679 ns; Loc. = LCFF_X35_Y18_N1; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D11|Q'
            Info: 13: + IC(0.764 ns) + CELL(0.787 ns) = 17.230 ns; Loc. = LCFF_X36_Y19_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D12|Q'
            Info: 14: + IC(0.296 ns) + CELL(0.787 ns) = 18.313 ns; Loc. = LCFF_X36_Y19_N31; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D13|Q'
            Info: 15: + IC(0.436 ns) + CELL(0.787 ns) = 19.536 ns; Loc. = LCFF_X35_Y19_N23; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D14|Q'
            Info: 16: + IC(0.295 ns) + CELL(0.787 ns) = 20.618 ns; Loc. = LCFF_X35_Y19_N15; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D15|Q'
            Info: 17: + IC(0.703 ns) + CELL(0.787 ns) = 22.108 ns; Loc. = LCFF_X33_Y19_N23; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D16|Q'
            Info: 18: + IC(0.298 ns) + CELL(0.787 ns) = 23.193 ns; Loc. = LCFF_X33_Y19_N21; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D17|Q'
            Info: 19: + IC(1.175 ns) + CELL(0.787 ns) = 25.155 ns; Loc. = LCFF_X45_Y19_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D18|Q'
            Info: 20: + IC(0.291 ns) + CELL(0.787 ns) = 26.233 ns; Loc. = LCFF_X45_Y19_N25; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D19|Q'
            Info: 21: + IC(0.763 ns) + CELL(0.787 ns) = 27.783 ns; Loc. = LCFF_X45_Y18_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D20|Q'
            Info: 22: + IC(0.290 ns) + CELL(0.787 ns) = 28.860 ns; Loc. = LCFF_X45_Y18_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D21|Q'
            Info: 23: + IC(0.691 ns) + CELL(0.787 ns) = 30.338 ns; Loc. = LCFF_X44_Y17_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D22|Q'
            Info: 24: + IC(0.296 ns) + CELL(0.787 ns) = 31.421 ns; Loc. = LCFF_X44_Y17_N15; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D23|Q'
            Info: 25: + IC(0.430 ns) + CELL(0.787 ns) = 32.638 ns; Loc. = LCFF_X45_Y17_N5; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D24|Q'
            Info: 26: + IC(0.290 ns) + CELL(0.787 ns) = 33.715 ns; Loc. = LCFF_X45_Y17_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D25|Q'
            Info: 27: + IC(0.691 ns) + CELL(0.787 ns) = 35.193 ns; Loc. = LCFF_X49_Y17_N27; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D26|Q'
            Info: 28: + IC(0.698 ns) + CELL(0.787 ns) = 36.678 ns; Loc. = LCFF_X46_Y17_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D27|Q'
            Info: 29: + IC(0.300 ns) + CELL(0.787 ns) = 37.765 ns; Loc. = LCFF_X46_Y17_N29; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D28|Q'
            Info: 30: + IC(0.471 ns) + CELL(0.787 ns) = 39.023 ns; Loc. = LCFF_X47_Y17_N19; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D29|Q'
            Info: 31: + IC(0.295 ns) + CELL(0.787 ns) = 40.105 ns; Loc. = LCFF_X47_Y17_N31; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D30|Q'
            Info: 32: + IC(0.428 ns) + CELL(0.787 ns) = 41.320 ns; Loc. = LCFF_X48_Y17_N21; Fanout = 1; REG Node = 'clock_div:U1|dflipflop:D31|Q'
            Info: 33: + IC(0.712 ns) + CELL(0.150 ns) = 42.182 ns; Loc. = LCCOMB_X46_Y17_N10; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~15'
            Info: 34: + IC(0.263 ns) + CELL(0.438 ns) = 42.883 ns; Loc. = LCCOMB_X46_Y17_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~20'
            Info: 35: + IC(0.252 ns) + CELL(0.419 ns) = 43.554 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 36: + IC(0.256 ns) + CELL(0.275 ns) = 44.085 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 37: + IC(1.535 ns) + CELL(0.000 ns) = 45.620 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 38: + IC(1.012 ns) + CELL(0.537 ns) = 47.169 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
            Info: Total cell delay = 27.215 ns ( 57.70 % )
            Info: Total interconnect delay = 19.954 ns ( 42.30 % )
        Info: - Shortest clock path from clock "CLOCK_50" to source register is 9.419 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.527 ns) + CELL(0.438 ns) = 2.964 ns; Loc. = LCCOMB_X34_Y19_N4; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~0'
            Info: 3: + IC(0.257 ns) + CELL(0.275 ns) = 3.496 ns; Loc. = LCCOMB_X34_Y19_N28; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~1'
            Info: 4: + IC(0.252 ns) + CELL(0.388 ns) = 4.136 ns; Loc. = LCCOMB_X34_Y19_N30; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~16'
            Info: 5: + IC(0.247 ns) + CELL(0.150 ns) = 4.533 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 6: + IC(1.414 ns) + CELL(0.388 ns) = 6.335 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 7: + IC(1.535 ns) + CELL(0.000 ns) = 7.870 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.419 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
            Info: Total cell delay = 3.175 ns ( 33.71 % )
            Info: Total interconnect delay = 6.244 ns ( 66.29 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.547 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out[15]~46'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: Total cell delay = 0.234 ns ( 42.78 % )
        Info: Total interconnect delay = 0.313 ns ( 57.22 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 136 non-operational path(s) clocked by clock "SW[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Counter_Out[15]" and destination pin or register "Counter_Out[15]" for clock "SW[1]" (Hold time is 1.986 ns)
    Info: + Largest clock skew is 2.517 ns
        Info: + Longest clock path from clock "SW[1]" to destination register is 9.484 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW[1]'
            Info: 2: + IC(1.457 ns) + CELL(0.275 ns) = 2.731 ns; Loc. = LCCOMB_X34_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~4'
            Info: 3: + IC(0.241 ns) + CELL(0.420 ns) = 3.392 ns; Loc. = LCCOMB_X34_Y19_N16; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~5'
            Info: 4: + IC(0.270 ns) + CELL(0.408 ns) = 4.070 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~17'
            Info: 5: + IC(0.257 ns) + CELL(0.271 ns) = 4.598 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 6: + IC(1.414 ns) + CELL(0.388 ns) = 6.400 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 7: + IC(1.535 ns) + CELL(0.000 ns) = 7.935 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.484 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
            Info: Total cell delay = 3.298 ns ( 34.77 % )
            Info: Total interconnect delay = 6.186 ns ( 65.23 % )
        Info: - Shortest clock path from clock "SW[1]" to source register is 6.967 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW[1]'
            Info: 2: + IC(1.154 ns) + CELL(0.275 ns) = 2.428 ns; Loc. = LCCOMB_X46_Y17_N12; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~11'
            Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 2.821 ns; Loc. = LCCOMB_X46_Y17_N4; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~19'
            Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 3.352 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 5: + IC(0.256 ns) + CELL(0.275 ns) = 3.883 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 6: + IC(1.535 ns) + CELL(0.000 ns) = 5.418 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 7: + IC(1.012 ns) + CELL(0.537 ns) = 6.967 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
            Info: Total cell delay = 2.511 ns ( 36.04 % )
            Info: Total interconnect delay = 4.456 ns ( 63.96 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.547 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out[15]~46'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: Total cell delay = 0.234 ns ( 42.78 % )
        Info: Total interconnect delay = 0.313 ns ( 57.22 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 130 non-operational path(s) clocked by clock "SW[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Counter_Out[15]" and destination pin or register "Counter_Out[15]" for clock "SW[0]" (Hold time is 1.644 ns)
    Info: + Largest clock skew is 2.175 ns
        Info: + Longest clock path from clock "SW[0]" to destination register is 9.662 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW[0]'
            Info: 2: + IC(1.472 ns) + CELL(0.438 ns) = 2.909 ns; Loc. = LCCOMB_X34_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~4'
            Info: 3: + IC(0.241 ns) + CELL(0.420 ns) = 3.570 ns; Loc. = LCCOMB_X34_Y19_N16; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~5'
            Info: 4: + IC(0.270 ns) + CELL(0.408 ns) = 4.248 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~17'
            Info: 5: + IC(0.257 ns) + CELL(0.271 ns) = 4.776 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 6: + IC(1.414 ns) + CELL(0.388 ns) = 6.578 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 7: + IC(1.535 ns) + CELL(0.000 ns) = 8.113 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.662 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
            Info: Total cell delay = 3.461 ns ( 35.82 % )
            Info: Total interconnect delay = 6.201 ns ( 64.18 % )
        Info: - Shortest clock path from clock "SW[0]" to source register is 7.487 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW[0]'
            Info: 2: + IC(1.109 ns) + CELL(0.438 ns) = 2.546 ns; Loc. = LCCOMB_X46_Y17_N22; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~10'
            Info: 3: + IC(0.252 ns) + CELL(0.150 ns) = 2.948 ns; Loc. = LCCOMB_X46_Y17_N12; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~11'
            Info: 4: + IC(0.243 ns) + CELL(0.150 ns) = 3.341 ns; Loc. = LCCOMB_X46_Y17_N4; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~19'
            Info: 5: + IC(0.256 ns) + CELL(0.275 ns) = 3.872 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 6: + IC(0.256 ns) + CELL(0.275 ns) = 4.403 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 7: + IC(1.535 ns) + CELL(0.000 ns) = 5.938 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 7.487 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
            Info: Total cell delay = 2.824 ns ( 37.72 % )
            Info: Total interconnect delay = 4.663 ns ( 62.28 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.547 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out[15]~46'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: Total cell delay = 0.234 ns ( 42.78 % )
        Info: Total interconnect delay = 0.313 ns ( 57.22 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock "SW[2]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Counter_Out[15]" and destination pin or register "Counter_Out[15]" for clock "SW[2]" (Hold time is 759 ps)
    Info: + Largest clock skew is 1.290 ns
        Info: + Longest clock path from clock "SW[2]" to destination register is 7.935 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW[2]'
            Info: 2: + IC(1.372 ns) + CELL(0.150 ns) = 2.521 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~17'
            Info: 3: + IC(0.257 ns) + CELL(0.271 ns) = 3.049 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 4: + IC(1.414 ns) + CELL(0.388 ns) = 4.851 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 5: + IC(1.535 ns) + CELL(0.000 ns) = 6.386 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 6: + IC(1.012 ns) + CELL(0.537 ns) = 7.935 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
            Info: Total cell delay = 2.345 ns ( 29.55 % )
            Info: Total interconnect delay = 5.590 ns ( 70.45 % )
        Info: - Shortest clock path from clock "SW[2]" to source register is 6.645 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW[2]'
            Info: 2: + IC(1.085 ns) + CELL(0.275 ns) = 2.359 ns; Loc. = LCCOMB_X46_Y17_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~20'
            Info: 3: + IC(0.252 ns) + CELL(0.419 ns) = 3.030 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 4: + IC(0.256 ns) + CELL(0.275 ns) = 3.561 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 5: + IC(1.535 ns) + CELL(0.000 ns) = 5.096 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 6: + IC(1.012 ns) + CELL(0.537 ns) = 6.645 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
            Info: Total cell delay = 2.505 ns ( 37.70 % )
            Info: Total interconnect delay = 4.140 ns ( 62.30 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.547 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: 2: + IC(0.313 ns) + CELL(0.150 ns) = 0.463 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out[15]~46'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.547 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: Total cell delay = 0.234 ns ( 42.78 % )
        Info: Total interconnect delay = 0.313 ns ( 57.22 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "Counter_Out[15]" (data pin = "SW[17]", clock pin = "SW[4]") is 3.546 ns
    Info: + Longest pin to register delay is 9.375 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 29; PIN Node = 'SW[17]'
        Info: 2: + IC(6.625 ns) + CELL(0.393 ns) = 7.870 ns; Loc. = LCCOMB_X63_Y23_N2; Fanout = 2; COMB Node = 'Counter_Out[1]~19'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.941 ns; Loc. = LCCOMB_X63_Y23_N4; Fanout = 2; COMB Node = 'Counter_Out[2]~21'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 8.012 ns; Loc. = LCCOMB_X63_Y23_N6; Fanout = 2; COMB Node = 'Counter_Out[3]~23'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 8.083 ns; Loc. = LCCOMB_X63_Y23_N8; Fanout = 2; COMB Node = 'Counter_Out[4]~25'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.154 ns; Loc. = LCCOMB_X63_Y23_N10; Fanout = 2; COMB Node = 'Counter_Out[5]~27'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.225 ns; Loc. = LCCOMB_X63_Y23_N12; Fanout = 2; COMB Node = 'Counter_Out[6]~29'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 8.384 ns; Loc. = LCCOMB_X63_Y23_N14; Fanout = 2; COMB Node = 'Counter_Out[7]~31'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 8.455 ns; Loc. = LCCOMB_X63_Y23_N16; Fanout = 2; COMB Node = 'Counter_Out[8]~33'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.526 ns; Loc. = LCCOMB_X63_Y23_N18; Fanout = 2; COMB Node = 'Counter_Out[9]~35'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.597 ns; Loc. = LCCOMB_X63_Y23_N20; Fanout = 2; COMB Node = 'Counter_Out[10]~37'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.668 ns; Loc. = LCCOMB_X63_Y23_N22; Fanout = 2; COMB Node = 'Counter_Out[11]~39'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 8.739 ns; Loc. = LCCOMB_X63_Y23_N24; Fanout = 2; COMB Node = 'Counter_Out[12]~41'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 8.810 ns; Loc. = LCCOMB_X63_Y23_N26; Fanout = 2; COMB Node = 'Counter_Out[13]~43'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 8.881 ns; Loc. = LCCOMB_X63_Y23_N28; Fanout = 1; COMB Node = 'Counter_Out[14]~45'
        Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 9.291 ns; Loc. = LCCOMB_X63_Y23_N30; Fanout = 1; COMB Node = 'Counter_Out[15]~46'
        Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 9.375 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: Total cell delay = 2.750 ns ( 29.33 % )
        Info: Total interconnect delay = 6.625 ns ( 70.67 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "SW[4]" to destination register is 5.793 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 2; CLK Node = 'SW[4]'
        Info: 2: + IC(1.560 ns) + CELL(0.150 ns) = 2.709 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
        Info: 3: + IC(1.535 ns) + CELL(0.000 ns) = 4.244 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
        Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 5.793 ns; Loc. = LCFF_X63_Y23_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: Total cell delay = 1.686 ns ( 29.10 % )
        Info: Total interconnect delay = 4.107 ns ( 70.90 % )
Info: tco from clock "CLOCK_50" to destination pin "LEDR[10]" through register "Counter_Out[10]" is 54.918 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 47.169 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.445 ns) + CELL(0.787 ns) = 3.231 ns; Loc. = LCFF_X34_Y19_N13; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D1|Q'
        Info: 3: + IC(0.297 ns) + CELL(0.787 ns) = 4.315 ns; Loc. = LCFF_X34_Y19_N1; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D2|Q'
        Info: 4: + IC(0.700 ns) + CELL(0.787 ns) = 5.802 ns; Loc. = LCFF_X33_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D3|Q'
        Info: 5: + IC(0.290 ns) + CELL(0.787 ns) = 6.879 ns; Loc. = LCFF_X33_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D4|Q'
        Info: 6: + IC(0.491 ns) + CELL(0.787 ns) = 8.157 ns; Loc. = LCFF_X34_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D5|Q'
        Info: 7: + IC(0.290 ns) + CELL(0.787 ns) = 9.234 ns; Loc. = LCFF_X34_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D6|Q'
        Info: 8: + IC(0.686 ns) + CELL(0.787 ns) = 10.707 ns; Loc. = LCFF_X35_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D7|Q'
        Info: 9: + IC(0.291 ns) + CELL(0.787 ns) = 11.785 ns; Loc. = LCFF_X35_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D8|Q'
        Info: 10: + IC(0.772 ns) + CELL(0.787 ns) = 13.344 ns; Loc. = LCFF_X34_Y18_N5; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D9|Q'
        Info: 11: + IC(0.471 ns) + CELL(0.787 ns) = 14.602 ns; Loc. = LCFF_X35_Y18_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D10|Q'
        Info: 12: + IC(0.290 ns) + CELL(0.787 ns) = 15.679 ns; Loc. = LCFF_X35_Y18_N1; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D11|Q'
        Info: 13: + IC(0.764 ns) + CELL(0.787 ns) = 17.230 ns; Loc. = LCFF_X36_Y19_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D12|Q'
        Info: 14: + IC(0.296 ns) + CELL(0.787 ns) = 18.313 ns; Loc. = LCFF_X36_Y19_N31; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D13|Q'
        Info: 15: + IC(0.436 ns) + CELL(0.787 ns) = 19.536 ns; Loc. = LCFF_X35_Y19_N23; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D14|Q'
        Info: 16: + IC(0.295 ns) + CELL(0.787 ns) = 20.618 ns; Loc. = LCFF_X35_Y19_N15; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D15|Q'
        Info: 17: + IC(0.703 ns) + CELL(0.787 ns) = 22.108 ns; Loc. = LCFF_X33_Y19_N23; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D16|Q'
        Info: 18: + IC(0.298 ns) + CELL(0.787 ns) = 23.193 ns; Loc. = LCFF_X33_Y19_N21; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D17|Q'
        Info: 19: + IC(1.175 ns) + CELL(0.787 ns) = 25.155 ns; Loc. = LCFF_X45_Y19_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D18|Q'
        Info: 20: + IC(0.291 ns) + CELL(0.787 ns) = 26.233 ns; Loc. = LCFF_X45_Y19_N25; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D19|Q'
        Info: 21: + IC(0.763 ns) + CELL(0.787 ns) = 27.783 ns; Loc. = LCFF_X45_Y18_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D20|Q'
        Info: 22: + IC(0.290 ns) + CELL(0.787 ns) = 28.860 ns; Loc. = LCFF_X45_Y18_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D21|Q'
        Info: 23: + IC(0.691 ns) + CELL(0.787 ns) = 30.338 ns; Loc. = LCFF_X44_Y17_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D22|Q'
        Info: 24: + IC(0.296 ns) + CELL(0.787 ns) = 31.421 ns; Loc. = LCFF_X44_Y17_N15; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D23|Q'
        Info: 25: + IC(0.430 ns) + CELL(0.787 ns) = 32.638 ns; Loc. = LCFF_X45_Y17_N5; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D24|Q'
        Info: 26: + IC(0.290 ns) + CELL(0.787 ns) = 33.715 ns; Loc. = LCFF_X45_Y17_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D25|Q'
        Info: 27: + IC(0.691 ns) + CELL(0.787 ns) = 35.193 ns; Loc. = LCFF_X49_Y17_N27; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D26|Q'
        Info: 28: + IC(0.698 ns) + CELL(0.787 ns) = 36.678 ns; Loc. = LCFF_X46_Y17_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D27|Q'
        Info: 29: + IC(0.300 ns) + CELL(0.787 ns) = 37.765 ns; Loc. = LCFF_X46_Y17_N29; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D28|Q'
        Info: 30: + IC(0.471 ns) + CELL(0.787 ns) = 39.023 ns; Loc. = LCFF_X47_Y17_N19; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D29|Q'
        Info: 31: + IC(0.295 ns) + CELL(0.787 ns) = 40.105 ns; Loc. = LCFF_X47_Y17_N31; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D30|Q'
        Info: 32: + IC(0.428 ns) + CELL(0.787 ns) = 41.320 ns; Loc. = LCFF_X48_Y17_N21; Fanout = 1; REG Node = 'clock_div:U1|dflipflop:D31|Q'
        Info: 33: + IC(0.712 ns) + CELL(0.150 ns) = 42.182 ns; Loc. = LCCOMB_X46_Y17_N10; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~15'
        Info: 34: + IC(0.263 ns) + CELL(0.438 ns) = 42.883 ns; Loc. = LCCOMB_X46_Y17_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~20'
        Info: 35: + IC(0.252 ns) + CELL(0.419 ns) = 43.554 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
        Info: 36: + IC(0.256 ns) + CELL(0.275 ns) = 44.085 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
        Info: 37: + IC(1.535 ns) + CELL(0.000 ns) = 45.620 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
        Info: 38: + IC(1.012 ns) + CELL(0.537 ns) = 47.169 ns; Loc. = LCFF_X63_Y23_N21; Fanout = 4; REG Node = 'Counter_Out[10]'
        Info: Total cell delay = 27.215 ns ( 57.70 % )
        Info: Total interconnect delay = 19.954 ns ( 42.30 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.499 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y23_N21; Fanout = 4; REG Node = 'Counter_Out[10]'
        Info: 2: + IC(4.721 ns) + CELL(2.778 ns) = 7.499 ns; Loc. = PIN_AA13; Fanout = 0; PIN Node = 'LEDR[10]'
        Info: Total cell delay = 2.778 ns ( 37.04 % )
        Info: Total interconnect delay = 4.721 ns ( 62.96 % )
Info: Longest tpd from source pin "SW[0]" to destination pin "GPIO_0[33]" is 10.946 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW[0]'
    Info: 2: + IC(1.472 ns) + CELL(0.438 ns) = 2.909 ns; Loc. = LCCOMB_X34_Y19_N18; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~4'
    Info: 3: + IC(0.241 ns) + CELL(0.420 ns) = 3.570 ns; Loc. = LCCOMB_X34_Y19_N16; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~5'
    Info: 4: + IC(0.270 ns) + CELL(0.408 ns) = 4.248 ns; Loc. = LCCOMB_X34_Y19_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~17'
    Info: 5: + IC(0.257 ns) + CELL(0.271 ns) = 4.776 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
    Info: 6: + IC(1.414 ns) + CELL(0.388 ns) = 6.578 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
    Info: 7: + IC(1.736 ns) + CELL(2.632 ns) = 10.946 ns; Loc. = PIN_L24; Fanout = 0; PIN Node = 'GPIO_0[33]'
    Info: Total cell delay = 5.556 ns ( 50.76 % )
    Info: Total interconnect delay = 5.390 ns ( 49.24 % )
Info: th for register "Counter_Out[1]" (data pin = "SW[17]", clock pin = "CLOCK_50") is 39.458 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 47.169 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.445 ns) + CELL(0.787 ns) = 3.231 ns; Loc. = LCFF_X34_Y19_N13; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D1|Q'
        Info: 3: + IC(0.297 ns) + CELL(0.787 ns) = 4.315 ns; Loc. = LCFF_X34_Y19_N1; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D2|Q'
        Info: 4: + IC(0.700 ns) + CELL(0.787 ns) = 5.802 ns; Loc. = LCFF_X33_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D3|Q'
        Info: 5: + IC(0.290 ns) + CELL(0.787 ns) = 6.879 ns; Loc. = LCFF_X33_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D4|Q'
        Info: 6: + IC(0.491 ns) + CELL(0.787 ns) = 8.157 ns; Loc. = LCFF_X34_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D5|Q'
        Info: 7: + IC(0.290 ns) + CELL(0.787 ns) = 9.234 ns; Loc. = LCFF_X34_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D6|Q'
        Info: 8: + IC(0.686 ns) + CELL(0.787 ns) = 10.707 ns; Loc. = LCFF_X35_Y20_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D7|Q'
        Info: 9: + IC(0.291 ns) + CELL(0.787 ns) = 11.785 ns; Loc. = LCFF_X35_Y20_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D8|Q'
        Info: 10: + IC(0.772 ns) + CELL(0.787 ns) = 13.344 ns; Loc. = LCFF_X34_Y18_N5; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D9|Q'
        Info: 11: + IC(0.471 ns) + CELL(0.787 ns) = 14.602 ns; Loc. = LCFF_X35_Y18_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D10|Q'
        Info: 12: + IC(0.290 ns) + CELL(0.787 ns) = 15.679 ns; Loc. = LCFF_X35_Y18_N1; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D11|Q'
        Info: 13: + IC(0.764 ns) + CELL(0.787 ns) = 17.230 ns; Loc. = LCFF_X36_Y19_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D12|Q'
        Info: 14: + IC(0.296 ns) + CELL(0.787 ns) = 18.313 ns; Loc. = LCFF_X36_Y19_N31; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D13|Q'
        Info: 15: + IC(0.436 ns) + CELL(0.787 ns) = 19.536 ns; Loc. = LCFF_X35_Y19_N23; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D14|Q'
        Info: 16: + IC(0.295 ns) + CELL(0.787 ns) = 20.618 ns; Loc. = LCFF_X35_Y19_N15; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D15|Q'
        Info: 17: + IC(0.703 ns) + CELL(0.787 ns) = 22.108 ns; Loc. = LCFF_X33_Y19_N23; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D16|Q'
        Info: 18: + IC(0.298 ns) + CELL(0.787 ns) = 23.193 ns; Loc. = LCFF_X33_Y19_N21; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D17|Q'
        Info: 19: + IC(1.175 ns) + CELL(0.787 ns) = 25.155 ns; Loc. = LCFF_X45_Y19_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D18|Q'
        Info: 20: + IC(0.291 ns) + CELL(0.787 ns) = 26.233 ns; Loc. = LCFF_X45_Y19_N25; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D19|Q'
        Info: 21: + IC(0.763 ns) + CELL(0.787 ns) = 27.783 ns; Loc. = LCFF_X45_Y18_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D20|Q'
        Info: 22: + IC(0.290 ns) + CELL(0.787 ns) = 28.860 ns; Loc. = LCFF_X45_Y18_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D21|Q'
        Info: 23: + IC(0.691 ns) + CELL(0.787 ns) = 30.338 ns; Loc. = LCFF_X44_Y17_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D22|Q'
        Info: 24: + IC(0.296 ns) + CELL(0.787 ns) = 31.421 ns; Loc. = LCFF_X44_Y17_N15; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D23|Q'
        Info: 25: + IC(0.430 ns) + CELL(0.787 ns) = 32.638 ns; Loc. = LCFF_X45_Y17_N5; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D24|Q'
        Info: 26: + IC(0.290 ns) + CELL(0.787 ns) = 33.715 ns; Loc. = LCFF_X45_Y17_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D25|Q'
        Info: 27: + IC(0.691 ns) + CELL(0.787 ns) = 35.193 ns; Loc. = LCFF_X49_Y17_N27; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D26|Q'
        Info: 28: + IC(0.698 ns) + CELL(0.787 ns) = 36.678 ns; Loc. = LCFF_X46_Y17_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D27|Q'
        Info: 29: + IC(0.300 ns) + CELL(0.787 ns) = 37.765 ns; Loc. = LCFF_X46_Y17_N29; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D28|Q'
        Info: 30: + IC(0.471 ns) + CELL(0.787 ns) = 39.023 ns; Loc. = LCFF_X47_Y17_N19; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D29|Q'
        Info: 31: + IC(0.295 ns) + CELL(0.787 ns) = 40.105 ns; Loc. = LCFF_X47_Y17_N31; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D30|Q'
        Info: 32: + IC(0.428 ns) + CELL(0.787 ns) = 41.320 ns; Loc. = LCFF_X48_Y17_N21; Fanout = 1; REG Node = 'clock_div:U1|dflipflop:D31|Q'
        Info: 33: + IC(0.712 ns) + CELL(0.150 ns) = 42.182 ns; Loc. = LCCOMB_X46_Y17_N10; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~15'
        Info: 34: + IC(0.263 ns) + CELL(0.438 ns) = 42.883 ns; Loc. = LCCOMB_X46_Y17_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~20'
        Info: 35: + IC(0.252 ns) + CELL(0.419 ns) = 43.554 ns; Loc. = LCCOMB_X46_Y17_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
        Info: 36: + IC(0.256 ns) + CELL(0.275 ns) = 44.085 ns; Loc. = LCCOMB_X46_Y17_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
        Info: 37: + IC(1.535 ns) + CELL(0.000 ns) = 45.620 ns; Loc. = CLKCTRL_G5; Fanout = 16; COMB Node = 'clock_div:U1|Mux0~clkctrl'
        Info: 38: + IC(1.012 ns) + CELL(0.537 ns) = 47.169 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out[1]'
        Info: Total cell delay = 27.215 ns ( 57.70 % )
        Info: Total interconnect delay = 19.954 ns ( 42.30 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.977 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 29; PIN Node = 'SW[17]'
        Info: 2: + IC(6.625 ns) + CELL(0.416 ns) = 7.893 ns; Loc. = LCCOMB_X63_Y23_N2; Fanout = 1; COMB Node = 'Counter_Out[1]~18'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.977 ns; Loc. = LCFF_X63_Y23_N3; Fanout = 4; REG Node = 'Counter_Out[1]'
        Info: Total cell delay = 1.352 ns ( 16.95 % )
        Info: Total interconnect delay = 6.625 ns ( 83.05 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Wed Mar 02 16:42:39 2011
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:02


