
Smart_Notification_System_2025.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001a54  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000054  00800060  00001a54  00001ae8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001f  008000b4  008000b4  00001b3c  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001b3c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001b6c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000360  00000000  00000000  00001ba8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000035f7  00000000  00000000  00001f08  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001136  00000000  00000000  000054ff  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001b04  00000000  00000000  00006635  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000944  00000000  00000000  0000813c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000011d8  00000000  00000000  00008a80  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002316  00000000  00000000  00009c58  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002c0  00000000  00000000  0000bf6e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 d7 00 	jmp	0x1ae	; 0x1ae <__ctors_end>
       4:	0c 94 71 02 	jmp	0x4e2	; 0x4e2 <__vector_1>
       8:	0c 94 9a 02 	jmp	0x534	; 0x534 <__vector_2>
       c:	0c 94 c3 02 	jmp	0x586	; 0x586 <__vector_3>
      10:	0c 94 f4 00 	jmp	0x1e8	; 0x1e8 <__bad_interrupt>
      14:	0c 94 f4 00 	jmp	0x1e8	; 0x1e8 <__bad_interrupt>
      18:	0c 94 ec 02 	jmp	0x5d8	; 0x5d8 <__vector_6>
      1c:	0c 94 8c 08 	jmp	0x1118	; 0x1118 <__vector_7>
      20:	0c 94 f4 00 	jmp	0x1e8	; 0x1e8 <__bad_interrupt>
      24:	0c 94 63 08 	jmp	0x10c6	; 0x10c6 <__vector_9>
      28:	0c 94 f4 00 	jmp	0x1e8	; 0x1e8 <__bad_interrupt>
      2c:	0c 94 f4 00 	jmp	0x1e8	; 0x1e8 <__bad_interrupt>
      30:	0c 94 f4 00 	jmp	0x1e8	; 0x1e8 <__bad_interrupt>
      34:	0c 94 d5 08 	jmp	0x11aa	; 0x11aa <__vector_13>
      38:	0c 94 f4 00 	jmp	0x1e8	; 0x1e8 <__bad_interrupt>
      3c:	0c 94 ff 08 	jmp	0x11fe	; 0x11fe <__vector_15>
      40:	0c 94 f4 00 	jmp	0x1e8	; 0x1e8 <__bad_interrupt>
      44:	0c 94 f4 00 	jmp	0x1e8	; 0x1e8 <__bad_interrupt>
      48:	0c 94 f4 00 	jmp	0x1e8	; 0x1e8 <__bad_interrupt>
      4c:	0c 94 f4 00 	jmp	0x1e8	; 0x1e8 <__bad_interrupt>
      50:	0c 94 f4 00 	jmp	0x1e8	; 0x1e8 <__bad_interrupt>
      54:	02 01       	movw	r0, r4
      56:	1b 01       	movw	r2, r22
      58:	34 01       	movw	r6, r8
      5a:	4d 01       	movw	r8, r26
      5c:	65 01       	movw	r12, r10
      5e:	65 01       	movw	r12, r10
      60:	65 01       	movw	r12, r10
      62:	65 01       	movw	r12, r10
      64:	65 01       	movw	r12, r10
      66:	65 01       	movw	r12, r10
      68:	65 01       	movw	r12, r10
      6a:	65 01       	movw	r12, r10
      6c:	65 01       	movw	r12, r10
      6e:	65 01       	movw	r12, r10
      70:	65 01       	movw	r12, r10
      72:	65 01       	movw	r12, r10
      74:	65 01       	movw	r12, r10
      76:	65 01       	movw	r12, r10
      78:	65 01       	movw	r12, r10
      7a:	65 01       	movw	r12, r10
      7c:	65 01       	movw	r12, r10
      7e:	65 01       	movw	r12, r10
      80:	65 01       	movw	r12, r10
      82:	65 01       	movw	r12, r10
      84:	65 01       	movw	r12, r10
      86:	65 01       	movw	r12, r10
      88:	65 01       	movw	r12, r10
      8a:	65 01       	movw	r12, r10
      8c:	65 01       	movw	r12, r10
      8e:	65 01       	movw	r12, r10
      90:	65 01       	movw	r12, r10
      92:	65 01       	movw	r12, r10
      94:	02 01       	movw	r0, r4
      96:	1b 01       	movw	r2, r22
      98:	34 01       	movw	r6, r8
      9a:	4d 01       	movw	r8, r26
      9c:	72 01       	movw	r14, r4
      9e:	8b 01       	movw	r16, r22
      a0:	a4 01       	movw	r20, r8
      a2:	bd 01       	movw	r22, r26
      a4:	d5 01       	movw	r26, r10
      a6:	d5 01       	movw	r26, r10
      a8:	d5 01       	movw	r26, r10
      aa:	d5 01       	movw	r26, r10
      ac:	d5 01       	movw	r26, r10
      ae:	d5 01       	movw	r26, r10
      b0:	d5 01       	movw	r26, r10
      b2:	d5 01       	movw	r26, r10
      b4:	d5 01       	movw	r26, r10
      b6:	d5 01       	movw	r26, r10
      b8:	d5 01       	movw	r26, r10
      ba:	d5 01       	movw	r26, r10
      bc:	d5 01       	movw	r26, r10
      be:	d5 01       	movw	r26, r10
      c0:	d5 01       	movw	r26, r10
      c2:	d5 01       	movw	r26, r10
      c4:	d5 01       	movw	r26, r10
      c6:	d5 01       	movw	r26, r10
      c8:	d5 01       	movw	r26, r10
      ca:	d5 01       	movw	r26, r10
      cc:	d5 01       	movw	r26, r10
      ce:	d5 01       	movw	r26, r10
      d0:	d5 01       	movw	r26, r10
      d2:	d5 01       	movw	r26, r10
      d4:	d5 01       	movw	r26, r10
      d6:	d5 01       	movw	r26, r10
      d8:	d5 01       	movw	r26, r10
      da:	d5 01       	movw	r26, r10
      dc:	72 01       	movw	r14, r4
      de:	8b 01       	movw	r16, r22
      e0:	a4 01       	movw	r20, r8
      e2:	bd 01       	movw	r22, r26
      e4:	e1 01       	movw	r28, r2
      e6:	e3 01       	movw	r28, r6
      e8:	e5 01       	movw	r28, r10
      ea:	e7 01       	movw	r28, r14
      ec:	e8 01       	movw	r28, r16
      ee:	e8 01       	movw	r28, r16
      f0:	e8 01       	movw	r28, r16
      f2:	e8 01       	movw	r28, r16
      f4:	e8 01       	movw	r28, r16
      f6:	e8 01       	movw	r28, r16
      f8:	e8 01       	movw	r28, r16
      fa:	e8 01       	movw	r28, r16
      fc:	e8 01       	movw	r28, r16
      fe:	e8 01       	movw	r28, r16
     100:	e8 01       	movw	r28, r16
     102:	e8 01       	movw	r28, r16
     104:	e8 01       	movw	r28, r16
     106:	e8 01       	movw	r28, r16
     108:	e8 01       	movw	r28, r16
     10a:	e8 01       	movw	r28, r16
     10c:	e8 01       	movw	r28, r16
     10e:	e8 01       	movw	r28, r16
     110:	e8 01       	movw	r28, r16
     112:	e8 01       	movw	r28, r16
     114:	e8 01       	movw	r28, r16
     116:	e8 01       	movw	r28, r16
     118:	e8 01       	movw	r28, r16
     11a:	e8 01       	movw	r28, r16
     11c:	e8 01       	movw	r28, r16
     11e:	e8 01       	movw	r28, r16
     120:	e8 01       	movw	r28, r16
     122:	e8 01       	movw	r28, r16
     124:	e1 01       	movw	r28, r2
     126:	e3 01       	movw	r28, r6
     128:	e5 01       	movw	r28, r10
     12a:	e7 01       	movw	r28, r14
     12c:	07 63       	ori	r16, 0x37	; 55
     12e:	42 36       	cpi	r20, 0x62	; 98
     130:	b7 9b       	sbis	0x16, 7	; 22
     132:	d8 a7       	std	Y+40, r29	; 0x28
     134:	1a 39       	cpi	r17, 0x9A	; 154
     136:	68 56       	subi	r22, 0x68	; 104
     138:	18 ae       	std	Y+56, r1	; 0x38
     13a:	ba ab       	std	Y+50, r27	; 0x32
     13c:	55 8c       	ldd	r5, Z+29	; 0x1d
     13e:	1d 3c       	cpi	r17, 0xCD	; 205
     140:	b7 cc       	rjmp	.-1682   	; 0xfffffab0 <__eeprom_end+0xff7efab0>
     142:	57 63       	ori	r21, 0x37	; 55
     144:	bd 6d       	ori	r27, 0xDD	; 221
     146:	ed fd       	.word	0xfded	; ????
     148:	75 3e       	cpi	r23, 0xE5	; 229
     14a:	f6 17       	cp	r31, r22
     14c:	72 31       	cpi	r23, 0x12	; 18
     14e:	bf 00       	.word	0x00bf	; ????
     150:	00 00       	nop
     152:	80 3f       	cpi	r24, 0xF0	; 240
     154:	08 00       	.word	0x0008	; ????
     156:	00 00       	nop
     158:	be 92       	st	-X, r11
     15a:	24 49       	sbci	r18, 0x94	; 148
     15c:	12 3e       	cpi	r17, 0xE2	; 226
     15e:	ab aa       	std	Y+51, r10	; 0x33
     160:	aa 2a       	or	r10, r26
     162:	be cd       	rjmp	.-1156   	; 0xfffffce0 <__eeprom_end+0xff7efce0>
     164:	cc cc       	rjmp	.-1640   	; 0xfffffafe <__eeprom_end+0xff7efafe>
     166:	4c 3e       	cpi	r20, 0xEC	; 236
     168:	00 00       	nop
     16a:	00 80       	ld	r0, Z
     16c:	be ab       	std	Y+54, r27	; 0x36
     16e:	aa aa       	std	Y+50, r10	; 0x32
     170:	aa 3e       	cpi	r26, 0xEA	; 234
     172:	00 00       	nop
     174:	00 00       	nop
     176:	bf 00       	.word	0x00bf	; ????
     178:	00 00       	nop
     17a:	80 3f       	cpi	r24, 0xF0	; 240
     17c:	00 00       	nop
     17e:	00 00       	nop
     180:	00 08       	sbc	r0, r0
     182:	41 78       	andi	r20, 0x81	; 129
     184:	d3 bb       	out	0x13, r29	; 19
     186:	43 87       	std	Z+11, r20	; 0x0b
     188:	d1 13       	cpse	r29, r17
     18a:	3d 19       	sub	r19, r13
     18c:	0e 3c       	cpi	r16, 0xCE	; 206
     18e:	c3 bd       	out	0x23, r28	; 35
     190:	42 82       	std	Z+2, r4	; 0x02
     192:	ad 2b       	or	r26, r29
     194:	3e 68       	ori	r19, 0x8E	; 142
     196:	ec 82       	std	Y+4, r14	; 0x04
     198:	76 be       	out	0x36, r7	; 54
     19a:	d9 8f       	std	Y+25, r29	; 0x19
     19c:	e1 a9       	ldd	r30, Z+49	; 0x31
     19e:	3e 4c       	sbci	r19, 0xCE	; 206
     1a0:	80 ef       	ldi	r24, 0xF0	; 240
     1a2:	ff be       	out	0x3f, r15	; 63
     1a4:	01 c4       	rjmp	.+2050   	; 0x9a8 <LCD_vSendFloat+0x5e>
     1a6:	ff 7f       	andi	r31, 0xFF	; 255
     1a8:	3f 00       	.word	0x003f	; ????
     1aa:	00 00       	nop
	...

000001ae <__ctors_end>:
     1ae:	11 24       	eor	r1, r1
     1b0:	1f be       	out	0x3f, r1	; 63
     1b2:	cf e5       	ldi	r28, 0x5F	; 95
     1b4:	d8 e0       	ldi	r29, 0x08	; 8
     1b6:	de bf       	out	0x3e, r29	; 62
     1b8:	cd bf       	out	0x3d, r28	; 61

000001ba <__do_copy_data>:
     1ba:	10 e0       	ldi	r17, 0x00	; 0
     1bc:	a0 e6       	ldi	r26, 0x60	; 96
     1be:	b0 e0       	ldi	r27, 0x00	; 0
     1c0:	e4 e5       	ldi	r30, 0x54	; 84
     1c2:	fa e1       	ldi	r31, 0x1A	; 26
     1c4:	02 c0       	rjmp	.+4      	; 0x1ca <__do_copy_data+0x10>
     1c6:	05 90       	lpm	r0, Z+
     1c8:	0d 92       	st	X+, r0
     1ca:	a4 3b       	cpi	r26, 0xB4	; 180
     1cc:	b1 07       	cpc	r27, r17
     1ce:	d9 f7       	brne	.-10     	; 0x1c6 <__do_copy_data+0xc>

000001d0 <__do_clear_bss>:
     1d0:	20 e0       	ldi	r18, 0x00	; 0
     1d2:	a4 eb       	ldi	r26, 0xB4	; 180
     1d4:	b0 e0       	ldi	r27, 0x00	; 0
     1d6:	01 c0       	rjmp	.+2      	; 0x1da <.do_clear_bss_start>

000001d8 <.do_clear_bss_loop>:
     1d8:	1d 92       	st	X+, r1

000001da <.do_clear_bss_start>:
     1da:	a3 3d       	cpi	r26, 0xD3	; 211
     1dc:	b2 07       	cpc	r27, r18
     1de:	e1 f7       	brne	.-8      	; 0x1d8 <.do_clear_bss_loop>
     1e0:	0e 94 60 06 	call	0xcc0	; 0xcc0 <main>
     1e4:	0c 94 28 0d 	jmp	0x1a50	; 0x1a50 <_exit>

000001e8 <__bad_interrupt>:
     1e8:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001ec <DIO_vSet_Pin_Direction>:
		case 'c':
		WRITE_REG(DDRC,copy_u8PortDirection);
		break;
		case'D':
		case 'd':
		WRITE_REG(DDRD,copy_u8PortDirection);
     1ec:	90 e0       	ldi	r25, 0x00	; 0
     1ee:	fc 01       	movw	r30, r24
     1f0:	e1 54       	subi	r30, 0x41	; 65
     1f2:	f1 09       	sbc	r31, r1
     1f4:	e4 32       	cpi	r30, 0x24	; 36
     1f6:	f1 05       	cpc	r31, r1
     1f8:	08 f0       	brcs	.+2      	; 0x1fc <DIO_vSet_Pin_Direction+0x10>
     1fa:	67 c0       	rjmp	.+206    	; 0x2ca <DIO_vSet_Pin_Direction+0xde>
     1fc:	e6 5d       	subi	r30, 0xD6	; 214
     1fe:	ff 4f       	sbci	r31, 0xFF	; 255
     200:	0c 94 ff 0c 	jmp	0x19fe	; 0x19fe <__tablejump2__>
     204:	41 30       	cpi	r20, 0x01	; 1
     206:	59 f4       	brne	.+22     	; 0x21e <DIO_vSet_Pin_Direction+0x32>
     208:	2a b3       	in	r18, 0x1a	; 26
     20a:	81 e0       	ldi	r24, 0x01	; 1
     20c:	90 e0       	ldi	r25, 0x00	; 0
     20e:	02 c0       	rjmp	.+4      	; 0x214 <DIO_vSet_Pin_Direction+0x28>
     210:	88 0f       	add	r24, r24
     212:	99 1f       	adc	r25, r25
     214:	6a 95       	dec	r22
     216:	e2 f7       	brpl	.-8      	; 0x210 <DIO_vSet_Pin_Direction+0x24>
     218:	82 2b       	or	r24, r18
     21a:	8a bb       	out	0x1a, r24	; 26
     21c:	08 95       	ret
     21e:	2a b3       	in	r18, 0x1a	; 26
     220:	81 e0       	ldi	r24, 0x01	; 1
     222:	90 e0       	ldi	r25, 0x00	; 0
     224:	02 c0       	rjmp	.+4      	; 0x22a <DIO_vSet_Pin_Direction+0x3e>
     226:	88 0f       	add	r24, r24
     228:	99 1f       	adc	r25, r25
     22a:	6a 95       	dec	r22
     22c:	e2 f7       	brpl	.-8      	; 0x226 <DIO_vSet_Pin_Direction+0x3a>
     22e:	80 95       	com	r24
     230:	82 23       	and	r24, r18
     232:	8a bb       	out	0x1a, r24	; 26
     234:	08 95       	ret
     236:	41 30       	cpi	r20, 0x01	; 1
     238:	59 f4       	brne	.+22     	; 0x250 <DIO_vSet_Pin_Direction+0x64>
     23a:	27 b3       	in	r18, 0x17	; 23
     23c:	81 e0       	ldi	r24, 0x01	; 1
     23e:	90 e0       	ldi	r25, 0x00	; 0
     240:	02 c0       	rjmp	.+4      	; 0x246 <DIO_vSet_Pin_Direction+0x5a>
     242:	88 0f       	add	r24, r24
     244:	99 1f       	adc	r25, r25
     246:	6a 95       	dec	r22
     248:	e2 f7       	brpl	.-8      	; 0x242 <DIO_vSet_Pin_Direction+0x56>
     24a:	82 2b       	or	r24, r18
     24c:	87 bb       	out	0x17, r24	; 23
     24e:	08 95       	ret
     250:	27 b3       	in	r18, 0x17	; 23
     252:	81 e0       	ldi	r24, 0x01	; 1
     254:	90 e0       	ldi	r25, 0x00	; 0
     256:	02 c0       	rjmp	.+4      	; 0x25c <DIO_vSet_Pin_Direction+0x70>
     258:	88 0f       	add	r24, r24
     25a:	99 1f       	adc	r25, r25
     25c:	6a 95       	dec	r22
     25e:	e2 f7       	brpl	.-8      	; 0x258 <DIO_vSet_Pin_Direction+0x6c>
     260:	80 95       	com	r24
     262:	82 23       	and	r24, r18
     264:	87 bb       	out	0x17, r24	; 23
     266:	08 95       	ret
     268:	41 30       	cpi	r20, 0x01	; 1
     26a:	59 f4       	brne	.+22     	; 0x282 <DIO_vSet_Pin_Direction+0x96>
     26c:	24 b3       	in	r18, 0x14	; 20
     26e:	81 e0       	ldi	r24, 0x01	; 1
     270:	90 e0       	ldi	r25, 0x00	; 0
     272:	02 c0       	rjmp	.+4      	; 0x278 <DIO_vSet_Pin_Direction+0x8c>
     274:	88 0f       	add	r24, r24
     276:	99 1f       	adc	r25, r25
     278:	6a 95       	dec	r22
     27a:	e2 f7       	brpl	.-8      	; 0x274 <DIO_vSet_Pin_Direction+0x88>
     27c:	82 2b       	or	r24, r18
     27e:	84 bb       	out	0x14, r24	; 20
     280:	08 95       	ret
     282:	24 b3       	in	r18, 0x14	; 20
     284:	81 e0       	ldi	r24, 0x01	; 1
     286:	90 e0       	ldi	r25, 0x00	; 0
     288:	02 c0       	rjmp	.+4      	; 0x28e <DIO_vSet_Pin_Direction+0xa2>
     28a:	88 0f       	add	r24, r24
     28c:	99 1f       	adc	r25, r25
     28e:	6a 95       	dec	r22
     290:	e2 f7       	brpl	.-8      	; 0x28a <DIO_vSet_Pin_Direction+0x9e>
     292:	80 95       	com	r24
     294:	82 23       	and	r24, r18
     296:	84 bb       	out	0x14, r24	; 20
     298:	08 95       	ret
     29a:	41 30       	cpi	r20, 0x01	; 1
     29c:	59 f4       	brne	.+22     	; 0x2b4 <DIO_vSet_Pin_Direction+0xc8>
     29e:	21 b3       	in	r18, 0x11	; 17
     2a0:	81 e0       	ldi	r24, 0x01	; 1
     2a2:	90 e0       	ldi	r25, 0x00	; 0
     2a4:	02 c0       	rjmp	.+4      	; 0x2aa <DIO_vSet_Pin_Direction+0xbe>
     2a6:	88 0f       	add	r24, r24
     2a8:	99 1f       	adc	r25, r25
     2aa:	6a 95       	dec	r22
     2ac:	e2 f7       	brpl	.-8      	; 0x2a6 <DIO_vSet_Pin_Direction+0xba>
     2ae:	82 2b       	or	r24, r18
     2b0:	81 bb       	out	0x11, r24	; 17
     2b2:	08 95       	ret
     2b4:	21 b3       	in	r18, 0x11	; 17
     2b6:	81 e0       	ldi	r24, 0x01	; 1
     2b8:	90 e0       	ldi	r25, 0x00	; 0
     2ba:	02 c0       	rjmp	.+4      	; 0x2c0 <DIO_vSet_Pin_Direction+0xd4>
     2bc:	88 0f       	add	r24, r24
     2be:	99 1f       	adc	r25, r25
     2c0:	6a 95       	dec	r22
     2c2:	e2 f7       	brpl	.-8      	; 0x2bc <DIO_vSet_Pin_Direction+0xd0>
     2c4:	80 95       	com	r24
     2c6:	82 23       	and	r24, r18
     2c8:	81 bb       	out	0x11, r24	; 17
     2ca:	08 95       	ret

000002cc <DIO_vSet_Pin_Value>:
     2cc:	90 e0       	ldi	r25, 0x00	; 0
     2ce:	fc 01       	movw	r30, r24
     2d0:	e1 54       	subi	r30, 0x41	; 65
     2d2:	f1 09       	sbc	r31, r1
     2d4:	e4 32       	cpi	r30, 0x24	; 36
     2d6:	f1 05       	cpc	r31, r1
     2d8:	08 f0       	brcs	.+2      	; 0x2dc <DIO_vSet_Pin_Value+0x10>
     2da:	67 c0       	rjmp	.+206    	; 0x3aa <DIO_vSet_Pin_Value+0xde>
     2dc:	e2 5b       	subi	r30, 0xB2	; 178
     2de:	ff 4f       	sbci	r31, 0xFF	; 255
     2e0:	0c 94 ff 0c 	jmp	0x19fe	; 0x19fe <__tablejump2__>
     2e4:	41 11       	cpse	r20, r1
     2e6:	0c c0       	rjmp	.+24     	; 0x300 <DIO_vSet_Pin_Value+0x34>
     2e8:	2b b3       	in	r18, 0x1b	; 27
     2ea:	81 e0       	ldi	r24, 0x01	; 1
     2ec:	90 e0       	ldi	r25, 0x00	; 0
     2ee:	02 c0       	rjmp	.+4      	; 0x2f4 <DIO_vSet_Pin_Value+0x28>
     2f0:	88 0f       	add	r24, r24
     2f2:	99 1f       	adc	r25, r25
     2f4:	6a 95       	dec	r22
     2f6:	e2 f7       	brpl	.-8      	; 0x2f0 <DIO_vSet_Pin_Value+0x24>
     2f8:	80 95       	com	r24
     2fa:	82 23       	and	r24, r18
     2fc:	8b bb       	out	0x1b, r24	; 27
     2fe:	08 95       	ret
     300:	2b b3       	in	r18, 0x1b	; 27
     302:	81 e0       	ldi	r24, 0x01	; 1
     304:	90 e0       	ldi	r25, 0x00	; 0
     306:	02 c0       	rjmp	.+4      	; 0x30c <DIO_vSet_Pin_Value+0x40>
     308:	88 0f       	add	r24, r24
     30a:	99 1f       	adc	r25, r25
     30c:	6a 95       	dec	r22
     30e:	e2 f7       	brpl	.-8      	; 0x308 <DIO_vSet_Pin_Value+0x3c>
     310:	82 2b       	or	r24, r18
     312:	8b bb       	out	0x1b, r24	; 27
     314:	08 95       	ret
     316:	41 11       	cpse	r20, r1
     318:	0c c0       	rjmp	.+24     	; 0x332 <DIO_vSet_Pin_Value+0x66>
     31a:	28 b3       	in	r18, 0x18	; 24
     31c:	81 e0       	ldi	r24, 0x01	; 1
     31e:	90 e0       	ldi	r25, 0x00	; 0
     320:	02 c0       	rjmp	.+4      	; 0x326 <DIO_vSet_Pin_Value+0x5a>
     322:	88 0f       	add	r24, r24
     324:	99 1f       	adc	r25, r25
     326:	6a 95       	dec	r22
     328:	e2 f7       	brpl	.-8      	; 0x322 <DIO_vSet_Pin_Value+0x56>
     32a:	80 95       	com	r24
     32c:	82 23       	and	r24, r18
     32e:	88 bb       	out	0x18, r24	; 24
     330:	08 95       	ret
     332:	28 b3       	in	r18, 0x18	; 24
     334:	81 e0       	ldi	r24, 0x01	; 1
     336:	90 e0       	ldi	r25, 0x00	; 0
     338:	02 c0       	rjmp	.+4      	; 0x33e <DIO_vSet_Pin_Value+0x72>
     33a:	88 0f       	add	r24, r24
     33c:	99 1f       	adc	r25, r25
     33e:	6a 95       	dec	r22
     340:	e2 f7       	brpl	.-8      	; 0x33a <DIO_vSet_Pin_Value+0x6e>
     342:	82 2b       	or	r24, r18
     344:	88 bb       	out	0x18, r24	; 24
     346:	08 95       	ret
     348:	41 11       	cpse	r20, r1
     34a:	0c c0       	rjmp	.+24     	; 0x364 <DIO_vSet_Pin_Value+0x98>
     34c:	25 b3       	in	r18, 0x15	; 21
     34e:	81 e0       	ldi	r24, 0x01	; 1
     350:	90 e0       	ldi	r25, 0x00	; 0
     352:	02 c0       	rjmp	.+4      	; 0x358 <DIO_vSet_Pin_Value+0x8c>
     354:	88 0f       	add	r24, r24
     356:	99 1f       	adc	r25, r25
     358:	6a 95       	dec	r22
     35a:	e2 f7       	brpl	.-8      	; 0x354 <DIO_vSet_Pin_Value+0x88>
     35c:	80 95       	com	r24
     35e:	82 23       	and	r24, r18
     360:	85 bb       	out	0x15, r24	; 21
     362:	08 95       	ret
     364:	25 b3       	in	r18, 0x15	; 21
     366:	81 e0       	ldi	r24, 0x01	; 1
     368:	90 e0       	ldi	r25, 0x00	; 0
     36a:	02 c0       	rjmp	.+4      	; 0x370 <DIO_vSet_Pin_Value+0xa4>
     36c:	88 0f       	add	r24, r24
     36e:	99 1f       	adc	r25, r25
     370:	6a 95       	dec	r22
     372:	e2 f7       	brpl	.-8      	; 0x36c <DIO_vSet_Pin_Value+0xa0>
     374:	82 2b       	or	r24, r18
     376:	85 bb       	out	0x15, r24	; 21
     378:	08 95       	ret
     37a:	41 11       	cpse	r20, r1
     37c:	0c c0       	rjmp	.+24     	; 0x396 <DIO_vSet_Pin_Value+0xca>
     37e:	22 b3       	in	r18, 0x12	; 18
     380:	81 e0       	ldi	r24, 0x01	; 1
     382:	90 e0       	ldi	r25, 0x00	; 0
     384:	02 c0       	rjmp	.+4      	; 0x38a <DIO_vSet_Pin_Value+0xbe>
     386:	88 0f       	add	r24, r24
     388:	99 1f       	adc	r25, r25
     38a:	6a 95       	dec	r22
     38c:	e2 f7       	brpl	.-8      	; 0x386 <DIO_vSet_Pin_Value+0xba>
     38e:	80 95       	com	r24
     390:	82 23       	and	r24, r18
     392:	82 bb       	out	0x12, r24	; 18
     394:	08 95       	ret
     396:	22 b3       	in	r18, 0x12	; 18
     398:	81 e0       	ldi	r24, 0x01	; 1
     39a:	90 e0       	ldi	r25, 0x00	; 0
     39c:	02 c0       	rjmp	.+4      	; 0x3a2 <DIO_vSet_Pin_Value+0xd6>
     39e:	88 0f       	add	r24, r24
     3a0:	99 1f       	adc	r25, r25
     3a2:	6a 95       	dec	r22
     3a4:	e2 f7       	brpl	.-8      	; 0x39e <DIO_vSet_Pin_Value+0xd2>
     3a6:	82 2b       	or	r24, r18
     3a8:	82 bb       	out	0x12, r24	; 18
     3aa:	08 95       	ret

000003ac <DIO_vSet_Port_Value>:

//SETS THE WHOLE REGISTER , PORT'S

void DIO_vSet_Port_Value(u8 copy_u8PortName ,u8 copy_u8PortValue)
{
	switch (copy_u8PortName)
     3ac:	90 e0       	ldi	r25, 0x00	; 0
     3ae:	fc 01       	movw	r30, r24
     3b0:	e1 54       	subi	r30, 0x41	; 65
     3b2:	f1 09       	sbc	r31, r1
     3b4:	e4 32       	cpi	r30, 0x24	; 36
     3b6:	f1 05       	cpc	r31, r1
     3b8:	58 f4       	brcc	.+22     	; 0x3d0 <DIO_vSet_Port_Value+0x24>
     3ba:	ee 58       	subi	r30, 0x8E	; 142
     3bc:	ff 4f       	sbci	r31, 0xFF	; 255
     3be:	0c 94 ff 0c 	jmp	0x19fe	; 0x19fe <__tablejump2__>
	{
		case'A':
		case 'a':
		WRITE_REG(PORTA,copy_u8PortValue);
     3c2:	6b bb       	out	0x1b, r22	; 27
		break;
     3c4:	08 95       	ret
		case'B':
		case 'b':
		WRITE_REG(PORTB,copy_u8PortValue);
     3c6:	68 bb       	out	0x18, r22	; 24
		break;
     3c8:	08 95       	ret
		case'C':
		case 'c':
		WRITE_REG(PORTC,copy_u8PortValue);
     3ca:	65 bb       	out	0x15, r22	; 21
		break;
     3cc:	08 95       	ret
		case'D':
		case 'd':
		WRITE_REG(PORTD,copy_u8PortValue);
     3ce:	62 bb       	out	0x12, r22	; 18
     3d0:	08 95       	ret

000003d2 <EXTI_vInit>:
		case EXTI_INT1:
		GICR &= ~(1 << INT1_EN_BIT);
		break;

		case EXTI_INT2:
		GICR &= ~(1 << INT2_EN_BIT);
     3d2:	81 30       	cpi	r24, 0x01	; 1
     3d4:	49 f1       	breq	.+82     	; 0x428 <__EEPROM_REGION_LENGTH__+0x28>
     3d6:	20 f0       	brcs	.+8      	; 0x3e0 <EXTI_vInit+0xe>
     3d8:	82 30       	cpi	r24, 0x02	; 2
     3da:	09 f4       	brne	.+2      	; 0x3de <EXTI_vInit+0xc>
     3dc:	49 c0       	rjmp	.+146    	; 0x470 <__EEPROM_REGION_LENGTH__+0x70>
     3de:	08 95       	ret
     3e0:	81 b3       	in	r24, 0x11	; 17
     3e2:	8b 7f       	andi	r24, 0xFB	; 251
     3e4:	81 bb       	out	0x11, r24	; 17
     3e6:	82 b3       	in	r24, 0x12	; 18
     3e8:	84 60       	ori	r24, 0x04	; 4
     3ea:	82 bb       	out	0x12, r24	; 18
     3ec:	61 30       	cpi	r22, 0x01	; 1
     3ee:	51 f0       	breq	.+20     	; 0x404 <__EEPROM_REGION_LENGTH__+0x4>
     3f0:	28 f0       	brcs	.+10     	; 0x3fc <EXTI_vInit+0x2a>
     3f2:	62 30       	cpi	r22, 0x02	; 2
     3f4:	71 f0       	breq	.+28     	; 0x412 <__EEPROM_REGION_LENGTH__+0x12>
     3f6:	63 30       	cpi	r22, 0x03	; 3
     3f8:	99 f0       	breq	.+38     	; 0x420 <__EEPROM_REGION_LENGTH__+0x20>
     3fa:	08 95       	ret
     3fc:	85 b7       	in	r24, 0x35	; 53
     3fe:	8c 7f       	andi	r24, 0xFC	; 252
     400:	85 bf       	out	0x35, r24	; 53
     402:	08 95       	ret
     404:	85 b7       	in	r24, 0x35	; 53
     406:	8d 7f       	andi	r24, 0xFD	; 253
     408:	85 bf       	out	0x35, r24	; 53
     40a:	85 b7       	in	r24, 0x35	; 53
     40c:	81 60       	ori	r24, 0x01	; 1
     40e:	85 bf       	out	0x35, r24	; 53
     410:	08 95       	ret
     412:	85 b7       	in	r24, 0x35	; 53
     414:	82 60       	ori	r24, 0x02	; 2
     416:	85 bf       	out	0x35, r24	; 53
     418:	85 b7       	in	r24, 0x35	; 53
     41a:	8e 7f       	andi	r24, 0xFE	; 254
     41c:	85 bf       	out	0x35, r24	; 53
     41e:	08 95       	ret
     420:	85 b7       	in	r24, 0x35	; 53
     422:	83 60       	ori	r24, 0x03	; 3
     424:	85 bf       	out	0x35, r24	; 53
     426:	08 95       	ret
     428:	81 b3       	in	r24, 0x11	; 17
     42a:	87 7f       	andi	r24, 0xF7	; 247
     42c:	81 bb       	out	0x11, r24	; 17
     42e:	82 b3       	in	r24, 0x12	; 18
     430:	88 60       	ori	r24, 0x08	; 8
     432:	82 bb       	out	0x12, r24	; 18
     434:	61 30       	cpi	r22, 0x01	; 1
     436:	51 f0       	breq	.+20     	; 0x44c <__EEPROM_REGION_LENGTH__+0x4c>
     438:	28 f0       	brcs	.+10     	; 0x444 <__EEPROM_REGION_LENGTH__+0x44>
     43a:	62 30       	cpi	r22, 0x02	; 2
     43c:	71 f0       	breq	.+28     	; 0x45a <__EEPROM_REGION_LENGTH__+0x5a>
     43e:	63 30       	cpi	r22, 0x03	; 3
     440:	99 f0       	breq	.+38     	; 0x468 <__EEPROM_REGION_LENGTH__+0x68>
     442:	08 95       	ret
     444:	85 b7       	in	r24, 0x35	; 53
     446:	83 7f       	andi	r24, 0xF3	; 243
     448:	85 bf       	out	0x35, r24	; 53
     44a:	08 95       	ret
     44c:	85 b7       	in	r24, 0x35	; 53
     44e:	87 7f       	andi	r24, 0xF7	; 247
     450:	85 bf       	out	0x35, r24	; 53
     452:	85 b7       	in	r24, 0x35	; 53
     454:	84 60       	ori	r24, 0x04	; 4
     456:	85 bf       	out	0x35, r24	; 53
     458:	08 95       	ret
     45a:	85 b7       	in	r24, 0x35	; 53
     45c:	88 60       	ori	r24, 0x08	; 8
     45e:	85 bf       	out	0x35, r24	; 53
     460:	85 b7       	in	r24, 0x35	; 53
     462:	8b 7f       	andi	r24, 0xFB	; 251
     464:	85 bf       	out	0x35, r24	; 53
     466:	08 95       	ret
     468:	85 b7       	in	r24, 0x35	; 53
     46a:	8c 60       	ori	r24, 0x0C	; 12
     46c:	85 bf       	out	0x35, r24	; 53
     46e:	08 95       	ret
     470:	87 b3       	in	r24, 0x17	; 23
     472:	8b 7f       	andi	r24, 0xFB	; 251
     474:	87 bb       	out	0x17, r24	; 23
     476:	88 b3       	in	r24, 0x18	; 24
     478:	84 60       	ori	r24, 0x04	; 4
     47a:	88 bb       	out	0x18, r24	; 24
     47c:	62 30       	cpi	r22, 0x02	; 2
     47e:	21 f4       	brne	.+8      	; 0x488 <__EEPROM_REGION_LENGTH__+0x88>
     480:	84 b7       	in	r24, 0x34	; 52
     482:	8f 7b       	andi	r24, 0xBF	; 191
     484:	84 bf       	out	0x34, r24	; 52
     486:	08 95       	ret
     488:	63 30       	cpi	r22, 0x03	; 3
     48a:	19 f4       	brne	.+6      	; 0x492 <__EEPROM_REGION_LENGTH__+0x92>
     48c:	84 b7       	in	r24, 0x34	; 52
     48e:	80 64       	ori	r24, 0x40	; 64
     490:	84 bf       	out	0x34, r24	; 52
     492:	08 95       	ret

00000494 <EXTI_vEnable>:
     494:	81 30       	cpi	r24, 0x01	; 1
     496:	41 f0       	breq	.+16     	; 0x4a8 <EXTI_vEnable+0x14>
     498:	18 f0       	brcs	.+6      	; 0x4a0 <EXTI_vEnable+0xc>
     49a:	82 30       	cpi	r24, 0x02	; 2
     49c:	49 f0       	breq	.+18     	; 0x4b0 <EXTI_vEnable+0x1c>
     49e:	08 95       	ret
     4a0:	8b b7       	in	r24, 0x3b	; 59
     4a2:	80 64       	ori	r24, 0x40	; 64
     4a4:	8b bf       	out	0x3b, r24	; 59
     4a6:	08 95       	ret
     4a8:	8b b7       	in	r24, 0x3b	; 59
     4aa:	80 68       	ori	r24, 0x80	; 128
     4ac:	8b bf       	out	0x3b, r24	; 59
     4ae:	08 95       	ret
     4b0:	8b b7       	in	r24, 0x3b	; 59
     4b2:	80 62       	ori	r24, 0x20	; 32
     4b4:	8b bf       	out	0x3b, r24	; 59
     4b6:	08 95       	ret

000004b8 <EXTI_vSetCallback>:


void EXTI_vSetCallback(u8 interrupt_number, void (*callback)(void))
{
	
	if (interrupt_number == 0)
     4b8:	81 11       	cpse	r24, r1
     4ba:	05 c0       	rjmp	.+10     	; 0x4c6 <EXTI_vSetCallback+0xe>
	{
		g_INT0_Callback = callback ;
     4bc:	70 93 b9 00 	sts	0x00B9, r23	; 0x8000b9 <g_INT0_Callback+0x1>
     4c0:	60 93 b8 00 	sts	0x00B8, r22	; 0x8000b8 <g_INT0_Callback>
     4c4:	08 95       	ret
	} 
	else if(interrupt_number == 1)
     4c6:	81 30       	cpi	r24, 0x01	; 1
     4c8:	29 f4       	brne	.+10     	; 0x4d4 <EXTI_vSetCallback+0x1c>
	{
		g_INT1_Callback = callback ;
     4ca:	70 93 b7 00 	sts	0x00B7, r23	; 0x8000b7 <g_INT1_Callback+0x1>
     4ce:	60 93 b6 00 	sts	0x00B6, r22	; 0x8000b6 <g_INT1_Callback>
     4d2:	08 95       	ret
	}
	else if (interrupt_number == 2)
     4d4:	82 30       	cpi	r24, 0x02	; 2
     4d6:	21 f4       	brne	.+8      	; 0x4e0 <EXTI_vSetCallback+0x28>
	{
		g_INT2_Callback = callback ;
     4d8:	70 93 b5 00 	sts	0x00B5, r23	; 0x8000b5 <__data_end+0x1>
     4dc:	60 93 b4 00 	sts	0x00B4, r22	; 0x8000b4 <__data_end>
     4e0:	08 95       	ret

000004e2 <__vector_1>:




ISR(INT0_vect) 
{
     4e2:	1f 92       	push	r1
     4e4:	0f 92       	push	r0
     4e6:	0f b6       	in	r0, 0x3f	; 63
     4e8:	0f 92       	push	r0
     4ea:	11 24       	eor	r1, r1
     4ec:	2f 93       	push	r18
     4ee:	3f 93       	push	r19
     4f0:	4f 93       	push	r20
     4f2:	5f 93       	push	r21
     4f4:	6f 93       	push	r22
     4f6:	7f 93       	push	r23
     4f8:	8f 93       	push	r24
     4fa:	9f 93       	push	r25
     4fc:	af 93       	push	r26
     4fe:	bf 93       	push	r27
     500:	ef 93       	push	r30
     502:	ff 93       	push	r31
	if (g_INT0_Callback != NULL) 
     504:	e0 91 b8 00 	lds	r30, 0x00B8	; 0x8000b8 <g_INT0_Callback>
     508:	f0 91 b9 00 	lds	r31, 0x00B9	; 0x8000b9 <g_INT0_Callback+0x1>
     50c:	30 97       	sbiw	r30, 0x00	; 0
     50e:	09 f0       	breq	.+2      	; 0x512 <__vector_1+0x30>
	{
		g_INT0_Callback();	
     510:	09 95       	icall
	}
	
}
     512:	ff 91       	pop	r31
     514:	ef 91       	pop	r30
     516:	bf 91       	pop	r27
     518:	af 91       	pop	r26
     51a:	9f 91       	pop	r25
     51c:	8f 91       	pop	r24
     51e:	7f 91       	pop	r23
     520:	6f 91       	pop	r22
     522:	5f 91       	pop	r21
     524:	4f 91       	pop	r20
     526:	3f 91       	pop	r19
     528:	2f 91       	pop	r18
     52a:	0f 90       	pop	r0
     52c:	0f be       	out	0x3f, r0	; 63
     52e:	0f 90       	pop	r0
     530:	1f 90       	pop	r1
     532:	18 95       	reti

00000534 <__vector_2>:

ISR(INT1_vect) 
{
     534:	1f 92       	push	r1
     536:	0f 92       	push	r0
     538:	0f b6       	in	r0, 0x3f	; 63
     53a:	0f 92       	push	r0
     53c:	11 24       	eor	r1, r1
     53e:	2f 93       	push	r18
     540:	3f 93       	push	r19
     542:	4f 93       	push	r20
     544:	5f 93       	push	r21
     546:	6f 93       	push	r22
     548:	7f 93       	push	r23
     54a:	8f 93       	push	r24
     54c:	9f 93       	push	r25
     54e:	af 93       	push	r26
     550:	bf 93       	push	r27
     552:	ef 93       	push	r30
     554:	ff 93       	push	r31
	
	if (g_INT1_Callback != NULL) 
     556:	e0 91 b6 00 	lds	r30, 0x00B6	; 0x8000b6 <g_INT1_Callback>
     55a:	f0 91 b7 00 	lds	r31, 0x00B7	; 0x8000b7 <g_INT1_Callback+0x1>
     55e:	30 97       	sbiw	r30, 0x00	; 0
     560:	09 f0       	breq	.+2      	; 0x564 <__vector_2+0x30>
	{
		g_INT1_Callback();	
     562:	09 95       	icall
	}
	
}
     564:	ff 91       	pop	r31
     566:	ef 91       	pop	r30
     568:	bf 91       	pop	r27
     56a:	af 91       	pop	r26
     56c:	9f 91       	pop	r25
     56e:	8f 91       	pop	r24
     570:	7f 91       	pop	r23
     572:	6f 91       	pop	r22
     574:	5f 91       	pop	r21
     576:	4f 91       	pop	r20
     578:	3f 91       	pop	r19
     57a:	2f 91       	pop	r18
     57c:	0f 90       	pop	r0
     57e:	0f be       	out	0x3f, r0	; 63
     580:	0f 90       	pop	r0
     582:	1f 90       	pop	r1
     584:	18 95       	reti

00000586 <__vector_3>:

ISR(INT2_vect) 
{
     586:	1f 92       	push	r1
     588:	0f 92       	push	r0
     58a:	0f b6       	in	r0, 0x3f	; 63
     58c:	0f 92       	push	r0
     58e:	11 24       	eor	r1, r1
     590:	2f 93       	push	r18
     592:	3f 93       	push	r19
     594:	4f 93       	push	r20
     596:	5f 93       	push	r21
     598:	6f 93       	push	r22
     59a:	7f 93       	push	r23
     59c:	8f 93       	push	r24
     59e:	9f 93       	push	r25
     5a0:	af 93       	push	r26
     5a2:	bf 93       	push	r27
     5a4:	ef 93       	push	r30
     5a6:	ff 93       	push	r31
	
	if (g_INT2_Callback != NULL) 
     5a8:	e0 91 b4 00 	lds	r30, 0x00B4	; 0x8000b4 <__data_end>
     5ac:	f0 91 b5 00 	lds	r31, 0x00B5	; 0x8000b5 <__data_end+0x1>
     5b0:	30 97       	sbiw	r30, 0x00	; 0
     5b2:	09 f0       	breq	.+2      	; 0x5b6 <__vector_3+0x30>
	{
		g_INT2_Callback();
     5b4:	09 95       	icall
	}
}
     5b6:	ff 91       	pop	r31
     5b8:	ef 91       	pop	r30
     5ba:	bf 91       	pop	r27
     5bc:	af 91       	pop	r26
     5be:	9f 91       	pop	r25
     5c0:	8f 91       	pop	r24
     5c2:	7f 91       	pop	r23
     5c4:	6f 91       	pop	r22
     5c6:	5f 91       	pop	r21
     5c8:	4f 91       	pop	r20
     5ca:	3f 91       	pop	r19
     5cc:	2f 91       	pop	r18
     5ce:	0f 90       	pop	r0
     5d0:	0f be       	out	0x3f, r0	; 63
     5d2:	0f 90       	pop	r0
     5d4:	1f 90       	pop	r1
     5d6:	18 95       	reti

000005d8 <__vector_6>:


void ICU_DisableInterrupt(void)
{
	/*	Disable ICU Interrupt	*/
	CLR_PIN(TIMSK , TICIE1);
     5d8:	1f 92       	push	r1
     5da:	0f 92       	push	r0
     5dc:	0f b6       	in	r0, 0x3f	; 63
     5de:	0f 92       	push	r0
     5e0:	11 24       	eor	r1, r1
     5e2:	2f 93       	push	r18
     5e4:	3f 93       	push	r19
     5e6:	4f 93       	push	r20
     5e8:	5f 93       	push	r21
     5ea:	6f 93       	push	r22
     5ec:	7f 93       	push	r23
     5ee:	8f 93       	push	r24
     5f0:	9f 93       	push	r25
     5f2:	af 93       	push	r26
     5f4:	bf 93       	push	r27
     5f6:	ef 93       	push	r30
     5f8:	ff 93       	push	r31
     5fa:	e0 91 ba 00 	lds	r30, 0x00BA	; 0x8000ba <g_ICU_Callback>
     5fe:	f0 91 bb 00 	lds	r31, 0x00BB	; 0x8000bb <g_ICU_Callback+0x1>
     602:	30 97       	sbiw	r30, 0x00	; 0
     604:	09 f0       	breq	.+2      	; 0x608 <__vector_6+0x30>
     606:	09 95       	icall
     608:	ff 91       	pop	r31
     60a:	ef 91       	pop	r30
     60c:	bf 91       	pop	r27
     60e:	af 91       	pop	r26
     610:	9f 91       	pop	r25
     612:	8f 91       	pop	r24
     614:	7f 91       	pop	r23
     616:	6f 91       	pop	r22
     618:	5f 91       	pop	r21
     61a:	4f 91       	pop	r20
     61c:	3f 91       	pop	r19
     61e:	2f 91       	pop	r18
     620:	0f 90       	pop	r0
     622:	0f be       	out	0x3f, r0	; 63
     624:	0f 90       	pop	r0
     626:	1f 90       	pop	r1
     628:	18 95       	reti

0000062a <ICU_SetEdge>:
     62a:	81 11       	cpse	r24, r1
     62c:	04 c0       	rjmp	.+8      	; 0x636 <ICU_SetEdge+0xc>
     62e:	8e b5       	in	r24, 0x2e	; 46
     630:	80 64       	ori	r24, 0x40	; 64
     632:	8e bd       	out	0x2e, r24	; 46
     634:	08 95       	ret
     636:	81 30       	cpi	r24, 0x01	; 1
     638:	19 f4       	brne	.+6      	; 0x640 <ICU_SetEdge+0x16>
     63a:	8e b5       	in	r24, 0x2e	; 46
     63c:	8f 7b       	andi	r24, 0xBF	; 191
     63e:	8e bd       	out	0x2e, r24	; 46
     640:	08 95       	ret

00000642 <ICU_EnableInterrupt>:
     642:	89 b7       	in	r24, 0x39	; 57
     644:	80 62       	ori	r24, 0x20	; 32
     646:	89 bf       	out	0x39, r24	; 57
     648:	08 95       	ret

0000064a <ICU_Init>:
     64a:	cf 93       	push	r28
     64c:	c8 2f       	mov	r28, r24
     64e:	40 e0       	ldi	r20, 0x00	; 0
     650:	66 e0       	ldi	r22, 0x06	; 6
     652:	84 e6       	ldi	r24, 0x64	; 100
     654:	0e 94 f6 00 	call	0x1ec	; 0x1ec <DIO_vSet_Pin_Direction>
     658:	1f bc       	out	0x2f, r1	; 47
     65a:	1e bc       	out	0x2e, r1	; 46
     65c:	8e b5       	in	r24, 0x2e	; 46
     65e:	82 60       	ori	r24, 0x02	; 2
     660:	8e bd       	out	0x2e, r24	; 46
     662:	8c 2f       	mov	r24, r28
     664:	0e 94 15 03 	call	0x62a	; 0x62a <ICU_SetEdge>
     668:	1d bc       	out	0x2d, r1	; 45
     66a:	1c bc       	out	0x2c, r1	; 44
     66c:	17 bc       	out	0x27, r1	; 39
     66e:	16 bc       	out	0x26, r1	; 38
     670:	0e 94 21 03 	call	0x642	; 0x642 <ICU_EnableInterrupt>
     674:	cf 91       	pop	r28
     676:	08 95       	ret

00000678 <ICU_SetCallback>:



void ICU_SetCallback( void(*ICU_Callback)(void) )
{
	g_ICU_Callback = ICU_Callback ;
     678:	90 93 bb 00 	sts	0x00BB, r25	; 0x8000bb <g_ICU_Callback+0x1>
     67c:	80 93 ba 00 	sts	0x00BA, r24	; 0x8000ba <g_ICU_Callback>
     680:	08 95       	ret

00000682 <ICU_GetValue>:


u16 ICU_GetValue(void)
{
	
	return ICR1 ;
     682:	86 b5       	in	r24, 0x26	; 38
     684:	97 b5       	in	r25, 0x27	; 39
	
}
     686:	08 95       	ret

00000688 <LCD_vEnable_Falling_Edge>:
    LCD_vSendCommand(0x18);  /* Command for shifting display left */
}

/* Function to shift the display right */
void LCD_vShiftDisplayRight() {
    LCD_vSendCommand(0x1C);  /* Command for shifting display right */
     688:	41 e0       	ldi	r20, 0x01	; 1
     68a:	61 e0       	ldi	r22, 0x01	; 1
     68c:	82 e4       	ldi	r24, 0x42	; 66
     68e:	0e 94 66 01 	call	0x2cc	; 0x2cc <DIO_vSet_Pin_Value>
     692:	8f ec       	ldi	r24, 0xCF	; 207
     694:	97 e0       	ldi	r25, 0x07	; 7
     696:	01 97       	sbiw	r24, 0x01	; 1
     698:	f1 f7       	brne	.-4      	; 0x696 <LCD_vEnable_Falling_Edge+0xe>
     69a:	00 c0       	rjmp	.+0      	; 0x69c <LCD_vEnable_Falling_Edge+0x14>
     69c:	00 00       	nop
     69e:	40 e0       	ldi	r20, 0x00	; 0
     6a0:	61 e0       	ldi	r22, 0x01	; 1
     6a2:	82 e4       	ldi	r24, 0x42	; 66
     6a4:	0e 94 66 01 	call	0x2cc	; 0x2cc <DIO_vSet_Pin_Value>
     6a8:	08 95       	ret

000006aa <LCD_vSendCommand>:
     6aa:	cf 93       	push	r28
     6ac:	c8 2f       	mov	r28, r24
     6ae:	40 e0       	ldi	r20, 0x00	; 0
     6b0:	60 e0       	ldi	r22, 0x00	; 0
     6b2:	82 e4       	ldi	r24, 0x42	; 66
     6b4:	0e 94 66 01 	call	0x2cc	; 0x2cc <DIO_vSet_Pin_Value>
     6b8:	6c 2f       	mov	r22, r28
     6ba:	81 e4       	ldi	r24, 0x41	; 65
     6bc:	0e 94 d6 01 	call	0x3ac	; 0x3ac <DIO_vSet_Port_Value>
     6c0:	0e 94 44 03 	call	0x688	; 0x688 <LCD_vEnable_Falling_Edge>
     6c4:	cf 91       	pop	r28
     6c6:	08 95       	ret

000006c8 <LCD_vInit>:
     6c8:	8f e3       	ldi	r24, 0x3F	; 63
     6ca:	9c e9       	ldi	r25, 0x9C	; 156
     6cc:	01 97       	sbiw	r24, 0x01	; 1
     6ce:	f1 f7       	brne	.-4      	; 0x6cc <LCD_vInit+0x4>
     6d0:	00 c0       	rjmp	.+0      	; 0x6d2 <LCD_vInit+0xa>
     6d2:	00 00       	nop
     6d4:	41 e0       	ldi	r20, 0x01	; 1
     6d6:	64 e0       	ldi	r22, 0x04	; 4
     6d8:	81 e4       	ldi	r24, 0x41	; 65
     6da:	0e 94 f6 00 	call	0x1ec	; 0x1ec <DIO_vSet_Pin_Direction>
     6de:	41 e0       	ldi	r20, 0x01	; 1
     6e0:	65 e0       	ldi	r22, 0x05	; 5
     6e2:	81 e4       	ldi	r24, 0x41	; 65
     6e4:	0e 94 f6 00 	call	0x1ec	; 0x1ec <DIO_vSet_Pin_Direction>
     6e8:	41 e0       	ldi	r20, 0x01	; 1
     6ea:	66 e0       	ldi	r22, 0x06	; 6
     6ec:	81 e4       	ldi	r24, 0x41	; 65
     6ee:	0e 94 f6 00 	call	0x1ec	; 0x1ec <DIO_vSet_Pin_Direction>
     6f2:	41 e0       	ldi	r20, 0x01	; 1
     6f4:	67 e0       	ldi	r22, 0x07	; 7
     6f6:	81 e4       	ldi	r24, 0x41	; 65
     6f8:	0e 94 f6 00 	call	0x1ec	; 0x1ec <DIO_vSet_Pin_Direction>
     6fc:	41 e0       	ldi	r20, 0x01	; 1
     6fe:	60 e0       	ldi	r22, 0x00	; 0
     700:	82 e4       	ldi	r24, 0x42	; 66
     702:	0e 94 f6 00 	call	0x1ec	; 0x1ec <DIO_vSet_Pin_Direction>
     706:	41 e0       	ldi	r20, 0x01	; 1
     708:	61 e0       	ldi	r22, 0x01	; 1
     70a:	82 e4       	ldi	r24, 0x42	; 66
     70c:	0e 94 f6 00 	call	0x1ec	; 0x1ec <DIO_vSet_Pin_Direction>
     710:	9f ef       	ldi	r25, 0xFF	; 255
     712:	29 ef       	ldi	r18, 0xF9	; 249
     714:	80 e0       	ldi	r24, 0x00	; 0
     716:	91 50       	subi	r25, 0x01	; 1
     718:	20 40       	sbci	r18, 0x00	; 0
     71a:	80 40       	sbci	r24, 0x00	; 0
     71c:	e1 f7       	brne	.-8      	; 0x716 <LCD_vInit+0x4e>
     71e:	00 c0       	rjmp	.+0      	; 0x720 <LCD_vInit+0x58>
     720:	00 00       	nop
     722:	80 e2       	ldi	r24, 0x20	; 32
     724:	0e 94 55 03 	call	0x6aa	; 0x6aa <LCD_vSendCommand>
     728:	80 e2       	ldi	r24, 0x20	; 32
     72a:	0e 94 55 03 	call	0x6aa	; 0x6aa <LCD_vSendCommand>
     72e:	80 e8       	ldi	r24, 0x80	; 128
     730:	0e 94 55 03 	call	0x6aa	; 0x6aa <LCD_vSendCommand>
     734:	9a e6       	ldi	r25, 0x6A	; 106
     736:	9a 95       	dec	r25
     738:	f1 f7       	brne	.-4      	; 0x736 <LCD_vInit+0x6e>
     73a:	00 c0       	rjmp	.+0      	; 0x73c <LCD_vInit+0x74>
     73c:	80 e0       	ldi	r24, 0x00	; 0
     73e:	0e 94 55 03 	call	0x6aa	; 0x6aa <LCD_vSendCommand>
     742:	80 ef       	ldi	r24, 0xF0	; 240
     744:	0e 94 55 03 	call	0x6aa	; 0x6aa <LCD_vSendCommand>
     748:	2a e6       	ldi	r18, 0x6A	; 106
     74a:	2a 95       	dec	r18
     74c:	f1 f7       	brne	.-4      	; 0x74a <LCD_vInit+0x82>
     74e:	00 c0       	rjmp	.+0      	; 0x750 <LCD_vInit+0x88>
     750:	80 e0       	ldi	r24, 0x00	; 0
     752:	0e 94 55 03 	call	0x6aa	; 0x6aa <LCD_vSendCommand>
     756:	80 e1       	ldi	r24, 0x10	; 16
     758:	0e 94 55 03 	call	0x6aa	; 0x6aa <LCD_vSendCommand>
     75c:	8f e9       	ldi	r24, 0x9F	; 159
     75e:	9f e0       	ldi	r25, 0x0F	; 15
     760:	01 97       	sbiw	r24, 0x01	; 1
     762:	f1 f7       	brne	.-4      	; 0x760 <LCD_vInit+0x98>
     764:	00 c0       	rjmp	.+0      	; 0x766 <LCD_vInit+0x9e>
     766:	00 00       	nop
     768:	80 e0       	ldi	r24, 0x00	; 0
     76a:	0e 94 55 03 	call	0x6aa	; 0x6aa <LCD_vSendCommand>
     76e:	80 e4       	ldi	r24, 0x40	; 64
     770:	0e 94 55 03 	call	0x6aa	; 0x6aa <LCD_vSendCommand>
     774:	08 95       	ret

00000776 <LCD_vSendChar>:
     776:	cf 93       	push	r28
     778:	c8 2f       	mov	r28, r24
     77a:	41 e0       	ldi	r20, 0x01	; 1
     77c:	60 e0       	ldi	r22, 0x00	; 0
     77e:	82 e4       	ldi	r24, 0x42	; 66
     780:	0e 94 66 01 	call	0x2cc	; 0x2cc <DIO_vSet_Pin_Value>
     784:	6c 2f       	mov	r22, r28
     786:	60 7f       	andi	r22, 0xF0	; 240
     788:	81 e4       	ldi	r24, 0x41	; 65
     78a:	0e 94 d6 01 	call	0x3ac	; 0x3ac <DIO_vSet_Port_Value>
     78e:	0e 94 44 03 	call	0x688	; 0x688 <LCD_vEnable_Falling_Edge>
     792:	8f ec       	ldi	r24, 0xCF	; 207
     794:	97 e0       	ldi	r25, 0x07	; 7
     796:	01 97       	sbiw	r24, 0x01	; 1
     798:	f1 f7       	brne	.-4      	; 0x796 <LCD_vSendChar+0x20>
     79a:	00 c0       	rjmp	.+0      	; 0x79c <LCD_vSendChar+0x26>
     79c:	00 00       	nop
     79e:	6c 2f       	mov	r22, r28
     7a0:	62 95       	swap	r22
     7a2:	60 7f       	andi	r22, 0xF0	; 240
     7a4:	81 e4       	ldi	r24, 0x41	; 65
     7a6:	0e 94 d6 01 	call	0x3ac	; 0x3ac <DIO_vSet_Port_Value>
     7aa:	0e 94 44 03 	call	0x688	; 0x688 <LCD_vEnable_Falling_Edge>
     7ae:	8f e9       	ldi	r24, 0x9F	; 159
     7b0:	9f e0       	ldi	r25, 0x0F	; 15
     7b2:	01 97       	sbiw	r24, 0x01	; 1
     7b4:	f1 f7       	brne	.-4      	; 0x7b2 <LCD_vSendChar+0x3c>
     7b6:	00 c0       	rjmp	.+0      	; 0x7b8 <LCD_vSendChar+0x42>
     7b8:	00 00       	nop
     7ba:	cf 91       	pop	r28
     7bc:	08 95       	ret

000007be <LCD_vSendString>:
     7be:	cf 93       	push	r28
     7c0:	df 93       	push	r29
     7c2:	ec 01       	movw	r28, r24
     7c4:	03 c0       	rjmp	.+6      	; 0x7cc <LCD_vSendString+0xe>
     7c6:	0e 94 bb 03 	call	0x776	; 0x776 <LCD_vSendChar>
     7ca:	21 96       	adiw	r28, 0x01	; 1
     7cc:	88 81       	ld	r24, Y
     7ce:	81 11       	cpse	r24, r1
     7d0:	fa cf       	rjmp	.-12     	; 0x7c6 <LCD_vSendString+0x8>
     7d2:	df 91       	pop	r29
     7d4:	cf 91       	pop	r28
     7d6:	08 95       	ret

000007d8 <LCD_vMoveCursor>:
     7d8:	cf 93       	push	r28
     7da:	81 11       	cpse	r24, r1
     7dc:	60 5c       	subi	r22, 0xC0	; 192
     7de:	c0 e8       	ldi	r28, 0x80	; 128
     7e0:	c6 0f       	add	r28, r22
     7e2:	8c 2f       	mov	r24, r28
     7e4:	80 7f       	andi	r24, 0xF0	; 240
     7e6:	0e 94 55 03 	call	0x6aa	; 0x6aa <LCD_vSendCommand>
     7ea:	8c 2f       	mov	r24, r28
     7ec:	82 95       	swap	r24
     7ee:	80 7f       	andi	r24, 0xF0	; 240
     7f0:	0e 94 55 03 	call	0x6aa	; 0x6aa <LCD_vSendCommand>
     7f4:	cf 91       	pop	r28
     7f6:	08 95       	ret

000007f8 <LCD_u16Get_Lengh_Of_Number>:
     7f8:	9c 01       	movw	r18, r24
     7fa:	41 e0       	ldi	r20, 0x01	; 1
     7fc:	89 2b       	or	r24, r25
     7fe:	09 f0       	breq	.+2      	; 0x802 <__DATA_REGION_LENGTH__+0x2>
     800:	40 e0       	ldi	r20, 0x00	; 0
     802:	50 e0       	ldi	r21, 0x00	; 0
     804:	0d c0       	rjmp	.+26     	; 0x820 <__DATA_REGION_LENGTH__+0x20>
     806:	4f 5f       	subi	r20, 0xFF	; 255
     808:	5f 4f       	sbci	r21, 0xFF	; 255
     80a:	ad ec       	ldi	r26, 0xCD	; 205
     80c:	bc ec       	ldi	r27, 0xCC	; 204
     80e:	0e 94 05 0d 	call	0x1a0a	; 0x1a0a <__umulhisi3>
     812:	9c 01       	movw	r18, r24
     814:	36 95       	lsr	r19
     816:	27 95       	ror	r18
     818:	36 95       	lsr	r19
     81a:	27 95       	ror	r18
     81c:	36 95       	lsr	r19
     81e:	27 95       	ror	r18
     820:	21 15       	cp	r18, r1
     822:	31 05       	cpc	r19, r1
     824:	81 f7       	brne	.-32     	; 0x806 <__DATA_REGION_LENGTH__+0x6>
     826:	ca 01       	movw	r24, r20
     828:	08 95       	ret

0000082a <LCD_vSendNumber>:
     82a:	0f 93       	push	r16
     82c:	1f 93       	push	r17
     82e:	cf 93       	push	r28
     830:	df 93       	push	r29
     832:	cd b7       	in	r28, 0x3d	; 61
     834:	de b7       	in	r29, 0x3e	; 62
     836:	60 97       	sbiw	r28, 0x10	; 16
     838:	0f b6       	in	r0, 0x3f	; 63
     83a:	f8 94       	cli
     83c:	de bf       	out	0x3e, r29	; 62
     83e:	0f be       	out	0x3f, r0	; 63
     840:	cd bf       	out	0x3d, r28	; 61
     842:	8c 01       	movw	r16, r24
     844:	0e 94 fc 03 	call	0x7f8	; 0x7f8 <LCD_u16Get_Lengh_Of_Number>
     848:	fc 01       	movw	r30, r24
     84a:	40 e0       	ldi	r20, 0x00	; 0
     84c:	50 e0       	ldi	r21, 0x00	; 0
     84e:	31 c0       	rjmp	.+98     	; 0x8b2 <__stack+0x53>
     850:	98 01       	movw	r18, r16
     852:	ad ec       	ldi	r26, 0xCD	; 205
     854:	bc ec       	ldi	r27, 0xCC	; 204
     856:	0e 94 05 0d 	call	0x1a0a	; 0x1a0a <__umulhisi3>
     85a:	96 95       	lsr	r25
     85c:	87 95       	ror	r24
     85e:	96 95       	lsr	r25
     860:	87 95       	ror	r24
     862:	96 95       	lsr	r25
     864:	87 95       	ror	r24
     866:	9c 01       	movw	r18, r24
     868:	22 0f       	add	r18, r18
     86a:	33 1f       	adc	r19, r19
     86c:	88 0f       	add	r24, r24
     86e:	99 1f       	adc	r25, r25
     870:	88 0f       	add	r24, r24
     872:	99 1f       	adc	r25, r25
     874:	88 0f       	add	r24, r24
     876:	99 1f       	adc	r25, r25
     878:	82 0f       	add	r24, r18
     87a:	93 1f       	adc	r25, r19
     87c:	98 01       	movw	r18, r16
     87e:	28 1b       	sub	r18, r24
     880:	39 0b       	sbc	r19, r25
     882:	c9 01       	movw	r24, r18
     884:	a1 e0       	ldi	r26, 0x01	; 1
     886:	b0 e0       	ldi	r27, 0x00	; 0
     888:	ac 0f       	add	r26, r28
     88a:	bd 1f       	adc	r27, r29
     88c:	a4 0f       	add	r26, r20
     88e:	b5 1f       	adc	r27, r21
     890:	80 5d       	subi	r24, 0xD0	; 208
     892:	8c 93       	st	X, r24
     894:	98 01       	movw	r18, r16
     896:	ad ec       	ldi	r26, 0xCD	; 205
     898:	bc ec       	ldi	r27, 0xCC	; 204
     89a:	0e 94 05 0d 	call	0x1a0a	; 0x1a0a <__umulhisi3>
     89e:	8c 01       	movw	r16, r24
     8a0:	16 95       	lsr	r17
     8a2:	07 95       	ror	r16
     8a4:	16 95       	lsr	r17
     8a6:	07 95       	ror	r16
     8a8:	16 95       	lsr	r17
     8aa:	07 95       	ror	r16
     8ac:	31 97       	sbiw	r30, 0x01	; 1
     8ae:	4f 5f       	subi	r20, 0xFF	; 255
     8b0:	5f 4f       	sbci	r21, 0xFF	; 255
     8b2:	30 97       	sbiw	r30, 0x00	; 0
     8b4:	69 f6       	brne	.-102    	; 0x850 <LCD_vSendNumber+0x26>
     8b6:	e1 e0       	ldi	r30, 0x01	; 1
     8b8:	f0 e0       	ldi	r31, 0x00	; 0
     8ba:	ec 0f       	add	r30, r28
     8bc:	fd 1f       	adc	r31, r29
     8be:	e4 0f       	add	r30, r20
     8c0:	f5 1f       	adc	r31, r21
     8c2:	10 82       	st	Z, r1
     8c4:	ca 01       	movw	r24, r20
     8c6:	01 97       	sbiw	r24, 0x01	; 1
     8c8:	20 e0       	ldi	r18, 0x00	; 0
     8ca:	30 e0       	ldi	r19, 0x00	; 0
     8cc:	13 c0       	rjmp	.+38     	; 0x8f4 <__stack+0x95>
     8ce:	a1 e0       	ldi	r26, 0x01	; 1
     8d0:	b0 e0       	ldi	r27, 0x00	; 0
     8d2:	ac 0f       	add	r26, r28
     8d4:	bd 1f       	adc	r27, r29
     8d6:	a2 0f       	add	r26, r18
     8d8:	b3 1f       	adc	r27, r19
     8da:	4c 91       	ld	r20, X
     8dc:	e1 e0       	ldi	r30, 0x01	; 1
     8de:	f0 e0       	ldi	r31, 0x00	; 0
     8e0:	ec 0f       	add	r30, r28
     8e2:	fd 1f       	adc	r31, r29
     8e4:	e8 0f       	add	r30, r24
     8e6:	f9 1f       	adc	r31, r25
     8e8:	50 81       	ld	r21, Z
     8ea:	5c 93       	st	X, r21
     8ec:	40 83       	st	Z, r20
     8ee:	2f 5f       	subi	r18, 0xFF	; 255
     8f0:	3f 4f       	sbci	r19, 0xFF	; 255
     8f2:	01 97       	sbiw	r24, 0x01	; 1
     8f4:	28 17       	cp	r18, r24
     8f6:	39 07       	cpc	r19, r25
     8f8:	50 f3       	brcs	.-44     	; 0x8ce <__stack+0x6f>
     8fa:	00 e0       	ldi	r16, 0x00	; 0
     8fc:	10 e0       	ldi	r17, 0x00	; 0
     8fe:	0a c0       	rjmp	.+20     	; 0x914 <__stack+0xb5>
     900:	81 11       	cpse	r24, r1
     902:	04 c0       	rjmp	.+8      	; 0x90c <__stack+0xad>
     904:	80 e3       	ldi	r24, 0x30	; 48
     906:	0e 94 bb 03 	call	0x776	; 0x776 <LCD_vSendChar>
     90a:	02 c0       	rjmp	.+4      	; 0x910 <__stack+0xb1>
     90c:	0e 94 bb 03 	call	0x776	; 0x776 <LCD_vSendChar>
     910:	0f 5f       	subi	r16, 0xFF	; 255
     912:	1f 4f       	sbci	r17, 0xFF	; 255
     914:	e1 e0       	ldi	r30, 0x01	; 1
     916:	f0 e0       	ldi	r31, 0x00	; 0
     918:	ec 0f       	add	r30, r28
     91a:	fd 1f       	adc	r31, r29
     91c:	e0 0f       	add	r30, r16
     91e:	f1 1f       	adc	r31, r17
     920:	80 81       	ld	r24, Z
     922:	81 11       	cpse	r24, r1
     924:	ed cf       	rjmp	.-38     	; 0x900 <__stack+0xa1>
     926:	60 96       	adiw	r28, 0x10	; 16
     928:	0f b6       	in	r0, 0x3f	; 63
     92a:	f8 94       	cli
     92c:	de bf       	out	0x3e, r29	; 62
     92e:	0f be       	out	0x3f, r0	; 63
     930:	cd bf       	out	0x3d, r28	; 61
     932:	df 91       	pop	r29
     934:	cf 91       	pop	r28
     936:	1f 91       	pop	r17
     938:	0f 91       	pop	r16
     93a:	08 95       	ret

0000093c <LCD_vClear_Display>:
     93c:	80 e0       	ldi	r24, 0x00	; 0
     93e:	0e 94 55 03 	call	0x6aa	; 0x6aa <LCD_vSendCommand>
     942:	80 e1       	ldi	r24, 0x10	; 16
     944:	0e 94 55 03 	call	0x6aa	; 0x6aa <LCD_vSendCommand>
     948:	08 95       	ret

0000094a <LCD_vSendFloat>:
}



void LCD_vSendFloat(float number, u8 precision)
{
     94a:	8f 92       	push	r8
     94c:	9f 92       	push	r9
     94e:	af 92       	push	r10
     950:	bf 92       	push	r11
     952:	cf 92       	push	r12
     954:	df 92       	push	r13
     956:	ef 92       	push	r14
     958:	ff 92       	push	r15
     95a:	cf 93       	push	r28
     95c:	df 93       	push	r29
     95e:	6b 01       	movw	r12, r22
     960:	7c 01       	movw	r14, r24
     962:	d4 2f       	mov	r29, r20
    float FractionalPart , FractionalScaled ;
    int IntegerPart , Roundednumber , Temporaryvariable ;
	u8 numberofdigits = 0 ;

    /** If number is negative, print '-' and make it positive **/
    if (number < 0)
     964:	20 e0       	ldi	r18, 0x00	; 0
     966:	30 e0       	ldi	r19, 0x00	; 0
     968:	a9 01       	movw	r20, r18
     96a:	0e 94 95 09 	call	0x132a	; 0x132a <__cmpsf2>
     96e:	88 23       	and	r24, r24
     970:	3c f4       	brge	.+14     	; 0x980 <LCD_vSendFloat+0x36>
    {
        LCD_vSendChar('-') ;
     972:	8d e2       	ldi	r24, 0x2D	; 45
     974:	0e 94 bb 03 	call	0x776	; 0x776 <LCD_vSendChar>
        number = -number ;
     978:	f7 fa       	bst	r15, 7
     97a:	f0 94       	com	r15
     97c:	f7 f8       	bld	r15, 7
     97e:	f0 94       	com	r15
    }

    /** Get the integer part by type casting **/
    IntegerPart = (int)number ;
     980:	c7 01       	movw	r24, r14
     982:	b6 01       	movw	r22, r12
     984:	0e 94 0c 0a 	call	0x1418	; 0x1418 <__fixsfsi>
     988:	4b 01       	movw	r8, r22
     98a:	5c 01       	movw	r10, r24

    /** Get the fractional part by subtracting integer part from the float **/
    FractionalPart = ( number - IntegerPart ) ;
     98c:	07 2e       	mov	r0, r23
     98e:	00 0c       	add	r0, r0
     990:	88 0b       	sbc	r24, r24
     992:	99 0b       	sbc	r25, r25
     994:	0e 94 44 0a 	call	0x1488	; 0x1488 <__floatsisf>
     998:	9b 01       	movw	r18, r22
     99a:	ac 01       	movw	r20, r24
     99c:	c7 01       	movw	r24, r14
     99e:	b6 01       	movw	r22, r12
     9a0:	0e 94 28 09 	call	0x1250	; 0x1250 <__subsf3>
     9a4:	6b 01       	movw	r12, r22
     9a6:	7c 01       	movw	r14, r24

    /** Print the integer part **/
    LCD_vSendNumber(IntegerPart) ;
     9a8:	c4 01       	movw	r24, r8
     9aa:	0e 94 15 04 	call	0x82a	; 0x82a <LCD_vSendNumber>

    /** If precision > 0, print the decimal point **/
    if (precision > 0)
     9ae:	dd 23       	and	r29, r29
     9b0:	19 f0       	breq	.+6      	; 0x9b8 <LCD_vSendFloat+0x6e>
    {
        LCD_vSendChar('.') ;
     9b2:	8e e2       	ldi	r24, 0x2E	; 46
     9b4:	0e 94 bb 03 	call	0x776	; 0x776 <LCD_vSendChar>
    }

    /** Scale the fractional part to shift digits right of the decimal **/
    FractionalScaled = FractionalPart * pow(10, precision) ;
     9b8:	6d 2f       	mov	r22, r29
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	80 e0       	ldi	r24, 0x00	; 0
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	0e 94 42 0a 	call	0x1484	; 0x1484 <__floatunsisf>
     9c4:	9b 01       	movw	r18, r22
     9c6:	ac 01       	movw	r20, r24
     9c8:	60 e0       	ldi	r22, 0x00	; 0
     9ca:	70 e0       	ldi	r23, 0x00	; 0
     9cc:	80 e2       	ldi	r24, 0x20	; 32
     9ce:	91 e4       	ldi	r25, 0x41	; 65
     9d0:	0e 94 66 0b 	call	0x16cc	; 0x16cc <pow>
     9d4:	9b 01       	movw	r18, r22
     9d6:	ac 01       	movw	r20, r24
     9d8:	c7 01       	movw	r24, r14
     9da:	b6 01       	movw	r22, r12
     9dc:	0e 94 f9 0a 	call	0x15f2	; 0x15f2 <__mulsf3>

    /** Round the scaled fractional part to the nearest whole number **/
    Roundednumber = (int)(FractionalScaled + 0.5) ;
     9e0:	20 e0       	ldi	r18, 0x00	; 0
     9e2:	30 e0       	ldi	r19, 0x00	; 0
     9e4:	40 e0       	ldi	r20, 0x00	; 0
     9e6:	5f e3       	ldi	r21, 0x3F	; 63
     9e8:	0e 94 29 09 	call	0x1252	; 0x1252 <__addsf3>
     9ec:	0e 94 0c 0a 	call	0x1418	; 0x1418 <__fixsfsi>
     9f0:	6b 01       	movw	r12, r22
     9f2:	7c 01       	movw	r14, r24

	/* Store the rounded number in a temporary variable */
	Temporaryvariable = Roundednumber ;
     9f4:	cb 01       	movw	r24, r22

void LCD_vSendFloat(float number, u8 precision)
{
    float FractionalPart , FractionalScaled ;
    int IntegerPart , Roundednumber , Temporaryvariable ;
	u8 numberofdigits = 0 ;
     9f6:	c0 e0       	ldi	r28, 0x00	; 0

	/* Store the rounded number in a temporary variable */
	Temporaryvariable = Roundednumber ;

	/* Count the number of digits in the number */
	while( Temporaryvariable > 0 )
     9f8:	06 c0       	rjmp	.+12     	; 0xa06 <LCD_vSendFloat+0xbc>
	{
    	numberofdigits++ ;
     9fa:	cf 5f       	subi	r28, 0xFF	; 255
    	Temporaryvariable /= 10 ;
     9fc:	6a e0       	ldi	r22, 0x0A	; 10
     9fe:	70 e0       	ldi	r23, 0x00	; 0
     a00:	0e 94 eb 0c 	call	0x19d6	; 0x19d6 <__divmodhi4>
     a04:	cb 01       	movw	r24, r22

	/* Store the rounded number in a temporary variable */
	Temporaryvariable = Roundednumber ;

	/* Count the number of digits in the number */
	while( Temporaryvariable > 0 )
     a06:	18 16       	cp	r1, r24
     a08:	19 06       	cpc	r1, r25
     a0a:	bc f3       	brlt	.-18     	; 0x9fa <LCD_vSendFloat+0xb0>
     a0c:	05 c0       	rjmp	.+10     	; 0xa18 <LCD_vSendFloat+0xce>
	}

	/* Add leading zeros if the number of digits is less than the desired precision */
	while ( numberofdigits < precision )
	{
    	LCD_vSendNumber( 0 ) ;
     a0e:	80 e0       	ldi	r24, 0x00	; 0
     a10:	90 e0       	ldi	r25, 0x00	; 0
     a12:	0e 94 15 04 	call	0x82a	; 0x82a <LCD_vSendNumber>
    	numberofdigits++ ;
     a16:	cf 5f       	subi	r28, 0xFF	; 255
    	numberofdigits++ ;
    	Temporaryvariable /= 10 ;
	}

	/* Add leading zeros if the number of digits is less than the desired precision */
	while ( numberofdigits < precision )
     a18:	cd 17       	cp	r28, r29
     a1a:	c8 f3       	brcs	.-14     	; 0xa0e <LCD_vSendFloat+0xc4>
    	numberofdigits++ ;
	}


    /** Print the rounded fractional digits **/
    LCD_vSendNumber(Roundednumber);
     a1c:	c6 01       	movw	r24, r12
     a1e:	0e 94 15 04 	call	0x82a	; 0x82a <LCD_vSendNumber>
}
     a22:	df 91       	pop	r29
     a24:	cf 91       	pop	r28
     a26:	ff 90       	pop	r15
     a28:	ef 90       	pop	r14
     a2a:	df 90       	pop	r13
     a2c:	cf 90       	pop	r12
     a2e:	bf 90       	pop	r11
     a30:	af 90       	pop	r10
     a32:	9f 90       	pop	r9
     a34:	8f 90       	pop	r8
     a36:	08 95       	ret

00000a38 <LCD_vSendString_xy>:
 * param: col  - The column number (0 to 15)
 * param: str  - Pointer to the null-terminated string to be displayed
 */

void LCD_vSendString_xy(u8 row, u8 col, Pu8 str)
{
     a38:	cf 93       	push	r28
     a3a:	df 93       	push	r29
     a3c:	ea 01       	movw	r28, r20
    /**
     * Move the cursor to the desired DDRAM address
     * based on the row and column provided.
     */
    LCD_vMoveCursor(row, col);
     a3e:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <LCD_vMoveCursor>

    /**
     * Print the string from the current cursor position.
     * Characters will be written sequentially across the row.
     */
    LCD_vSendString(str);
     a42:	ce 01       	movw	r24, r28
     a44:	0e 94 df 03 	call	0x7be	; 0x7be <LCD_vSendString>
}
     a48:	df 91       	pop	r29
     a4a:	cf 91       	pop	r28
     a4c:	08 95       	ret

00000a4e <LCD_vPrintCentered>:
 *
 * param: row  - The LCD row (0 or 1)
 * param: str  - Pointer to the null-terminated string to display
 */
void LCD_vPrintCentered(u8 row, Pu8 str)
{
     a4e:	cf 93       	push	r28
     a50:	df 93       	push	r29
     a52:	eb 01       	movw	r28, r22
    u8 len = 0;
     a54:	90 e0       	ldi	r25, 0x00	; 0
    u8 pos;

    /**
     * Calculate the length of the string
     */
    while (str[len] != '\0')
     a56:	01 c0       	rjmp	.+2      	; 0xa5a <LCD_vPrintCentered+0xc>
    {
        len++;
     a58:	9f 5f       	subi	r25, 0xFF	; 255
    u8 pos;

    /**
     * Calculate the length of the string
     */
    while (str[len] != '\0')
     a5a:	fe 01       	movw	r30, r28
     a5c:	e9 0f       	add	r30, r25
     a5e:	f1 1d       	adc	r31, r1
     a60:	20 81       	ld	r18, Z
     a62:	21 11       	cpse	r18, r1
     a64:	f9 cf       	rjmp	.-14     	; 0xa58 <LCD_vPrintCentered+0xa>

    /**
     * Calculate starting column to center the text
     * Assuming 16 columns: (16 - len) / 2
     */
    if (len < 16)
     a66:	90 31       	cpi	r25, 0x10	; 16
     a68:	58 f4       	brcc	.+22     	; 0xa80 <LCD_vPrintCentered+0x32>
        pos = (16 - len) / 2;
     a6a:	20 e1       	ldi	r18, 0x10	; 16
     a6c:	30 e0       	ldi	r19, 0x00	; 0
     a6e:	29 1b       	sub	r18, r25
     a70:	31 09       	sbc	r19, r1
     a72:	b9 01       	movw	r22, r18
     a74:	12 f4       	brpl	.+4      	; 0xa7a <LCD_vPrintCentered+0x2c>
     a76:	6f 5f       	subi	r22, 0xFF	; 255
     a78:	7f 4f       	sbci	r23, 0xFF	; 255
     a7a:	75 95       	asr	r23
     a7c:	67 95       	ror	r22
     a7e:	01 c0       	rjmp	.+2      	; 0xa82 <LCD_vPrintCentered+0x34>
    else
        pos = 0; /** If longer than 16, just print from start */
     a80:	60 e0       	ldi	r22, 0x00	; 0

    /**
     * Move cursor to the calculated position
     */
    LCD_vMoveCursor(row, pos);
     a82:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <LCD_vMoveCursor>

    /**
     * Print the string starting from that position
     */
    LCD_vSendString(str);
     a86:	ce 01       	movw	r24, r28
     a88:	0e 94 df 03 	call	0x7be	; 0x7be <LCD_vSendString>
}
     a8c:	df 91       	pop	r29
     a8e:	cf 91       	pop	r28
     a90:	08 95       	ret

00000a92 <LCD_vBlinkCenteredStrings>:
 */



void LCD_vBlinkCenteredStrings(Pu8 str1, Pu8 str2, u8 blinks)
{
     a92:	ef 92       	push	r14
     a94:	ff 92       	push	r15
     a96:	0f 93       	push	r16
     a98:	1f 93       	push	r17
     a9a:	cf 93       	push	r28
     a9c:	df 93       	push	r29
     a9e:	7c 01       	movw	r14, r24
     aa0:	8b 01       	movw	r16, r22
     aa2:	d4 2f       	mov	r29, r20
	
	for (u8 i = 0; i < blinks; i++)
     aa4:	c0 e0       	ldi	r28, 0x00	; 0
     aa6:	1d c0       	rjmp	.+58     	; 0xae2 <LCD_vBlinkCenteredStrings+0x50>
	{
		/* Display both strings centered	*/
		LCD_vPrintCentered(0, str1);
     aa8:	b7 01       	movw	r22, r14
     aaa:	80 e0       	ldi	r24, 0x00	; 0
     aac:	0e 94 27 05 	call	0xa4e	; 0xa4e <LCD_vPrintCentered>
		LCD_vPrintCentered(1, str2);
     ab0:	b8 01       	movw	r22, r16
     ab2:	81 e0       	ldi	r24, 0x01	; 1
     ab4:	0e 94 27 05 	call	0xa4e	; 0xa4e <LCD_vPrintCentered>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ab8:	2f ef       	ldi	r18, 0xFF	; 255
     aba:	83 ec       	ldi	r24, 0xC3	; 195
     abc:	99 e0       	ldi	r25, 0x09	; 9
     abe:	21 50       	subi	r18, 0x01	; 1
     ac0:	80 40       	sbci	r24, 0x00	; 0
     ac2:	90 40       	sbci	r25, 0x00	; 0
     ac4:	e1 f7       	brne	.-8      	; 0xabe <LCD_vBlinkCenteredStrings+0x2c>
     ac6:	00 c0       	rjmp	.+0      	; 0xac8 <LCD_vBlinkCenteredStrings+0x36>
     ac8:	00 00       	nop

		_delay_ms(400);

		/* Clear display to blink	*/
		LCD_vClear_Display();
     aca:	0e 94 9e 04 	call	0x93c	; 0x93c <LCD_vClear_Display>
     ace:	2f ef       	ldi	r18, 0xFF	; 255
     ad0:	83 ec       	ldi	r24, 0xC3	; 195
     ad2:	99 e0       	ldi	r25, 0x09	; 9
     ad4:	21 50       	subi	r18, 0x01	; 1
     ad6:	80 40       	sbci	r24, 0x00	; 0
     ad8:	90 40       	sbci	r25, 0x00	; 0
     ada:	e1 f7       	brne	.-8      	; 0xad4 <LCD_vBlinkCenteredStrings+0x42>
     adc:	00 c0       	rjmp	.+0      	; 0xade <LCD_vBlinkCenteredStrings+0x4c>
     ade:	00 00       	nop


void LCD_vBlinkCenteredStrings(Pu8 str1, Pu8 str2, u8 blinks)
{
	
	for (u8 i = 0; i < blinks; i++)
     ae0:	cf 5f       	subi	r28, 0xFF	; 255
     ae2:	cd 17       	cp	r28, r29
     ae4:	08 f3       	brcs	.-62     	; 0xaa8 <LCD_vBlinkCenteredStrings+0x16>

		_delay_ms(400);
	}

	/* Optionally: Show the strings at the end of blinking	*/
	LCD_vPrintCentered(0, str1);
     ae6:	b7 01       	movw	r22, r14
     ae8:	80 e0       	ldi	r24, 0x00	; 0
     aea:	0e 94 27 05 	call	0xa4e	; 0xa4e <LCD_vPrintCentered>
	LCD_vPrintCentered(1, str2);
     aee:	b8 01       	movw	r22, r16
     af0:	81 e0       	ldi	r24, 0x01	; 1
     af2:	0e 94 27 05 	call	0xa4e	; 0xa4e <LCD_vPrintCentered>
}
     af6:	df 91       	pop	r29
     af8:	cf 91       	pop	r28
     afa:	1f 91       	pop	r17
     afc:	0f 91       	pop	r16
     afe:	ff 90       	pop	r15
     b00:	ef 90       	pop	r14
     b02:	08 95       	ret

00000b04 <LED_vTurnOnLED>:
#include "../DIO/DIO.h"
#include <util/delay.h>


void LED_vTurnOnLED(u8 copy_PORT_NAME,u8 copy_PIN_NUMBER)
{
     b04:	cf 93       	push	r28
     b06:	df 93       	push	r29
     b08:	c8 2f       	mov	r28, r24
     b0a:	d6 2f       	mov	r29, r22
	
	DIO_vSet_Pin_Direction(copy_PORT_NAME,copy_PIN_NUMBER,OUTPUT);
     b0c:	41 e0       	ldi	r20, 0x01	; 1
     b0e:	0e 94 f6 00 	call	0x1ec	; 0x1ec <DIO_vSet_Pin_Direction>
	DIO_vSet_Pin_Value(copy_PORT_NAME,copy_PIN_NUMBER,LED_ON);
     b12:	41 e0       	ldi	r20, 0x01	; 1
     b14:	6d 2f       	mov	r22, r29
     b16:	8c 2f       	mov	r24, r28
     b18:	0e 94 66 01 	call	0x2cc	; 0x2cc <DIO_vSet_Pin_Value>
	
}
     b1c:	df 91       	pop	r29
     b1e:	cf 91       	pop	r28
     b20:	08 95       	ret

00000b22 <LED_vTurnOffLED>:
void LED_vTurnOffLED(u8 copy_PORT_NAME,u8 copy_PIN_NUMBER)
{
     b22:	cf 93       	push	r28
     b24:	df 93       	push	r29
     b26:	c8 2f       	mov	r28, r24
     b28:	d6 2f       	mov	r29, r22
	
	DIO_vSet_Pin_Direction(copy_PORT_NAME,copy_PIN_NUMBER,OUTPUT);
     b2a:	41 e0       	ldi	r20, 0x01	; 1
     b2c:	0e 94 f6 00 	call	0x1ec	; 0x1ec <DIO_vSet_Pin_Direction>
	DIO_vSet_Pin_Value(copy_PORT_NAME,copy_PIN_NUMBER,LED_OFF);
     b30:	40 e0       	ldi	r20, 0x00	; 0
     b32:	6d 2f       	mov	r22, r29
     b34:	8c 2f       	mov	r24, r28
     b36:	0e 94 66 01 	call	0x2cc	; 0x2cc <DIO_vSet_Pin_Value>
	
}
     b3a:	df 91       	pop	r29
     b3c:	cf 91       	pop	r28
     b3e:	08 95       	ret

00000b40 <CTC_TimerHandler>:
/**/
void CTC_TimerHandler()
{
	static u8 counter = 0 ;
	
	if(counter >= 30)
     b40:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <counter.2023>
     b44:	8e 31       	cpi	r24, 0x1E	; 30
     b46:	28 f0       	brcs	.+10     	; 0xb52 <CTC_TimerHandler+0x12>
	{

		/**/
		g_Usage_Time_ofMachine_flag = 1 ;
     b48:	81 e0       	ldi	r24, 0x01	; 1
     b4a:	80 93 bd 00 	sts	0x00BD, r24	; 0x8000bd <g_Usage_Time_ofMachine_flag>
		
		/**/
		counter = 0 ;
     b4e:	10 92 bc 00 	sts	0x00BC, r1	; 0x8000bc <counter.2023>
	}
	
	counter++;
     b52:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <counter.2023>
     b56:	8f 5f       	subi	r24, 0xFF	; 255
     b58:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <counter.2023>
     b5c:	08 95       	ret

00000b5e <EXTI0_Handler>:
/**/
void EXTI0_Handler()
{

	
	 g_vibration_flag = 1;
     b5e:	81 e0       	ldi	r24, 0x01	; 1
     b60:	80 93 be 00 	sts	0x00BE, r24	; 0x8000be <g_vibration_flag>
     b64:	08 95       	ret

00000b66 <EXTI1_Handler>:

/**/
void EXTI1_Handler(void)
{

	g_smoke_flag = 1 ;
     b66:	81 e0       	ldi	r24, 0x01	; 1
     b68:	80 93 bf 00 	sts	0x00BF, r24	; 0x8000bf <g_smoke_flag>
     b6c:	08 95       	ret

00000b6e <ICU_Handler>:
/*	Callback function that will be called in the ISR	*/
void ICU_Handler(void)
{
	
	
	if (g_state == 0)
     b6e:	80 91 ca 00 	lds	r24, 0x00CA	; 0x8000ca <g_state>
     b72:	81 11       	cpse	r24, r1
     b74:	0d c0       	rjmp	.+26     	; 0xb90 <ICU_Handler+0x22>
	{
		
		/* Rising edge detected ==> echo pulse started	*/
		g_start_time = ICU_GetValue();
     b76:	0e 94 41 03 	call	0x682	; 0x682 <ICU_GetValue>
     b7a:	90 93 c9 00 	sts	0x00C9, r25	; 0x8000c9 <g_start_time+0x1>
     b7e:	80 93 c8 00 	sts	0x00C8, r24	; 0x8000c8 <g_start_time>
		
		/*	Setting to detect the falling edge	*/
		ICU_SetEdge(ICU_FALLING_EDGE);
     b82:	81 e0       	ldi	r24, 0x01	; 1
     b84:	0e 94 15 03 	call	0x62a	; 0x62a <ICU_SetEdge>
		
		g_state = 1 ;
     b88:	81 e0       	ldi	r24, 0x01	; 1
     b8a:	80 93 ca 00 	sts	0x00CA, r24	; 0x8000ca <g_state>
     b8e:	08 95       	ret
	} 
	
	else if (g_state == 1)
     b90:	80 91 ca 00 	lds	r24, 0x00CA	; 0x8000ca <g_state>
     b94:	81 30       	cpi	r24, 0x01	; 1
     b96:	a9 f5       	brne	.+106    	; 0xc02 <ICU_Handler+0x94>
	{
		 /* Falling edge detected ? echo pulse ended		*/
		 g_end_time = ICU_GetValue();
     b98:	0e 94 41 03 	call	0x682	; 0x682 <ICU_GetValue>
     b9c:	90 93 c7 00 	sts	0x00C7, r25	; 0x8000c7 <g_end_time+0x1>
     ba0:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <g_end_time>
				= 17000 x (g_timeHigh) x 1 x 10^-6 cm
				= 0.017 x (g_timeHigh) cm
				= (g_timeHigh) / 58.8 cm
		 */
		 
		 g_pulse_width = g_end_time - g_start_time ;
     ba4:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <g_end_time>
     ba8:	90 91 c7 00 	lds	r25, 0x00C7	; 0x8000c7 <g_end_time+0x1>
     bac:	20 91 c8 00 	lds	r18, 0x00C8	; 0x8000c8 <g_start_time>
     bb0:	30 91 c9 00 	lds	r19, 0x00C9	; 0x8000c9 <g_start_time+0x1>
     bb4:	82 1b       	sub	r24, r18
     bb6:	93 0b       	sbc	r25, r19
     bb8:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <g_pulse_width+0x1>
     bbc:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <g_pulse_width>
		
		 g_distance_cm = (g_pulse_width * 128.0f) / 58.0f;  /* Convert to cm	*/
     bc0:	60 91 c4 00 	lds	r22, 0x00C4	; 0x8000c4 <g_pulse_width>
     bc4:	70 91 c5 00 	lds	r23, 0x00C5	; 0x8000c5 <g_pulse_width+0x1>
     bc8:	80 e0       	ldi	r24, 0x00	; 0
     bca:	90 e0       	ldi	r25, 0x00	; 0
     bcc:	0e 94 42 0a 	call	0x1484	; 0x1484 <__floatunsisf>
     bd0:	20 e0       	ldi	r18, 0x00	; 0
     bd2:	30 e0       	ldi	r19, 0x00	; 0
     bd4:	40 e0       	ldi	r20, 0x00	; 0
     bd6:	53 e4       	ldi	r21, 0x43	; 67
     bd8:	0e 94 f9 0a 	call	0x15f2	; 0x15f2 <__mulsf3>
     bdc:	20 e0       	ldi	r18, 0x00	; 0
     bde:	30 e0       	ldi	r19, 0x00	; 0
     be0:	48 e6       	ldi	r20, 0x68	; 104
     be2:	52 e4       	ldi	r21, 0x42	; 66
     be4:	0e 94 9a 09 	call	0x1334	; 0x1334 <__divsf3>
     be8:	60 93 c0 00 	sts	0x00C0, r22	; 0x8000c0 <g_distance_cm>
     bec:	70 93 c1 00 	sts	0x00C1, r23	; 0x8000c1 <g_distance_cm+0x1>
     bf0:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <g_distance_cm+0x2>
     bf4:	90 93 c3 00 	sts	0x00C3, r25	; 0x8000c3 <g_distance_cm+0x3>
		
		
		/*	Setting to detect the rising edge	*/
		ICU_SetEdge(ICU_RISING_EDGE);
     bf8:	80 e0       	ldi	r24, 0x00	; 0
     bfa:	0e 94 15 03 	call	0x62a	; 0x62a <ICU_SetEdge>
		
		g_state = 0 ;
     bfe:	10 92 ca 00 	sts	0x00CA, r1	; 0x8000ca <g_state>
     c02:	08 95       	ret

00000c04 <UART_RX_Handler>:



void UART_RX_Handler(u8 DataReceived)
{
	if (DataReceived == 'a')
     c04:	81 36       	cpi	r24, 0x61	; 97
     c06:	69 f4       	brne	.+26     	; 0xc22 <UART_RX_Handler+0x1e>
	{
		SERVO_vRotateMotor('a', SERVO_ANGLE_0);
     c08:	60 e0       	ldi	r22, 0x00	; 0
     c0a:	0e 94 c5 07 	call	0xf8a	; 0xf8a <SERVO_vRotateMotor>
		SERVO_vRotateMotor('b', SERVO_ANGLE_0);
     c0e:	60 e0       	ldi	r22, 0x00	; 0
     c10:	82 e6       	ldi	r24, 0x62	; 98
     c12:	0e 94 c5 07 	call	0xf8a	; 0xf8a <SERVO_vRotateMotor>
		DIO_vSet_Pin_Value('d', PIN_NO_3, ONE);
     c16:	41 e0       	ldi	r20, 0x01	; 1
     c18:	63 e0       	ldi	r22, 0x03	; 3
     c1a:	84 e6       	ldi	r24, 0x64	; 100
     c1c:	0e 94 66 01 	call	0x2cc	; 0x2cc <DIO_vSet_Pin_Value>
     c20:	08 95       	ret
	}
	else if (DataReceived == 'b')
     c22:	82 36       	cpi	r24, 0x62	; 98
     c24:	71 f4       	brne	.+28     	; 0xc42 <UART_RX_Handler+0x3e>
	{
		SERVO_vRotateMotor('a', SERVO_ANGLE_45);
     c26:	61 e0       	ldi	r22, 0x01	; 1
     c28:	81 e6       	ldi	r24, 0x61	; 97
     c2a:	0e 94 c5 07 	call	0xf8a	; 0xf8a <SERVO_vRotateMotor>
		SERVO_vRotateMotor('b', SERVO_ANGLE_45);
     c2e:	61 e0       	ldi	r22, 0x01	; 1
     c30:	82 e6       	ldi	r24, 0x62	; 98
     c32:	0e 94 c5 07 	call	0xf8a	; 0xf8a <SERVO_vRotateMotor>
		DIO_vSet_Pin_Value('d', PIN_NO_3, ZERO);
     c36:	40 e0       	ldi	r20, 0x00	; 0
     c38:	63 e0       	ldi	r22, 0x03	; 3
     c3a:	84 e6       	ldi	r24, 0x64	; 100
     c3c:	0e 94 66 01 	call	0x2cc	; 0x2cc <DIO_vSet_Pin_Value>
     c40:	08 95       	ret
	}
	else if (DataReceived == 'c')
     c42:	83 36       	cpi	r24, 0x63	; 99
     c44:	71 f4       	brne	.+28     	; 0xc62 <UART_RX_Handler+0x5e>
	{
		SERVO_vRotateMotor('a', SERVO_ANGLE_90);
     c46:	62 e0       	ldi	r22, 0x02	; 2
     c48:	81 e6       	ldi	r24, 0x61	; 97
     c4a:	0e 94 c5 07 	call	0xf8a	; 0xf8a <SERVO_vRotateMotor>
		SERVO_vRotateMotor('b', SERVO_ANGLE_90);
     c4e:	62 e0       	ldi	r22, 0x02	; 2
     c50:	82 e6       	ldi	r24, 0x62	; 98
     c52:	0e 94 c5 07 	call	0xf8a	; 0xf8a <SERVO_vRotateMotor>
		DIO_vSet_Pin_Value('d', PIN_NO_7, ONE);
     c56:	41 e0       	ldi	r20, 0x01	; 1
     c58:	67 e0       	ldi	r22, 0x07	; 7
     c5a:	84 e6       	ldi	r24, 0x64	; 100
     c5c:	0e 94 66 01 	call	0x2cc	; 0x2cc <DIO_vSet_Pin_Value>
     c60:	08 95       	ret
	}
	else if (DataReceived == 'd')
     c62:	84 36       	cpi	r24, 0x64	; 100
     c64:	71 f4       	brne	.+28     	; 0xc82 <UART_RX_Handler+0x7e>
	{
		SERVO_vRotateMotor('a', SERVO_ANGLE_135);
     c66:	63 e0       	ldi	r22, 0x03	; 3
     c68:	81 e6       	ldi	r24, 0x61	; 97
     c6a:	0e 94 c5 07 	call	0xf8a	; 0xf8a <SERVO_vRotateMotor>
		SERVO_vRotateMotor('b', SERVO_ANGLE_135);
     c6e:	63 e0       	ldi	r22, 0x03	; 3
     c70:	82 e6       	ldi	r24, 0x62	; 98
     c72:	0e 94 c5 07 	call	0xf8a	; 0xf8a <SERVO_vRotateMotor>
		DIO_vSet_Pin_Value('d', PIN_NO_7, ZERO);
     c76:	40 e0       	ldi	r20, 0x00	; 0
     c78:	67 e0       	ldi	r22, 0x07	; 7
     c7a:	84 e6       	ldi	r24, 0x64	; 100
     c7c:	0e 94 66 01 	call	0x2cc	; 0x2cc <DIO_vSet_Pin_Value>
     c80:	08 95       	ret
	}
	else if (DataReceived == 'e')
     c82:	85 36       	cpi	r24, 0x65	; 101
     c84:	69 f4       	brne	.+26     	; 0xca0 <UART_RX_Handler+0x9c>
	{
		SERVO_vRotateMotor('a', SERVO_ANGLE_180);
     c86:	64 e0       	ldi	r22, 0x04	; 4
     c88:	81 e6       	ldi	r24, 0x61	; 97
     c8a:	0e 94 c5 07 	call	0xf8a	; 0xf8a <SERVO_vRotateMotor>
		SERVO_vRotateMotor('b', SERVO_ANGLE_180);
     c8e:	64 e0       	ldi	r22, 0x04	; 4
     c90:	82 e6       	ldi	r24, 0x62	; 98
     c92:	0e 94 c5 07 	call	0xf8a	; 0xf8a <SERVO_vRotateMotor>
		DIO_vSet_Pin_Value('c', PIN_NO_0, ONE);
     c96:	41 e0       	ldi	r20, 0x01	; 1
     c98:	60 e0       	ldi	r22, 0x00	; 0
     c9a:	83 e6       	ldi	r24, 0x63	; 99
     c9c:	0e 94 66 01 	call	0x2cc	; 0x2cc <DIO_vSet_Pin_Value>
     ca0:	08 95       	ret

00000ca2 <Send_Trigger_Pulse>:


/*	Function That sends the trigger pulse for the ultrasonic distance	*/
void Send_Trigger_Pulse(void) 
{
	DIO_vSet_Pin_Value('c',PIN_NO_0,HIGH);         /* Set PB0 high	*/
     ca2:	41 e0       	ldi	r20, 0x01	; 1
     ca4:	60 e0       	ldi	r22, 0x00	; 0
     ca6:	83 e6       	ldi	r24, 0x63	; 99
     ca8:	0e 94 66 01 	call	0x2cc	; 0x2cc <DIO_vSet_Pin_Value>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     cac:	8a e1       	ldi	r24, 0x1A	; 26
     cae:	8a 95       	dec	r24
     cb0:	f1 f7       	brne	.-4      	; 0xcae <Send_Trigger_Pulse+0xc>
     cb2:	00 c0       	rjmp	.+0      	; 0xcb4 <Send_Trigger_Pulse+0x12>
	_delay_us(10);								  /*  10 s pulse   */
	DIO_vSet_Pin_Value('c',PIN_NO_0,LOW);        /*  Set PB0 low	*/
     cb4:	40 e0       	ldi	r20, 0x00	; 0
     cb6:	60 e0       	ldi	r22, 0x00	; 0
     cb8:	83 e6       	ldi	r24, 0x63	; 99
     cba:	0e 94 66 01 	call	0x2cc	; 0x2cc <DIO_vSet_Pin_Value>
     cbe:	08 95       	ret

00000cc0 <main>:
/*                           Main code                                  */
/************************************************************************/


int main(void)
{
     cc0:	cf 93       	push	r28
     cc2:	df 93       	push	r29
     cc4:	00 d0       	rcall	.+0      	; 0xcc6 <main+0x6>
     cc6:	cd b7       	in	r28, 0x3d	; 61
     cc8:	de b7       	in	r29, 0x3e	; 62
		/*	Variable for data received for UART		*/
		u8 DataReceived ;
		
		
		/*	Init of the Servo motor		*/
		SERVO_vInit(2);	
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	0e 94 ab 07 	call	0xf56	; 0xf56 <SERVO_vInit>
		
		/*	LCD Init	*/
		LCD_vInit();
     cd0:	0e 94 64 03 	call	0x6c8	; 0x6c8 <LCD_vInit>
	
		/*****************************************************************************/
		/*****************************Timers Config***********************************/	
	
		/*	Configuring  Timer1	for CTC Mode with interrupt 	*/
		Timer1_Configurations config =
     cd4:	81 e0       	ldi	r24, 0x01	; 1
     cd6:	89 83       	std	Y+1, r24	; 0x01
     cd8:	8a 83       	std	Y+2, r24	; 0x02

		/*****************************************************************************/
		/*****************************Ultrasonic Init*********************************/
	
		/*	Init of ICU		*/
		ICU_Init(ICU_RISING_EDGE);
     cda:	80 e0       	ldi	r24, 0x00	; 0
     cdc:	0e 94 25 03 	call	0x64a	; 0x64a <ICU_Init>

		/*	Setting Trigger Pin as OUTPUT ==>> PD0	*/
		DIO_vSet_Pin_Direction('c',PIN_NO_0 ,OUTPUT);
     ce0:	41 e0       	ldi	r20, 0x01	; 1
     ce2:	60 e0       	ldi	r22, 0x00	; 0
     ce4:	83 e6       	ldi	r24, 0x63	; 99
     ce6:	0e 94 f6 00 	call	0x1ec	; 0x1ec <DIO_vSet_Pin_Direction>

		/*	Setting Up the Callback funtion		*/
		ICU_SetCallback(ICU_Handler);
     cea:	87 eb       	ldi	r24, 0xB7	; 183
     cec:	95 e0       	ldi	r25, 0x05	; 5
     cee:	0e 94 3c 03 	call	0x678	; 0x678 <ICU_SetCallback>

		/*****************************************************************************/
		/*******************************TIMER Init************************************/
    
		/*	Initialization of Timer1	*/
		TIMER1_vInit(&config);
     cf2:	ce 01       	movw	r24, r28
     cf4:	01 96       	adiw	r24, 0x01	; 1
     cf6:	0e 94 26 08 	call	0x104c	; 0x104c <TIMER1_vInit>
    
		/*	putting the value to get 1 sec	*/
		TIMER1_vSetValueCompareCTC(7813);
     cfa:	85 e8       	ldi	r24, 0x85	; 133
     cfc:	9e e1       	ldi	r25, 0x1E	; 30
     cfe:	0e 94 5b 08 	call	0x10b6	; 0x10b6 <TIMER1_vSetValueCompareCTC>
        
		/*	Setting Callback for timer ISR	*/
		TIMER1_vSetCompareCTCCallback(CTC_TimerHandler);
     d02:	80 ea       	ldi	r24, 0xA0	; 160
     d04:	95 e0       	ldi	r25, 0x05	; 5
     d06:	0e 94 5e 08 	call	0x10bc	; 0x10bc <TIMER1_vSetCompareCTCCallback>
    
		/*	Prescaler Value	= 1024	*/
		TIMER1_vStart(TIMER1_PRESCALER_1024);
     d0a:	85 e0       	ldi	r24, 0x05	; 5
     d0c:	0e 94 54 08 	call	0x10a8	; 0x10a8 <TIMER1_vStart>
    
		/*****************************************************************************/
		/*******************************EXTI******************************************/	
	
		/*	Initializing External Interrupt 0	*/
		EXTI_vInit(EXTI_INT0,EXTI_FALLING_EDGE);
     d10:	62 e0       	ldi	r22, 0x02	; 2
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <EXTI_vInit>

		/*	Initializing External Interrupt 0	*/
		EXTI_vInit(EXTI_INT1,EXTI_FALLING_EDGE);
     d18:	62 e0       	ldi	r22, 0x02	; 2
     d1a:	81 e0       	ldi	r24, 0x01	; 1
     d1c:	0e 94 e9 01 	call	0x3d2	; 0x3d2 <EXTI_vInit>
	
		/*	Enabling EXTI0	*/
		EXTI_vEnable(EXTI_INT0);
     d20:	80 e0       	ldi	r24, 0x00	; 0
     d22:	0e 94 4a 02 	call	0x494	; 0x494 <EXTI_vEnable>
	
		/*	Enabling EXTI0	*/
		EXTI_vEnable(EXTI_INT1);
     d26:	81 e0       	ldi	r24, 0x01	; 1
     d28:	0e 94 4a 02 	call	0x494	; 0x494 <EXTI_vEnable>
	
		/*	Setting Callback Function to be executed by the ISR of INTERRUPT0	*/
		EXTI_vSetCallback(EXTI_INT0,EXTI0_Handler);
     d2c:	6f ea       	ldi	r22, 0xAF	; 175
     d2e:	75 e0       	ldi	r23, 0x05	; 5
     d30:	80 e0       	ldi	r24, 0x00	; 0
     d32:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <EXTI_vSetCallback>
	
		/*	Setting Callback Function to be executed by the ISR of INTERRUPT0	*/
		EXTI_vSetCallback(EXTI_INT1,EXTI1_Handler);		
     d36:	63 eb       	ldi	r22, 0xB3	; 179
     d38:	75 e0       	ldi	r23, 0x05	; 5
     d3a:	81 e0       	ldi	r24, 0x01	; 1
     d3c:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <EXTI_vSetCallback>
		/************************************************************************/
		/*                          UART INIT                                   */
		/************************************************************************/
		
		/*	Initiallizing UART for using Bluetooth */
		UART_vInit(UART_INTERRUPT_ENABLE,UART_BAUD_9600);
     d40:	60 e0       	ldi	r22, 0x00	; 0
     d42:	81 e0       	ldi	r24, 0x01	; 1
     d44:	0e 94 b5 08 	call	0x116a	; 0x116a <UART_vInit>
	
		/*	Setting the callback function to be called by the ISR	*/
		UART_vSetRxCallback(UART_RX_Handler);    
     d48:	82 e0       	ldi	r24, 0x02	; 2
     d4a:	96 e0       	ldi	r25, 0x06	; 6
     d4c:	0e 94 d0 08 	call	0x11a0	; 0x11a0 <UART_vSetRxCallback>
	
	
		/*	Enable Global Interrupt		*/
		sei();
     d50:	78 94       	sei
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d52:	8f e1       	ldi	r24, 0x1F	; 31
     d54:	9e e4       	ldi	r25, 0x4E	; 78
     d56:	01 97       	sbiw	r24, 0x01	; 1
     d58:	f1 f7       	brne	.-4      	; 0xd56 <main+0x96>
     d5a:	00 c0       	rjmp	.+0      	; 0xd5c <main+0x9c>
     d5c:	00 00       	nop
		/*****************************************************************************/
	
		_delay_ms(10);
	
		/*	Clear Display	*/
		LCD_vClear_Display();		
     d5e:	0e 94 9e 04 	call	0x93c	; 0x93c <LCD_vClear_Display>
    
    while (1) 
    {
		
		/*	Checking on activation of Much Time usage of machine Flag from the ISR or not	*/
		if (g_Usage_Time_ofMachine_flag == 1)
     d62:	80 91 bd 00 	lds	r24, 0x00BD	; 0x8000bd <g_Usage_Time_ofMachine_flag>
     d66:	81 30       	cpi	r24, 0x01	; 1
     d68:	69 f4       	brne	.+26     	; 0xd84 <main+0xc4>
		{
			/*	Clearing Display of LCD	 */
			LCD_vClear_Display();
     d6a:	0e 94 9e 04 	call	0x93c	; 0x93c <LCD_vClear_Display>
						
			/*	Alerting for Much Time usage of machine on LCD	*/
			LCD_vBlinkCenteredStrings("Turn-Off","The Machine",3);
     d6e:	43 e0       	ldi	r20, 0x03	; 3
     d70:	64 e6       	ldi	r22, 0x64	; 100
     d72:	70 e0       	ldi	r23, 0x00	; 0
     d74:	80 e7       	ldi	r24, 0x70	; 112
     d76:	90 e0       	ldi	r25, 0x00	; 0
     d78:	0e 94 49 05 	call	0xa92	; 0xa92 <LCD_vBlinkCenteredStrings>

			/*	flag deactivation	*/
			g_Usage_Time_ofMachine_flag = 0;
     d7c:	10 92 bd 00 	sts	0x00BD, r1	; 0x8000bd <g_Usage_Time_ofMachine_flag>
			
			/*	Clearing Display of LCD	 */
			LCD_vClear_Display();			
     d80:	0e 94 9e 04 	call	0x93c	; 0x93c <LCD_vClear_Display>
		}
		
		/*	Checking on activation of High Vibration Flag from the ISR or not	*/
		if (g_vibration_flag == 1) 
     d84:	80 91 be 00 	lds	r24, 0x00BE	; 0x8000be <g_vibration_flag>
     d88:	81 30       	cpi	r24, 0x01	; 1
     d8a:	69 f4       	brne	.+26     	; 0xda6 <main+0xe6>
		{
			/*	Clearing Display of LCD	 */
			LCD_vClear_Display();
     d8c:	0e 94 9e 04 	call	0x93c	; 0x93c <LCD_vClear_Display>
			
			/*	Alerting for High vibration detecting on LCD	*/
			LCD_vBlinkCenteredStrings("High", "Vibration", 3);
     d90:	43 e0       	ldi	r20, 0x03	; 3
     d92:	69 e7       	ldi	r22, 0x79	; 121
     d94:	70 e0       	ldi	r23, 0x00	; 0
     d96:	83 e8       	ldi	r24, 0x83	; 131
     d98:	90 e0       	ldi	r25, 0x00	; 0
     d9a:	0e 94 49 05 	call	0xa92	; 0xa92 <LCD_vBlinkCenteredStrings>
			
			/*	flag deactivation	*/
			g_vibration_flag = 0;
     d9e:	10 92 be 00 	sts	0x00BE, r1	; 0x8000be <g_vibration_flag>

			/*	Clearing Display of LCD	 */
			LCD_vClear_Display();			
     da2:	0e 94 9e 04 	call	0x93c	; 0x93c <LCD_vClear_Display>
		}
		
		/*	Checking on activation of Smoke Detection Flag from the ISR or not	*/
		if (g_smoke_flag == 1) 
     da6:	80 91 bf 00 	lds	r24, 0x00BF	; 0x8000bf <g_smoke_flag>
     daa:	81 30       	cpi	r24, 0x01	; 1
     dac:	69 f4       	brne	.+26     	; 0xdc8 <main+0x108>
		{
			/*	Clearing Display of LCD	 */
			LCD_vClear_Display();
     dae:	0e 94 9e 04 	call	0x93c	; 0x93c <LCD_vClear_Display>
			
			/*	Alerting for Smoke detecting on LCD	*/
			LCD_vBlinkCenteredStrings("Smoke", "Detected", 3);
     db2:	43 e0       	ldi	r20, 0x03	; 3
     db4:	68 e8       	ldi	r22, 0x88	; 136
     db6:	70 e0       	ldi	r23, 0x00	; 0
     db8:	81 e9       	ldi	r24, 0x91	; 145
     dba:	90 e0       	ldi	r25, 0x00	; 0
     dbc:	0e 94 49 05 	call	0xa92	; 0xa92 <LCD_vBlinkCenteredStrings>
			
			/*	flag deactivation	*/
			g_smoke_flag = 0;
     dc0:	10 92 bf 00 	sts	0x00BF, r1	; 0x8000bf <g_smoke_flag>

			/*	Clearing Display of LCD	 */
			LCD_vClear_Display();			
     dc4:	0e 94 9e 04 	call	0x93c	; 0x93c <LCD_vClear_Display>
		}


		/* Send Trigger to Ultrasonic */
	    Send_Trigger_Pulse();
     dc8:	0e 94 51 06 	call	0xca2	; 0xca2 <Send_Trigger_Pulse>
     dcc:	8f e5       	ldi	r24, 0x5F	; 95
     dce:	9a ee       	ldi	r25, 0xEA	; 234
     dd0:	01 97       	sbiw	r24, 0x01	; 1
     dd2:	f1 f7       	brne	.-4      	; 0xdd0 <main+0x110>
     dd4:	00 c0       	rjmp	.+0      	; 0xdd6 <main+0x116>
     dd6:	00 00       	nop
		/*	Delay for ultrasonic also	*/
	    _delay_ms(30);
		
		

		if (fabs(g_distance_cm - g_last_distance) >= DISTANCE_THRESHOLD_CM)
     dd8:	60 91 c0 00 	lds	r22, 0x00C0	; 0x8000c0 <g_distance_cm>
     ddc:	70 91 c1 00 	lds	r23, 0x00C1	; 0x8000c1 <g_distance_cm+0x1>
     de0:	80 91 c2 00 	lds	r24, 0x00C2	; 0x8000c2 <g_distance_cm+0x2>
     de4:	90 91 c3 00 	lds	r25, 0x00C3	; 0x8000c3 <g_distance_cm+0x3>
     de8:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     dec:	30 91 61 00 	lds	r19, 0x0061	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
     df0:	40 91 62 00 	lds	r20, 0x0062	; 0x800062 <__DATA_REGION_ORIGIN__+0x2>
     df4:	50 91 63 00 	lds	r21, 0x0063	; 0x800063 <__DATA_REGION_ORIGIN__+0x3>
     df8:	0e 94 28 09 	call	0x1250	; 0x1250 <__subsf3>
     dfc:	9f 77       	andi	r25, 0x7F	; 127
     dfe:	20 e0       	ldi	r18, 0x00	; 0
     e00:	30 e0       	ldi	r19, 0x00	; 0
     e02:	40 e0       	ldi	r20, 0x00	; 0
     e04:	5f e3       	ldi	r21, 0x3F	; 63
     e06:	0e 94 f4 0a 	call	0x15e8	; 0x15e8 <__gesf2>
     e0a:	88 23       	and	r24, r24
     e0c:	5c f1       	brlt	.+86     	; 0xe64 <main+0x1a4>
		{
			
			LCD_vSendString_xy(0,0,"Distance=      ");  /*	Pad with spaces to clear old values	*/ 
     e0e:	47 e9       	ldi	r20, 0x97	; 151
     e10:	50 e0       	ldi	r21, 0x00	; 0
     e12:	60 e0       	ldi	r22, 0x00	; 0
     e14:	80 e0       	ldi	r24, 0x00	; 0
     e16:	0e 94 1c 05 	call	0xa38	; 0xa38 <LCD_vSendString_xy>

			/*	Move to position after "Distance="	*/ 
			LCD_vMoveCursor(0, 9);
     e1a:	69 e0       	ldi	r22, 0x09	; 9
     e1c:	80 e0       	ldi	r24, 0x00	; 0
     e1e:	0e 94 ec 03 	call	0x7d8	; 0x7d8 <LCD_vMoveCursor>
			LCD_vSendFloat(g_distance_cm, 1);    /*	Print with 1 decimal place	*/ 
     e22:	60 91 c0 00 	lds	r22, 0x00C0	; 0x8000c0 <g_distance_cm>
     e26:	70 91 c1 00 	lds	r23, 0x00C1	; 0x8000c1 <g_distance_cm+0x1>
     e2a:	80 91 c2 00 	lds	r24, 0x00C2	; 0x8000c2 <g_distance_cm+0x2>
     e2e:	90 91 c3 00 	lds	r25, 0x00C3	; 0x8000c3 <g_distance_cm+0x3>
     e32:	41 e0       	ldi	r20, 0x01	; 1
     e34:	0e 94 a5 04 	call	0x94a	; 0x94a <LCD_vSendFloat>

			
			LCD_vSendString_xy(1,0,"cm          ");     /*	Clear any old unit or data	*/ 
     e38:	47 ea       	ldi	r20, 0xA7	; 167
     e3a:	50 e0       	ldi	r21, 0x00	; 0
     e3c:	60 e0       	ldi	r22, 0x00	; 0
     e3e:	81 e0       	ldi	r24, 0x01	; 1
     e40:	0e 94 1c 05 	call	0xa38	; 0xa38 <LCD_vSendString_xy>

			/*	Updating the value of the distance	*/
			g_last_distance = g_distance_cm;
     e44:	80 91 c0 00 	lds	r24, 0x00C0	; 0x8000c0 <g_distance_cm>
     e48:	90 91 c1 00 	lds	r25, 0x00C1	; 0x8000c1 <g_distance_cm+0x1>
     e4c:	a0 91 c2 00 	lds	r26, 0x00C2	; 0x8000c2 <g_distance_cm+0x2>
     e50:	b0 91 c3 00 	lds	r27, 0x00C3	; 0x8000c3 <g_distance_cm+0x3>
     e54:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
     e58:	90 93 61 00 	sts	0x0061, r25	; 0x800061 <__DATA_REGION_ORIGIN__+0x1>
     e5c:	a0 93 62 00 	sts	0x0062, r26	; 0x800062 <__DATA_REGION_ORIGIN__+0x2>
     e60:	b0 93 63 00 	sts	0x0063, r27	; 0x800063 <__DATA_REGION_ORIGIN__+0x3>
		}

		/*	Even if the distance hasnt changed, still check if its too close	*/ 
		if (g_distance_cm <= CRITICAL_DISTANCE_CM)
     e64:	60 91 c0 00 	lds	r22, 0x00C0	; 0x8000c0 <g_distance_cm>
     e68:	70 91 c1 00 	lds	r23, 0x00C1	; 0x8000c1 <g_distance_cm+0x1>
     e6c:	80 91 c2 00 	lds	r24, 0x00C2	; 0x8000c2 <g_distance_cm+0x2>
     e70:	90 91 c3 00 	lds	r25, 0x00C3	; 0x8000c3 <g_distance_cm+0x3>
     e74:	20 e0       	ldi	r18, 0x00	; 0
     e76:	30 e0       	ldi	r19, 0x00	; 0
     e78:	48 e4       	ldi	r20, 0x48	; 72
     e7a:	53 e4       	ldi	r21, 0x43	; 67
     e7c:	0e 94 95 09 	call	0x132a	; 0x132a <__cmpsf2>
     e80:	18 16       	cp	r1, r24
     e82:	2c f0       	brlt	.+10     	; 0xe8e <main+0x1ce>
		{
			/*	Turn on The responsible LED	*/
			LED_vTurnOnLED('a', PIN_NO_0);
     e84:	60 e0       	ldi	r22, 0x00	; 0
     e86:	81 e6       	ldi	r24, 0x61	; 97
     e88:	0e 94 82 05 	call	0xb04	; 0xb04 <LED_vTurnOnLED>
     e8c:	14 c0       	rjmp	.+40     	; 0xeb6 <main+0x1f6>
		}
		else if(g_distance_cm > CRITICAL_DISTANCE_CM)
     e8e:	60 91 c0 00 	lds	r22, 0x00C0	; 0x8000c0 <g_distance_cm>
     e92:	70 91 c1 00 	lds	r23, 0x00C1	; 0x8000c1 <g_distance_cm+0x1>
     e96:	80 91 c2 00 	lds	r24, 0x00C2	; 0x8000c2 <g_distance_cm+0x2>
     e9a:	90 91 c3 00 	lds	r25, 0x00C3	; 0x8000c3 <g_distance_cm+0x3>
     e9e:	20 e0       	ldi	r18, 0x00	; 0
     ea0:	30 e0       	ldi	r19, 0x00	; 0
     ea2:	48 e4       	ldi	r20, 0x48	; 72
     ea4:	53 e4       	ldi	r21, 0x43	; 67
     ea6:	0e 94 f4 0a 	call	0x15e8	; 0x15e8 <__gesf2>
     eaa:	18 16       	cp	r1, r24
     eac:	24 f4       	brge	.+8      	; 0xeb6 <main+0x1f6>
		{
			/*	Turn off The responsible LED	*/
			LED_vTurnOffLED('a', PIN_NO_0);
     eae:	60 e0       	ldi	r22, 0x00	; 0
     eb0:	81 e6       	ldi	r24, 0x61	; 97
     eb2:	0e 94 91 05 	call	0xb22	; 0xb22 <LED_vTurnOffLED>
     eb6:	9f ef       	ldi	r25, 0xFF	; 255
     eb8:	21 ee       	ldi	r18, 0xE1	; 225
     eba:	84 e0       	ldi	r24, 0x04	; 4
     ebc:	91 50       	subi	r25, 0x01	; 1
     ebe:	20 40       	sbci	r18, 0x00	; 0
     ec0:	80 40       	sbci	r24, 0x00	; 0
     ec2:	e1 f7       	brne	.-8      	; 0xebc <main+0x1fc>
     ec4:	00 c0       	rjmp	.+0      	; 0xec6 <main+0x206>
     ec6:	00 00       	nop
     ec8:	4c cf       	rjmp	.-360    	; 0xd62 <main+0xa2>

00000eca <PWM_vInit_T1_Fast>:
	// Set output modes
	TCCR1A |= (OC1A_mode << COM1A0) | (OC1B_mode << COM1B0);

	// Set prescaler last
	TCCR1B |= prescaler;
}
     eca:	0f 93       	push	r16
     ecc:	1f 93       	push	r17
     ece:	92 2f       	mov	r25, r18
     ed0:	1d bc       	out	0x2d, r1	; 45
     ed2:	1c bc       	out	0x2c, r1	; 44
     ed4:	62 30       	cpi	r22, 0x02	; 2
     ed6:	a9 f0       	breq	.+42     	; 0xf02 <PWM_vInit_T1_Fast+0x38>
     ed8:	28 f4       	brcc	.+10     	; 0xee4 <PWM_vInit_T1_Fast+0x1a>
     eda:	66 23       	and	r22, r22
     edc:	41 f0       	breq	.+16     	; 0xeee <PWM_vInit_T1_Fast+0x24>
     ede:	61 30       	cpi	r22, 0x01	; 1
     ee0:	59 f0       	breq	.+22     	; 0xef8 <PWM_vInit_T1_Fast+0x2e>
     ee2:	21 c0       	rjmp	.+66     	; 0xf26 <PWM_vInit_T1_Fast+0x5c>
     ee4:	63 30       	cpi	r22, 0x03	; 3
     ee6:	91 f0       	breq	.+36     	; 0xf0c <PWM_vInit_T1_Fast+0x42>
     ee8:	64 30       	cpi	r22, 0x04	; 4
     eea:	b9 f0       	breq	.+46     	; 0xf1a <PWM_vInit_T1_Fast+0x50>
     eec:	1c c0       	rjmp	.+56     	; 0xf26 <PWM_vInit_T1_Fast+0x5c>
     eee:	21 e0       	ldi	r18, 0x01	; 1
     ef0:	2f bd       	out	0x2f, r18	; 47
     ef2:	28 e0       	ldi	r18, 0x08	; 8
     ef4:	2e bd       	out	0x2e, r18	; 46
     ef6:	17 c0       	rjmp	.+46     	; 0xf26 <PWM_vInit_T1_Fast+0x5c>
     ef8:	22 e0       	ldi	r18, 0x02	; 2
     efa:	2f bd       	out	0x2f, r18	; 47
     efc:	28 e0       	ldi	r18, 0x08	; 8
     efe:	2e bd       	out	0x2e, r18	; 46
     f00:	12 c0       	rjmp	.+36     	; 0xf26 <PWM_vInit_T1_Fast+0x5c>
     f02:	23 e0       	ldi	r18, 0x03	; 3
     f04:	2f bd       	out	0x2f, r18	; 47
     f06:	28 e0       	ldi	r18, 0x08	; 8
     f08:	2e bd       	out	0x2e, r18	; 46
     f0a:	0d c0       	rjmp	.+26     	; 0xf26 <PWM_vInit_T1_Fast+0x5c>
     f0c:	22 e0       	ldi	r18, 0x02	; 2
     f0e:	2f bd       	out	0x2f, r18	; 47
     f10:	28 e1       	ldi	r18, 0x18	; 24
     f12:	2e bd       	out	0x2e, r18	; 46
     f14:	1b bd       	out	0x2b, r17	; 43
     f16:	0a bd       	out	0x2a, r16	; 42
     f18:	06 c0       	rjmp	.+12     	; 0xf26 <PWM_vInit_T1_Fast+0x5c>
     f1a:	22 e0       	ldi	r18, 0x02	; 2
     f1c:	2f bd       	out	0x2f, r18	; 47
     f1e:	28 e1       	ldi	r18, 0x18	; 24
     f20:	2e bd       	out	0x2e, r18	; 46
     f22:	17 bd       	out	0x27, r17	; 39
     f24:	06 bd       	out	0x26, r16	; 38
     f26:	5f b5       	in	r21, 0x2f	; 47
     f28:	20 e4       	ldi	r18, 0x40	; 64
     f2a:	42 9f       	mul	r20, r18
     f2c:	b0 01       	movw	r22, r0
     f2e:	11 24       	eor	r1, r1
     f30:	40 e1       	ldi	r20, 0x10	; 16
     f32:	94 9f       	mul	r25, r20
     f34:	90 01       	movw	r18, r0
     f36:	11 24       	eor	r1, r1
     f38:	26 2b       	or	r18, r22
     f3a:	25 2b       	or	r18, r21
     f3c:	2f bd       	out	0x2f, r18	; 47
     f3e:	9e b5       	in	r25, 0x2e	; 46
     f40:	89 2b       	or	r24, r25
     f42:	8e bd       	out	0x2e, r24	; 46
     f44:	1f 91       	pop	r17
     f46:	0f 91       	pop	r16
     f48:	08 95       	ret

00000f4a <PWM_vSetValue_OCR1A_T1>:
 */

void PWM_vSetValue_OCR1A_T1(u16 copy_u16Value)
{
	/*	WRITE_REG(OCR1A,copy_u16Value);	*/
	OCR1A = copy_u16Value ;
     f4a:	9b bd       	out	0x2b, r25	; 43
     f4c:	8a bd       	out	0x2a, r24	; 42
     f4e:	08 95       	ret

00000f50 <PWM_vSetValue_OCR1B_T1>:


void PWM_vSetValue_OCR1B_T1(u16 copy_u16Value)
{
	/*	WRITE_REG(OCR1B,copy_u16Value);	*/
	OCR1B = copy_u16Value ;
     f50:	99 bd       	out	0x29, r25	; 41
     f52:	88 bd       	out	0x28, r24	; 40
     f54:	08 95       	ret

00000f56 <SERVO_vInit>:
 * Function: SERVO_vInit
 * ---------------------
 * Initializes Timer1 in Fast PWM mode for controlling servo motors.
 */
void SERVO_vInit(u8 number_of_channels)
{
     f56:	0f 93       	push	r16
     f58:	1f 93       	push	r17
	if (number_of_channels == 1)
     f5a:	81 30       	cpi	r24, 0x01	; 1
     f5c:	49 f4       	brne	.+18     	; 0xf70 <SERVO_vInit+0x1a>
	{
		PWM_vInit_T1_Fast
     f5e:	04 ec       	ldi	r16, 0xC4	; 196
     f60:	19 e0       	ldi	r17, 0x09	; 9
     f62:	20 e0       	ldi	r18, 0x00	; 0
     f64:	42 e0       	ldi	r20, 0x02	; 2
     f66:	64 e0       	ldi	r22, 0x04	; 4
     f68:	83 e0       	ldi	r24, 0x03	; 3
     f6a:	0e 94 65 07 	call	0xeca	; 0xeca <PWM_vInit_T1_Fast>
     f6e:	0a c0       	rjmp	.+20     	; 0xf84 <SERVO_vInit+0x2e>
		PWM_NON_INVERTING,       // OC1A: Non-inverting mode
		PWM_DISCONNECTED,        // OC1B: not used for this servo
		2500                     // ICR1 = 2500  20ms period
		);
	} 
	else if(number_of_channels == 2)
     f70:	82 30       	cpi	r24, 0x02	; 2
     f72:	41 f4       	brne	.+16     	; 0xf84 <SERVO_vInit+0x2e>
	{
		PWM_vInit_T1_Fast
     f74:	04 ec       	ldi	r16, 0xC4	; 196
     f76:	19 e0       	ldi	r17, 0x09	; 9
     f78:	22 e0       	ldi	r18, 0x02	; 2
     f7a:	42 e0       	ldi	r20, 0x02	; 2
     f7c:	64 e0       	ldi	r22, 0x04	; 4
     f7e:	83 e0       	ldi	r24, 0x03	; 3
     f80:	0e 94 65 07 	call	0xeca	; 0xeca <PWM_vInit_T1_Fast>
		PWM_NON_INVERTING,        // OC1B: Non-inverting mode
		2500                     // ICR1 = 2500  20ms period
		);
	}
    
}
     f84:	1f 91       	pop	r17
     f86:	0f 91       	pop	r16
     f88:	08 95       	ret

00000f8a <SERVO_vRotateMotor>:
 *   - For OC1A, PD5 is used.
 *   - For OC1B, PD4 is used.
 *   - PWM values are approximate based on a typical servo that responds to 1ms2ms pulse widths.
 */
void SERVO_vRotateMotor(u8 u8ChannelOutput , s8 s8DegreesToRotate)
{
     f8a:	cf 93       	push	r28
     f8c:	c6 2f       	mov	r28, r22
    if (u8ChannelOutput == 'A' || u8ChannelOutput == 'a')
     f8e:	81 34       	cpi	r24, 0x41	; 65
     f90:	11 f0       	breq	.+4      	; 0xf96 <SERVO_vRotateMotor+0xc>
     f92:	81 36       	cpi	r24, 0x61	; 97
     f94:	59 f5       	brne	.+86     	; 0xfec <SERVO_vRotateMotor+0x62>
    {
        /*	Channel OC1A	*/ 
        DIO_vSet_Pin_Direction('d', PIN_NO_5 , OUTPUT);
     f96:	41 e0       	ldi	r20, 0x01	; 1
     f98:	65 e0       	ldi	r22, 0x05	; 5
     f9a:	84 e6       	ldi	r24, 0x64	; 100
     f9c:	0e 94 f6 00 	call	0x1ec	; 0x1ec <DIO_vSet_Pin_Direction>

        switch (s8DegreesToRotate)
     fa0:	c2 30       	cpi	r28, 0x02	; 2
     fa2:	a9 f0       	breq	.+42     	; 0xfce <SERVO_vRotateMotor+0x44>
     fa4:	2c f4       	brge	.+10     	; 0xfb0 <SERVO_vRotateMotor+0x26>
     fa6:	cc 23       	and	r28, r28
     fa8:	41 f0       	breq	.+16     	; 0xfba <SERVO_vRotateMotor+0x30>
     faa:	c1 30       	cpi	r28, 0x01	; 1
     fac:	59 f0       	breq	.+22     	; 0xfc4 <SERVO_vRotateMotor+0x3a>
     fae:	4c c0       	rjmp	.+152    	; 0x1048 <SERVO_vRotateMotor+0xbe>
     fb0:	c3 30       	cpi	r28, 0x03	; 3
     fb2:	91 f0       	breq	.+36     	; 0xfd8 <SERVO_vRotateMotor+0x4e>
     fb4:	c4 30       	cpi	r28, 0x04	; 4
     fb6:	a9 f0       	breq	.+42     	; 0xfe2 <SERVO_vRotateMotor+0x58>
     fb8:	47 c0       	rjmp	.+142    	; 0x1048 <SERVO_vRotateMotor+0xbe>
        {
			case SERVO_ANGLE_0:
					PWM_vSetValue_OCR1A_T1(125);   // ~1.0ms pulse
     fba:	8d e7       	ldi	r24, 0x7D	; 125
     fbc:	90 e0       	ldi	r25, 0x00	; 0
     fbe:	0e 94 a5 07 	call	0xf4a	; 0xf4a <PWM_vSetValue_OCR1A_T1>
					break;
     fc2:	42 c0       	rjmp	.+132    	; 0x1048 <SERVO_vRotateMotor+0xbe>

				case SERVO_ANGLE_45:
					PWM_vSetValue_OCR1A_T1(156);   // ~1.25ms pulse
     fc4:	8c e9       	ldi	r24, 0x9C	; 156
     fc6:	90 e0       	ldi	r25, 0x00	; 0
     fc8:	0e 94 a5 07 	call	0xf4a	; 0xf4a <PWM_vSetValue_OCR1A_T1>
					break;
     fcc:	3d c0       	rjmp	.+122    	; 0x1048 <SERVO_vRotateMotor+0xbe>

				case SERVO_ANGLE_90:
					PWM_vSetValue_OCR1A_T1(187);   // ~1.5ms pulse
     fce:	8b eb       	ldi	r24, 0xBB	; 187
     fd0:	90 e0       	ldi	r25, 0x00	; 0
     fd2:	0e 94 a5 07 	call	0xf4a	; 0xf4a <PWM_vSetValue_OCR1A_T1>
					break;
     fd6:	38 c0       	rjmp	.+112    	; 0x1048 <SERVO_vRotateMotor+0xbe>

				case SERVO_ANGLE_135:
					PWM_vSetValue_OCR1A_T1(219);   // ~1.75ms pulse
     fd8:	8b ed       	ldi	r24, 0xDB	; 219
     fda:	90 e0       	ldi	r25, 0x00	; 0
     fdc:	0e 94 a5 07 	call	0xf4a	; 0xf4a <PWM_vSetValue_OCR1A_T1>
					break;
     fe0:	33 c0       	rjmp	.+102    	; 0x1048 <SERVO_vRotateMotor+0xbe>

				case SERVO_ANGLE_180:
					PWM_vSetValue_OCR1A_T1(250);   // ~2.0ms pulse
     fe2:	8a ef       	ldi	r24, 0xFA	; 250
     fe4:	90 e0       	ldi	r25, 0x00	; 0
     fe6:	0e 94 a5 07 	call	0xf4a	; 0xf4a <PWM_vSetValue_OCR1A_T1>
					break;
     fea:	2e c0       	rjmp	.+92     	; 0x1048 <SERVO_vRotateMotor+0xbe>
        }
    }
    else if (u8ChannelOutput == 'B' || u8ChannelOutput == 'b')
     fec:	82 34       	cpi	r24, 0x42	; 66
     fee:	11 f0       	breq	.+4      	; 0xff4 <SERVO_vRotateMotor+0x6a>
     ff0:	82 36       	cpi	r24, 0x62	; 98
     ff2:	51 f5       	brne	.+84     	; 0x1048 <SERVO_vRotateMotor+0xbe>
    {
        /*	Channel OC1B	*/ 
        DIO_vSet_Pin_Direction('d', PIN_NO_4 , OUTPUT);
     ff4:	41 e0       	ldi	r20, 0x01	; 1
     ff6:	64 e0       	ldi	r22, 0x04	; 4
     ff8:	84 e6       	ldi	r24, 0x64	; 100
     ffa:	0e 94 f6 00 	call	0x1ec	; 0x1ec <DIO_vSet_Pin_Direction>

        switch (s8DegreesToRotate)
     ffe:	c2 30       	cpi	r28, 0x02	; 2
    1000:	a9 f0       	breq	.+42     	; 0x102c <SERVO_vRotateMotor+0xa2>
    1002:	2c f4       	brge	.+10     	; 0x100e <SERVO_vRotateMotor+0x84>
    1004:	cc 23       	and	r28, r28
    1006:	41 f0       	breq	.+16     	; 0x1018 <SERVO_vRotateMotor+0x8e>
    1008:	c1 30       	cpi	r28, 0x01	; 1
    100a:	59 f0       	breq	.+22     	; 0x1022 <SERVO_vRotateMotor+0x98>
    100c:	1d c0       	rjmp	.+58     	; 0x1048 <SERVO_vRotateMotor+0xbe>
    100e:	c3 30       	cpi	r28, 0x03	; 3
    1010:	91 f0       	breq	.+36     	; 0x1036 <SERVO_vRotateMotor+0xac>
    1012:	c4 30       	cpi	r28, 0x04	; 4
    1014:	a9 f0       	breq	.+42     	; 0x1040 <SERVO_vRotateMotor+0xb6>
    1016:	18 c0       	rjmp	.+48     	; 0x1048 <SERVO_vRotateMotor+0xbe>
        {
			case SERVO_ANGLE_0:
			PWM_vSetValue_OCR1B_T1(125);   // ~1.0ms pulse
    1018:	8d e7       	ldi	r24, 0x7D	; 125
    101a:	90 e0       	ldi	r25, 0x00	; 0
    101c:	0e 94 a8 07 	call	0xf50	; 0xf50 <PWM_vSetValue_OCR1B_T1>
			break;
    1020:	13 c0       	rjmp	.+38     	; 0x1048 <SERVO_vRotateMotor+0xbe>

			case SERVO_ANGLE_45:
			PWM_vSetValue_OCR1B_T1(156);   // ~1.25ms pulse
    1022:	8c e9       	ldi	r24, 0x9C	; 156
    1024:	90 e0       	ldi	r25, 0x00	; 0
    1026:	0e 94 a8 07 	call	0xf50	; 0xf50 <PWM_vSetValue_OCR1B_T1>
			break;
    102a:	0e c0       	rjmp	.+28     	; 0x1048 <SERVO_vRotateMotor+0xbe>

			case SERVO_ANGLE_90:
			PWM_vSetValue_OCR1B_T1(187);   // ~1.5ms pulse
    102c:	8b eb       	ldi	r24, 0xBB	; 187
    102e:	90 e0       	ldi	r25, 0x00	; 0
    1030:	0e 94 a8 07 	call	0xf50	; 0xf50 <PWM_vSetValue_OCR1B_T1>
			break;
    1034:	09 c0       	rjmp	.+18     	; 0x1048 <SERVO_vRotateMotor+0xbe>

			case SERVO_ANGLE_135:
			PWM_vSetValue_OCR1B_T1(219);   // ~1.75ms pulse
    1036:	8b ed       	ldi	r24, 0xDB	; 219
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	0e 94 a8 07 	call	0xf50	; 0xf50 <PWM_vSetValue_OCR1B_T1>
			break;
    103e:	04 c0       	rjmp	.+8      	; 0x1048 <SERVO_vRotateMotor+0xbe>

			case SERVO_ANGLE_180:
			PWM_vSetValue_OCR1B_T1(250);   // ~2.0ms pulse
    1040:	8a ef       	ldi	r24, 0xFA	; 250
    1042:	90 e0       	ldi	r25, 0x00	; 0
    1044:	0e 94 a8 07 	call	0xf50	; 0xf50 <PWM_vSetValue_OCR1B_T1>
			break;
        }
    }
}
    1048:	cf 91       	pop	r28
    104a:	08 95       	ret

0000104c <TIMER1_vInit>:
/************************************************************************/


void TIMER1_vSetOverflowCallback( void (*callback_Ptr)(void) ) 
{
	g_OVF_Callback_Ptr = callback_Ptr;
    104c:	fc 01       	movw	r30, r24
    104e:	80 81       	ld	r24, Z
    1050:	81 11       	cpse	r24, r1
    1052:	07 c0       	rjmp	.+14     	; 0x1062 <TIMER1_vInit+0x16>
    1054:	8f b5       	in	r24, 0x2f	; 47
    1056:	8c 7f       	andi	r24, 0xFC	; 252
    1058:	8f bd       	out	0x2f, r24	; 47
    105a:	8e b5       	in	r24, 0x2e	; 46
    105c:	87 7e       	andi	r24, 0xE7	; 231
    105e:	8e bd       	out	0x2e, r24	; 46
    1060:	0b c0       	rjmp	.+22     	; 0x1078 <TIMER1_vInit+0x2c>
    1062:	81 30       	cpi	r24, 0x01	; 1
    1064:	49 f4       	brne	.+18     	; 0x1078 <TIMER1_vInit+0x2c>
    1066:	8f b5       	in	r24, 0x2f	; 47
    1068:	8c 7f       	andi	r24, 0xFC	; 252
    106a:	8f bd       	out	0x2f, r24	; 47
    106c:	8e b5       	in	r24, 0x2e	; 46
    106e:	8f 7e       	andi	r24, 0xEF	; 239
    1070:	8e bd       	out	0x2e, r24	; 46
    1072:	8e b5       	in	r24, 0x2e	; 46
    1074:	88 60       	ori	r24, 0x08	; 8
    1076:	8e bd       	out	0x2e, r24	; 46
    1078:	1d bc       	out	0x2d, r1	; 45
    107a:	1c bc       	out	0x2c, r1	; 44
    107c:	81 81       	ldd	r24, Z+1	; 0x01
    107e:	81 30       	cpi	r24, 0x01	; 1
    1080:	69 f4       	brne	.+26     	; 0x109c <TIMER1_vInit+0x50>
    1082:	80 81       	ld	r24, Z
    1084:	81 11       	cpse	r24, r1
    1086:	04 c0       	rjmp	.+8      	; 0x1090 <TIMER1_vInit+0x44>
    1088:	89 b7       	in	r24, 0x39	; 57
    108a:	84 60       	ori	r24, 0x04	; 4
    108c:	89 bf       	out	0x39, r24	; 57
    108e:	08 95       	ret
    1090:	81 30       	cpi	r24, 0x01	; 1
    1092:	49 f4       	brne	.+18     	; 0x10a6 <TIMER1_vInit+0x5a>
    1094:	89 b7       	in	r24, 0x39	; 57
    1096:	80 61       	ori	r24, 0x10	; 16
    1098:	89 bf       	out	0x39, r24	; 57
    109a:	08 95       	ret
    109c:	81 11       	cpse	r24, r1
    109e:	03 c0       	rjmp	.+6      	; 0x10a6 <TIMER1_vInit+0x5a>
    10a0:	89 b7       	in	r24, 0x39	; 57
    10a2:	8b 7e       	andi	r24, 0xEB	; 235
    10a4:	89 bf       	out	0x39, r24	; 57
    10a6:	08 95       	ret

000010a8 <TIMER1_vStart>:
    10a8:	9e b5       	in	r25, 0x2e	; 46
    10aa:	98 7f       	andi	r25, 0xF8	; 248
    10ac:	9e bd       	out	0x2e, r25	; 46
    10ae:	9e b5       	in	r25, 0x2e	; 46
    10b0:	89 2b       	or	r24, r25
    10b2:	8e bd       	out	0x2e, r24	; 46
    10b4:	08 95       	ret

000010b6 <TIMER1_vSetValueCompareCTC>:
    10b6:	9b bd       	out	0x2b, r25	; 43
    10b8:	8a bd       	out	0x2a, r24	; 42
    10ba:	08 95       	ret

000010bc <TIMER1_vSetCompareCTCCallback>:
}


void TIMER1_vSetCompareCTCCallback( void (*callback_Ptr)(void) ) 
{
	g_COMPA_Callback_Ptr = callback_Ptr;
    10bc:	90 93 d2 00 	sts	0x00D2, r25	; 0x8000d2 <g_COMPA_Callback_Ptr+0x1>
    10c0:	80 93 d1 00 	sts	0x00D1, r24	; 0x8000d1 <g_COMPA_Callback_Ptr>
    10c4:	08 95       	ret

000010c6 <__vector_9>:
/*                        ISR Handlers                                  */
/************************************************************************/


ISR(TIMER1_OVF_vect) 
{
    10c6:	1f 92       	push	r1
    10c8:	0f 92       	push	r0
    10ca:	0f b6       	in	r0, 0x3f	; 63
    10cc:	0f 92       	push	r0
    10ce:	11 24       	eor	r1, r1
    10d0:	2f 93       	push	r18
    10d2:	3f 93       	push	r19
    10d4:	4f 93       	push	r20
    10d6:	5f 93       	push	r21
    10d8:	6f 93       	push	r22
    10da:	7f 93       	push	r23
    10dc:	8f 93       	push	r24
    10de:	9f 93       	push	r25
    10e0:	af 93       	push	r26
    10e2:	bf 93       	push	r27
    10e4:	ef 93       	push	r30
    10e6:	ff 93       	push	r31
	if ( g_OVF_Callback_Ptr != NULL ) 
    10e8:	e0 91 cf 00 	lds	r30, 0x00CF	; 0x8000cf <g_OVF_Callback_Ptr>
    10ec:	f0 91 d0 00 	lds	r31, 0x00D0	; 0x8000d0 <g_OVF_Callback_Ptr+0x1>
    10f0:	30 97       	sbiw	r30, 0x00	; 0
    10f2:	09 f0       	breq	.+2      	; 0x10f6 <__vector_9+0x30>
	{
		g_OVF_Callback_Ptr();	
    10f4:	09 95       	icall
	}
}
    10f6:	ff 91       	pop	r31
    10f8:	ef 91       	pop	r30
    10fa:	bf 91       	pop	r27
    10fc:	af 91       	pop	r26
    10fe:	9f 91       	pop	r25
    1100:	8f 91       	pop	r24
    1102:	7f 91       	pop	r23
    1104:	6f 91       	pop	r22
    1106:	5f 91       	pop	r21
    1108:	4f 91       	pop	r20
    110a:	3f 91       	pop	r19
    110c:	2f 91       	pop	r18
    110e:	0f 90       	pop	r0
    1110:	0f be       	out	0x3f, r0	; 63
    1112:	0f 90       	pop	r0
    1114:	1f 90       	pop	r1
    1116:	18 95       	reti

00001118 <__vector_7>:

ISR(TIMER1_COMPA_vect) 
{
    1118:	1f 92       	push	r1
    111a:	0f 92       	push	r0
    111c:	0f b6       	in	r0, 0x3f	; 63
    111e:	0f 92       	push	r0
    1120:	11 24       	eor	r1, r1
    1122:	2f 93       	push	r18
    1124:	3f 93       	push	r19
    1126:	4f 93       	push	r20
    1128:	5f 93       	push	r21
    112a:	6f 93       	push	r22
    112c:	7f 93       	push	r23
    112e:	8f 93       	push	r24
    1130:	9f 93       	push	r25
    1132:	af 93       	push	r26
    1134:	bf 93       	push	r27
    1136:	ef 93       	push	r30
    1138:	ff 93       	push	r31
	if (g_COMPA_Callback_Ptr != NULL )
    113a:	e0 91 d1 00 	lds	r30, 0x00D1	; 0x8000d1 <g_COMPA_Callback_Ptr>
    113e:	f0 91 d2 00 	lds	r31, 0x00D2	; 0x8000d2 <g_COMPA_Callback_Ptr+0x1>
    1142:	30 97       	sbiw	r30, 0x00	; 0
    1144:	09 f0       	breq	.+2      	; 0x1148 <__vector_7+0x30>
	{
		g_COMPA_Callback_Ptr();	
    1146:	09 95       	icall
	} 
}
    1148:	ff 91       	pop	r31
    114a:	ef 91       	pop	r30
    114c:	bf 91       	pop	r27
    114e:	af 91       	pop	r26
    1150:	9f 91       	pop	r25
    1152:	8f 91       	pop	r24
    1154:	7f 91       	pop	r23
    1156:	6f 91       	pop	r22
    1158:	5f 91       	pop	r21
    115a:	4f 91       	pop	r20
    115c:	3f 91       	pop	r19
    115e:	2f 91       	pop	r18
    1160:	0f 90       	pop	r0
    1162:	0f be       	out	0x3f, r0	; 63
    1164:	0f 90       	pop	r0
    1166:	1f 90       	pop	r1
    1168:	18 95       	reti

0000116a <UART_vInit>:
}

/* Set TX callback */
void UART_vSetTxCallback(void (*callback)(void))
{
	UART_TX_Callback = callback;
    116a:	98 e1       	ldi	r25, 0x18	; 24
    116c:	9a b9       	out	0x0a, r25	; 10
    116e:	96 ea       	ldi	r25, 0xA6	; 166
    1170:	90 bd       	out	0x20, r25	; 32
    1172:	61 11       	cpse	r22, r1
    1174:	04 c0       	rjmp	.+8      	; 0x117e <UART_vInit+0x14>
    1176:	93 e3       	ldi	r25, 0x33	; 51
    1178:	99 b9       	out	0x09, r25	; 9
    117a:	10 bc       	out	0x20, r1	; 32
    117c:	0b c0       	rjmp	.+22     	; 0x1194 <UART_vInit+0x2a>
    117e:	61 30       	cpi	r22, 0x01	; 1
    1180:	21 f4       	brne	.+8      	; 0x118a <UART_vInit+0x20>
    1182:	9c e0       	ldi	r25, 0x0C	; 12
    1184:	99 b9       	out	0x09, r25	; 9
    1186:	10 bc       	out	0x20, r1	; 32
    1188:	05 c0       	rjmp	.+10     	; 0x1194 <UART_vInit+0x2a>
    118a:	62 30       	cpi	r22, 0x02	; 2
    118c:	19 f4       	brne	.+6      	; 0x1194 <UART_vInit+0x2a>
    118e:	93 e0       	ldi	r25, 0x03	; 3
    1190:	99 b9       	out	0x09, r25	; 9
    1192:	10 bc       	out	0x20, r1	; 32
    1194:	81 30       	cpi	r24, 0x01	; 1
    1196:	19 f4       	brne	.+6      	; 0x119e <UART_vInit+0x34>
    1198:	8a b1       	in	r24, 0x0a	; 10
    119a:	80 6c       	ori	r24, 0xC0	; 192
    119c:	8a b9       	out	0x0a, r24	; 10
    119e:	08 95       	ret

000011a0 <UART_vSetRxCallback>:
    11a0:	90 93 ce 00 	sts	0x00CE, r25	; 0x8000ce <UART_RX_Callback+0x1>
    11a4:	80 93 cd 00 	sts	0x00CD, r24	; 0x8000cd <UART_RX_Callback>
    11a8:	08 95       	ret

000011aa <__vector_13>:
/*								ISRS									*/
/************************************************************************/

/*	RX Complete Interrupt	*/ 
ISR(USART_RXC_vect)
{
    11aa:	1f 92       	push	r1
    11ac:	0f 92       	push	r0
    11ae:	0f b6       	in	r0, 0x3f	; 63
    11b0:	0f 92       	push	r0
    11b2:	11 24       	eor	r1, r1
    11b4:	2f 93       	push	r18
    11b6:	3f 93       	push	r19
    11b8:	4f 93       	push	r20
    11ba:	5f 93       	push	r21
    11bc:	6f 93       	push	r22
    11be:	7f 93       	push	r23
    11c0:	8f 93       	push	r24
    11c2:	9f 93       	push	r25
    11c4:	af 93       	push	r26
    11c6:	bf 93       	push	r27
    11c8:	ef 93       	push	r30
    11ca:	ff 93       	push	r31
	
	if (UART_RX_Callback != NULL) 
    11cc:	e0 91 cd 00 	lds	r30, 0x00CD	; 0x8000cd <UART_RX_Callback>
    11d0:	f0 91 ce 00 	lds	r31, 0x00CE	; 0x8000ce <UART_RX_Callback+0x1>
    11d4:	30 97       	sbiw	r30, 0x00	; 0
    11d6:	11 f0       	breq	.+4      	; 0x11dc <__vector_13+0x32>
	{
		UART_RX_Callback(UDR); /*	Pass received byte	*/ 
    11d8:	8c b1       	in	r24, 0x0c	; 12
    11da:	09 95       	icall
	}
	
}
    11dc:	ff 91       	pop	r31
    11de:	ef 91       	pop	r30
    11e0:	bf 91       	pop	r27
    11e2:	af 91       	pop	r26
    11e4:	9f 91       	pop	r25
    11e6:	8f 91       	pop	r24
    11e8:	7f 91       	pop	r23
    11ea:	6f 91       	pop	r22
    11ec:	5f 91       	pop	r21
    11ee:	4f 91       	pop	r20
    11f0:	3f 91       	pop	r19
    11f2:	2f 91       	pop	r18
    11f4:	0f 90       	pop	r0
    11f6:	0f be       	out	0x3f, r0	; 63
    11f8:	0f 90       	pop	r0
    11fa:	1f 90       	pop	r1
    11fc:	18 95       	reti

000011fe <__vector_15>:

/*	TX Complete Interrupt	*/ 
ISR(USART_TXC_vect)
{
    11fe:	1f 92       	push	r1
    1200:	0f 92       	push	r0
    1202:	0f b6       	in	r0, 0x3f	; 63
    1204:	0f 92       	push	r0
    1206:	11 24       	eor	r1, r1
    1208:	2f 93       	push	r18
    120a:	3f 93       	push	r19
    120c:	4f 93       	push	r20
    120e:	5f 93       	push	r21
    1210:	6f 93       	push	r22
    1212:	7f 93       	push	r23
    1214:	8f 93       	push	r24
    1216:	9f 93       	push	r25
    1218:	af 93       	push	r26
    121a:	bf 93       	push	r27
    121c:	ef 93       	push	r30
    121e:	ff 93       	push	r31
	
	if (UART_TX_Callback != NULL) 
    1220:	e0 91 cb 00 	lds	r30, 0x00CB	; 0x8000cb <UART_TX_Callback>
    1224:	f0 91 cc 00 	lds	r31, 0x00CC	; 0x8000cc <UART_TX_Callback+0x1>
    1228:	30 97       	sbiw	r30, 0x00	; 0
    122a:	09 f0       	breq	.+2      	; 0x122e <__vector_15+0x30>
	{
		UART_TX_Callback();
    122c:	09 95       	icall
	}
	
    122e:	ff 91       	pop	r31
    1230:	ef 91       	pop	r30
    1232:	bf 91       	pop	r27
    1234:	af 91       	pop	r26
    1236:	9f 91       	pop	r25
    1238:	8f 91       	pop	r24
    123a:	7f 91       	pop	r23
    123c:	6f 91       	pop	r22
    123e:	5f 91       	pop	r21
    1240:	4f 91       	pop	r20
    1242:	3f 91       	pop	r19
    1244:	2f 91       	pop	r18
    1246:	0f 90       	pop	r0
    1248:	0f be       	out	0x3f, r0	; 63
    124a:	0f 90       	pop	r0
    124c:	1f 90       	pop	r1
    124e:	18 95       	reti

00001250 <__subsf3>:
    1250:	50 58       	subi	r21, 0x80	; 128

00001252 <__addsf3>:
    1252:	bb 27       	eor	r27, r27
    1254:	aa 27       	eor	r26, r26
    1256:	0e 94 40 09 	call	0x1280	; 0x1280 <__addsf3x>
    125a:	0c 94 ba 0a 	jmp	0x1574	; 0x1574 <__fp_round>
    125e:	0e 94 ac 0a 	call	0x1558	; 0x1558 <__fp_pscA>
    1262:	38 f0       	brcs	.+14     	; 0x1272 <__addsf3+0x20>
    1264:	0e 94 b3 0a 	call	0x1566	; 0x1566 <__fp_pscB>
    1268:	20 f0       	brcs	.+8      	; 0x1272 <__addsf3+0x20>
    126a:	39 f4       	brne	.+14     	; 0x127a <__addsf3+0x28>
    126c:	9f 3f       	cpi	r25, 0xFF	; 255
    126e:	19 f4       	brne	.+6      	; 0x1276 <__addsf3+0x24>
    1270:	26 f4       	brtc	.+8      	; 0x127a <__addsf3+0x28>
    1272:	0c 94 a9 0a 	jmp	0x1552	; 0x1552 <__fp_nan>
    1276:	0e f4       	brtc	.+2      	; 0x127a <__addsf3+0x28>
    1278:	e0 95       	com	r30
    127a:	e7 fb       	bst	r30, 7
    127c:	0c 94 a3 0a 	jmp	0x1546	; 0x1546 <__fp_inf>

00001280 <__addsf3x>:
    1280:	e9 2f       	mov	r30, r25
    1282:	0e 94 cb 0a 	call	0x1596	; 0x1596 <__fp_split3>
    1286:	58 f3       	brcs	.-42     	; 0x125e <__addsf3+0xc>
    1288:	ba 17       	cp	r27, r26
    128a:	62 07       	cpc	r22, r18
    128c:	73 07       	cpc	r23, r19
    128e:	84 07       	cpc	r24, r20
    1290:	95 07       	cpc	r25, r21
    1292:	20 f0       	brcs	.+8      	; 0x129c <__addsf3x+0x1c>
    1294:	79 f4       	brne	.+30     	; 0x12b4 <__addsf3x+0x34>
    1296:	a6 f5       	brtc	.+104    	; 0x1300 <__addsf3x+0x80>
    1298:	0c 94 ed 0a 	jmp	0x15da	; 0x15da <__fp_zero>
    129c:	0e f4       	brtc	.+2      	; 0x12a0 <__addsf3x+0x20>
    129e:	e0 95       	com	r30
    12a0:	0b 2e       	mov	r0, r27
    12a2:	ba 2f       	mov	r27, r26
    12a4:	a0 2d       	mov	r26, r0
    12a6:	0b 01       	movw	r0, r22
    12a8:	b9 01       	movw	r22, r18
    12aa:	90 01       	movw	r18, r0
    12ac:	0c 01       	movw	r0, r24
    12ae:	ca 01       	movw	r24, r20
    12b0:	a0 01       	movw	r20, r0
    12b2:	11 24       	eor	r1, r1
    12b4:	ff 27       	eor	r31, r31
    12b6:	59 1b       	sub	r21, r25
    12b8:	99 f0       	breq	.+38     	; 0x12e0 <__addsf3x+0x60>
    12ba:	59 3f       	cpi	r21, 0xF9	; 249
    12bc:	50 f4       	brcc	.+20     	; 0x12d2 <__addsf3x+0x52>
    12be:	50 3e       	cpi	r21, 0xE0	; 224
    12c0:	68 f1       	brcs	.+90     	; 0x131c <__addsf3x+0x9c>
    12c2:	1a 16       	cp	r1, r26
    12c4:	f0 40       	sbci	r31, 0x00	; 0
    12c6:	a2 2f       	mov	r26, r18
    12c8:	23 2f       	mov	r18, r19
    12ca:	34 2f       	mov	r19, r20
    12cc:	44 27       	eor	r20, r20
    12ce:	58 5f       	subi	r21, 0xF8	; 248
    12d0:	f3 cf       	rjmp	.-26     	; 0x12b8 <__addsf3x+0x38>
    12d2:	46 95       	lsr	r20
    12d4:	37 95       	ror	r19
    12d6:	27 95       	ror	r18
    12d8:	a7 95       	ror	r26
    12da:	f0 40       	sbci	r31, 0x00	; 0
    12dc:	53 95       	inc	r21
    12de:	c9 f7       	brne	.-14     	; 0x12d2 <__addsf3x+0x52>
    12e0:	7e f4       	brtc	.+30     	; 0x1300 <__addsf3x+0x80>
    12e2:	1f 16       	cp	r1, r31
    12e4:	ba 0b       	sbc	r27, r26
    12e6:	62 0b       	sbc	r22, r18
    12e8:	73 0b       	sbc	r23, r19
    12ea:	84 0b       	sbc	r24, r20
    12ec:	ba f0       	brmi	.+46     	; 0x131c <__addsf3x+0x9c>
    12ee:	91 50       	subi	r25, 0x01	; 1
    12f0:	a1 f0       	breq	.+40     	; 0x131a <__addsf3x+0x9a>
    12f2:	ff 0f       	add	r31, r31
    12f4:	bb 1f       	adc	r27, r27
    12f6:	66 1f       	adc	r22, r22
    12f8:	77 1f       	adc	r23, r23
    12fa:	88 1f       	adc	r24, r24
    12fc:	c2 f7       	brpl	.-16     	; 0x12ee <__addsf3x+0x6e>
    12fe:	0e c0       	rjmp	.+28     	; 0x131c <__addsf3x+0x9c>
    1300:	ba 0f       	add	r27, r26
    1302:	62 1f       	adc	r22, r18
    1304:	73 1f       	adc	r23, r19
    1306:	84 1f       	adc	r24, r20
    1308:	48 f4       	brcc	.+18     	; 0x131c <__addsf3x+0x9c>
    130a:	87 95       	ror	r24
    130c:	77 95       	ror	r23
    130e:	67 95       	ror	r22
    1310:	b7 95       	ror	r27
    1312:	f7 95       	ror	r31
    1314:	9e 3f       	cpi	r25, 0xFE	; 254
    1316:	08 f0       	brcs	.+2      	; 0x131a <__addsf3x+0x9a>
    1318:	b0 cf       	rjmp	.-160    	; 0x127a <__addsf3+0x28>
    131a:	93 95       	inc	r25
    131c:	88 0f       	add	r24, r24
    131e:	08 f0       	brcs	.+2      	; 0x1322 <__addsf3x+0xa2>
    1320:	99 27       	eor	r25, r25
    1322:	ee 0f       	add	r30, r30
    1324:	97 95       	ror	r25
    1326:	87 95       	ror	r24
    1328:	08 95       	ret

0000132a <__cmpsf2>:
    132a:	0e 94 7f 0a 	call	0x14fe	; 0x14fe <__fp_cmp>
    132e:	08 f4       	brcc	.+2      	; 0x1332 <__cmpsf2+0x8>
    1330:	81 e0       	ldi	r24, 0x01	; 1
    1332:	08 95       	ret

00001334 <__divsf3>:
    1334:	0e 94 ae 09 	call	0x135c	; 0x135c <__divsf3x>
    1338:	0c 94 ba 0a 	jmp	0x1574	; 0x1574 <__fp_round>
    133c:	0e 94 b3 0a 	call	0x1566	; 0x1566 <__fp_pscB>
    1340:	58 f0       	brcs	.+22     	; 0x1358 <__divsf3+0x24>
    1342:	0e 94 ac 0a 	call	0x1558	; 0x1558 <__fp_pscA>
    1346:	40 f0       	brcs	.+16     	; 0x1358 <__divsf3+0x24>
    1348:	29 f4       	brne	.+10     	; 0x1354 <__divsf3+0x20>
    134a:	5f 3f       	cpi	r21, 0xFF	; 255
    134c:	29 f0       	breq	.+10     	; 0x1358 <__divsf3+0x24>
    134e:	0c 94 a3 0a 	jmp	0x1546	; 0x1546 <__fp_inf>
    1352:	51 11       	cpse	r21, r1
    1354:	0c 94 ee 0a 	jmp	0x15dc	; 0x15dc <__fp_szero>
    1358:	0c 94 a9 0a 	jmp	0x1552	; 0x1552 <__fp_nan>

0000135c <__divsf3x>:
    135c:	0e 94 cb 0a 	call	0x1596	; 0x1596 <__fp_split3>
    1360:	68 f3       	brcs	.-38     	; 0x133c <__divsf3+0x8>

00001362 <__divsf3_pse>:
    1362:	99 23       	and	r25, r25
    1364:	b1 f3       	breq	.-20     	; 0x1352 <__divsf3+0x1e>
    1366:	55 23       	and	r21, r21
    1368:	91 f3       	breq	.-28     	; 0x134e <__divsf3+0x1a>
    136a:	95 1b       	sub	r25, r21
    136c:	55 0b       	sbc	r21, r21
    136e:	bb 27       	eor	r27, r27
    1370:	aa 27       	eor	r26, r26
    1372:	62 17       	cp	r22, r18
    1374:	73 07       	cpc	r23, r19
    1376:	84 07       	cpc	r24, r20
    1378:	38 f0       	brcs	.+14     	; 0x1388 <__divsf3_pse+0x26>
    137a:	9f 5f       	subi	r25, 0xFF	; 255
    137c:	5f 4f       	sbci	r21, 0xFF	; 255
    137e:	22 0f       	add	r18, r18
    1380:	33 1f       	adc	r19, r19
    1382:	44 1f       	adc	r20, r20
    1384:	aa 1f       	adc	r26, r26
    1386:	a9 f3       	breq	.-22     	; 0x1372 <__divsf3_pse+0x10>
    1388:	35 d0       	rcall	.+106    	; 0x13f4 <__divsf3_pse+0x92>
    138a:	0e 2e       	mov	r0, r30
    138c:	3a f0       	brmi	.+14     	; 0x139c <__divsf3_pse+0x3a>
    138e:	e0 e8       	ldi	r30, 0x80	; 128
    1390:	32 d0       	rcall	.+100    	; 0x13f6 <__divsf3_pse+0x94>
    1392:	91 50       	subi	r25, 0x01	; 1
    1394:	50 40       	sbci	r21, 0x00	; 0
    1396:	e6 95       	lsr	r30
    1398:	00 1c       	adc	r0, r0
    139a:	ca f7       	brpl	.-14     	; 0x138e <__divsf3_pse+0x2c>
    139c:	2b d0       	rcall	.+86     	; 0x13f4 <__divsf3_pse+0x92>
    139e:	fe 2f       	mov	r31, r30
    13a0:	29 d0       	rcall	.+82     	; 0x13f4 <__divsf3_pse+0x92>
    13a2:	66 0f       	add	r22, r22
    13a4:	77 1f       	adc	r23, r23
    13a6:	88 1f       	adc	r24, r24
    13a8:	bb 1f       	adc	r27, r27
    13aa:	26 17       	cp	r18, r22
    13ac:	37 07       	cpc	r19, r23
    13ae:	48 07       	cpc	r20, r24
    13b0:	ab 07       	cpc	r26, r27
    13b2:	b0 e8       	ldi	r27, 0x80	; 128
    13b4:	09 f0       	breq	.+2      	; 0x13b8 <__divsf3_pse+0x56>
    13b6:	bb 0b       	sbc	r27, r27
    13b8:	80 2d       	mov	r24, r0
    13ba:	bf 01       	movw	r22, r30
    13bc:	ff 27       	eor	r31, r31
    13be:	93 58       	subi	r25, 0x83	; 131
    13c0:	5f 4f       	sbci	r21, 0xFF	; 255
    13c2:	3a f0       	brmi	.+14     	; 0x13d2 <__divsf3_pse+0x70>
    13c4:	9e 3f       	cpi	r25, 0xFE	; 254
    13c6:	51 05       	cpc	r21, r1
    13c8:	78 f0       	brcs	.+30     	; 0x13e8 <__divsf3_pse+0x86>
    13ca:	0c 94 a3 0a 	jmp	0x1546	; 0x1546 <__fp_inf>
    13ce:	0c 94 ee 0a 	jmp	0x15dc	; 0x15dc <__fp_szero>
    13d2:	5f 3f       	cpi	r21, 0xFF	; 255
    13d4:	e4 f3       	brlt	.-8      	; 0x13ce <__divsf3_pse+0x6c>
    13d6:	98 3e       	cpi	r25, 0xE8	; 232
    13d8:	d4 f3       	brlt	.-12     	; 0x13ce <__divsf3_pse+0x6c>
    13da:	86 95       	lsr	r24
    13dc:	77 95       	ror	r23
    13de:	67 95       	ror	r22
    13e0:	b7 95       	ror	r27
    13e2:	f7 95       	ror	r31
    13e4:	9f 5f       	subi	r25, 0xFF	; 255
    13e6:	c9 f7       	brne	.-14     	; 0x13da <__divsf3_pse+0x78>
    13e8:	88 0f       	add	r24, r24
    13ea:	91 1d       	adc	r25, r1
    13ec:	96 95       	lsr	r25
    13ee:	87 95       	ror	r24
    13f0:	97 f9       	bld	r25, 7
    13f2:	08 95       	ret
    13f4:	e1 e0       	ldi	r30, 0x01	; 1
    13f6:	66 0f       	add	r22, r22
    13f8:	77 1f       	adc	r23, r23
    13fa:	88 1f       	adc	r24, r24
    13fc:	bb 1f       	adc	r27, r27
    13fe:	62 17       	cp	r22, r18
    1400:	73 07       	cpc	r23, r19
    1402:	84 07       	cpc	r24, r20
    1404:	ba 07       	cpc	r27, r26
    1406:	20 f0       	brcs	.+8      	; 0x1410 <__divsf3_pse+0xae>
    1408:	62 1b       	sub	r22, r18
    140a:	73 0b       	sbc	r23, r19
    140c:	84 0b       	sbc	r24, r20
    140e:	ba 0b       	sbc	r27, r26
    1410:	ee 1f       	adc	r30, r30
    1412:	88 f7       	brcc	.-30     	; 0x13f6 <__divsf3_pse+0x94>
    1414:	e0 95       	com	r30
    1416:	08 95       	ret

00001418 <__fixsfsi>:
    1418:	0e 94 13 0a 	call	0x1426	; 0x1426 <__fixunssfsi>
    141c:	68 94       	set
    141e:	b1 11       	cpse	r27, r1
    1420:	0c 94 ee 0a 	jmp	0x15dc	; 0x15dc <__fp_szero>
    1424:	08 95       	ret

00001426 <__fixunssfsi>:
    1426:	0e 94 d3 0a 	call	0x15a6	; 0x15a6 <__fp_splitA>
    142a:	88 f0       	brcs	.+34     	; 0x144e <__fixunssfsi+0x28>
    142c:	9f 57       	subi	r25, 0x7F	; 127
    142e:	98 f0       	brcs	.+38     	; 0x1456 <__fixunssfsi+0x30>
    1430:	b9 2f       	mov	r27, r25
    1432:	99 27       	eor	r25, r25
    1434:	b7 51       	subi	r27, 0x17	; 23
    1436:	b0 f0       	brcs	.+44     	; 0x1464 <__fixunssfsi+0x3e>
    1438:	e1 f0       	breq	.+56     	; 0x1472 <__fixunssfsi+0x4c>
    143a:	66 0f       	add	r22, r22
    143c:	77 1f       	adc	r23, r23
    143e:	88 1f       	adc	r24, r24
    1440:	99 1f       	adc	r25, r25
    1442:	1a f0       	brmi	.+6      	; 0x144a <__fixunssfsi+0x24>
    1444:	ba 95       	dec	r27
    1446:	c9 f7       	brne	.-14     	; 0x143a <__fixunssfsi+0x14>
    1448:	14 c0       	rjmp	.+40     	; 0x1472 <__fixunssfsi+0x4c>
    144a:	b1 30       	cpi	r27, 0x01	; 1
    144c:	91 f0       	breq	.+36     	; 0x1472 <__fixunssfsi+0x4c>
    144e:	0e 94 ed 0a 	call	0x15da	; 0x15da <__fp_zero>
    1452:	b1 e0       	ldi	r27, 0x01	; 1
    1454:	08 95       	ret
    1456:	0c 94 ed 0a 	jmp	0x15da	; 0x15da <__fp_zero>
    145a:	67 2f       	mov	r22, r23
    145c:	78 2f       	mov	r23, r24
    145e:	88 27       	eor	r24, r24
    1460:	b8 5f       	subi	r27, 0xF8	; 248
    1462:	39 f0       	breq	.+14     	; 0x1472 <__fixunssfsi+0x4c>
    1464:	b9 3f       	cpi	r27, 0xF9	; 249
    1466:	cc f3       	brlt	.-14     	; 0x145a <__fixunssfsi+0x34>
    1468:	86 95       	lsr	r24
    146a:	77 95       	ror	r23
    146c:	67 95       	ror	r22
    146e:	b3 95       	inc	r27
    1470:	d9 f7       	brne	.-10     	; 0x1468 <__fixunssfsi+0x42>
    1472:	3e f4       	brtc	.+14     	; 0x1482 <__fixunssfsi+0x5c>
    1474:	90 95       	com	r25
    1476:	80 95       	com	r24
    1478:	70 95       	com	r23
    147a:	61 95       	neg	r22
    147c:	7f 4f       	sbci	r23, 0xFF	; 255
    147e:	8f 4f       	sbci	r24, 0xFF	; 255
    1480:	9f 4f       	sbci	r25, 0xFF	; 255
    1482:	08 95       	ret

00001484 <__floatunsisf>:
    1484:	e8 94       	clt
    1486:	09 c0       	rjmp	.+18     	; 0x149a <__floatsisf+0x12>

00001488 <__floatsisf>:
    1488:	97 fb       	bst	r25, 7
    148a:	3e f4       	brtc	.+14     	; 0x149a <__floatsisf+0x12>
    148c:	90 95       	com	r25
    148e:	80 95       	com	r24
    1490:	70 95       	com	r23
    1492:	61 95       	neg	r22
    1494:	7f 4f       	sbci	r23, 0xFF	; 255
    1496:	8f 4f       	sbci	r24, 0xFF	; 255
    1498:	9f 4f       	sbci	r25, 0xFF	; 255
    149a:	99 23       	and	r25, r25
    149c:	a9 f0       	breq	.+42     	; 0x14c8 <__floatsisf+0x40>
    149e:	f9 2f       	mov	r31, r25
    14a0:	96 e9       	ldi	r25, 0x96	; 150
    14a2:	bb 27       	eor	r27, r27
    14a4:	93 95       	inc	r25
    14a6:	f6 95       	lsr	r31
    14a8:	87 95       	ror	r24
    14aa:	77 95       	ror	r23
    14ac:	67 95       	ror	r22
    14ae:	b7 95       	ror	r27
    14b0:	f1 11       	cpse	r31, r1
    14b2:	f8 cf       	rjmp	.-16     	; 0x14a4 <__floatsisf+0x1c>
    14b4:	fa f4       	brpl	.+62     	; 0x14f4 <__floatsisf+0x6c>
    14b6:	bb 0f       	add	r27, r27
    14b8:	11 f4       	brne	.+4      	; 0x14be <__floatsisf+0x36>
    14ba:	60 ff       	sbrs	r22, 0
    14bc:	1b c0       	rjmp	.+54     	; 0x14f4 <__floatsisf+0x6c>
    14be:	6f 5f       	subi	r22, 0xFF	; 255
    14c0:	7f 4f       	sbci	r23, 0xFF	; 255
    14c2:	8f 4f       	sbci	r24, 0xFF	; 255
    14c4:	9f 4f       	sbci	r25, 0xFF	; 255
    14c6:	16 c0       	rjmp	.+44     	; 0x14f4 <__floatsisf+0x6c>
    14c8:	88 23       	and	r24, r24
    14ca:	11 f0       	breq	.+4      	; 0x14d0 <__floatsisf+0x48>
    14cc:	96 e9       	ldi	r25, 0x96	; 150
    14ce:	11 c0       	rjmp	.+34     	; 0x14f2 <__floatsisf+0x6a>
    14d0:	77 23       	and	r23, r23
    14d2:	21 f0       	breq	.+8      	; 0x14dc <__floatsisf+0x54>
    14d4:	9e e8       	ldi	r25, 0x8E	; 142
    14d6:	87 2f       	mov	r24, r23
    14d8:	76 2f       	mov	r23, r22
    14da:	05 c0       	rjmp	.+10     	; 0x14e6 <__floatsisf+0x5e>
    14dc:	66 23       	and	r22, r22
    14de:	71 f0       	breq	.+28     	; 0x14fc <__floatsisf+0x74>
    14e0:	96 e8       	ldi	r25, 0x86	; 134
    14e2:	86 2f       	mov	r24, r22
    14e4:	70 e0       	ldi	r23, 0x00	; 0
    14e6:	60 e0       	ldi	r22, 0x00	; 0
    14e8:	2a f0       	brmi	.+10     	; 0x14f4 <__floatsisf+0x6c>
    14ea:	9a 95       	dec	r25
    14ec:	66 0f       	add	r22, r22
    14ee:	77 1f       	adc	r23, r23
    14f0:	88 1f       	adc	r24, r24
    14f2:	da f7       	brpl	.-10     	; 0x14ea <__floatsisf+0x62>
    14f4:	88 0f       	add	r24, r24
    14f6:	96 95       	lsr	r25
    14f8:	87 95       	ror	r24
    14fa:	97 f9       	bld	r25, 7
    14fc:	08 95       	ret

000014fe <__fp_cmp>:
    14fe:	99 0f       	add	r25, r25
    1500:	00 08       	sbc	r0, r0
    1502:	55 0f       	add	r21, r21
    1504:	aa 0b       	sbc	r26, r26
    1506:	e0 e8       	ldi	r30, 0x80	; 128
    1508:	fe ef       	ldi	r31, 0xFE	; 254
    150a:	16 16       	cp	r1, r22
    150c:	17 06       	cpc	r1, r23
    150e:	e8 07       	cpc	r30, r24
    1510:	f9 07       	cpc	r31, r25
    1512:	c0 f0       	brcs	.+48     	; 0x1544 <__fp_cmp+0x46>
    1514:	12 16       	cp	r1, r18
    1516:	13 06       	cpc	r1, r19
    1518:	e4 07       	cpc	r30, r20
    151a:	f5 07       	cpc	r31, r21
    151c:	98 f0       	brcs	.+38     	; 0x1544 <__fp_cmp+0x46>
    151e:	62 1b       	sub	r22, r18
    1520:	73 0b       	sbc	r23, r19
    1522:	84 0b       	sbc	r24, r20
    1524:	95 0b       	sbc	r25, r21
    1526:	39 f4       	brne	.+14     	; 0x1536 <__fp_cmp+0x38>
    1528:	0a 26       	eor	r0, r26
    152a:	61 f0       	breq	.+24     	; 0x1544 <__fp_cmp+0x46>
    152c:	23 2b       	or	r18, r19
    152e:	24 2b       	or	r18, r20
    1530:	25 2b       	or	r18, r21
    1532:	21 f4       	brne	.+8      	; 0x153c <__fp_cmp+0x3e>
    1534:	08 95       	ret
    1536:	0a 26       	eor	r0, r26
    1538:	09 f4       	brne	.+2      	; 0x153c <__fp_cmp+0x3e>
    153a:	a1 40       	sbci	r26, 0x01	; 1
    153c:	a6 95       	lsr	r26
    153e:	8f ef       	ldi	r24, 0xFF	; 255
    1540:	81 1d       	adc	r24, r1
    1542:	81 1d       	adc	r24, r1
    1544:	08 95       	ret

00001546 <__fp_inf>:
    1546:	97 f9       	bld	r25, 7
    1548:	9f 67       	ori	r25, 0x7F	; 127
    154a:	80 e8       	ldi	r24, 0x80	; 128
    154c:	70 e0       	ldi	r23, 0x00	; 0
    154e:	60 e0       	ldi	r22, 0x00	; 0
    1550:	08 95       	ret

00001552 <__fp_nan>:
    1552:	9f ef       	ldi	r25, 0xFF	; 255
    1554:	80 ec       	ldi	r24, 0xC0	; 192
    1556:	08 95       	ret

00001558 <__fp_pscA>:
    1558:	00 24       	eor	r0, r0
    155a:	0a 94       	dec	r0
    155c:	16 16       	cp	r1, r22
    155e:	17 06       	cpc	r1, r23
    1560:	18 06       	cpc	r1, r24
    1562:	09 06       	cpc	r0, r25
    1564:	08 95       	ret

00001566 <__fp_pscB>:
    1566:	00 24       	eor	r0, r0
    1568:	0a 94       	dec	r0
    156a:	12 16       	cp	r1, r18
    156c:	13 06       	cpc	r1, r19
    156e:	14 06       	cpc	r1, r20
    1570:	05 06       	cpc	r0, r21
    1572:	08 95       	ret

00001574 <__fp_round>:
    1574:	09 2e       	mov	r0, r25
    1576:	03 94       	inc	r0
    1578:	00 0c       	add	r0, r0
    157a:	11 f4       	brne	.+4      	; 0x1580 <__fp_round+0xc>
    157c:	88 23       	and	r24, r24
    157e:	52 f0       	brmi	.+20     	; 0x1594 <__fp_round+0x20>
    1580:	bb 0f       	add	r27, r27
    1582:	40 f4       	brcc	.+16     	; 0x1594 <__fp_round+0x20>
    1584:	bf 2b       	or	r27, r31
    1586:	11 f4       	brne	.+4      	; 0x158c <__fp_round+0x18>
    1588:	60 ff       	sbrs	r22, 0
    158a:	04 c0       	rjmp	.+8      	; 0x1594 <__fp_round+0x20>
    158c:	6f 5f       	subi	r22, 0xFF	; 255
    158e:	7f 4f       	sbci	r23, 0xFF	; 255
    1590:	8f 4f       	sbci	r24, 0xFF	; 255
    1592:	9f 4f       	sbci	r25, 0xFF	; 255
    1594:	08 95       	ret

00001596 <__fp_split3>:
    1596:	57 fd       	sbrc	r21, 7
    1598:	90 58       	subi	r25, 0x80	; 128
    159a:	44 0f       	add	r20, r20
    159c:	55 1f       	adc	r21, r21
    159e:	59 f0       	breq	.+22     	; 0x15b6 <__fp_splitA+0x10>
    15a0:	5f 3f       	cpi	r21, 0xFF	; 255
    15a2:	71 f0       	breq	.+28     	; 0x15c0 <__fp_splitA+0x1a>
    15a4:	47 95       	ror	r20

000015a6 <__fp_splitA>:
    15a6:	88 0f       	add	r24, r24
    15a8:	97 fb       	bst	r25, 7
    15aa:	99 1f       	adc	r25, r25
    15ac:	61 f0       	breq	.+24     	; 0x15c6 <__fp_splitA+0x20>
    15ae:	9f 3f       	cpi	r25, 0xFF	; 255
    15b0:	79 f0       	breq	.+30     	; 0x15d0 <__fp_splitA+0x2a>
    15b2:	87 95       	ror	r24
    15b4:	08 95       	ret
    15b6:	12 16       	cp	r1, r18
    15b8:	13 06       	cpc	r1, r19
    15ba:	14 06       	cpc	r1, r20
    15bc:	55 1f       	adc	r21, r21
    15be:	f2 cf       	rjmp	.-28     	; 0x15a4 <__fp_split3+0xe>
    15c0:	46 95       	lsr	r20
    15c2:	f1 df       	rcall	.-30     	; 0x15a6 <__fp_splitA>
    15c4:	08 c0       	rjmp	.+16     	; 0x15d6 <__fp_splitA+0x30>
    15c6:	16 16       	cp	r1, r22
    15c8:	17 06       	cpc	r1, r23
    15ca:	18 06       	cpc	r1, r24
    15cc:	99 1f       	adc	r25, r25
    15ce:	f1 cf       	rjmp	.-30     	; 0x15b2 <__fp_splitA+0xc>
    15d0:	86 95       	lsr	r24
    15d2:	71 05       	cpc	r23, r1
    15d4:	61 05       	cpc	r22, r1
    15d6:	08 94       	sec
    15d8:	08 95       	ret

000015da <__fp_zero>:
    15da:	e8 94       	clt

000015dc <__fp_szero>:
    15dc:	bb 27       	eor	r27, r27
    15de:	66 27       	eor	r22, r22
    15e0:	77 27       	eor	r23, r23
    15e2:	cb 01       	movw	r24, r22
    15e4:	97 f9       	bld	r25, 7
    15e6:	08 95       	ret

000015e8 <__gesf2>:
    15e8:	0e 94 7f 0a 	call	0x14fe	; 0x14fe <__fp_cmp>
    15ec:	08 f4       	brcc	.+2      	; 0x15f0 <__gesf2+0x8>
    15ee:	8f ef       	ldi	r24, 0xFF	; 255
    15f0:	08 95       	ret

000015f2 <__mulsf3>:
    15f2:	0e 94 0c 0b 	call	0x1618	; 0x1618 <__mulsf3x>
    15f6:	0c 94 ba 0a 	jmp	0x1574	; 0x1574 <__fp_round>
    15fa:	0e 94 ac 0a 	call	0x1558	; 0x1558 <__fp_pscA>
    15fe:	38 f0       	brcs	.+14     	; 0x160e <__mulsf3+0x1c>
    1600:	0e 94 b3 0a 	call	0x1566	; 0x1566 <__fp_pscB>
    1604:	20 f0       	brcs	.+8      	; 0x160e <__mulsf3+0x1c>
    1606:	95 23       	and	r25, r21
    1608:	11 f0       	breq	.+4      	; 0x160e <__mulsf3+0x1c>
    160a:	0c 94 a3 0a 	jmp	0x1546	; 0x1546 <__fp_inf>
    160e:	0c 94 a9 0a 	jmp	0x1552	; 0x1552 <__fp_nan>
    1612:	11 24       	eor	r1, r1
    1614:	0c 94 ee 0a 	jmp	0x15dc	; 0x15dc <__fp_szero>

00001618 <__mulsf3x>:
    1618:	0e 94 cb 0a 	call	0x1596	; 0x1596 <__fp_split3>
    161c:	70 f3       	brcs	.-36     	; 0x15fa <__mulsf3+0x8>

0000161e <__mulsf3_pse>:
    161e:	95 9f       	mul	r25, r21
    1620:	c1 f3       	breq	.-16     	; 0x1612 <__mulsf3+0x20>
    1622:	95 0f       	add	r25, r21
    1624:	50 e0       	ldi	r21, 0x00	; 0
    1626:	55 1f       	adc	r21, r21
    1628:	62 9f       	mul	r22, r18
    162a:	f0 01       	movw	r30, r0
    162c:	72 9f       	mul	r23, r18
    162e:	bb 27       	eor	r27, r27
    1630:	f0 0d       	add	r31, r0
    1632:	b1 1d       	adc	r27, r1
    1634:	63 9f       	mul	r22, r19
    1636:	aa 27       	eor	r26, r26
    1638:	f0 0d       	add	r31, r0
    163a:	b1 1d       	adc	r27, r1
    163c:	aa 1f       	adc	r26, r26
    163e:	64 9f       	mul	r22, r20
    1640:	66 27       	eor	r22, r22
    1642:	b0 0d       	add	r27, r0
    1644:	a1 1d       	adc	r26, r1
    1646:	66 1f       	adc	r22, r22
    1648:	82 9f       	mul	r24, r18
    164a:	22 27       	eor	r18, r18
    164c:	b0 0d       	add	r27, r0
    164e:	a1 1d       	adc	r26, r1
    1650:	62 1f       	adc	r22, r18
    1652:	73 9f       	mul	r23, r19
    1654:	b0 0d       	add	r27, r0
    1656:	a1 1d       	adc	r26, r1
    1658:	62 1f       	adc	r22, r18
    165a:	83 9f       	mul	r24, r19
    165c:	a0 0d       	add	r26, r0
    165e:	61 1d       	adc	r22, r1
    1660:	22 1f       	adc	r18, r18
    1662:	74 9f       	mul	r23, r20
    1664:	33 27       	eor	r19, r19
    1666:	a0 0d       	add	r26, r0
    1668:	61 1d       	adc	r22, r1
    166a:	23 1f       	adc	r18, r19
    166c:	84 9f       	mul	r24, r20
    166e:	60 0d       	add	r22, r0
    1670:	21 1d       	adc	r18, r1
    1672:	82 2f       	mov	r24, r18
    1674:	76 2f       	mov	r23, r22
    1676:	6a 2f       	mov	r22, r26
    1678:	11 24       	eor	r1, r1
    167a:	9f 57       	subi	r25, 0x7F	; 127
    167c:	50 40       	sbci	r21, 0x00	; 0
    167e:	9a f0       	brmi	.+38     	; 0x16a6 <__mulsf3_pse+0x88>
    1680:	f1 f0       	breq	.+60     	; 0x16be <__mulsf3_pse+0xa0>
    1682:	88 23       	and	r24, r24
    1684:	4a f0       	brmi	.+18     	; 0x1698 <__mulsf3_pse+0x7a>
    1686:	ee 0f       	add	r30, r30
    1688:	ff 1f       	adc	r31, r31
    168a:	bb 1f       	adc	r27, r27
    168c:	66 1f       	adc	r22, r22
    168e:	77 1f       	adc	r23, r23
    1690:	88 1f       	adc	r24, r24
    1692:	91 50       	subi	r25, 0x01	; 1
    1694:	50 40       	sbci	r21, 0x00	; 0
    1696:	a9 f7       	brne	.-22     	; 0x1682 <__mulsf3_pse+0x64>
    1698:	9e 3f       	cpi	r25, 0xFE	; 254
    169a:	51 05       	cpc	r21, r1
    169c:	80 f0       	brcs	.+32     	; 0x16be <__mulsf3_pse+0xa0>
    169e:	0c 94 a3 0a 	jmp	0x1546	; 0x1546 <__fp_inf>
    16a2:	0c 94 ee 0a 	jmp	0x15dc	; 0x15dc <__fp_szero>
    16a6:	5f 3f       	cpi	r21, 0xFF	; 255
    16a8:	e4 f3       	brlt	.-8      	; 0x16a2 <__mulsf3_pse+0x84>
    16aa:	98 3e       	cpi	r25, 0xE8	; 232
    16ac:	d4 f3       	brlt	.-12     	; 0x16a2 <__mulsf3_pse+0x84>
    16ae:	86 95       	lsr	r24
    16b0:	77 95       	ror	r23
    16b2:	67 95       	ror	r22
    16b4:	b7 95       	ror	r27
    16b6:	f7 95       	ror	r31
    16b8:	e7 95       	ror	r30
    16ba:	9f 5f       	subi	r25, 0xFF	; 255
    16bc:	c1 f7       	brne	.-16     	; 0x16ae <__mulsf3_pse+0x90>
    16be:	fe 2b       	or	r31, r30
    16c0:	88 0f       	add	r24, r24
    16c2:	91 1d       	adc	r25, r1
    16c4:	96 95       	lsr	r25
    16c6:	87 95       	ror	r24
    16c8:	97 f9       	bld	r25, 7
    16ca:	08 95       	ret

000016cc <pow>:
    16cc:	fa 01       	movw	r30, r20
    16ce:	ee 0f       	add	r30, r30
    16d0:	ff 1f       	adc	r31, r31
    16d2:	30 96       	adiw	r30, 0x00	; 0
    16d4:	21 05       	cpc	r18, r1
    16d6:	31 05       	cpc	r19, r1
    16d8:	a1 f1       	breq	.+104    	; 0x1742 <pow+0x76>
    16da:	61 15       	cp	r22, r1
    16dc:	71 05       	cpc	r23, r1
    16de:	61 f4       	brne	.+24     	; 0x16f8 <pow+0x2c>
    16e0:	80 38       	cpi	r24, 0x80	; 128
    16e2:	bf e3       	ldi	r27, 0x3F	; 63
    16e4:	9b 07       	cpc	r25, r27
    16e6:	49 f1       	breq	.+82     	; 0x173a <pow+0x6e>
    16e8:	68 94       	set
    16ea:	90 38       	cpi	r25, 0x80	; 128
    16ec:	81 05       	cpc	r24, r1
    16ee:	61 f0       	breq	.+24     	; 0x1708 <pow+0x3c>
    16f0:	80 38       	cpi	r24, 0x80	; 128
    16f2:	bf ef       	ldi	r27, 0xFF	; 255
    16f4:	9b 07       	cpc	r25, r27
    16f6:	41 f0       	breq	.+16     	; 0x1708 <pow+0x3c>
    16f8:	99 23       	and	r25, r25
    16fa:	4a f5       	brpl	.+82     	; 0x174e <pow+0x82>
    16fc:	ff 3f       	cpi	r31, 0xFF	; 255
    16fe:	e1 05       	cpc	r30, r1
    1700:	31 05       	cpc	r19, r1
    1702:	21 05       	cpc	r18, r1
    1704:	19 f1       	breq	.+70     	; 0x174c <pow+0x80>
    1706:	e8 94       	clt
    1708:	08 94       	sec
    170a:	e7 95       	ror	r30
    170c:	d9 01       	movw	r26, r18
    170e:	aa 23       	and	r26, r26
    1710:	29 f4       	brne	.+10     	; 0x171c <pow+0x50>
    1712:	ab 2f       	mov	r26, r27
    1714:	be 2f       	mov	r27, r30
    1716:	f8 5f       	subi	r31, 0xF8	; 248
    1718:	d0 f3       	brcs	.-12     	; 0x170e <pow+0x42>
    171a:	10 c0       	rjmp	.+32     	; 0x173c <pow+0x70>
    171c:	ff 5f       	subi	r31, 0xFF	; 255
    171e:	70 f4       	brcc	.+28     	; 0x173c <pow+0x70>
    1720:	a6 95       	lsr	r26
    1722:	e0 f7       	brcc	.-8      	; 0x171c <pow+0x50>
    1724:	f7 39       	cpi	r31, 0x97	; 151
    1726:	50 f0       	brcs	.+20     	; 0x173c <pow+0x70>
    1728:	19 f0       	breq	.+6      	; 0x1730 <pow+0x64>
    172a:	ff 3a       	cpi	r31, 0xAF	; 175
    172c:	38 f4       	brcc	.+14     	; 0x173c <pow+0x70>
    172e:	9f 77       	andi	r25, 0x7F	; 127
    1730:	9f 93       	push	r25
    1732:	0d d0       	rcall	.+26     	; 0x174e <pow+0x82>
    1734:	0f 90       	pop	r0
    1736:	07 fc       	sbrc	r0, 7
    1738:	90 58       	subi	r25, 0x80	; 128
    173a:	08 95       	ret
    173c:	46 f0       	brts	.+16     	; 0x174e <pow+0x82>
    173e:	0c 94 a9 0a 	jmp	0x1552	; 0x1552 <__fp_nan>
    1742:	60 e0       	ldi	r22, 0x00	; 0
    1744:	70 e0       	ldi	r23, 0x00	; 0
    1746:	80 e8       	ldi	r24, 0x80	; 128
    1748:	9f e3       	ldi	r25, 0x3F	; 63
    174a:	08 95       	ret
    174c:	4f e7       	ldi	r20, 0x7F	; 127
    174e:	9f 77       	andi	r25, 0x7F	; 127
    1750:	5f 93       	push	r21
    1752:	4f 93       	push	r20
    1754:	3f 93       	push	r19
    1756:	2f 93       	push	r18
    1758:	0e 94 61 0c 	call	0x18c2	; 0x18c2 <log>
    175c:	2f 91       	pop	r18
    175e:	3f 91       	pop	r19
    1760:	4f 91       	pop	r20
    1762:	5f 91       	pop	r21
    1764:	0e 94 f9 0a 	call	0x15f2	; 0x15f2 <__mulsf3>
    1768:	0c 94 be 0b 	jmp	0x177c	; 0x177c <exp>
    176c:	29 f4       	brne	.+10     	; 0x1778 <pow+0xac>
    176e:	16 f0       	brts	.+4      	; 0x1774 <pow+0xa8>
    1770:	0c 94 a3 0a 	jmp	0x1546	; 0x1546 <__fp_inf>
    1774:	0c 94 ed 0a 	jmp	0x15da	; 0x15da <__fp_zero>
    1778:	0c 94 a9 0a 	jmp	0x1552	; 0x1552 <__fp_nan>

0000177c <exp>:
    177c:	0e 94 d3 0a 	call	0x15a6	; 0x15a6 <__fp_splitA>
    1780:	a8 f3       	brcs	.-22     	; 0x176c <pow+0xa0>
    1782:	96 38       	cpi	r25, 0x86	; 134
    1784:	a0 f7       	brcc	.-24     	; 0x176e <pow+0xa2>
    1786:	07 f8       	bld	r0, 7
    1788:	0f 92       	push	r0
    178a:	e8 94       	clt
    178c:	2b e3       	ldi	r18, 0x3B	; 59
    178e:	3a ea       	ldi	r19, 0xAA	; 170
    1790:	48 eb       	ldi	r20, 0xB8	; 184
    1792:	5f e7       	ldi	r21, 0x7F	; 127
    1794:	0e 94 0f 0b 	call	0x161e	; 0x161e <__mulsf3_pse>
    1798:	0f 92       	push	r0
    179a:	0f 92       	push	r0
    179c:	0f 92       	push	r0
    179e:	4d b7       	in	r20, 0x3d	; 61
    17a0:	5e b7       	in	r21, 0x3e	; 62
    17a2:	0f 92       	push	r0
    17a4:	0e 94 a9 0c 	call	0x1952	; 0x1952 <modf>
    17a8:	ec e2       	ldi	r30, 0x2C	; 44
    17aa:	f1 e0       	ldi	r31, 0x01	; 1
    17ac:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <__fp_powser>
    17b0:	4f 91       	pop	r20
    17b2:	5f 91       	pop	r21
    17b4:	ef 91       	pop	r30
    17b6:	ff 91       	pop	r31
    17b8:	e5 95       	asr	r30
    17ba:	ee 1f       	adc	r30, r30
    17bc:	ff 1f       	adc	r31, r31
    17be:	49 f0       	breq	.+18     	; 0x17d2 <exp+0x56>
    17c0:	fe 57       	subi	r31, 0x7E	; 126
    17c2:	e0 68       	ori	r30, 0x80	; 128
    17c4:	44 27       	eor	r20, r20
    17c6:	ee 0f       	add	r30, r30
    17c8:	44 1f       	adc	r20, r20
    17ca:	fa 95       	dec	r31
    17cc:	e1 f7       	brne	.-8      	; 0x17c6 <exp+0x4a>
    17ce:	41 95       	neg	r20
    17d0:	55 0b       	sbc	r21, r21
    17d2:	0e 94 23 0c 	call	0x1846	; 0x1846 <ldexp>
    17d6:	0f 90       	pop	r0
    17d8:	07 fe       	sbrs	r0, 7
    17da:	0c 94 17 0c 	jmp	0x182e	; 0x182e <inverse>
    17de:	08 95       	ret

000017e0 <__fp_powser>:
    17e0:	df 93       	push	r29
    17e2:	cf 93       	push	r28
    17e4:	1f 93       	push	r17
    17e6:	0f 93       	push	r16
    17e8:	ff 92       	push	r15
    17ea:	ef 92       	push	r14
    17ec:	df 92       	push	r13
    17ee:	7b 01       	movw	r14, r22
    17f0:	8c 01       	movw	r16, r24
    17f2:	68 94       	set
    17f4:	06 c0       	rjmp	.+12     	; 0x1802 <__fp_powser+0x22>
    17f6:	da 2e       	mov	r13, r26
    17f8:	ef 01       	movw	r28, r30
    17fa:	0e 94 0c 0b 	call	0x1618	; 0x1618 <__mulsf3x>
    17fe:	fe 01       	movw	r30, r28
    1800:	e8 94       	clt
    1802:	a5 91       	lpm	r26, Z+
    1804:	25 91       	lpm	r18, Z+
    1806:	35 91       	lpm	r19, Z+
    1808:	45 91       	lpm	r20, Z+
    180a:	55 91       	lpm	r21, Z+
    180c:	a6 f3       	brts	.-24     	; 0x17f6 <__fp_powser+0x16>
    180e:	ef 01       	movw	r28, r30
    1810:	0e 94 40 09 	call	0x1280	; 0x1280 <__addsf3x>
    1814:	fe 01       	movw	r30, r28
    1816:	97 01       	movw	r18, r14
    1818:	a8 01       	movw	r20, r16
    181a:	da 94       	dec	r13
    181c:	69 f7       	brne	.-38     	; 0x17f8 <__fp_powser+0x18>
    181e:	df 90       	pop	r13
    1820:	ef 90       	pop	r14
    1822:	ff 90       	pop	r15
    1824:	0f 91       	pop	r16
    1826:	1f 91       	pop	r17
    1828:	cf 91       	pop	r28
    182a:	df 91       	pop	r29
    182c:	08 95       	ret

0000182e <inverse>:
    182e:	9b 01       	movw	r18, r22
    1830:	ac 01       	movw	r20, r24
    1832:	60 e0       	ldi	r22, 0x00	; 0
    1834:	70 e0       	ldi	r23, 0x00	; 0
    1836:	80 e8       	ldi	r24, 0x80	; 128
    1838:	9f e3       	ldi	r25, 0x3F	; 63
    183a:	0c 94 9a 09 	jmp	0x1334	; 0x1334 <__divsf3>
    183e:	0c 94 a3 0a 	jmp	0x1546	; 0x1546 <__fp_inf>
    1842:	0c 94 dd 0c 	jmp	0x19ba	; 0x19ba <__fp_mpack>

00001846 <ldexp>:
    1846:	0e 94 d3 0a 	call	0x15a6	; 0x15a6 <__fp_splitA>
    184a:	d8 f3       	brcs	.-10     	; 0x1842 <inverse+0x14>
    184c:	99 23       	and	r25, r25
    184e:	c9 f3       	breq	.-14     	; 0x1842 <inverse+0x14>
    1850:	94 0f       	add	r25, r20
    1852:	51 1d       	adc	r21, r1
    1854:	a3 f3       	brvs	.-24     	; 0x183e <inverse+0x10>
    1856:	91 50       	subi	r25, 0x01	; 1
    1858:	50 40       	sbci	r21, 0x00	; 0
    185a:	94 f0       	brlt	.+36     	; 0x1880 <ldexp+0x3a>
    185c:	59 f0       	breq	.+22     	; 0x1874 <ldexp+0x2e>
    185e:	88 23       	and	r24, r24
    1860:	32 f0       	brmi	.+12     	; 0x186e <ldexp+0x28>
    1862:	66 0f       	add	r22, r22
    1864:	77 1f       	adc	r23, r23
    1866:	88 1f       	adc	r24, r24
    1868:	91 50       	subi	r25, 0x01	; 1
    186a:	50 40       	sbci	r21, 0x00	; 0
    186c:	c1 f7       	brne	.-16     	; 0x185e <ldexp+0x18>
    186e:	9e 3f       	cpi	r25, 0xFE	; 254
    1870:	51 05       	cpc	r21, r1
    1872:	2c f7       	brge	.-54     	; 0x183e <inverse+0x10>
    1874:	88 0f       	add	r24, r24
    1876:	91 1d       	adc	r25, r1
    1878:	96 95       	lsr	r25
    187a:	87 95       	ror	r24
    187c:	97 f9       	bld	r25, 7
    187e:	08 95       	ret
    1880:	5f 3f       	cpi	r21, 0xFF	; 255
    1882:	ac f0       	brlt	.+42     	; 0x18ae <ldexp+0x68>
    1884:	98 3e       	cpi	r25, 0xE8	; 232
    1886:	9c f0       	brlt	.+38     	; 0x18ae <ldexp+0x68>
    1888:	bb 27       	eor	r27, r27
    188a:	86 95       	lsr	r24
    188c:	77 95       	ror	r23
    188e:	67 95       	ror	r22
    1890:	b7 95       	ror	r27
    1892:	08 f4       	brcc	.+2      	; 0x1896 <ldexp+0x50>
    1894:	b1 60       	ori	r27, 0x01	; 1
    1896:	93 95       	inc	r25
    1898:	c1 f7       	brne	.-16     	; 0x188a <ldexp+0x44>
    189a:	bb 0f       	add	r27, r27
    189c:	58 f7       	brcc	.-42     	; 0x1874 <ldexp+0x2e>
    189e:	11 f4       	brne	.+4      	; 0x18a4 <ldexp+0x5e>
    18a0:	60 ff       	sbrs	r22, 0
    18a2:	e8 cf       	rjmp	.-48     	; 0x1874 <ldexp+0x2e>
    18a4:	6f 5f       	subi	r22, 0xFF	; 255
    18a6:	7f 4f       	sbci	r23, 0xFF	; 255
    18a8:	8f 4f       	sbci	r24, 0xFF	; 255
    18aa:	9f 4f       	sbci	r25, 0xFF	; 255
    18ac:	e3 cf       	rjmp	.-58     	; 0x1874 <ldexp+0x2e>
    18ae:	0c 94 ee 0a 	jmp	0x15dc	; 0x15dc <__fp_szero>
    18b2:	16 f0       	brts	.+4      	; 0x18b8 <ldexp+0x72>
    18b4:	0c 94 dd 0c 	jmp	0x19ba	; 0x19ba <__fp_mpack>
    18b8:	0c 94 a9 0a 	jmp	0x1552	; 0x1552 <__fp_nan>
    18bc:	68 94       	set
    18be:	0c 94 a3 0a 	jmp	0x1546	; 0x1546 <__fp_inf>

000018c2 <log>:
    18c2:	0e 94 d3 0a 	call	0x15a6	; 0x15a6 <__fp_splitA>
    18c6:	a8 f3       	brcs	.-22     	; 0x18b2 <ldexp+0x6c>
    18c8:	99 23       	and	r25, r25
    18ca:	c1 f3       	breq	.-16     	; 0x18bc <ldexp+0x76>
    18cc:	ae f3       	brts	.-22     	; 0x18b8 <ldexp+0x72>
    18ce:	df 93       	push	r29
    18d0:	cf 93       	push	r28
    18d2:	1f 93       	push	r17
    18d4:	0f 93       	push	r16
    18d6:	ff 92       	push	r15
    18d8:	c9 2f       	mov	r28, r25
    18da:	dd 27       	eor	r29, r29
    18dc:	88 23       	and	r24, r24
    18de:	2a f0       	brmi	.+10     	; 0x18ea <log+0x28>
    18e0:	21 97       	sbiw	r28, 0x01	; 1
    18e2:	66 0f       	add	r22, r22
    18e4:	77 1f       	adc	r23, r23
    18e6:	88 1f       	adc	r24, r24
    18e8:	da f7       	brpl	.-10     	; 0x18e0 <log+0x1e>
    18ea:	20 e0       	ldi	r18, 0x00	; 0
    18ec:	30 e0       	ldi	r19, 0x00	; 0
    18ee:	40 e8       	ldi	r20, 0x80	; 128
    18f0:	5f eb       	ldi	r21, 0xBF	; 191
    18f2:	9f e3       	ldi	r25, 0x3F	; 63
    18f4:	88 39       	cpi	r24, 0x98	; 152
    18f6:	20 f0       	brcs	.+8      	; 0x1900 <log+0x3e>
    18f8:	80 3e       	cpi	r24, 0xE0	; 224
    18fa:	38 f0       	brcs	.+14     	; 0x190a <log+0x48>
    18fc:	21 96       	adiw	r28, 0x01	; 1
    18fe:	8f 77       	andi	r24, 0x7F	; 127
    1900:	0e 94 29 09 	call	0x1252	; 0x1252 <__addsf3>
    1904:	e4 e5       	ldi	r30, 0x54	; 84
    1906:	f1 e0       	ldi	r31, 0x01	; 1
    1908:	04 c0       	rjmp	.+8      	; 0x1912 <log+0x50>
    190a:	0e 94 29 09 	call	0x1252	; 0x1252 <__addsf3>
    190e:	e1 e8       	ldi	r30, 0x81	; 129
    1910:	f1 e0       	ldi	r31, 0x01	; 1
    1912:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <__fp_powser>
    1916:	8b 01       	movw	r16, r22
    1918:	be 01       	movw	r22, r28
    191a:	ec 01       	movw	r28, r24
    191c:	fb 2e       	mov	r15, r27
    191e:	6f 57       	subi	r22, 0x7F	; 127
    1920:	71 09       	sbc	r23, r1
    1922:	75 95       	asr	r23
    1924:	77 1f       	adc	r23, r23
    1926:	88 0b       	sbc	r24, r24
    1928:	99 0b       	sbc	r25, r25
    192a:	0e 94 44 0a 	call	0x1488	; 0x1488 <__floatsisf>
    192e:	28 e1       	ldi	r18, 0x18	; 24
    1930:	32 e7       	ldi	r19, 0x72	; 114
    1932:	41 e3       	ldi	r20, 0x31	; 49
    1934:	5f e3       	ldi	r21, 0x3F	; 63
    1936:	0e 94 0c 0b 	call	0x1618	; 0x1618 <__mulsf3x>
    193a:	af 2d       	mov	r26, r15
    193c:	98 01       	movw	r18, r16
    193e:	ae 01       	movw	r20, r28
    1940:	ff 90       	pop	r15
    1942:	0f 91       	pop	r16
    1944:	1f 91       	pop	r17
    1946:	cf 91       	pop	r28
    1948:	df 91       	pop	r29
    194a:	0e 94 40 09 	call	0x1280	; 0x1280 <__addsf3x>
    194e:	0c 94 ba 0a 	jmp	0x1574	; 0x1574 <__fp_round>

00001952 <modf>:
    1952:	fa 01       	movw	r30, r20
    1954:	dc 01       	movw	r26, r24
    1956:	aa 0f       	add	r26, r26
    1958:	bb 1f       	adc	r27, r27
    195a:	9b 01       	movw	r18, r22
    195c:	ac 01       	movw	r20, r24
    195e:	bf 57       	subi	r27, 0x7F	; 127
    1960:	28 f4       	brcc	.+10     	; 0x196c <modf+0x1a>
    1962:	22 27       	eor	r18, r18
    1964:	33 27       	eor	r19, r19
    1966:	44 27       	eor	r20, r20
    1968:	50 78       	andi	r21, 0x80	; 128
    196a:	20 c0       	rjmp	.+64     	; 0x19ac <modf+0x5a>
    196c:	b7 51       	subi	r27, 0x17	; 23
    196e:	90 f4       	brcc	.+36     	; 0x1994 <modf+0x42>
    1970:	ab 2f       	mov	r26, r27
    1972:	00 24       	eor	r0, r0
    1974:	46 95       	lsr	r20
    1976:	37 95       	ror	r19
    1978:	27 95       	ror	r18
    197a:	01 1c       	adc	r0, r1
    197c:	a3 95       	inc	r26
    197e:	d2 f3       	brmi	.-12     	; 0x1974 <modf+0x22>
    1980:	00 20       	and	r0, r0
    1982:	71 f0       	breq	.+28     	; 0x19a0 <modf+0x4e>
    1984:	22 0f       	add	r18, r18
    1986:	33 1f       	adc	r19, r19
    1988:	44 1f       	adc	r20, r20
    198a:	b3 95       	inc	r27
    198c:	da f3       	brmi	.-10     	; 0x1984 <modf+0x32>
    198e:	0e d0       	rcall	.+28     	; 0x19ac <modf+0x5a>
    1990:	0c 94 28 09 	jmp	0x1250	; 0x1250 <__subsf3>
    1994:	61 30       	cpi	r22, 0x01	; 1
    1996:	71 05       	cpc	r23, r1
    1998:	a0 e8       	ldi	r26, 0x80	; 128
    199a:	8a 07       	cpc	r24, r26
    199c:	b9 46       	sbci	r27, 0x69	; 105
    199e:	30 f4       	brcc	.+12     	; 0x19ac <modf+0x5a>
    19a0:	9b 01       	movw	r18, r22
    19a2:	ac 01       	movw	r20, r24
    19a4:	66 27       	eor	r22, r22
    19a6:	77 27       	eor	r23, r23
    19a8:	88 27       	eor	r24, r24
    19aa:	90 78       	andi	r25, 0x80	; 128
    19ac:	30 96       	adiw	r30, 0x00	; 0
    19ae:	21 f0       	breq	.+8      	; 0x19b8 <modf+0x66>
    19b0:	20 83       	st	Z, r18
    19b2:	31 83       	std	Z+1, r19	; 0x01
    19b4:	42 83       	std	Z+2, r20	; 0x02
    19b6:	53 83       	std	Z+3, r21	; 0x03
    19b8:	08 95       	ret

000019ba <__fp_mpack>:
    19ba:	9f 3f       	cpi	r25, 0xFF	; 255
    19bc:	31 f0       	breq	.+12     	; 0x19ca <__fp_mpack_finite+0xc>

000019be <__fp_mpack_finite>:
    19be:	91 50       	subi	r25, 0x01	; 1
    19c0:	20 f4       	brcc	.+8      	; 0x19ca <__fp_mpack_finite+0xc>
    19c2:	87 95       	ror	r24
    19c4:	77 95       	ror	r23
    19c6:	67 95       	ror	r22
    19c8:	b7 95       	ror	r27
    19ca:	88 0f       	add	r24, r24
    19cc:	91 1d       	adc	r25, r1
    19ce:	96 95       	lsr	r25
    19d0:	87 95       	ror	r24
    19d2:	97 f9       	bld	r25, 7
    19d4:	08 95       	ret

000019d6 <__divmodhi4>:
    19d6:	97 fb       	bst	r25, 7
    19d8:	07 2e       	mov	r0, r23
    19da:	16 f4       	brtc	.+4      	; 0x19e0 <__divmodhi4+0xa>
    19dc:	00 94       	com	r0
    19de:	07 d0       	rcall	.+14     	; 0x19ee <__divmodhi4_neg1>
    19e0:	77 fd       	sbrc	r23, 7
    19e2:	09 d0       	rcall	.+18     	; 0x19f6 <__divmodhi4_neg2>
    19e4:	0e 94 14 0d 	call	0x1a28	; 0x1a28 <__udivmodhi4>
    19e8:	07 fc       	sbrc	r0, 7
    19ea:	05 d0       	rcall	.+10     	; 0x19f6 <__divmodhi4_neg2>
    19ec:	3e f4       	brtc	.+14     	; 0x19fc <__divmodhi4_exit>

000019ee <__divmodhi4_neg1>:
    19ee:	90 95       	com	r25
    19f0:	81 95       	neg	r24
    19f2:	9f 4f       	sbci	r25, 0xFF	; 255
    19f4:	08 95       	ret

000019f6 <__divmodhi4_neg2>:
    19f6:	70 95       	com	r23
    19f8:	61 95       	neg	r22
    19fa:	7f 4f       	sbci	r23, 0xFF	; 255

000019fc <__divmodhi4_exit>:
    19fc:	08 95       	ret

000019fe <__tablejump2__>:
    19fe:	ee 0f       	add	r30, r30
    1a00:	ff 1f       	adc	r31, r31
    1a02:	05 90       	lpm	r0, Z+
    1a04:	f4 91       	lpm	r31, Z
    1a06:	e0 2d       	mov	r30, r0
    1a08:	09 94       	ijmp

00001a0a <__umulhisi3>:
    1a0a:	a2 9f       	mul	r26, r18
    1a0c:	b0 01       	movw	r22, r0
    1a0e:	b3 9f       	mul	r27, r19
    1a10:	c0 01       	movw	r24, r0
    1a12:	a3 9f       	mul	r26, r19
    1a14:	70 0d       	add	r23, r0
    1a16:	81 1d       	adc	r24, r1
    1a18:	11 24       	eor	r1, r1
    1a1a:	91 1d       	adc	r25, r1
    1a1c:	b2 9f       	mul	r27, r18
    1a1e:	70 0d       	add	r23, r0
    1a20:	81 1d       	adc	r24, r1
    1a22:	11 24       	eor	r1, r1
    1a24:	91 1d       	adc	r25, r1
    1a26:	08 95       	ret

00001a28 <__udivmodhi4>:
    1a28:	aa 1b       	sub	r26, r26
    1a2a:	bb 1b       	sub	r27, r27
    1a2c:	51 e1       	ldi	r21, 0x11	; 17
    1a2e:	07 c0       	rjmp	.+14     	; 0x1a3e <__udivmodhi4_ep>

00001a30 <__udivmodhi4_loop>:
    1a30:	aa 1f       	adc	r26, r26
    1a32:	bb 1f       	adc	r27, r27
    1a34:	a6 17       	cp	r26, r22
    1a36:	b7 07       	cpc	r27, r23
    1a38:	10 f0       	brcs	.+4      	; 0x1a3e <__udivmodhi4_ep>
    1a3a:	a6 1b       	sub	r26, r22
    1a3c:	b7 0b       	sbc	r27, r23

00001a3e <__udivmodhi4_ep>:
    1a3e:	88 1f       	adc	r24, r24
    1a40:	99 1f       	adc	r25, r25
    1a42:	5a 95       	dec	r21
    1a44:	a9 f7       	brne	.-22     	; 0x1a30 <__udivmodhi4_loop>
    1a46:	80 95       	com	r24
    1a48:	90 95       	com	r25
    1a4a:	bc 01       	movw	r22, r24
    1a4c:	cd 01       	movw	r24, r26
    1a4e:	08 95       	ret

00001a50 <_exit>:
    1a50:	f8 94       	cli

00001a52 <__stop_program>:
    1a52:	ff cf       	rjmp	.-2      	; 0x1a52 <__stop_program>
