Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 12 11:57:11 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_DB_CLEAR/r_1kHz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_DB_RUN/r_1kHz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.895        0.000                      0                  150        0.211        0.000                      0                  150        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.895        0.000                      0                  150        0.211        0.000                      0                  150        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.895ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.895ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 0.952ns (23.226%)  route 3.147ns (76.774%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.151    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.464    U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5/O
                         net (fo=1, routed)           0.645     7.234    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.358 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=1, routed)           0.636     7.994    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.118 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          1.009     9.126    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.250 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.250    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[10]
    SLICE_X63Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.512    14.853    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X63Y16         FDCE (Setup_fdce_C_D)        0.029    15.145    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                          -9.250    
  -------------------------------------------------------------------
                         slack                                  5.895    

Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.100ns  (logic 0.952ns (23.220%)  route 3.148ns (76.780%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.151    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.464    U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5/O
                         net (fo=1, routed)           0.645     7.234    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.358 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=1, routed)           0.636     7.994    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.118 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          1.010     9.127    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.124     9.251 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     9.251    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[11]
    SLICE_X63Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.512    14.853    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[11]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X63Y16         FDCE (Setup_fdce_C_D)        0.031    15.147    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.912ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.128ns  (logic 0.980ns (23.741%)  route 3.148ns (76.259%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.151    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.464    U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5/O
                         net (fo=1, routed)           0.645     7.234    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.358 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=1, routed)           0.636     7.994    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.118 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          1.010     9.127    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.152     9.279 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.279    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[12]
    SLICE_X63Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.512    14.853    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[12]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X63Y16         FDCE (Setup_fdce_C_D)        0.075    15.191    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  5.912    

Slack (MET) :             5.913ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.980ns (23.747%)  route 3.147ns (76.253%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.151    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.464    U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5/O
                         net (fo=1, routed)           0.645     7.234    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.358 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=1, routed)           0.636     7.994    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.118 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          1.009     9.126    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X63Y16         LUT2 (Prop_lut2_I0_O)        0.152     9.278 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.278    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[13]
    SLICE_X63Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.512    14.853    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[13]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X63Y16         FDCE (Setup_fdce_C_D)        0.075    15.191    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  5.913    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.034ns  (logic 0.952ns (23.601%)  route 3.082ns (76.399%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.151    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.464    U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5/O
                         net (fo=1, routed)           0.645     7.234    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.358 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=1, routed)           0.636     7.994    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.118 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          0.944     9.061    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X63Y17         LUT2 (Prop_lut2_I0_O)        0.124     9.185 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.185    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[14]
    SLICE_X63Y17         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    14.852    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y17         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[14]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y17         FDCE (Setup_fdce_C_D)        0.029    15.120    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 0.978ns (24.090%)  route 3.082ns (75.910%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.151    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.464    U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5/O
                         net (fo=1, routed)           0.645     7.234    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.358 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=1, routed)           0.636     7.994    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.118 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          0.944     9.061    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X63Y17         LUT2 (Prop_lut2_I0_O)        0.150     9.211 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.211    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[17]
    SLICE_X63Y17         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    14.852    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y17         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y17         FDCE (Setup_fdce_C_D)        0.075    15.166    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.211    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.960ns  (logic 0.952ns (24.041%)  route 3.008ns (75.959%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.151    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.464    U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5/O
                         net (fo=1, routed)           0.645     7.234    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.358 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=1, routed)           0.636     7.994    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.118 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          0.870     8.987    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.111 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.111    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[7]
    SLICE_X63Y15         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.513    14.854    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y15         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[7]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y15         FDCE (Setup_fdce_C_D)        0.031    15.124    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 0.952ns (24.053%)  route 3.006ns (75.947%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.151    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.464    U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5/O
                         net (fo=1, routed)           0.645     7.234    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.358 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=1, routed)           0.636     7.994    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.118 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          0.868     8.985    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.109 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.109    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[6]
    SLICE_X63Y15         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.513    14.854    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y15         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[6]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y15         FDCE (Setup_fdce_C_D)        0.029    15.122    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.029ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.980ns (24.574%)  route 3.008ns (75.426%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.151    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.464    U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5/O
                         net (fo=1, routed)           0.645     7.234    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.358 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=1, routed)           0.636     7.994    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.118 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          0.870     8.987    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.152     9.139 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.139    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[8]
    SLICE_X63Y15         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.513    14.854    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y15         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[8]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y15         FDCE (Setup_fdce_C_D)        0.075    15.168    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                  6.029    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.980ns (24.587%)  route 3.006ns (75.413%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.151    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           0.857     6.464    U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]
    SLICE_X63Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.588 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5/O
                         net (fo=1, routed)           0.645     7.234    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5_n_0
    SLICE_X63Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.358 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=1, routed)           0.636     7.994    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X63Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.118 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          0.868     8.985    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X63Y15         LUT2 (Prop_lut2_I0_O)        0.152     9.137 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.137    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[9]
    SLICE_X63Y15         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.513    14.854    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X63Y15         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[9]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y15         FDCE (Setup_fdce_C_D)        0.075    15.168    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  6.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_Btn_DB_CLEAR/edge_detect_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_CU/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.148%)  route 0.086ns (25.852%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.561     1.444    U_Btn_DB_CLEAR/CLK
    SLICE_X56Y18         FDCE                                         r  U_Btn_DB_CLEAR/edge_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.148     1.592 r  U_Btn_DB_CLEAR/edge_detect_reg/Q
                         net (fo=3, routed)           0.086     1.678    U_Stopwatch_CU/edge_detect
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.098     1.776 r  U_Stopwatch_CU/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.776    U_Stopwatch_CU/FSM_onehot_state[0]_i_1_n_0
    SLICE_X56Y18         FDPE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.828     1.955    U_Stopwatch_CU/CLK
    SLICE_X56Y18         FDPE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X56Y18         FDPE (Hold_fdpe_C_D)         0.121     1.565    U_Stopwatch_CU/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_Btn_DB_CLEAR/edge_detect_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_CU/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.704%)  route 0.088ns (26.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.561     1.444    U_Btn_DB_CLEAR/CLK
    SLICE_X56Y18         FDCE                                         r  U_Btn_DB_CLEAR/edge_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y18         FDCE (Prop_fdce_C_Q)         0.148     1.592 r  U_Btn_DB_CLEAR/edge_detect_reg/Q
                         net (fo=3, routed)           0.088     1.680    U_Stopwatch_CU/edge_detect
    SLICE_X56Y18         LUT6 (Prop_lut6_I2_O)        0.098     1.778 r  U_Stopwatch_CU/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.778    U_Stopwatch_CU/FSM_onehot_state[2]_i_1_n_0
    SLICE_X56Y18         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.828     1.955    U_Stopwatch_CU/CLK
    SLICE_X56Y18         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X56Y18         FDCE (Hold_fdce_C_D)         0.120     1.564    U_Stopwatch_CU/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Hour/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Hour/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.852%)  route 0.098ns (30.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.468    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X61Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[2]/Q
                         net (fo=7, routed)           0.098     1.694    U_StopWatch_DP/U_Time_Hour/hour[2]
    SLICE_X61Y20         LUT6 (Prop_lut6_I4_O)        0.099     1.793 r  U_StopWatch_DP/U_Time_Hour/count_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     1.793    U_StopWatch_DP/U_Time_Hour/count_reg[4]_i_2_n_0
    SLICE_X61Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     1.980    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X61Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.092     1.560    U_StopWatch_DP/U_Time_Hour/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_mSec/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.227ns (69.353%)  route 0.100ns (30.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.584     1.467    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X61Y21         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[3]/Q
                         net (fo=12, routed)          0.100     1.695    U_StopWatch_DP/U_Time_mSec/count_reg[3]
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.099     1.794 r  U_StopWatch_DP/U_Time_mSec/count_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.794    U_StopWatch_DP/U_Time_mSec/count_reg[4]_i_1__2_n_0
    SLICE_X61Y21         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.852     1.979    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X61Y21         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X61Y21         FDCE (Hold_fdce_C_D)         0.091     1.558    U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_mSec/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.469%)  route 0.155ns (45.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.468    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X63Y21         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[1]/Q
                         net (fo=11, routed)          0.155     1.765    U_StopWatch_DP/U_Time_mSec/Q[1]
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.810 r  U_StopWatch_DP/U_Time_mSec/count_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.810    U_StopWatch_DP/U_Time_mSec/count_reg[2]_i_1__0_n_0
    SLICE_X62Y21         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     1.981    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X62Y21         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X62Y21         FDCE (Hold_fdce_C_D)         0.091     1.572    U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Hour/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Hour/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.453%)  route 0.156ns (45.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.468    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X61Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[1]/Q
                         net (fo=8, routed)           0.156     1.765    U_StopWatch_DP/U_Time_Hour/hour[1]
    SLICE_X61Y20         LUT6 (Prop_lut6_I2_O)        0.045     1.810 r  U_StopWatch_DP/U_Time_Hour/count_reg[3]_i_1__2/O
                         net (fo=1, routed)           0.000     1.810    U_StopWatch_DP/U_Time_Hour/count_next[3]
    SLICE_X61Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     1.980    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X61Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y20         FDCE (Hold_fdce_C_D)         0.092     1.560    U_StopWatch_DP/U_Time_Hour/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Min/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.468    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/Q
                         net (fo=9, routed)           0.186     1.818    U_StopWatch_DP/U_Time_Min/minute[4]
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.863 r  U_StopWatch_DP/U_Time_Min/count_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.863    U_StopWatch_DP/U_Time_Min/count_reg[5]_i_2__0_n_0
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     1.980    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[5]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.121     1.589    U_StopWatch_DP/U_Time_Min/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.468    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/Q
                         net (fo=9, routed)           0.186     1.818    U_StopWatch_DP/U_Time_Min/minute[4]
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.863 r  U_StopWatch_DP/U_Time_Min/count_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.863    U_StopWatch_DP/U_Time_Min/count_reg[4]_i_1__1_n_0
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     1.980    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.120     1.588    U_StopWatch_DP/U_Time_Min/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.468    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X59Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/Q
                         net (fo=6, routed)           0.180     1.790    U_Stopwatch_CU/count_reg_reg[0]_2[0]
    SLICE_X59Y20         LUT2 (Prop_lut2_I1_O)        0.045     1.835 r  U_Stopwatch_CU/count_reg[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.835    U_StopWatch_DP/U_Time_Hour/D[0]
    SLICE_X59Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     1.980    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X59Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y20         FDCE (Hold_fdce_C_D)         0.091     1.559    U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Sec/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Sec/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.478%)  route 0.202ns (52.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.582     1.465    U_StopWatch_DP/U_Time_Sec/CLK
    SLICE_X61Y23         FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[1]/Q
                         net (fo=9, routed)           0.202     1.809    U_StopWatch_DP/U_Time_Sec/sec[1]
    SLICE_X61Y23         LUT5 (Prop_lut5_I2_O)        0.042     1.851 r  U_StopWatch_DP/U_Time_Sec/count_reg[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.851    U_StopWatch_DP/U_Time_Sec/count_reg[2]_i_1__1_n_0
    SLICE_X61Y23         FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.849     1.976    U_StopWatch_DP/U_Time_Sec/CLK
    SLICE_X61Y23         FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[2]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.107     1.572    U_StopWatch_DP/U_Time_Sec/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y15   U_Btn_DB_CLEAR/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y16   U_Btn_DB_CLEAR/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y16   U_Btn_DB_CLEAR/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y16   U_Btn_DB_CLEAR/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y17   U_Btn_DB_CLEAR/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y17   U_Btn_DB_CLEAR/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y15   U_Btn_DB_CLEAR/counter_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y16   U_Btn_DB_CLEAR/counter_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y18   U_Btn_DB_CLEAR/edge_detect_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y15   U_Btn_DB_CLEAR/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y15   U_Btn_DB_CLEAR/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   U_Btn_DB_RUN/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Btn_DB_RUN/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Btn_DB_RUN/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Btn_DB_RUN/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_Btn_DB_RUN/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   U_Btn_DB_RUN/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_Btn_DB_RUN/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   U_Btn_DB_RUN/counter_reg[8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y17   U_Btn_DB_CLEAR/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y17   U_Btn_DB_CLEAR/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y17   U_Btn_DB_CLEAR/r_1kHz_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   U_Btn_DB_RUN/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   U_Btn_DB_RUN/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   U_Btn_DB_RUN/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   U_Btn_DB_RUN/counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   U_Btn_DB_RUN/edge_detect_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y16   U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C



