

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl1/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:1 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
5c2fe3a3630c5126663d5238361e2114  /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=aesHost.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/CUDA/AES/gpgpu_ptx_sim__AES "
Parsing file _cuobjdump_complete_output_foOKRv
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: aesHost.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: aesHost.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt256PjS_i : hostFun 0x0x410832, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating global region for "texEKey128" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_E" from 0x120 to 0x140 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "TBox0" from 0x180 to 0x580 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "TBox1" from 0x580 to 0x980 (global memory space) 3
GPGPU-Sim PTX: allocating constant region for "TBox2" from 0x980 to 0xd80 (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "TBox3" from 0xd80 to 0x1180 (global memory space) 5
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33754_33_non_const_tBox1Block20" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33756_33_non_const_tBox3Block1044" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33749_36_non_const_stageBlock12068" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33753_33_non_const_tBox0Block3092" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33755_33_non_const_tBox2Block4116" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33750_33_non_const_stageBlock25140" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey128" from 0x1180 to 0x1184 (global memory space)
GPGPU-Sim PTX: allocating constant region for "posIdx_D" from 0x11a0 to 0x11c0 (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "TBoxi0" from 0x1200 to 0x1600 (global memory space) 7
GPGPU-Sim PTX: allocating constant region for "TBoxi1" from 0x1600 to 0x1a00 (global memory space) 8
GPGPU-Sim PTX: allocating constant region for "TBoxi2" from 0x1a00 to 0x1e00 (global memory space) 9
GPGPU-Sim PTX: allocating constant region for "TBoxi3" from 0x1e00 to 0x2200 (global memory space) 10
GPGPU-Sim PTX: allocating constant region for "inv_SBox" from 0x2200 to 0x2600 (global memory space) 11
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34110_36_non_const_tBox1Block6188" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34112_36_non_const_tBox3Block7212" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34107_36_non_const_stageBlock18236" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34109_36_non_const_tBox0Block9260" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34111_36_non_const_tBox2Block10284" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34113_36_non_const_invSBoxBlock11308" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34108_33_non_const_stageBlock212332" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt128PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt128PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt128PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt128PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt128PjS_i'.
GPGPU-Sim PTX: allocating global region for "texEKey" from 0x2600 to 0x2604 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34465_33_non_const_tBox0Block13380" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34467_33_non_const_tBox2Block14404" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34466_33_non_const_tBox1Block15428" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34468_33_non_const_tBox3Block16452" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34461_36_non_const_stageBlock117476" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34462_33_non_const_stageBlock218500" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesEncrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesEncrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesEncrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesEncrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesEncrypt256PjS_i'.
GPGPU-Sim PTX: allocating global region for "texDKey" from 0x2604 to 0x2608 (global memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34912_36_non_const_tBox0Block19548" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34914_36_non_const_tBox2Block20572" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34916_36_non_const_invSBoxBlock21596" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34913_36_non_const_tBox1Block22620" from 0xc00 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34915_36_non_const_tBox3Block23644" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34910_36_non_const_stageBlock124668" from 0x1400 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34911_33_non_const_stageBlock225692" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13aesDecrypt256PjS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13aesDecrypt256PjS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13aesDecrypt256PjS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z13aesDecrypt256PjS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13aesDecrypt256PjS_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_51oXXe"
Running: cat _ptx_51oXXe | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_BvO2ZZ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_BvO2ZZ --output-file  /dev/null 2> _ptx_51oXXeinfo"
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt256PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt256PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesDecrypt128PjS_i' : regs=15, lmem=0, smem=7168, cmem=9332
GPGPU-Sim PTX: Kernel '_Z13aesEncrypt128PjS_i' : regs=15, lmem=0, smem=6144, cmem=9332
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_51oXXe _ptx2_BvO2ZZ _ptx_51oXXeinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt256PjS_i : hostFun 0x0x410773, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesDecrypt128PjS_i : hostFun 0x0x4106b4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z13aesEncrypt128PjS_i : hostFun 0x0x4105f5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647fc0; deviceAddress = posIdx_E; deviceName = posIdx_E
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_E (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x647fe0; deviceAddress = TBox0; deviceName = TBox0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6483e0; deviceAddress = TBox1; deviceName = TBox1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6487e0; deviceAddress = TBox2; deviceName = TBox2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x648be0; deviceAddress = TBox3; deviceName = TBox3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBox3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x648fe0; deviceAddress = posIdx_D; deviceName = posIdx_D
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 32 bytes
GPGPU-Sim PTX registering constant posIdx_D (32 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649000; deviceAddress = TBoxi0; deviceName = TBoxi0
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi0 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649400; deviceAddress = TBoxi1; deviceName = TBoxi1
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi1 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649800; deviceAddress = TBoxi2; deviceName = TBoxi2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi2 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x649c00; deviceAddress = TBoxi3; deviceName = TBoxi3
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant TBoxi3 (1024 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x64a000; deviceAddress = inv_SBox; deviceName = inv_SBox
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1024 bytes
GPGPU-Sim PTX registering constant inv_SBox (1024 bytes) to name mapping
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"

###############################################################

AES - CUDA by Svetlin Manavski)

AES 128 is running....

Input file size: 262198 Bytes

Key: 0123456789abcdef
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a400, array = 0x1feaf30
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a480, array = 0x1feaff0
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey128
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a500, array = 0x1feb0b0
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texEKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400
GPGPU-Sim PTX: in cudaBindTexture: sizeof(struct textureReference) = 104
GPGPU-Sim PTX:   size = 176
GPGPU-Sim PTX:   texref = 0x64a580, array = 0x1feb170
GPGPU-Sim PTX:   devPtr32 = 80040400
GPGPU-Sim PTX:   Name corresponding to textureReference: texDKey
GPGPU-Sim PTX:   ChannelFormatDesc: x=32, y=0, z=0, w=0
GPGPU-Sim PTX:   Texture Normalized? = 0
GPGPU-Sim PTX:   texel size = 4
GPGPU-Sim PTX:   texture cache linesize = 128
GPGPU-Sim PTX:   Tx = 8; Ty = 4, Tx_numbits = 3, Ty_numbits = 2
GPGPU-Sim PTX:   Texel size = 4 bytes; texel_size_numbits = 2
GPGPU-Sim PTX:   Binding texture to array starting at devPtr32 = 0x80040400
GPGPU-Sim PTX:   Texel size = 4 bytes
GPGPU-Sim PTX: devPtr = 0xffffffff80040400

ENCRYPTION.....


GPGPU-Sim PTX: cudaLaunch for 0x0x4105f5 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13aesEncrypt128PjS_i' to stream 0, gridDim= (257,1,1) blockDim = (256,1,1) 
kernel '_Z13aesEncrypt128PjS_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13aesEncrypt128PjS_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 13440 (ipc=26.9) sim_rate=2688 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 12:40:04 2016
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 15360 (ipc=15.4) sim_rate=2560 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 12:40:05 2016
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 60384 (ipc=15.1) sim_rate=8626 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 12:40:06 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(11,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 100992 (ipc=15.5) sim_rate=12624 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 12:40:07 2016
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 141728 (ipc=15.7) sim_rate=15747 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 12:40:08 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(1,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 293760 (ipc=23.5) sim_rate=29376 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 12:40:09 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(12,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(11,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(8,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 516416 (ipc=35.6) sim_rate=46946 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 12:40:10 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(2,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(13,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 769440 (ipc=45.3) sim_rate=64120 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 12:40:11 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(1,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(4,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(0,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 1037408 (ipc=53.2) sim_rate=79800 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:40:12 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(5,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(3,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(8,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 1319424 (ipc=58.6) sim_rate=94244 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:40:13 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(0,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 1534336 (ipc=61.4) sim_rate=102289 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:40:14 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(9,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(8,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 1738624 (ipc=64.4) sim_rate=108664 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:40:15 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27459,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27460,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (27487,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(27488,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(21,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (27541,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(27542,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27555,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27556,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27576,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(27577,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27616,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27617,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (27647,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27647,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(27648,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27648,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (27669,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(27670,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (27678,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(27679,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27696,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27697,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27700,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27701,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (27718,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(27719,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27749,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27750,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27771,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27772,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(44,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 1978208 (ipc=67.1) sim_rate=116365 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:40:16 2016
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(27,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(24,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(25,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 2206240 (ipc=70.0) sim_rate=122568 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:40:17 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(29,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(17,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(22,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 2500960 (ipc=73.6) sim_rate=131629 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:40:18 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(27,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(19,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 2744160 (ipc=76.2) sim_rate=137208 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:40:19 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(21,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(25,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(19,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 3046528 (ipc=79.1) sim_rate=145072 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:40:20 2016
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(27,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(17,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(18,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 3355424 (ipc=81.8) sim_rate=152519 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:40:21 2016
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(18,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(21,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (42420,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(42421,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (42468,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(42469,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (42471,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(42472,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (42499,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(42500,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (42581,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(42582,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (42582,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(42583,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (42584,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(42585,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (42644,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(42645,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (42650,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(42651,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (42672,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(42673,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (42741,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(42742,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (42785,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(42786,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (42791,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(42792,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (42805,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(42806,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (42849,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(42850,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 3575872 (ipc=83.2) sim_rate=155472 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:40:22 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(32,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(39,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 3760896 (ipc=83.6) sim_rate=156704 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:40:23 2016
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(42,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(33,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 3995200 (ipc=85.0) sim_rate=159808 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:40:24 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(44,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(43,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(43,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 4292992 (ipc=86.7) sim_rate=165115 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:40:25 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(33,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(39,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(40,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 4550368 (ipc=88.4) sim_rate=168532 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:40:26 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(30,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(44,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(41,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 4842720 (ipc=89.7) sim_rate=172954 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:40:27 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(31,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(44,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(51,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 5103264 (ipc=91.1) sim_rate=175974 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:40:28 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(38,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (57516,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(57517,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (57579,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(57580,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (57622,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(57623,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (57645,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(57646,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (57646,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(57647,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(50,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (57701,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(57702,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (57707,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(57708,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (57720,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(57721,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (57783,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(57784,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (57813,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(57814,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (57844,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(57845,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (57848,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(57849,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (57877,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(57878,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (57906,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(57907,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (57937,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(57938,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 5325664 (ipc=91.8) sim_rate=177522 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:40:29 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(63,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(47,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 5510336 (ipc=91.8) sim_rate=177752 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:40:30 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(48,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(50,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 5741056 (ipc=92.6) sim_rate=179408 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:40:31 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(49,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(50,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 5974016 (ipc=93.3) sim_rate=181030 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:40:32 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(59,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(53,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(59,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 6217248 (ipc=94.2) sim_rate=182860 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:40:33 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(53,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(56,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(50,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 6520480 (ipc=95.2) sim_rate=186299 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:40:34 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(59,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(52,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 6763360 (ipc=95.9) sim_rate=187871 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:40:35 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(56,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(47,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(45,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 7027168 (ipc=96.9) sim_rate=189923 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:40:36 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (72657,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(72658,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (72700,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(72701,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (72763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(72764,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (72788,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(72789,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (72803,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(72804,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (72832,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(72833,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (72870,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(72871,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (72882,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(72883,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (72907,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(72908,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (72916,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(72917,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (72947,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(72948,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (72988,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(72989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (72990,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(72991,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (73017,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(73018,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (73059,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(73060,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(73,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(72,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 7254304 (ipc=96.7) sim_rate=190902 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:40:37 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(61,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(64,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 7485952 (ipc=97.2) sim_rate=191947 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:40:38 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(60,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(71,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(65,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 7781120 (ipc=97.9) sim_rate=194528 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:40:39 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(72,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(71,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(68,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 8029696 (ipc=98.5) sim_rate=195846 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:40:40 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(68,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(65,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(71,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 8330688 (ipc=99.2) sim_rate=198349 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:40:41 2016
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(70,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(63,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 8577280 (ipc=99.7) sim_rate=199471 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:40:42 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(69,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(61,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (87717,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(87718,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (87770,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(87771,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(84,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (87821,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(87822,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (87850,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(87851,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (87917,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(87918,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (87960,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(87961,0)
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 8813856 (ipc=100.2) sim_rate=200314 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:40:43 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (88002,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(88003,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (88003,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(88004,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (88022,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(88023,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (88052,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(88053,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (88067,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(88068,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (88104,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(88105,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (88131,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(88132,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (88182,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(88183,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (88193,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(88194,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(78,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 8997184 (ipc=100.0) sim_rate=199937 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:40:44 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(104,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(84,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(89,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 92000  inst.: 9221344 (ipc=100.2) sim_rate=200464 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:40:45 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(77,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(81,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(87,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 9514656 (ipc=100.7) sim_rate=202439 (inst/sec) elapsed = 0:0:00:47 / Tue Mar 22 12:40:46 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(86,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(76,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 9759424 (ipc=101.1) sim_rate=203321 (inst/sec) elapsed = 0:0:00:48 / Tue Mar 22 12:40:47 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(84,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(83,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(85,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 10062912 (ipc=101.6) sim_rate=205365 (inst/sec) elapsed = 0:0:00:49 / Tue Mar 22 12:40:48 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(87,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(75,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(85,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 101000  inst.: 10306752 (ipc=102.0) sim_rate=206135 (inst/sec) elapsed = 0:0:00:50 / Tue Mar 22 12:40:49 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(89,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(75,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (102834,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(102835,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (102878,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(102879,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (102935,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(102936,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (102995,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(102996,0)
GPGPU-Sim uArch: cycles simulated: 103000  inst.: 10557408 (ipc=102.5) sim_rate=207008 (inst/sec) elapsed = 0:0:00:51 / Tue Mar 22 12:40:50 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (103036,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(103037,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (103059,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(103060,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (103131,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(103132,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (103142,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(103143,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (103188,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(103189,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (103193,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(103194,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (103237,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(103238,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (103273,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(103274,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (103281,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(103282,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (103428,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(103429,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (103488,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(103489,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(91,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 10679904 (ipc=102.2) sim_rate=205382 (inst/sec) elapsed = 0:0:00:52 / Tue Mar 22 12:40:51 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(116,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(92,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(92,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 10958816 (ipc=102.4) sim_rate=206770 (inst/sec) elapsed = 0:0:00:53 / Tue Mar 22 12:40:52 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(91,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(103,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(96,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 11248448 (ipc=102.7) sim_rate=208304 (inst/sec) elapsed = 0:0:00:54 / Tue Mar 22 12:40:53 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(101,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(94,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 11493824 (ipc=103.1) sim_rate=208978 (inst/sec) elapsed = 0:0:00:55 / Tue Mar 22 12:40:54 2016
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(98,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(97,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(94,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 11734816 (ipc=103.4) sim_rate=209550 (inst/sec) elapsed = 0:0:00:56 / Tue Mar 22 12:40:55 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(93,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(104,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 11990016 (ipc=103.8) sim_rate=210351 (inst/sec) elapsed = 0:0:00:57 / Tue Mar 22 12:40:56 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(101,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(90,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(91,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (117973,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(117974,0)
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 12298720 (ipc=104.2) sim_rate=212046 (inst/sec) elapsed = 0:0:00:58 / Tue Mar 22 12:40:57 2016
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(105,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (118069,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(118070,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (118081,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(118082,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (118108,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(118109,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (118170,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(118171,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (118219,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(118220,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (118250,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(118251,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (118298,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(118299,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (118343,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(118344,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (118375,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(118376,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (118419,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(118420,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (118422,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(118423,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (118464,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(118465,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (118546,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(118547,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (118621,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(118622,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(108,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 12424320 (ipc=104.0) sim_rate=210581 (inst/sec) elapsed = 0:0:00:59 / Tue Mar 22 12:40:58 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(114,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(105,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 12690624 (ipc=104.0) sim_rate=211510 (inst/sec) elapsed = 0:0:01:00 / Tue Mar 22 12:40:59 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(113,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(109,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(111,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 12927232 (ipc=104.3) sim_rate=211921 (inst/sec) elapsed = 0:0:01:01 / Tue Mar 22 12:41:00 2016
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(115,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(112,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 13176000 (ipc=104.6) sim_rate=212516 (inst/sec) elapsed = 0:0:01:02 / Tue Mar 22 12:41:01 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(110,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(107,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(105,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 13478240 (ipc=104.9) sim_rate=213940 (inst/sec) elapsed = 0:0:01:03 / Tue Mar 22 12:41:02 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(110,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(112,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(118,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 13776928 (ipc=105.2) sim_rate=215264 (inst/sec) elapsed = 0:0:01:04 / Tue Mar 22 12:41:03 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(111,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(111,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(118,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 14026400 (ipc=105.5) sim_rate=215790 (inst/sec) elapsed = 0:0:01:05 / Tue Mar 22 12:41:04 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (133082,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(133083,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (133175,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(133176,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (133206,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(133207,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (133350,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(133351,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (133391,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(133392,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (133468,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(133469,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (133491,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(133492,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (133527,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(133528,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (133538,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(133539,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (133554,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(133555,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (133578,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(133579,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (133603,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(133604,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(134,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (133754,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(133755,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (133803,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(133804,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (133882,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(133883,0)
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 14165184 (ipc=105.3) sim_rate=214624 (inst/sec) elapsed = 0:0:01:06 / Tue Mar 22 12:41:05 2016
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(122,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(133,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(121,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 137000  inst.: 14421824 (ipc=105.3) sim_rate=215251 (inst/sec) elapsed = 0:0:01:07 / Tue Mar 22 12:41:06 2016
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(125,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(130,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 14608960 (ipc=105.5) sim_rate=214837 (inst/sec) elapsed = 0:0:01:08 / Tue Mar 22 12:41:07 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(124,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(134,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(125,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 141000  inst.: 14905888 (ipc=105.7) sim_rate=216027 (inst/sec) elapsed = 0:0:01:09 / Tue Mar 22 12:41:08 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(132,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(131,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 143000  inst.: 15148352 (ipc=105.9) sim_rate=216405 (inst/sec) elapsed = 0:0:01:10 / Tue Mar 22 12:41:09 2016
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(127,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(128,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(125,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 145500  inst.: 15447072 (ipc=106.2) sim_rate=217564 (inst/sec) elapsed = 0:0:01:11 / Tue Mar 22 12:41:10 2016
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(128,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(134,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 147500  inst.: 15682304 (ipc=106.3) sim_rate=217809 (inst/sec) elapsed = 0:0:01:12 / Tue Mar 22 12:41:11 2016
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(131,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (148292,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(148293,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(137,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (148388,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(148389,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (148447,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(148448,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (148499,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(148500,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (148626,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(148627,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (148666,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(148667,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (148702,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(148703,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (148742,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(148743,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (148793,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(148794,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (148810,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(148811,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (148834,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(148835,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (148853,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(148854,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (148976,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(148977,0)
GPGPU-Sim uArch: cycles simulated: 149000  inst.: 15861920 (ipc=106.5) sim_rate=217286 (inst/sec) elapsed = 0:0:01:13 / Tue Mar 22 12:41:12 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (149024,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(149025,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (149103,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(149104,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(141,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(139,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 151500  inst.: 16083936 (ipc=106.2) sim_rate=217350 (inst/sec) elapsed = 0:0:01:14 / Tue Mar 22 12:41:13 2016
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(146,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(137,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(144,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 16331264 (ipc=106.4) sim_rate=217750 (inst/sec) elapsed = 0:0:01:15 / Tue Mar 22 12:41:14 2016
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(149,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(135,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(137,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 16628352 (ipc=106.6) sim_rate=218794 (inst/sec) elapsed = 0:0:01:16 / Tue Mar 22 12:41:15 2016
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(139,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(136,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 158000  inst.: 16874496 (ipc=106.8) sim_rate=219149 (inst/sec) elapsed = 0:0:01:17 / Tue Mar 22 12:41:16 2016
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(140,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(137,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(146,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 17170048 (ipc=107.0) sim_rate=220128 (inst/sec) elapsed = 0:0:01:18 / Tue Mar 22 12:41:17 2016
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(146,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(136,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(140,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 162500  inst.: 17419360 (ipc=107.2) sim_rate=220498 (inst/sec) elapsed = 0:0:01:19 / Tue Mar 22 12:41:18 2016
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(147,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (163533,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(163534,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (163543,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(163544,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (163670,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(163671,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (163758,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(163759,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (163866,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(163867,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (163934,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(163935,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (163940,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(163941,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (163957,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(163958,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (163997,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(163998,0)
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 17598048 (ipc=107.3) sim_rate=219975 (inst/sec) elapsed = 0:0:01:20 / Tue Mar 22 12:41:19 2016
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(141,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (164050,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(164051,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (164099,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(164100,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (164199,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(164200,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (164219,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(164220,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (164257,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(164258,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (164340,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(164341,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(152,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(158,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 166500  inst.: 17821120 (ipc=107.0) sim_rate=220013 (inst/sec) elapsed = 0:0:01:21 / Tue Mar 22 12:41:20 2016
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(164,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(154,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 168500  inst.: 18057440 (ipc=107.2) sim_rate=220212 (inst/sec) elapsed = 0:0:01:22 / Tue Mar 22 12:41:21 2016
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(151,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(151,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(157,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 171000  inst.: 18354944 (ipc=107.3) sim_rate=221143 (inst/sec) elapsed = 0:0:01:23 / Tue Mar 22 12:41:22 2016
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(164,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(164,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(160,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 173000  inst.: 18603392 (ipc=107.5) sim_rate=221468 (inst/sec) elapsed = 0:0:01:24 / Tue Mar 22 12:41:23 2016
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(157,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(162,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 175000  inst.: 18836960 (ipc=107.6) sim_rate=221611 (inst/sec) elapsed = 0:0:01:25 / Tue Mar 22 12:41:24 2016
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(150,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(156,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(154,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 177500  inst.: 19151584 (ipc=107.9) sim_rate=222692 (inst/sec) elapsed = 0:0:01:26 / Tue Mar 22 12:41:25 2016
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(151,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (178748,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(178749,0)
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(164,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (178770,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(178771,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (178910,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(178911,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (178984,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(178985,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (179193,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(179194,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (179216,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(179217,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (179227,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(179228,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (179277,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(179278,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (179294,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(179295,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (179297,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(179298,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (179321,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(179322,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (179464,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(179465,0)
GPGPU-Sim uArch: cycles simulated: 179500  inst.: 19375584 (ipc=107.9) sim_rate=222707 (inst/sec) elapsed = 0:0:01:27 / Tue Mar 22 12:41:26 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (179506,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(179507,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (179567,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(179568,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (179602,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(179603,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(177,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(179,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 19556576 (ipc=107.7) sim_rate=222233 (inst/sec) elapsed = 0:0:01:28 / Tue Mar 22 12:41:27 2016
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(168,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(180,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 183500  inst.: 19788672 (ipc=107.8) sim_rate=222344 (inst/sec) elapsed = 0:0:01:29 / Tue Mar 22 12:41:28 2016
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(168,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(178,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(170,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 186000  inst.: 20083072 (ipc=108.0) sim_rate=223145 (inst/sec) elapsed = 0:0:01:30 / Tue Mar 22 12:41:29 2016
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(177,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(171,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(177,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 188000  inst.: 20329216 (ipc=108.1) sim_rate=223397 (inst/sec) elapsed = 0:0:01:31 / Tue Mar 22 12:41:30 2016
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(165,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(166,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 190000  inst.: 20558912 (ipc=108.2) sim_rate=223466 (inst/sec) elapsed = 0:0:01:32 / Tue Mar 22 12:41:31 2016
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(178,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(168,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(169,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 192500  inst.: 20873664 (ipc=108.4) sim_rate=224448 (inst/sec) elapsed = 0:0:01:33 / Tue Mar 22 12:41:32 2016
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(167,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(176,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (193988,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(193989,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (193991,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(193992,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (194149,0), 5 CTAs running
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(173,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (194337,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (194452,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (194458,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (194488,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (194494,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 194500  inst.: 21110240 (ipc=108.5) sim_rate=224577 (inst/sec) elapsed = 0:0:01:34 / Tue Mar 22 12:41:33 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (194551,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (194593,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (194596,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (194650,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (194683,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (194868,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (194933,0), 5 CTAs running
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(195,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(187,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 197000  inst.: 21331616 (ipc=108.3) sim_rate=224543 (inst/sec) elapsed = 0:0:01:35 / Tue Mar 22 12:41:34 2016
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(189,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(186,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(191,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 199500  inst.: 21635648 (ipc=108.4) sim_rate=225371 (inst/sec) elapsed = 0:0:01:36 / Tue Mar 22 12:41:35 2016
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(189,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(192,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(194,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 202000  inst.: 21934784 (ipc=108.6) sim_rate=226131 (inst/sec) elapsed = 0:0:01:37 / Tue Mar 22 12:41:36 2016
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(186,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(182,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 204000  inst.: 22183104 (ipc=108.7) sim_rate=226358 (inst/sec) elapsed = 0:0:01:38 / Tue Mar 22 12:41:37 2016
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(182,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(184,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(187,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 206500  inst.: 22484416 (ipc=108.9) sim_rate=227115 (inst/sec) elapsed = 0:0:01:39 / Tue Mar 22 12:41:38 2016
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(193,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(190,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(180,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 209000  inst.: 22792320 (ipc=109.1) sim_rate=227923 (inst/sec) elapsed = 0:0:01:40 / Tue Mar 22 12:41:39 2016
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(188,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (209135,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (209244,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (209284,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (209353,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (209460,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (209592,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (209619,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (209621,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (209666,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (209771,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (209802,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (209822,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (209863,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (209969,0), 4 CTAs running
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(197,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (210302,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 211000  inst.: 22979840 (ipc=108.9) sim_rate=227523 (inst/sec) elapsed = 0:0:01:41 / Tue Mar 22 12:41:40 2016
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(198,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(209,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(202,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 213500  inst.: 23258016 (ipc=108.9) sim_rate=228019 (inst/sec) elapsed = 0:0:01:42 / Tue Mar 22 12:41:41 2016
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(198,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(207,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(207,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 216000  inst.: 23551424 (ipc=109.0) sim_rate=228654 (inst/sec) elapsed = 0:0:01:43 / Tue Mar 22 12:41:42 2016
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(199,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(201,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(206,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 23864640 (ipc=109.2) sim_rate=229467 (inst/sec) elapsed = 0:0:01:44 / Tue Mar 22 12:41:43 2016
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(204,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(203,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(203,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 220500  inst.: 24102528 (ipc=109.3) sim_rate=229547 (inst/sec) elapsed = 0:0:01:45 / Tue Mar 22 12:41:44 2016
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(204,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(206,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(203,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 24418432 (ipc=109.5) sim_rate=230362 (inst/sec) elapsed = 0:0:01:46 / Tue Mar 22 12:41:45 2016
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(197,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (224257,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (224311,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (224434,0), 3 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(198,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (224491,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (224518,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (224649,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (224655,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (224672,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (224739,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (224827,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (224874,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (224904,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (224922,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (225035,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 225500  inst.: 24688224 (ipc=109.5) sim_rate=230731 (inst/sec) elapsed = 0:0:01:47 / Tue Mar 22 12:41:46 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (225534,0), 3 CTAs running
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(233,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(219,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(221,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 228000  inst.: 24930432 (ipc=109.3) sim_rate=230837 (inst/sec) elapsed = 0:0:01:48 / Tue Mar 22 12:41:47 2016
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(221,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(224,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(220,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 230500  inst.: 25231744 (ipc=109.5) sim_rate=231483 (inst/sec) elapsed = 0:0:01:49 / Tue Mar 22 12:41:48 2016
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(215,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(213,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(224,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 233000  inst.: 25540032 (ipc=109.6) sim_rate=232182 (inst/sec) elapsed = 0:0:01:50 / Tue Mar 22 12:41:49 2016
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(224,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(222,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(223,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 235500  inst.: 25845088 (ipc=109.7) sim_rate=232838 (inst/sec) elapsed = 0:0:01:51 / Tue Mar 22 12:41:50 2016
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(222,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(215,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(223,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 238000  inst.: 26163168 (ipc=109.9) sim_rate=233599 (inst/sec) elapsed = 0:0:01:52 / Tue Mar 22 12:41:51 2016
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(211,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(224,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (239323,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (239382,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (239533,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (239563,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (239610,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (239706,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (239750,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (239814,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (239855,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (239908,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (239929,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (239978,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (239984,0), 2 CTAs running
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(230,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (240102,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 240500  inst.: 26434496 (ipc=109.9) sim_rate=233933 (inst/sec) elapsed = 0:0:01:53 / Tue Mar 22 12:41:52 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (240873,0), 2 CTAs running
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(226,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(235,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(227,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 243500  inst.: 26745408 (ipc=109.8) sim_rate=234608 (inst/sec) elapsed = 0:0:01:54 / Tue Mar 22 12:41:53 2016
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(231,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(229,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(227,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(232,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 246500  inst.: 27104544 (ipc=110.0) sim_rate=235691 (inst/sec) elapsed = 0:0:01:55 / Tue Mar 22 12:41:54 2016
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(227,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(226,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(235,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 249000  inst.: 27411040 (ipc=110.1) sim_rate=236302 (inst/sec) elapsed = 0:0:01:56 / Tue Mar 22 12:41:55 2016
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(229,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(230,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(229,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 252000  inst.: 27781856 (ipc=110.2) sim_rate=237451 (inst/sec) elapsed = 0:0:01:57 / Tue Mar 22 12:41:56 2016
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(230,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(231,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(231,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (254416,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (254451,0), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 254500  inst.: 28091808 (ipc=110.4) sim_rate=238066 (inst/sec) elapsed = 0:0:01:58 / Tue Mar 22 12:41:57 2016
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(229,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (254580,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (254636,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (254662,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (254772,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (254817,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (254879,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (254995,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (255016,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (255026,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (255061,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (255084,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (255162,0), 1 CTAs running
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(256,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (255963,0), 1 CTAs running
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(254,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 258000  inst.: 28389632 (ipc=110.0) sim_rate=238568 (inst/sec) elapsed = 0:0:01:59 / Tue Mar 22 12:41:58 2016
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(241,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(250,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(242,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 260500  inst.: 28696512 (ipc=110.2) sim_rate=239137 (inst/sec) elapsed = 0:0:02:00 / Tue Mar 22 12:41:59 2016
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(246,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(244,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(244,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(241,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 263500  inst.: 29070048 (ipc=110.3) sim_rate=240248 (inst/sec) elapsed = 0:0:02:01 / Tue Mar 22 12:42:00 2016
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(241,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(254,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(243,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(251,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 266500  inst.: 29424928 (ipc=110.4) sim_rate=241187 (inst/sec) elapsed = 0:0:02:02 / Tue Mar 22 12:42:01 2016
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(242,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(242,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(249,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 269000  inst.: 29730240 (ipc=110.5) sim_rate=241709 (inst/sec) elapsed = 0:0:02:03 / Tue Mar 22 12:42:02 2016
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(250,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (269506,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (269547,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (269597,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (269650,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (269674,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (269797,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (269838,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (269891,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (269988,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (270009,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (270061,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (270071,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (270171,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (270199,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (270953,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(256,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 278000  inst.: 29962656 (ipc=107.8) sim_rate=241634 (inst/sec) elapsed = 0:0:02:04 / Tue Mar 22 12:42:03 2016
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(256,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (284534,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (284538,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13aesEncrypt128PjS_i').
GPGPU-Sim uArch: GPU detected kernel '_Z13aesEncrypt128PjS_i' finished on shader 0.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z13aesEncrypt128PjS_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 284539
gpu_sim_insn = 30066944
gpu_ipc =     105.6690
gpu_tot_sim_cycle = 284539
gpu_tot_sim_insn = 30066944
gpu_tot_ipc =     105.6690
gpu_tot_issued_cta = 257
gpu_stall_dramfull = 6210
gpu_stall_icnt2sh    = 4204
gpu_total_sim_rate=242475

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 470824
	L1I_total_cache_misses = 14249
	L1I_total_cache_miss_rate = 0.0303
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 288, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4112
	L1D_total_cache_misses = 4112
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 28784
	L1C_total_cache_misses = 1020
	L1C_total_cache_miss_rate = 0.0354
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 90245
L1T_cache:
	L1T_total_cache_accesses = 22616
	L1T_total_cache_misses = 30
	L1T_total_cache_miss_rate = 0.0013
	L1T_total_cache_pending_hits = 22586
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 27764
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1020
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 90245
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 22586
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 456575
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 14249
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 1371, 
gpgpu_n_tot_thrd_icount = 30066944
gpgpu_n_tot_w_icount = 939592
gpgpu_n_stall_shd_mem = 172117
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2056
gpgpu_n_mem_write_global = 2056
gpgpu_n_mem_texture = 30
gpgpu_n_mem_const = 990
gpgpu_n_load_insn  = 65792
gpgpu_n_store_insn = 65792
gpgpu_n_shmem_insn = 6644992
gpgpu_n_tex_insn = 723712
gpgpu_n_const_mem_insn = 526336
gpgpu_n_param_mem_insn = 131584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 98469
gpgpu_stall_shd_mem[c_mem][bk_conf] = 98469
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 73648
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12252	W0_Idle:2539827	W0_Scoreboard:4666301	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:939592
traffic_breakdown_coretomem[CONST_ACC_R] = 7920 {8:990,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16448 {8:2056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 279616 {136:2056,}
traffic_breakdown_coretomem[INST_ACC_R] = 56136 {8:7017,}
traffic_breakdown_coretomem[TEXTURE_ACC_R] = 240 {8:30,}
traffic_breakdown_memtocore[CONST_ACC_R] = 71280 {72:990,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 279616 {136:2056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16448 {8:2056,}
traffic_breakdown_memtocore[INST_ACC_R] = 954312 {136:7017,}
traffic_breakdown_memtocore[TEXTURE_ACC_R] = 4080 {136:30,}
maxmrqlatency = 229 
maxdqlatency = 0 
maxmflatency = 565 
averagemflatency = 269 
max_icnt2mem_latency = 154 
max_icnt2sh_latency = 284538 
mrq_lat_table:2789 	580 	117 	725 	1009 	565 	334 	114 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	848 	4277 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11049 	1000 	48 	49 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2069 	1007 	0 	0 	0 	0 	0 	0 	0 	0 	0 	120 	240 	480 	1080 	136 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	144 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[1]:         2         2         0         0        10        10        32        32        32        32        32        32         0         0         0         0 
dram[2]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[3]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[4]:         4         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
dram[5]:         3         2         0         0        10        12        32        32        32        32        32        32         0         0         0         0 
maximum service time to same row:
dram[0]:     17294     16016     72743     72671    116834    112516    153948    135642    150496    136050    150622    150726    150307    164409    196253    210322 
dram[1]:     14614     17363     72553     72691    114690    110335    135901    135195    136508    135603    137667    150281    164165    164875    209951    210912 
dram[2]:     16147     18696     72571     72710    112519    116996    135454    153823    136061    150235    137159    164900    164757    149929    210416    210453 
dram[3]:     15421     20052     72588     72684    110331    114683    135009    136280    135616    136715    136707    151068    165224    150396    210882    210924 
dram[4]:     10353     21391     72609     72703    117090    112505    153669    135820    150563    136265    151259    150619    150013    164179    196085    211435 
dram[5]:     15304     22727     72651     72722    114697    110310    136089    135372    136519    135817    152538    150172    150479    164651    196554    224969 
average row accesses per activate:
dram[0]: 11.500000 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 30.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[1]: 11.666667 34.000000 64.000000 64.000000 37.000000 37.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 34.000000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[4]: 22.666666 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 34.500000 34.000000 64.000000 64.000000 37.000000 38.000000 48.000000 48.000000 48.000000 48.000000 28.000000 28.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 6233/165 = 37.775757
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        36        32        32        42        42        64        64        64        64        46        44        32        32        32        32 
dram[1]:        40        36        32        32        42        42        64        64        64        64        44        44        32        32        32        32 
dram[2]:        39        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[3]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[4]:        38        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
dram[5]:        37        36        32        32        42        44        64        64        64        64        44        44        32        32        32        32 
total reads: 4177
bank skew: 64/32 = 2.00
chip skew: 697/695 = 1.00
number of total write accesses:
dram[0]:        30        32        32        32        32        32        32        32        32        32        14        12         0         0         0         0 
dram[1]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[2]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[3]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[4]:        30        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
dram[5]:        32        32        32        32        32        32        32        32        32        32        12        12         0         0         0         0 
total reads: 2056
min_bank_accesses = 0!
chip skew: 344/342 = 1.01
average mf latency per bank:
dram[0]:        452       377       154       141       154       152       181       175       177       176       202       205       263       263       262       260
dram[1]:        538       378       137       136       158       153       180       175       176       174       205       204       260       259       260       259
dram[2]:        595       384       137       138       156       158       179       180       176       176       205       206       260       261       260       262
dram[3]:        594       387       138       148       158       156       178       177       175       175       204       205       259       261       259       259
dram[4]:        657       393       142       149       153       157       185       176       177       174       206       205       262       259       261       260
dram[5]:        480       393       142       152       152       156       176       176       176       175       206       205       260       259       259       259
maximum mf latency per bank:
dram[0]:        531       454       409       387       323       340       389       301       302       315       292       297       282       281       280       280
dram[1]:        491       490       345       333       404       338       351       290       307       293       295       286       286       268       271       268
dram[2]:        490       531       346       351       374       403       347       410       312       301       291       294       268       279       278       283
dram[3]:        495       533       352       400       378       326       331       295       306       294       286       287       268       274       268       273
dram[4]:        485       545       384       408       322       332       367       306       311       292       298       287       285       276       278       268
dram[5]:        441       565       409       431       343       319       288       308       293       288       296       296       272       269       269       275

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80080880, atomic=0 1 entries : 0x7fb3b1924790 :  mf: uid=622775, sid04:w47, part=0, addr=0x80080880, load , size=128, unknown  status = IN_PARTITION_DRAM (284532), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375591 n_nop=373463 n_act=31 n_pre=15 n_req=1041 n_rd=1394 n_write=688 bw_util=0.01109
n_activity=13440 dram_eff=0.3098
bk0: 78a 374333i bk1: 72a 374384i bk2: 64a 374486i bk3: 64a 374534i bk4: 84a 374541i bk5: 84a 374553i bk6: 128a 374350i bk7: 128a 374532i bk8: 128a 374385i bk9: 128a 374473i bk10: 92a 374953i bk11: 88a 375055i bk12: 64a 375378i bk13: 64a 375312i bk14: 64a 375355i bk15: 64a 375405i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0670916
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375591 n_nop=373467 n_act=32 n_pre=16 n_req=1038 n_rd=1392 n_write=684 bw_util=0.01105
n_activity=14253 dram_eff=0.2913
bk0: 80a 374423i bk1: 72a 374453i bk2: 64a 374665i bk3: 64a 374667i bk4: 84a 374615i bk5: 84a 374570i bk6: 128a 374476i bk7: 128a 374522i bk8: 128a 374497i bk9: 128a 374565i bk10: 88a 375100i bk11: 88a 375118i bk12: 64a 375422i bk13: 64a 375434i bk14: 64a 375406i bk15: 64a 375440i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0485608
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80080480, atomic=0 1 entries : 0x7fb3b1924e10 :  mf: uid=622777, sid00:w47, part=2, addr=0x80080480, load , size=128, unknown  status = IN_PARTITION_DRAM (284536), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375591 n_nop=373473 n_act=28 n_pre=12 n_req=1039 n_rd=1394 n_write=684 bw_util=0.01107
n_activity=13804 dram_eff=0.3011
bk0: 78a 374513i bk1: 72a 374410i bk2: 64a 374661i bk3: 64a 374638i bk4: 84a 374614i bk5: 88a 374528i bk6: 128a 374487i bk7: 128a 374411i bk8: 128a 374492i bk9: 128a 374430i bk10: 88a 375107i bk11: 88a 375069i bk12: 64a 375434i bk13: 64a 375388i bk14: 64a 375418i bk15: 64a 375348i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.051588
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375591 n_nop=373475 n_act=28 n_pre=12 n_req=1038 n_rd=1392 n_write=684 bw_util=0.01105
n_activity=13930 dram_eff=0.2981
bk0: 76a 374484i bk1: 72a 374387i bk2: 64a 374579i bk3: 64a 374533i bk4: 84a 374628i bk5: 88a 374581i bk6: 128a 374486i bk7: 128a 374432i bk8: 128a 374549i bk9: 128a 374538i bk10: 88a 375144i bk11: 88a 375102i bk12: 64a 375444i bk13: 64a 375388i bk14: 64a 375447i bk15: 64a 375422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0586303
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375591 n_nop=373473 n_act=29 n_pre=13 n_req=1038 n_rd=1392 n_write=684 bw_util=0.01105
n_activity=13693 dram_eff=0.3032
bk0: 76a 374381i bk1: 72a 374334i bk2: 64a 374505i bk3: 64a 374501i bk4: 84a 374619i bk5: 88a 374586i bk6: 128a 374383i bk7: 128a 374455i bk8: 128a 374450i bk9: 128a 374567i bk10: 88a 375101i bk11: 88a 375100i bk12: 64a 375367i bk13: 64a 375432i bk14: 64a 375400i bk15: 64a 375421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0639179
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=375591 n_nop=373473 n_act=28 n_pre=12 n_req=1039 n_rd=1390 n_write=688 bw_util=0.01107
n_activity=13673 dram_eff=0.304
bk0: 74a 374427i bk1: 72a 374332i bk2: 64a 374494i bk3: 64a 374458i bk4: 84a 374592i bk5: 88a 374537i bk6: 128a 374515i bk7: 128a 374487i bk8: 128a 374451i bk9: 128a 374523i bk10: 88a 375037i bk11: 88a 375090i bk12: 64a 375415i bk13: 64a 375436i bk14: 64a 375448i bk15: 64a 375428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0623471

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1031, Miss = 351, Miss_rate = 0.340, Pending_hits = 21, Reservation_fails = 754
L2_cache_bank[1]: Access = 916, Miss = 346, Miss_rate = 0.378, Pending_hits = 12, Reservation_fails = 407
L2_cache_bank[2]: Access = 1455, Miss = 350, Miss_rate = 0.241, Pending_hits = 24, Reservation_fails = 850
L2_cache_bank[3]: Access = 916, Miss = 346, Miss_rate = 0.378, Pending_hits = 12, Reservation_fails = 398
L2_cache_bank[4]: Access = 1233, Miss = 349, Miss_rate = 0.283, Pending_hits = 21, Reservation_fails = 706
L2_cache_bank[5]: Access = 918, Miss = 348, Miss_rate = 0.379, Pending_hits = 12, Reservation_fails = 413
L2_cache_bank[6]: Access = 976, Miss = 348, Miss_rate = 0.357, Pending_hits = 18, Reservation_fails = 611
L2_cache_bank[7]: Access = 918, Miss = 348, Miss_rate = 0.379, Pending_hits = 12, Reservation_fails = 410
L2_cache_bank[8]: Access = 1004, Miss = 348, Miss_rate = 0.347, Pending_hits = 24, Reservation_fails = 835
L2_cache_bank[9]: Access = 918, Miss = 348, Miss_rate = 0.379, Pending_hits = 12, Reservation_fails = 410
L2_cache_bank[10]: Access = 946, Miss = 347, Miss_rate = 0.367, Pending_hits = 15, Reservation_fails = 509
L2_cache_bank[11]: Access = 918, Miss = 348, Miss_rate = 0.379, Pending_hits = 12, Reservation_fails = 397
L2_total_cache_accesses = 12149
L2_total_cache_misses = 4177
L2_total_cache_miss_rate = 0.3438
L2_total_cache_pending_hits = 195
L2_total_cache_reservation_fails = 6700
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2056
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 854
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 102
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3540
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 218
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 6901
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 87
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 29
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 2942
L2_cache_data_port_util = 0.009
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=50541
icnt_total_pkts_simt_to_mem=20373
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.03379
	minimum = 6
	maximum = 68
Network latency average = 8.47185
	minimum = 6
	maximum = 62
Slowest packet = cb4
Flit latency average = 6.66624
	minimum = 6
	maximum = 58
Slowest flit = 2016
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00316275
	minimum = 0.00281859 (at node b)
	maximum = 0.00511353 (at node 11)
Accepted packet rate average = 0.00316275
	minimum = 0.00281859 (at node b)
	maximum = 0.00511353 (at node 11)
Injected flit rate average = 0.00923053
	minimum = 0.00473046 (at node b)
	maximum = 0.0224398 (at node 11)
Accepted flit rate average= 0.00923053
	minimum = 0.00563719 (at node 10)
	maximum = 0.0123779 (at node 0)
Injected packet length average = 2.91851
Accepted packet length average = 2.91851
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.03379 (1 samples)
	minimum = 6 (1 samples)
	maximum = 68 (1 samples)
Network latency average = 8.47185 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Flit latency average = 6.66624 (1 samples)
	minimum = 6 (1 samples)
	maximum = 58 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00316275 (1 samples)
	minimum = 0.00281859 (1 samples)
	maximum = 0.00511353 (1 samples)
Accepted packet rate average = 0.00316275 (1 samples)
	minimum = 0.00281859 (1 samples)
	maximum = 0.00511353 (1 samples)
Injected flit rate average = 0.00923053 (1 samples)
	minimum = 0.00473046 (1 samples)
	maximum = 0.0224398 (1 samples)
Accepted flit rate average = 0.00923053 (1 samples)
	minimum = 0.00563719 (1 samples)
	maximum = 0.0123779 (1 samples)
Injected packet size average = 2.91851 (1 samples)
Accepted packet size average = 2.91851 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 4 sec (124 sec)
gpgpu_simulation_rate = 242475 (inst/sec)
gpgpu_simulation_rate = 2294 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
GPU processing time: 119576.445312 (ms)
Total processing time: 119595.562500 (ms)


###############################################################

