read -sv run_verilog_mid/adder_32b_9_96_188f7bc3fe70259b8c4e8684ccaaaa78.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_96_188f7bc3fe70259b8c4e8684ccaaaa78_yosys.v
