$date
	Sun Oct 23 04:32:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#391856
b11 !
1"
#391858
b11 &
b11 %
1$
#391859
0"
#391862
b1010 &
b1010 %
#391866
b101 &
b101 %
#391870
b10000 &
b10000 %
#391874
b1000 &
b1000 %
#391878
b100 &
b100 %
#391882
b10 &
b10 %
#391886
b1 &
1#
b1 %
#391890
b0 &
b0 %
0#
0$
#1479252
b10100 !
1"
#1479254
b10100 &
b10100 %
1$
#1479255
0"
#1479258
b1010 &
b1010 %
#1479262
b101 &
b101 %
#1479266
b10000 &
b10000 %
#1479270
b1000 &
b1000 %
#1479274
b100 &
b100 %
#1479278
b10 &
b10 %
#1479282
b1 &
b1 %
1#
#1479286
b0 &
0#
b0 %
0$
#2429273
b10001 !
1"
#2429274
b10001 &
b10001 %
1$
#2429275
0"
#2429278
b110100 &
b110100 %
#2429282
b11010 &
b11010 %
#2429286
b1101 &
b1101 %
#2429290
b101000 &
b101000 %
#2429294
b10100 &
b10100 %
#2429298
b1010 &
b1010 %
#2429302
b101 &
b101 %
#2429306
b10000 &
b10000 %
#2429310
b1000 &
b1000 %
#2429314
b100 &
b100 %
#2429318
b10 &
b10 %
#2429322
b1 &
b1 %
1#
#2429326
b0 &
0#
b0 %
0$
#4500012
