Analysis & Synthesis report for data_plane_tx
Fri Apr 17 04:47:21 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Multiplexer Restructuring Statistics (Restructuring Performed)
  6. Parameter Settings for User Entity Instance: Multiplexer:sp_tx_mux
  7. Parameter Settings for User Entity Instance: Register:sp_tx_reg
  8. Parameter Settings for User Entity Instance: ALU:sp_increment
  9. Parameter Settings for User Entity Instance: ALU:sp_decrement
 10. Parameter Settings for User Entity Instance: Multiplexer:RAM_tx_address_mux
 11. Parameter Settings for User Entity Instance: Data_Memory:RAM_tx
 12. Port Connectivity Checks: "ALU:sp_decrement"
 13. Port Connectivity Checks: "ALU:sp_increment"
 14. Port Connectivity Checks: "Multiplexer:sp_tx_mux"
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Apr 17 04:47:21 2020           ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; data_plane_tx                               ;
; Top-level Entity Name              ; data_plane_tx                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; data_plane_tx      ; data_plane_tx      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |data_plane_tx|data_tx_packet[24]~reg0 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |data_plane_tx|Register:sp_tx_reg|q[1] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |data_plane_tx|count[0]                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |data_plane_tx|data_tx_packet[0]~reg0  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer:sp_tx_mux ;
+------------------------+-------+-----------------------------------+
; Parameter Name         ; Value ; Type                              ;
+------------------------+-------+-----------------------------------+
; NUM_OF_CONTROL_SIGNALS ; 2     ; Signed Integer                    ;
; WIDTH                  ; 16    ; Signed Integer                    ;
+------------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:sp_tx_reg ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:sp_increment ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:sp_decrement ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; WIDTH          ; 16    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Multiplexer:RAM_tx_address_mux ;
+------------------------+-------+--------------------------------------------+
; Parameter Name         ; Value ; Type                                       ;
+------------------------+-------+--------------------------------------------+
; NUM_OF_CONTROL_SIGNALS ; 1     ; Signed Integer                             ;
; WIDTH                  ; 16    ; Signed Integer                             ;
+------------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Data_Memory:RAM_tx ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; WIDTH          ; 16    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------+
; Port Connectivity Checks: "ALU:sp_decrement"     ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; src_b[15..1]   ; Input ; Info     ; Stuck at GND ;
; src_b[0]       ; Input ; Info     ; Stuck at VCC ;
; ALU_Control[1] ; Input ; Info     ; Stuck at GND ;
; ALU_Control[0] ; Input ; Info     ; Stuck at VCC ;
+----------------+-------+----------+--------------+


+------------------------------------------------+
; Port Connectivity Checks: "ALU:sp_increment"   ;
+--------------+-------+----------+--------------+
; Port         ; Type  ; Severity ; Details      ;
+--------------+-------+----------+--------------+
; src_b[15..1] ; Input ; Info     ; Stuck at GND ;
; src_b[0]     ; Input ; Info     ; Stuck at VCC ;
; ALU_Control  ; Input ; Info     ; Stuck at GND ;
+--------------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Multiplexer:sp_tx_mux" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; data[3] ; Input ; Info     ; Stuck at GND         ;
+---------+-------+----------+----------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Apr 17 04:47:13 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off data_plane_tx -c data_plane_tx
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Register.sv
    Info (12023): Found entity 1: Register File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Register.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Multiplexer.sv
    Info (12023): Found entity 1: Multiplexer File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Multiplexer.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Data_Memory.sv
    Info (12023): Found entity 1: Data_Memory File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Data_Memory.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/ALU.sv
    Info (12023): Found entity 1: ALU File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/ALU.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file data_plane_tx.sv
    Info (12023): Found entity 1: data_plane_tx File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 32
Info (12127): Elaborating entity "data_plane_tx" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at data_plane_tx.sv(204): truncated value with size 32 to match size of target (3) File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 204
Warning (10030): Net "sp_tx_mux_data[3]" at data_plane_tx.sv(64) has no driver or initial value, using a default initial value '0' File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 64
Info (10041): Inferred latch for "current_dest_node[0]" at data_plane_tx.sv(135) File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 135
Info (10041): Inferred latch for "current_dest_node[1]" at data_plane_tx.sv(135) File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 135
Info (10041): Inferred latch for "current_dest_node[2]" at data_plane_tx.sv(135) File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 135
Info (10041): Inferred latch for "current_dest_node[3]" at data_plane_tx.sv(135) File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 135
Info (10041): Inferred latch for "current_dest_node[4]" at data_plane_tx.sv(135) File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 135
Info (10041): Inferred latch for "current_dest_node[5]" at data_plane_tx.sv(135) File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 135
Info (10041): Inferred latch for "current_dest_node[6]" at data_plane_tx.sv(135) File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 135
Info (10041): Inferred latch for "current_dest_node[7]" at data_plane_tx.sv(135) File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 135
Info (10041): Inferred latch for "current_dest_node[8]" at data_plane_tx.sv(135) File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 135
Info (10041): Inferred latch for "current_dest_node[9]" at data_plane_tx.sv(135) File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 135
Info (10041): Inferred latch for "current_dest_node[10]" at data_plane_tx.sv(135) File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 135
Info (10041): Inferred latch for "current_dest_node[11]" at data_plane_tx.sv(135) File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 135
Info (10041): Inferred latch for "current_dest_node[12]" at data_plane_tx.sv(135) File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 135
Info (10041): Inferred latch for "current_dest_node[13]" at data_plane_tx.sv(135) File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 135
Info (10041): Inferred latch for "current_dest_node[14]" at data_plane_tx.sv(135) File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 135
Info (10041): Inferred latch for "current_dest_node[15]" at data_plane_tx.sv(135) File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 135
Info (12128): Elaborating entity "Multiplexer" for hierarchy "Multiplexer:sp_tx_mux" File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 101
Info (12128): Elaborating entity "Register" for hierarchy "Register:sp_tx_reg" File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 104
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:sp_increment" File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 108
Info (12128): Elaborating entity "Multiplexer" for hierarchy "Multiplexer:RAM_tx_address_mux" File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 115
Info (12128): Elaborating entity "Data_Memory" for hierarchy "Data_Memory:RAM_tx" File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/data_plane_tx/data_plane_tx.sv Line: 118
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "Data_Memory:RAM_tx|RAM" is uninferred due to asynchronous read logic File: /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Data_Memory.sv Line: 34
Error (276003): Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings
    Error: Peak virtual memory: 849 megabytes
    Error: Processing ended: Fri Apr 17 04:47:21 2020
    Error: Elapsed time: 00:00:08
    Error: Total CPU time (on all processors): 00:00:19


