ComputeCoreWrapper_test_ComputeCoreWrapper_0_0.v,verilog,xil_defaultlib,../../../bd/ComputeCoreWrapper_test/ip/ComputeCoreWrapper_test_ComputeCoreWrapper_0_0/sim/ComputeCoreWrapper_test_ComputeCoreWrapper_0_0.v,incdir="$ref_dir/../../../../Aloha-HE_Kintex.srcs/sources_1/bd/ComputeCoreWrapper_test/ipshared/c923"incdir="../../../../Aloha-HE_Kintex.srcs/sources_1/bd/ComputeCoreWrapper_test/ipshared/c923"
ComputeCoreWrapper_test_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/ComputeCoreWrapper_test/ip/ComputeCoreWrapper_test_clk_wiz_0/ComputeCoreWrapper_test_clk_wiz_0_clk_wiz.v,incdir="$ref_dir/../../../../Aloha-HE_Kintex.srcs/sources_1/bd/ComputeCoreWrapper_test/ipshared/c923"incdir="../../../../Aloha-HE_Kintex.srcs/sources_1/bd/ComputeCoreWrapper_test/ipshared/c923"
ComputeCoreWrapper_test_clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/ComputeCoreWrapper_test/ip/ComputeCoreWrapper_test_clk_wiz_0/ComputeCoreWrapper_test_clk_wiz_0.v,incdir="$ref_dir/../../../../Aloha-HE_Kintex.srcs/sources_1/bd/ComputeCoreWrapper_test/ipshared/c923"incdir="../../../../Aloha-HE_Kintex.srcs/sources_1/bd/ComputeCoreWrapper_test/ipshared/c923"
ComputeCoreWrapper_test.v,verilog,xil_defaultlib,../../../bd/ComputeCoreWrapper_test/sim/ComputeCoreWrapper_test.v,incdir="$ref_dir/../../../../Aloha-HE_Kintex.srcs/sources_1/bd/ComputeCoreWrapper_test/ipshared/c923"incdir="../../../../Aloha-HE_Kintex.srcs/sources_1/bd/ComputeCoreWrapper_test/ipshared/c923"
glbl.v,Verilog,xil_defaultlib,glbl.v
