static void\r\nF_1 ( struct V_1 * V_2 , const char * V_3 , unsigned V_4 )\r\n{\r\nF_2 ( V_3 , V_4 ) ;\r\n}\r\nstatic void T_1 F_3 ( char V_5 )\r\n{\r\nswitch ( V_5 ) {\r\ncase 'd' :\r\ncase 's' :\r\nbreak;\r\ncase 'h' :\r\nF_4 ( L_1 ) ;\r\nF_5 () ;\r\nbreak;\r\ncase 'p' :\r\nV_6 . V_7 &= ~ V_8 ;\r\nbreak;\r\ncase 'P' :\r\nif ( V_9 != V_10 ) {\r\nF_6 ( L_2 ) ;\r\nbreak;\r\n}\r\nV_11 = 1 ;\r\nF_7 ( V_12 ) ;\r\nF_8 () ;\r\nbreak;\r\ndefault:\r\nF_6 ( L_3 , V_5 ) ;\r\nbreak;\r\n}\r\n}\r\nstatic void T_1 F_9 ( char * V_13 )\r\n{\r\nwhile ( * V_13 ) {\r\nwhile ( * V_13 && * V_13 == ' ' )\r\nV_13 ++ ;\r\nif ( * V_13 == '\0' )\r\nbreak;\r\nif ( * V_13 == '-' ) {\r\nV_13 ++ ;\r\nwhile ( * V_13 && * V_13 != ' ' )\r\nF_3 ( * V_13 ++ ) ;\r\ncontinue;\r\n}\r\nif ( ! strncmp ( V_13 , L_4 , 4 ) ) {\r\nV_14 = F_10 ( V_13 + 4 ,\r\n& V_13 , 0 ) ;\r\nif ( * V_13 == 'K' || * V_13 == 'k' ) {\r\nV_14 <<= 10 ;\r\nV_13 ++ ;\r\n} else if ( * V_13 == 'M' || * V_13 == 'm' ) {\r\nV_14 <<= 20 ;\r\nV_13 ++ ;\r\n}\r\n}\r\nwhile ( * V_13 && * V_13 != ' ' )\r\nV_13 ++ ;\r\n}\r\n}\r\nvoid T_1 F_11 ( void )\r\n{\r\nstruct V_15 * V_16 ;\r\nunsigned long V_17 ;\r\nint V_18 ;\r\nif ( V_9 == V_19 && ! V_20 )\r\nreturn;\r\nV_18 = 0 ;\r\nif ( V_9 != V_21 ) {\r\n__asm__ ("rdpr %%ver, %0" : "=r" (ver));\r\nV_18 = ( ( V_17 >> 32UL ) == V_22 ||\r\n( V_17 >> 32UL ) == V_23 ) ;\r\n}\r\nV_16 = & V_24 ;\r\nwhile ( V_16 < & V_25 ) {\r\nunsigned long V_26 = V_16 -> V_26 ;\r\nunsigned int * V_27 ;\r\nswitch ( V_9 ) {\r\ncase V_19 :\r\nV_27 = & V_16 -> V_28 [ 0 ] ;\r\nbreak;\r\ncase V_10 :\r\ncase V_29 :\r\nif ( V_18 )\r\nV_27 = & V_16 -> V_30 [ 0 ] ;\r\nelse\r\nV_27 = & V_16 -> V_31 [ 0 ] ;\r\nbreak;\r\ncase V_21 :\r\nV_27 = & V_16 -> V_32 [ 0 ] ;\r\nbreak;\r\ndefault:\r\nF_4 ( L_5 ) ;\r\nF_5 () ;\r\n}\r\n* ( unsigned int * ) ( V_26 + 0 ) = V_27 [ 0 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\n* ( unsigned int * ) ( V_26 + 4 ) = V_27 [ 1 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 4));\r\n* ( unsigned int * ) ( V_26 + 8 ) = V_27 [ 2 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 8));\r\n* ( unsigned int * ) ( V_26 + 12 ) = V_27 [ 3 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 12));\r\nV_16 ++ ;\r\n}\r\n}\r\nvoid F_13 ( struct V_33 * V_34 ,\r\nstruct V_33 * V_35 )\r\n{\r\nwhile ( V_34 < V_35 ) {\r\nunsigned long V_26 = V_34 -> V_26 ;\r\n* ( unsigned int * ) ( V_26 + 0 ) = V_34 -> V_36 ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\nV_34 ++ ;\r\n}\r\n}\r\nvoid F_14 ( struct V_37 * V_34 ,\r\nstruct V_37 * V_35 )\r\n{\r\nwhile ( V_34 < V_35 ) {\r\nunsigned long V_26 = V_34 -> V_26 ;\r\n* ( unsigned int * ) ( V_26 + 0 ) = V_34 -> V_27 [ 0 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 0));\r\n* ( unsigned int * ) ( V_26 + 4 ) = V_34 -> V_27 [ 1 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0" : : "r" (addr + 4));\r\nV_34 ++ ;\r\n}\r\n}\r\nvoid T_1 F_15 ( void )\r\n{\r\nextern void V_38 ( void ) ;\r\nif ( V_9 != V_21 )\r\nreturn;\r\nF_13 ( & V_39 ,\r\n& V_40 ) ;\r\nF_14 ( & V_41 ,\r\n& V_42 ) ;\r\nV_38 () ;\r\n}\r\nstatic void T_1 F_16 ( void )\r\n{\r\nstruct V_43 * V_44 ;\r\nstruct V_45 * V_46 ;\r\nV_44 = & V_47 ;\r\nwhile ( V_44 < & V_48 ) {\r\nunsigned long V_49 , V_26 = V_44 -> V_26 ;\r\nfor ( V_49 = 0 ; V_49 < 3 ; V_49 ++ ) {\r\n* ( unsigned int * ) ( V_26 + ( V_49 * 4 ) ) = V_44 -> V_27 [ V_49 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0"\r\n: : "r" (addr + (i * 4)));\r\n}\r\nV_44 ++ ;\r\n}\r\nV_46 = & V_50 ;\r\nwhile ( V_46 < & V_51 ) {\r\nunsigned long V_49 , V_26 = V_46 -> V_26 ;\r\nfor ( V_49 = 0 ; V_49 < 6 ; V_49 ++ ) {\r\n* ( unsigned int * ) ( V_26 + ( V_49 * 4 ) ) = V_46 -> V_27 [ V_49 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0"\r\n: : "r" (addr + (i * 4)));\r\n}\r\nV_46 ++ ;\r\n}\r\n}\r\nstatic void T_1 F_17 ( void )\r\n{\r\nstruct V_52 * V_16 ;\r\nV_16 = & V_53 ;\r\nwhile ( V_16 < & V_54 ) {\r\nunsigned long V_49 , V_26 = V_16 -> V_26 ;\r\nfor ( V_49 = 0 ; V_49 < 3 ; V_49 ++ ) {\r\n* ( unsigned int * ) ( V_26 + ( V_49 * 4 ) ) = V_16 -> V_27 [ V_49 ] ;\r\nF_12 () ;\r\n__asm__ __volatile__("flush %0"\r\n: : "r" (addr + (i * 4)));\r\n}\r\nV_16 ++ ;\r\n}\r\n}\r\nvoid T_1 F_18 ( int V_55 )\r\n{\r\nF_4 ( L_6 ,\r\nV_55 , V_56 ) ;\r\nF_5 () ;\r\n}\r\nvoid F_19 ( struct V_57 * V_58 )\r\n{\r\nunsigned long V_59 = V_60 ;\r\nint V_49 , V_61 = 0 ;\r\nF_20 ( V_58 , L_7 ) ;\r\nfor ( V_49 = 0 ; V_49 < F_21 ( V_62 ) ; V_49 ++ ) {\r\nunsigned long V_63 = 1UL << V_49 ;\r\nif ( V_59 & V_63 ) {\r\nF_22 ( V_58 , L_8 ,\r\nV_61 ? L_9 : L_10 , V_62 [ V_49 ] ) ;\r\nV_61 ++ ;\r\n}\r\n}\r\nif ( V_59 & V_64 ) {\r\nunsigned long V_65 ;\r\n__asm__ __volatile__("rd %%asr26, %0" : "=r" (cfr));\r\nfor ( V_49 = 0 ; V_49 < F_21 ( V_66 ) ; V_49 ++ ) {\r\nunsigned long V_63 = 1UL << V_49 ;\r\nif ( V_65 & V_63 ) {\r\nF_22 ( V_58 , L_8 ,\r\nV_61 ? L_9 : L_10 , V_66 [ V_49 ] ) ;\r\nV_61 ++ ;\r\n}\r\n}\r\n}\r\nF_23 ( V_58 , '\n' ) ;\r\n}\r\nstatic void T_1 F_24 ( int * V_61 , const char * V_67 )\r\n{\r\nif ( ( * V_61 ) == 0 )\r\nF_6 ( V_68 L_11 ) ;\r\nF_6 ( V_69 L_8 ,\r\n( * V_61 ) ? L_9 : L_10 , V_67 ) ;\r\nif ( ++ ( * V_61 ) == 8 ) {\r\nF_6 ( V_69 L_12 ) ;\r\n* V_61 = 0 ;\r\n}\r\n}\r\nstatic void T_1 F_25 ( int * V_61 )\r\n{\r\nunsigned long V_65 ;\r\nint V_49 ;\r\n__asm__ __volatile__("rd %%asr26, %0" : "=r" (cfr));\r\nfor ( V_49 = 0 ; V_49 < F_21 ( V_66 ) ; V_49 ++ ) {\r\nunsigned long V_63 = 1UL << V_49 ;\r\nif ( V_65 & V_63 )\r\nF_24 ( V_61 , V_66 [ V_49 ] ) ;\r\n}\r\n}\r\nstatic void T_1 F_26 ( unsigned long V_59 )\r\n{\r\nint V_49 , V_61 = 0 ;\r\nfor ( V_49 = 0 ; V_49 < F_21 ( V_62 ) ; V_49 ++ ) {\r\nunsigned long V_63 = 1UL << V_49 ;\r\nif ( V_59 & V_63 )\r\nF_24 ( & V_61 , V_62 [ V_49 ] ) ;\r\n}\r\nif ( V_59 & V_64 )\r\nF_25 ( & V_61 ) ;\r\nif ( V_61 != 0 )\r\nF_6 ( V_69 L_12 ) ;\r\n}\r\nstatic unsigned long T_1 F_27 ( void )\r\n{\r\nstruct V_70 * V_71 ;\r\nunsigned long V_59 = 0 ;\r\nconst char * V_72 ;\r\nint V_73 ;\r\nT_2 V_74 ;\r\nV_71 = F_28 () ;\r\nif ( ! V_71 )\r\nreturn 0 ;\r\nV_74 = F_29 ( V_71 , V_75 , L_13 ) ;\r\nif ( V_74 == V_75 )\r\ngoto V_76;\r\nV_72 = F_30 ( V_71 , V_74 , L_14 , & V_73 ) ;\r\nif ( ! V_72 )\r\ngoto V_76;\r\nwhile ( V_73 ) {\r\nint V_49 , V_77 ;\r\nfor ( V_49 = 0 ; V_49 < F_21 ( V_62 ) ; V_49 ++ ) {\r\nunsigned long V_63 = 1UL << V_49 ;\r\nif ( ! strcmp ( V_72 , V_62 [ V_49 ] ) ) {\r\nV_59 |= V_63 ;\r\nbreak;\r\n}\r\n}\r\nfor ( V_49 = 0 ; V_49 < F_21 ( V_66 ) ; V_49 ++ ) {\r\nif ( ! strcmp ( V_72 , V_66 [ V_49 ] ) )\r\nV_59 |= V_64 ;\r\n}\r\nV_77 = strlen ( V_72 ) + 1 ;\r\nV_72 += V_77 ;\r\nV_73 -= V_77 ;\r\n}\r\nV_76:\r\nF_31 ( V_71 ) ;\r\nreturn V_59 ;\r\n}\r\nstatic void T_1 F_32 ( void )\r\n{\r\nunsigned long V_78 = V_60 ;\r\nunsigned long V_79 ;\r\nif ( V_9 == V_10 || V_9 == V_29 )\r\nV_78 |= V_80 ;\r\nelse if ( V_9 == V_21 ) {\r\nif ( V_81 == V_82 ||\r\nV_81 == V_83 ||\r\nV_81 == V_84 ||\r\nV_81 == V_85 ||\r\nV_81 == V_86 )\r\nV_78 |= V_87 ;\r\nif ( V_81 == V_83 ||\r\nV_81 == V_84 ||\r\nV_81 == V_85 ||\r\nV_81 == V_86 )\r\nV_78 |= V_88 ;\r\n}\r\nV_78 |= ( V_89 | V_90 | V_91 ) ;\r\nV_79 = F_27 () ;\r\nif ( ! V_79 ) {\r\nif ( V_9 == V_19 )\r\nV_78 |= V_92 ;\r\nif ( V_9 == V_10 || V_9 == V_29 )\r\nV_78 |= V_92 | V_93 ;\r\nif ( V_9 == V_29 ) {\r\nunsigned long V_94 , V_17 ;\r\n__asm__ __volatile__("rdpr %%ver, %0" : "=r" (ver));\r\nV_94 = ( ( V_17 >> 32 ) & 0xffff ) ;\r\nif ( V_94 == V_95 )\r\nV_78 |= V_96 ;\r\n}\r\nif ( V_9 == V_21 ) {\r\nif ( V_81 == V_82 )\r\nV_78 |= V_97 ;\r\nif ( V_81 == V_83 ||\r\nV_81 == V_84 ||\r\nV_81 == V_85 ||\r\nV_81 == V_86 )\r\nV_78 |= ( V_92 | V_93 |\r\nV_97 |\r\nV_96 ) ;\r\nif ( V_81 == V_84 ||\r\nV_81 == V_85 ||\r\nV_81 == V_86 )\r\nV_78 |= ( V_98 | V_99 |\r\nV_100 ) ;\r\n}\r\n}\r\nV_60 = V_78 | V_79 ;\r\nF_26 ( V_60 ) ;\r\nif ( V_60 & V_96 )\r\nF_16 () ;\r\nif ( V_60 & V_101 )\r\nF_17 () ;\r\n}\r\nvoid T_1 F_33 ( char * * V_102 )\r\n{\r\n* V_102 = F_34 () ;\r\nstrcpy ( V_103 , * V_102 ) ;\r\nF_35 () ;\r\nF_9 ( * V_102 ) ;\r\n#ifdef F_36\r\nif ( F_37 () )\r\n#endif\r\nF_38 ( & V_6 ) ;\r\nif ( V_9 == V_21 )\r\nF_6 ( L_15 ) ;\r\nelse\r\nF_6 ( L_16 ) ;\r\n#ifdef F_39\r\nV_104 = & V_105 ;\r\n#endif\r\nF_40 () ;\r\nif ( ! V_106 )\r\nV_107 &= ~ V_108 ;\r\nV_109 = F_41 ( V_110 ) ;\r\n#ifdef F_42\r\nV_111 = V_112 & V_113 ;\r\nV_114 = ( ( V_112 & V_115 ) != 0 ) ;\r\nV_116 = ( ( V_112 & V_117 ) != 0 ) ;\r\n#endif\r\nF_43 ( & V_118 ) -> V_119 = & V_120 ;\r\n#ifdef F_44\r\nif ( ! V_121 ) {\r\nT_3 V_122 = F_45 ( L_17 ) ;\r\nT_4 V_123 , V_124 , V_125 ;\r\nV_123 = F_46 ( V_122 , L_18 , 0 ) ;\r\nV_124 = F_46 ( V_122 , L_19 , 0 ) ;\r\nV_125 = F_46 ( V_122 , L_20 , 0 ) ;\r\nif ( V_123 && V_124 ) {\r\nV_126 = V_123 ;\r\nV_127 = V_124 ;\r\nif ( V_125 )\r\nV_128 = V_125 ;\r\n#if F_47 ( V_129 ) || F_47 ( V_130 )\r\nV_131 = 0 ;\r\n#endif\r\n}\r\n}\r\n#endif\r\nF_48 ( F_49 () ) ;\r\nF_50 () ;\r\nF_32 () ;\r\n}\r\nvoid F_51 ( void )\r\n{\r\nif ( ! V_132 )\r\nreturn;\r\nF_4 ( L_21 ) ;\r\nF_52 () ;\r\nF_53 () ;\r\n}
