{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512720350390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512720350394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 03:05:50 2017 " "Processing started: Fri Dec 08 03:05:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512720350394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720350394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off yao_processor -c yao_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off yao_processor -c yao_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720350394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512720350909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512720350909 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "p P CLA8bit.v(11) " "Verilog HDL Declaration information at CLA8bit.v(11): object \"p\" differs only in case from object \"P\" in the same scope" {  } { { "common/CLA8bit.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/CLA8bit.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512720365225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "g G CLA8bit.v(11) " "Verilog HDL Declaration information at CLA8bit.v(11): object \"g\" differs only in case from object \"G\" in the same scope" {  } { { "common/CLA8bit.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/CLA8bit.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1512720365225 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(36) " "Verilog HDL warning at alu.v(36): extended using \"x\" or \"z\"" {  } { { "alu/alu.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512720365228 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(37) " "Verilog HDL warning at alu.v(37): extended using \"x\" or \"z\"" {  } { { "alu/alu.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 37 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512720365229 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(38) " "Verilog HDL warning at alu.v(38): extended using \"x\" or \"z\"" {  } { { "alu/alu.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512720365229 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(39) " "Verilog HDL warning at alu.v(39): extended using \"x\" or \"z\"" {  } { { "alu/alu.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512720365229 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(40) " "Verilog HDL warning at alu.v(40): extended using \"x\" or \"z\"" {  } { { "alu/alu.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512720365229 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(41) " "Verilog HDL warning at alu.v(41): extended using \"x\" or \"z\"" {  } { { "alu/alu.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512720365229 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mydffe.v(21) " "Verilog HDL information at mydffe.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "common/mydffe.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/mydffe.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512720365230 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand changed.v(17) " "Verilog HDL Declaration warning at changed.v(17): \"rand\" is SystemVerilog-2005 keyword" {  } { { "common/changed.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed.v" 17 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1512720365230 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dffe1.v(16) " "Verilog HDL information at dffe1.v(16): always construct contains both blocking and non-blocking assignments" {  } { { "reg_file/dffe1.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/dffe1.v" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512720365233 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "shiftadder.v(46) " "Verilog HDL Module Instantiation warning at shiftadder.v(46): ignored dangling comma in List of Port Connections" {  } { { "multdiv/shiftadder.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shiftadder.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512720365237 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "aligner.v(52) " "Verilog HDL Module Instantiation warning at aligner.v(52): ignored dangling comma in List of Port Connections" {  } { { "multdiv/aligner.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/aligner.v" 52 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512720365242 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "shftdiv_debug.v(74) " "Verilog HDL Module Instantiation warning at shftdiv_debug.v(74): ignored dangling comma in List of Port Connections" {  } { { "multdiv/shftdiv_debug.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shftdiv_debug.v" 74 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512720365243 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "div_counter.v(46) " "Verilog HDL warning at div_counter.v(46): extended using \"x\" or \"z\"" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512720365244 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "div_debug.v(48) " "Verilog HDL Module Instantiation warning at div_debug.v(48): ignored dangling comma in List of Port Connections" {  } { { "multdiv/div_debug.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v" 48 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512720365246 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "div_debug.v(50) " "Verilog HDL Module Instantiation warning at div_debug.v(50): ignored dangling comma in List of Port Connections" {  } { { "multdiv/div_debug.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512720365246 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "div_debug.v(83) " "Verilog HDL Module Instantiation warning at div_debug.v(83): ignored dangling comma in List of Port Connections" {  } { { "multdiv/div_debug.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v" 83 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512720365246 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multdiv.v(46) " "Verilog HDL warning at multdiv.v(46): extended using \"x\" or \"z\"" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multdiv.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512720365248 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "multdiv.v(47) " "Verilog HDL warning at multdiv.v(47): extended using \"x\" or \"z\"" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multdiv.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512720365248 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "morse_rec.v(74) " "Verilog HDL information at morse_rec.v(74): always construct contains both blocking and non-blocking assignments" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1512720365250 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "processor.v(198) " "Verilog HDL Module Instantiation warning at processor.v(198): ignored dangling comma in List of Port Connections" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 198 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512720365251 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "processor.v(201) " "Verilog HDL Module Instantiation warning at processor.v(201): ignored dangling comma in List of Port Connections" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 201 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1512720365252 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(262) " "Verilog HDL warning at processor.v(262): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 262 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512720365252 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "processor.v(263) " "Verilog HDL warning at processor.v(263): extended using \"x\" or \"z\"" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 263 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1512720365252 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux reg_file/mux.v " "Entity \"mux\" obtained from \"reg_file/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "reg_file/mux.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1512720365257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 43 43 " "Found 43 design units, including 43 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLA8bit " "Found entity 1: CLA8bit" {  } { { "common/CLA8bit.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/CLA8bit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder32 " "Found entity 2: Adder32" {  } { { "alu/Adder32.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/Adder32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "3 Subber32 " "Found entity 3: Subber32" {  } { { "alu/Subber32.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/Subber32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "4 OPdecoder " "Found entity 4: OPdecoder" {  } { { "alu/OPdecoder.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/OPdecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "5 OR32 " "Found entity 5: OR32" {  } { { "common/OR32.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/OR32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "6 AND32 " "Found entity 6: AND32" {  } { { "common/AND32.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/AND32.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "7 Comparer0 " "Found entity 7: Comparer0" {  } { { "common/Comparer0.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/Comparer0.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "8 Comparer " "Found entity 8: Comparer" {  } { { "common/Comparer.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/Comparer.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "9 SLL32 " "Found entity 9: SLL32" {  } { { "common/SLL32.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/SLL32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "10 SRA32 " "Found entity 10: SRA32" {  } { { "common/SRA32.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/SRA32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "11 alu " "Found entity 11: alu" {  } { { "alu/alu.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "12 mydffe " "Found entity 12: mydffe" {  } { { "common/mydffe.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/mydffe.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "13 changed " "Found entity 13: changed" {  } { { "common/changed.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "14 reg_n " "Found entity 14: reg_n" {  } { { "paramd_reg/reg_n.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/paramd_reg/reg_n.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "15 decoder32bits " "Found entity 15: decoder32bits" {  } { { "reg_file/decoder32bits.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/decoder32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "16 mux " "Found entity 16: mux" {  } { { "reg_file/mux.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "17 reg32bits " "Found entity 17: reg32bits" {  } { { "reg_file/reg32bits.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/reg32bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "18 dffe1 " "Found entity 18: dffe1" {  } { { "reg_file/dffe1.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/dffe1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "19 equal5bits " "Found entity 19: equal5bits" {  } { { "reg_file/equal5bits.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/equal5bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "20 isZero " "Found entity 20: isZero" {  } { { "reg_file/isZero.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/isZero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "21 regfile " "Found entity 21: regfile" {  } { { "reg_file/regfile.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/regfile.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "22 reg32 " "Found entity 22: reg32" {  } { { "multdiv/reg32.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/reg32.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "23 decoder32 " "Found entity 23: decoder32" {  } { { "common/decoder32.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/decoder32.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "24 findc " "Found entity 24: findc" {  } { { "multdiv/findc.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/findc.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "25 shiftadder " "Found entity 25: shiftadder" {  } { { "multdiv/shiftadder.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shiftadder.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "26 counter " "Found entity 26: counter" {  } { { "multdiv/counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/counter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "27 aligner " "Found entity 27: aligner" {  } { { "multdiv/aligner.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/aligner.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "28 shiftdiver " "Found entity 28: shiftdiver" {  } { { "multdiv/shftdiv_debug.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shftdiv_debug.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "29 div_counter " "Found entity 29: div_counter" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "30 div " "Found entity 30: div" {  } { { "multdiv/div_debug.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "31 multi " "Found entity 31: multi" {  } { { "multdiv/multi.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "32 multdiv " "Found entity 32: multdiv" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multdiv.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "33 tim_counter " "Found entity 33: tim_counter" {  } { { "timer/tim_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/tim_counter.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "34 morse_rec " "Found entity 34: morse_rec" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "35 changed_cycle " "Found entity 35: changed_cycle" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "36 mydmem_mod " "Found entity 36: mydmem_mod" {  } { { "mydmem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/mydmem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "37 processor " "Found entity 37: processor" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "38 pc_reg " "Found entity 38: pc_reg" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 471 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "39 op_decoder " "Found entity 39: op_decoder" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "40 fd_latch " "Found entity 40: fd_latch" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 521 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "41 dx_latch " "Found entity 41: dx_latch" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "42 xm_latch " "Found entity 42: xm_latch" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""} { "Info" "ISGN_ENTITY_NAME" "43 mw_latch " "Found entity 43: mw_latch" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 583 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydmem.v 0 0 " "Found 0 design units, including 0 entities, in source file mydmem.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bsuc processor.v(145) " "Verilog HDL Implicit Net warning at processor.v(145): created implicit net for \"bsuc\"" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 145 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcout processor.v(209) " "Verilog HDL Implicit Net warning at processor.v(209): created implicit net for \"pcout\"" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dmem_address processor.v(427) " "Verilog HDL Implicit Net warning at processor.v(427): created implicit net for \"dmem_address\"" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 427 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dmem_data_in processor.v(428) " "Verilog HDL Implicit Net warning at processor.v(428): created implicit net for \"dmem_data_in\"" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 428 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cur_PC processor_tb.v(20) " "Verilog HDL Implicit Net warning at processor_tb.v(20): created implicit net for \"cur_PC\"" {  } { { "processor_tb.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor_tb.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "result processor_tb.v(21) " "Verilog HDL Implicit Net warning at processor_tb.v(21): created implicit net for \"result\"" {  } { { "processor_tb.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor_tb.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365264 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imem_instruction processor_tb.v(22) " "Verilog HDL Implicit Net warning at processor_tb.v(22): created implicit net for \"imem_instruction\"" {  } { { "processor_tb.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor_tb.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365265 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "imem_instruction1 processor_tb.v(23) " "Verilog HDL Implicit Net warning at processor_tb.v(23): created implicit net for \"imem_instruction1\"" {  } { { "processor_tb.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor_tb.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365265 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512720365455 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bsuc processor.v(145) " "Verilog HDL or VHDL warning at processor.v(145): object \"bsuc\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365456 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcout processor.v(209) " "Verilog HDL or VHDL warning at processor.v(209): object \"pcout\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365456 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmem_address processor.v(427) " "Verilog HDL or VHDL warning at processor.v(427): object \"dmem_address\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 427 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365456 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmem_data_in processor.v(428) " "Verilog HDL or VHDL warning at processor.v(428): object \"dmem_data_in\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 428 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365456 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jr_f29 processor.v(68) " "Verilog HDL or VHDL warning at processor.v(68): object \"jr_f29\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365457 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j_d processor.v(76) " "Verilog HDL or VHDL warning at processor.v(76): object \"j_d\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365457 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j_x processor.v(98) " "Verilog HDL or VHDL warning at processor.v(98): object \"j_x\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365458 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setx_x processor.v(98) " "Verilog HDL or VHDL warning at processor.v(98): object \"setx_x\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365458 "|processor"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "stall_for_div processor.v(115) " "Verilog HDL warning at processor.v(115): object stall_for_div used but never assigned" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 115 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1512720365458 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"j_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365458 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bne_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"bne_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365459 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jal_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"jal_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365459 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jr_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"jr_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365459 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blt_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"blt_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365459 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bex_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"bex_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365459 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setx_m processor.v(122) " "Verilog HDL or VHDL warning at processor.v(122): object \"setx_m\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365459 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_mem processor.v(125) " "Verilog HDL or VHDL warning at processor.v(125): object \"read_mem\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365459 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sw_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"sw_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365459 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "j_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"j_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365459 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bne_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"bne_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365459 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "jr_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"jr_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365459 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blt_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"blt_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365459 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bex_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"bex_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365459 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setx_w processor.v(134) " "Verilog HDL or VHDL warning at processor.v(134): object \"setx_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365459 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_dependency processor.v(152) " "Verilog HDL or VHDL warning at processor.v(152): object \"data_dependency\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365459 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "random processor.v(215) " "Verilog HDL or VHDL warning at processor.v(215): object \"random\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365460 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_reg1_x processor.v(323) " "Verilog HDL or VHDL warning at processor.v(323): object \"r_reg1_x\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 323 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365460 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_reg2_x processor.v(323) " "Verilog HDL or VHDL warning at processor.v(323): object \"r_reg2_x\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 323 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365460 "|processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R_or_addi_w processor.v(338) " "Verilog HDL or VHDL warning at processor.v(338): object \"R_or_addi_w\" assigned a value but never read" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 338 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365460 "|processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processor.v(209) " "Verilog HDL assignment warning at processor.v(209): truncated value with size 32 to match size of target (1)" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512720365463 "|processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "12 1 processor.v(427) " "Verilog HDL assignment warning at processor.v(427): truncated value with size 12 to match size of target (1)" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512720365470 "|processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 processor.v(428) " "Verilog HDL assignment warning at processor.v(428): truncated value with size 32 to match size of target (1)" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512720365470 "|processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "stall_for_div 0 processor.v(115) " "Net \"stall_for_div\" at processor.v(115) has no driver or initial value, using a default initial value '0'" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 115 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512720365474 "|processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ASCII_out processor.v(47) " "Output port \"ASCII_out\" at processor.v(47) has no driver" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512720365474 "|processor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "decode_end processor.v(48) " "Output port \"decode_end\" at processor.v(48) has no driver" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512720365475 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:cur_next_pc " "Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:cur_next_pc\"" {  } { { "processor.v" "cur_next_pc" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n pc_reg:cur_next_pc\|reg_n:reg_for_pc " "Elaborating entity \"reg_n\" for hierarchy \"pc_reg:cur_next_pc\|reg_n:reg_for_pc\"" {  } { { "processor.v" "reg_for_pc" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydffe pc_reg:cur_next_pc\|reg_n:reg_for_pc\|mydffe:loop1\[0\].a_dff " "Elaborating entity \"mydffe\" for hierarchy \"pc_reg:cur_next_pc\|reg_n:reg_for_pc\|mydffe:loop1\[0\].a_dff\"" {  } { { "paramd_reg/reg_n.v" "loop1\[0\].a_dff" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/paramd_reg/reg_n.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365606 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pr mydffe.v(8) " "Verilog HDL or VHDL warning at mydffe.v(8): object \"pr\" assigned a value but never read" {  } { { "common/mydffe.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/mydffe.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720365607 "|processor|pc_reg:cur_next_pc|reg_n:reg_for_pc|mydffe:loop1[0].a_dff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:myimem " "Elaborating entity \"imem\" for hierarchy \"imem:myimem\"" {  } { { "processor.v" "myimem" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:myimem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365699 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:myimem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:myimem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:myimem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:myimem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512720365701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512720365701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512720365701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512720365701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512720365701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512720365701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512720365701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512720365701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512720365701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512720365701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512720365701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512720365701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512720365701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512720365701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1512720365701 ""}  } { { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1512720365701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ehc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ehc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ehc1 " "Found entity 1: altsyncram_ehc1" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512720365753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ehc1 imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated " "Elaborating entity \"altsyncram_ehc1\" for hierarchy \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_rec morse_rec:my_morse_rec " "Elaborating entity \"morse_rec\" for hierarchy \"morse_rec:my_morse_rec\"" {  } { { "processor.v" "my_morse_rec" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365759 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state morse_rec.v(76) " "Verilog HDL Always Construct warning at morse_rec.v(76): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512720365761 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sig_in_d morse_rec.v(92) " "Verilog HDL Always Construct warning at morse_rec.v(92): variable \"sig_in_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512720365761 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tim_ct morse_rec.v(100) " "Verilog HDL Always Construct warning at morse_rec.v(100): variable \"tim_ct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512720365762 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sig_in_d morse_rec.v(106) " "Verilog HDL Always Construct warning at morse_rec.v(106): variable \"sig_in_d\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512720365762 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sig_ct morse_rec.v(115) " "Verilog HDL Always Construct warning at morse_rec.v(115): variable \"sig_ct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512720365762 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 morse_rec.v(115) " "Verilog HDL assignment warning at morse_rec.v(115): truncated value with size 32 to match size of target (3)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512720365762 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tim_ct morse_rec.v(120) " "Verilog HDL Always Construct warning at morse_rec.v(120): variable \"tim_ct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512720365762 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop_time morse_rec.v(120) " "Verilog HDL Always Construct warning at morse_rec.v(120): variable \"stop_time\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512720365762 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "morse_rec.v(76) " "Verilog HDL Case Statement information at morse_rec.v(76): all case item expressions in this case statement are onehot" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 76 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1512720365762 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "man_rst morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"man_rst\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512720365763 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512720365763 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "man_WE morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"man_WE\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512720365763 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stop_time morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"stop_time\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512720365763 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sig_ct morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"sig_ct\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512720365763 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m_end morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"m_end\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512720365763 "|processor|morse_rec:my_morse_rec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valid morse_rec.v(74) " "Verilog HDL Always Construct warning at morse_rec.v(74): inferring latch(es) for variable \"valid\", which holds its previous value in one or more paths through the always construct" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512720365763 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid morse_rec.v(74) " "Inferred latch for \"valid\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365764 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_end morse_rec.v(74) " "Inferred latch for \"m_end\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365765 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[0\] morse_rec.v(74) " "Inferred latch for \"stop_time\[0\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365765 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[1\] morse_rec.v(74) " "Inferred latch for \"stop_time\[1\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365765 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[2\] morse_rec.v(74) " "Inferred latch for \"stop_time\[2\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365765 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[3\] morse_rec.v(74) " "Inferred latch for \"stop_time\[3\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365765 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[4\] morse_rec.v(74) " "Inferred latch for \"stop_time\[4\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365765 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[5\] morse_rec.v(74) " "Inferred latch for \"stop_time\[5\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365765 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[6\] morse_rec.v(74) " "Inferred latch for \"stop_time\[6\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365765 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[7\] morse_rec.v(74) " "Inferred latch for \"stop_time\[7\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365765 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[8\] morse_rec.v(74) " "Inferred latch for \"stop_time\[8\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365765 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[9\] morse_rec.v(74) " "Inferred latch for \"stop_time\[9\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365765 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[10\] morse_rec.v(74) " "Inferred latch for \"stop_time\[10\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365765 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[11\] morse_rec.v(74) " "Inferred latch for \"stop_time\[11\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365766 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[12\] morse_rec.v(74) " "Inferred latch for \"stop_time\[12\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365766 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[13\] morse_rec.v(74) " "Inferred latch for \"stop_time\[13\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365766 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[14\] morse_rec.v(74) " "Inferred latch for \"stop_time\[14\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365766 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[15\] morse_rec.v(74) " "Inferred latch for \"stop_time\[15\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365766 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[16\] morse_rec.v(74) " "Inferred latch for \"stop_time\[16\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365766 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[17\] morse_rec.v(74) " "Inferred latch for \"stop_time\[17\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365766 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[18\] morse_rec.v(74) " "Inferred latch for \"stop_time\[18\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365766 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[19\] morse_rec.v(74) " "Inferred latch for \"stop_time\[19\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365766 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[20\] morse_rec.v(74) " "Inferred latch for \"stop_time\[20\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365766 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[21\] morse_rec.v(74) " "Inferred latch for \"stop_time\[21\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365766 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[22\] morse_rec.v(74) " "Inferred latch for \"stop_time\[22\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365767 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[23\] morse_rec.v(74) " "Inferred latch for \"stop_time\[23\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365767 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[24\] morse_rec.v(74) " "Inferred latch for \"stop_time\[24\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365767 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[25\] morse_rec.v(74) " "Inferred latch for \"stop_time\[25\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365767 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[26\] morse_rec.v(74) " "Inferred latch for \"stop_time\[26\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365767 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[27\] morse_rec.v(74) " "Inferred latch for \"stop_time\[27\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365767 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[28\] morse_rec.v(74) " "Inferred latch for \"stop_time\[28\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365767 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[29\] morse_rec.v(74) " "Inferred latch for \"stop_time\[29\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365767 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[30\] morse_rec.v(74) " "Inferred latch for \"stop_time\[30\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365767 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stop_time\[31\] morse_rec.v(74) " "Inferred latch for \"stop_time\[31\]\" at morse_rec.v(74)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365767 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "man_WE morse_rec.v(133) " "Inferred latch for \"man_WE\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365767 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "man_rst morse_rec.v(133) " "Inferred latch for \"man_rst\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365767 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.11 morse_rec.v(133) " "Inferred latch for \"state.11\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365767 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.10 morse_rec.v(133) " "Inferred latch for \"state.10\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365768 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.01 morse_rec.v(133) " "Inferred latch for \"state.01\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365768 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.00 morse_rec.v(133) " "Inferred latch for \"state.00\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365768 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ct\[0\] morse_rec.v(133) " "Inferred latch for \"sig_ct\[0\]\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365768 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ct\[1\] morse_rec.v(133) " "Inferred latch for \"sig_ct\[1\]\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365768 "|processor|morse_rec:my_morse_rec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sig_ct\[2\] morse_rec.v(133) " "Inferred latch for \"sig_ct\[2\]\" at morse_rec.v(133)" {  } { { "timer/morse_rec.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365768 "|processor|morse_rec:my_morse_rec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tim_counter morse_rec:my_morse_rec\|tim_counter:tc " "Elaborating entity \"tim_counter\" for hierarchy \"morse_rec:my_morse_rec\|tim_counter:tc\"" {  } { { "timer/morse_rec.v" "tc" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n morse_rec:my_morse_rec\|reg_n:delay_sig_in " "Elaborating entity \"reg_n\" for hierarchy \"morse_rec:my_morse_rec\|reg_n:delay_sig_in\"" {  } { { "timer/morse_rec.v" "delay_sig_in" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/timer/morse_rec.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changed_cycle changed_cycle:my_changed_cycle " "Elaborating entity \"changed_cycle\" for hierarchy \"changed_cycle:my_changed_cycle\"" {  } { { "processor.v" "my_changed_cycle" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365940 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp changed_cycle.v(31) " "Verilog HDL Always Construct warning at changed_cycle.v(31): variable \"temp\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512720365941 "|processor|changed_cycle:my_changed_cycle"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state changed_cycle.v(35) " "Verilog HDL Always Construct warning at changed_cycle.v(35): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1512720365941 "|processor|changed_cycle:my_changed_cycle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ischanged changed_cycle.v(29) " "Verilog HDL Always Construct warning at changed_cycle.v(29): inferring latch(es) for variable \"ischanged\", which holds its previous value in one or more paths through the always construct" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512720365941 "|processor|changed_cycle:my_changed_cycle"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state changed_cycle.v(29) " "Verilog HDL Always Construct warning at changed_cycle.v(29): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512720365941 "|processor|changed_cycle:my_changed_cycle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.001 changed_cycle.v(29) " "Inferred latch for \"state.001\" at changed_cycle.v(29)" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365942 "|processor|changed_cycle:my_changed_cycle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.000 changed_cycle.v(29) " "Inferred latch for \"state.000\" at changed_cycle.v(29)" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365942 "|processor|changed_cycle:my_changed_cycle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ischanged changed_cycle.v(29) " "Inferred latch for \"ischanged\" at changed_cycle.v(29)" {  } { { "common/changed_cycle.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/changed_cycle.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720365942 "|processor|changed_cycle:my_changed_cycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_decoder op_decoder:op_decoder_f_stage " "Elaborating entity \"op_decoder\" for hierarchy \"op_decoder:op_decoder_f_stage\"" {  } { { "processor.v" "op_decoder_f_stage" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365968 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "decoded_instruction\[20..12\] processor.v(481) " "Output port \"decoded_instruction\[20..12\]\" at processor.v(481) has no driver" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 481 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1512720365969 "|processor|op_decoder:op_decoder_f_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32 Adder32:add_currentPC_and_1 " "Elaborating entity \"Adder32\" for hierarchy \"Adder32:add_currentPC_and_1\"" {  } { { "processor.v" "add_currentPC_and_1" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720365999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLA8bit Adder32:add_currentPC_and_1\|CLA8bit:cla0 " "Elaborating entity \"CLA8bit\" for hierarchy \"Adder32:add_currentPC_and_1\|CLA8bit:cla0\"" {  } { { "alu/Adder32.v" "cla0" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/Adder32.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720366029 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "N CLA8bit.v(15) " "Verilog HDL or VHDL warning at CLA8bit.v(15): object \"N\" assigned a value but never read" {  } { { "common/CLA8bit.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/CLA8bit.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720366031 "|processor|Adder32:add_currentPC_and_1|CLA8bit:cla0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fd_latch fd_latch:fd_latch0 " "Elaborating entity \"fd_latch\" for hierarchy \"fd_latch:fd_latch0\"" {  } { { "processor.v" "fd_latch0" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720366062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"regfile:rf\"" {  } { { "processor.v" "rf" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720366114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder32bits regfile:rf\|decoder32bits:decodeW " "Elaborating entity \"decoder32bits\" for hierarchy \"regfile:rf\|decoder32bits:decodeW\"" {  } { { "reg_file/regfile.v" "decodeW" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/regfile.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720366181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32bits regfile:rf\|reg32bits:loop1\[0\].my_reg " "Elaborating entity \"reg32bits\" for hierarchy \"regfile:rf\|reg32bits:loop1\[0\].my_reg\"" {  } { { "reg_file/regfile.v" "loop1\[0\].my_reg" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/regfile.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720366208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffe1 regfile:rf\|reg32bits:loop1\[0\].my_reg\|dffe1:loop1\[0\].my_dffe " "Elaborating entity \"dffe1\" for hierarchy \"regfile:rf\|reg32bits:loop1\[0\].my_reg\|dffe1:loop1\[0\].my_dffe\"" {  } { { "reg_file/reg32bits.v" "loop1\[0\].my_dffe" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/reg32bits.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720366237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isZero regfile:rf\|isZero:checkrstatus0 " "Elaborating entity \"isZero\" for hierarchy \"regfile:rf\|isZero:checkrstatus0\"" {  } { { "reg_file/regfile.v" "checkrstatus0" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/regfile.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720366571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equal5bits regfile:rf\|equal5bits:checkr30 " "Elaborating entity \"equal5bits\" for hierarchy \"regfile:rf\|equal5bits:checkr30\"" {  } { { "reg_file/regfile.v" "checkr30" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/regfile.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720366601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux regfile:rf\|mux:my_mux1 " "Elaborating entity \"mux\" for hierarchy \"regfile:rf\|mux:my_mux1\"" {  } { { "reg_file/regfile.v" "my_mux1" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/reg_file/regfile.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720366638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dx_latch dx_latch:dx_latch0 " "Elaborating entity \"dx_latch\" for hierarchy \"dx_latch:dx_latch0\"" {  } { { "processor.v" "dx_latch0" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720366704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n dx_latch:dx_latch0\|reg_n:rd_dx " "Elaborating entity \"reg_n\" for hierarchy \"dx_latch:dx_latch0\|reg_n:rd_dx\"" {  } { { "processor.v" "rd_dx" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720366760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n dx_latch:dx_latch0\|reg_n:decoded_instr_dx " "Elaborating entity \"reg_n\" for hierarchy \"dx_latch:dx_latch0\|reg_n:decoded_instr_dx\"" {  } { { "processor.v" "decoded_instr_dx" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720366786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_n dx_latch:dx_latch0\|reg_n:T_dx " "Elaborating entity \"reg_n\" for hierarchy \"dx_latch:dx_latch0\|reg_n:T_dx\"" {  } { { "processor.v" "T_dx" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720366834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu_1\"" {  } { { "processor.v" "alu_1" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720366909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparer alu:alu_1\|Comparer:comp " "Elaborating entity \"Comparer\" for hierarchy \"alu:alu_1\|Comparer:comp\"" {  } { { "alu/alu.v" "comp" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720366950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subber32 alu:alu_1\|Comparer:comp\|Subber32:sub11 " "Elaborating entity \"Subber32\" for hierarchy \"alu:alu_1\|Comparer:comp\|Subber32:sub11\"" {  } { { "common/Comparer.v" "sub11" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/Comparer.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720366984 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_invert Subber32.v(10) " "Verilog HDL or VHDL warning at Subber32.v(10): object \"b_invert\" assigned a value but never read" {  } { { "alu/Subber32.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/Subber32.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720366986 "|processor|alu:alu_1|Comparer:comp|Subber32:sub11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparer0 alu:alu_1\|Comparer:comp\|Comparer0:c1 " "Elaborating entity \"Comparer0\" for hierarchy \"alu:alu_1\|Comparer:comp\|Comparer0:c1\"" {  } { { "common/Comparer.v" "c1" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/common/Comparer.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720367017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPdecoder alu:alu_1\|OPdecoder:decoder " "Elaborating entity \"OPdecoder\" for hierarchy \"alu:alu_1\|OPdecoder:decoder\"" {  } { { "alu/alu.v" "decoder" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720367047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR32 alu:alu_1\|OR32:orer " "Elaborating entity \"OR32\" for hierarchy \"alu:alu_1\|OR32:orer\"" {  } { { "alu/alu.v" "orer" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720367080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND32 alu:alu_1\|AND32:ander " "Elaborating entity \"AND32\" for hierarchy \"alu:alu_1\|AND32:ander\"" {  } { { "alu/alu.v" "ander" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720367103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SLL32 alu:alu_1\|SLL32:sller " "Elaborating entity \"SLL32\" for hierarchy \"alu:alu_1\|SLL32:sller\"" {  } { { "alu/alu.v" "sller" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720367128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRA32 alu:alu_1\|SRA32:sraer " "Elaborating entity \"SRA32\" for hierarchy \"alu:alu_1\|SRA32:sraer\"" {  } { { "alu/alu.v" "sraer" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/alu/alu.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720367151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changed changed:ch " "Elaborating entity \"changed\" for hierarchy \"changed:ch\"" {  } { { "processor.v" "ch" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720367186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multdiv multdiv:multdiv_ut " "Elaborating entity \"multdiv\" for hierarchy \"multdiv:multdiv_ut\"" {  } { { "processor.v" "multdiv_ut" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720367214 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "multi_ovf_tmp multdiv.v(31) " "Verilog HDL or VHDL warning at multdiv.v(31): object \"multi_ovf_tmp\" assigned a value but never read" {  } { { "multdiv/multdiv.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multdiv.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720367215 "|processor|multdiv:multdiv_ut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi multdiv:multdiv_ut\|multi:mt " "Elaborating entity \"multi\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\"" {  } { { "multdiv/multdiv.v" "mt" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multdiv.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720367245 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MAX_POS multi.v(38) " "Verilog HDL or VHDL warning at multi.v(38): object \"MAX_POS\" assigned a value but never read" {  } { { "multdiv/multi.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720367247 "|processor|multdiv:multdiv_ut|multi:mt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MIN_NEG multi.v(38) " "Verilog HDL or VHDL warning at multi.v(38): object \"MIN_NEG\" assigned a value but never read" {  } { { "multdiv/multi.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720367247 "|processor|multdiv:multdiv_ut|multi:mt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "manual_clk multi.v(87) " "Verilog HDL or VHDL warning at multi.v(87): object \"manual_clk\" assigned a value but never read" {  } { { "multdiv/multi.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720367247 "|processor|multdiv:multdiv_ut|multi:mt"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "manual_nclr multi.v(87) " "Verilog HDL or VHDL warning at multi.v(87): object \"manual_nclr\" assigned a value but never read" {  } { { "multdiv/multi.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v" 87 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720367248 "|processor|multdiv:multdiv_ut|multi:mt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div multdiv:multdiv_ut\|multi:mt\|div:div_debug " "Elaborating entity \"div\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\|div:div_debug\"" {  } { { "multdiv/multi.v" "div_debug" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720367281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 multdiv:multdiv_ut\|multi:mt\|div:div_debug\|reg32:A_copy_ex " "Elaborating entity \"reg32\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\|div:div_debug\|reg32:A_copy_ex\"" {  } { { "multdiv/div_debug.v" "A_copy_ex" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720367326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aligner multdiv:multdiv_ut\|multi:mt\|div:div_debug\|aligner:al " "Elaborating entity \"aligner\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\|div:div_debug\|aligner:al\"" {  } { { "multdiv/div_debug.v" "al" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720367416 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 aligner.v(30) " "Verilog HDL assignment warning at aligner.v(30): truncated value with size 32 to match size of target (5)" {  } { { "multdiv/aligner.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/aligner.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512720367420 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 aligner.v(42) " "Verilog HDL assignment warning at aligner.v(42): truncated value with size 32 to match size of target (5)" {  } { { "multdiv/aligner.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/aligner.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512720367425 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer\[159..155\] 0 aligner.v(20) " "Net \"buffer\[159..155\]\" at aligner.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "multdiv/aligner.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/aligner.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512720367429 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "buffer1\[159..155\] 0 aligner.v(34) " "Net \"buffer1\[159..155\]\" at aligner.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "multdiv/aligner.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/aligner.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1512720367429 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|aligner:al"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_counter multdiv:multdiv_ut\|multi:mt\|div:div_debug\|div_counter:c8 " "Elaborating entity \"div_counter\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\|div:div_debug\|div_counter:c8\"" {  } { { "multdiv/div_debug.v" "c8" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720367458 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x div_counter.v(32) " "Verilog HDL or VHDL warning at div_counter.v(32): object \"x\" assigned a value but never read" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720367459 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "set_high div_counter.v(33) " "Verilog HDL or VHDL warning at div_counter.v(33): object \"set_high\" assigned a value but never read" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512720367459 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 div_counter.v(58) " "Verilog HDL assignment warning at div_counter.v(58): truncated value with size 32 to match size of target (5)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512720367460 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next div_counter.v(44) " "Verilog HDL Always Construct warning at div_counter.v(44): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512720367460 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_end div_counter.v(44) " "Verilog HDL Always Construct warning at div_counter.v(44): inferring latch(es) for variable \"c_end\", which holds its previous value in one or more paths through the always construct" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512720367460 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_end div_counter.v(44) " "Inferred latch for \"c_end\" at div_counter.v(44)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720367461 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[0\] div_counter.v(44) " "Inferred latch for \"next\[0\]\" at div_counter.v(44)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720367461 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[1\] div_counter.v(44) " "Inferred latch for \"next\[1\]\" at div_counter.v(44)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720367461 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[2\] div_counter.v(44) " "Inferred latch for \"next\[2\]\" at div_counter.v(44)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720367461 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[3\] div_counter.v(44) " "Inferred latch for \"next\[3\]\" at div_counter.v(44)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720367461 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next\[4\] div_counter.v(44) " "Inferred latch for \"next\[4\]\" at div_counter.v(44)" {  } { { "multdiv/div_counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_counter.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720367461 "|processor|multdiv:multdiv_ut|multi:mt|div:div_debug|div_counter:c8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftdiver multdiv:multdiv_ut\|multi:mt\|div:div_debug\|shiftdiver:sd " "Elaborating entity \"shiftdiver\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\|div:div_debug\|shiftdiver:sd\"" {  } { { "multdiv/div_debug.v" "sd" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/div_debug.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720367492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder32 multdiv:multdiv_ut\|multi:mt\|div:div_debug\|shiftdiver:sd\|decoder32:decode " "Elaborating entity \"decoder32\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\|div:div_debug\|shiftdiver:sd\|decoder32:decode\"" {  } { { "multdiv/shftdiv_debug.v" "decode" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shftdiv_debug.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720367616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftadder multdiv:multdiv_ut\|multi:mt\|shiftadder:sa " "Elaborating entity \"shiftadder\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\|shiftadder:sa\"" {  } { { "multdiv/multi.v" "sa" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720367653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "findc multdiv:multdiv_ut\|multi:mt\|shiftadder:sa\|findc:fc " "Elaborating entity \"findc\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\|shiftadder:sa\|findc:fc\"" {  } { { "multdiv/shiftadder.v" "fc" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/shiftadder.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720367684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter multdiv:multdiv_ut\|multi:mt\|counter:c " "Elaborating entity \"counter\" for hierarchy \"multdiv:multdiv_ut\|multi:mt\|counter:c\"" {  } { { "multdiv/multi.v" "c" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/multi.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720367787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(68) " "Verilog HDL assignment warning at counter.v(68): truncated value with size 32 to match size of target (5)" {  } { { "multdiv/counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/counter.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1512720367789 "|processor|multdiv:multdiv_ut|multi:mt|counter:c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c_end counter.v(28) " "Verilog HDL Always Construct warning at counter.v(28): inferring latch(es) for variable \"c_end\", which holds its previous value in one or more paths through the always construct" {  } { { "multdiv/counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/counter.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1512720367789 "|processor|multdiv:multdiv_ut|multi:mt|counter:c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_end counter.v(28) " "Inferred latch for \"c_end\" at counter.v(28)" {  } { { "multdiv/counter.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/multdiv/counter.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720367789 "|processor|multdiv:multdiv_ut|multi:mt|counter:c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xm_latch xm_latch:xm_latch0 " "Elaborating entity \"xm_latch\" for hierarchy \"xm_latch:xm_latch0\"" {  } { { "processor.v" "xm_latch0" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720367992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydmem_mod mydmem_mod:mydmem1 " "Elaborating entity \"mydmem_mod\" for hierarchy \"mydmem_mod:mydmem1\"" {  } { { "processor.v" "mydmem1" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720368065 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "value mydmem.v(15) " "Verilog HDL warning at mydmem.v(15): the port and data declarations for array port \"value\" do not specify the same range for each dimension" {  } { { "mydmem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/mydmem.v" 15 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1512720368082 "|processor|mydmem_mod:mydmem1"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "value mydmem.v(19) " "HDL warning at mydmem.v(19): see declaration for object \"value\"" {  } { { "mydmem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/mydmem.v" 19 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720368082 "|processor|mydmem_mod:mydmem1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mw_latch mw_latch:mw_latch0 " "Elaborating entity \"mw_latch\" for hierarchy \"mw_latch:mw_latch0\"" {  } { { "processor.v" "mw_latch0" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720368083 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[0\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[1\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[2\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[3\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[4\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 120 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[5\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 141 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[6\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 162 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[7\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 183 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[8\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[9\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[10\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 246 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[11\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 267 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[12\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[13\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 309 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[14\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[15\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 351 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[16\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 372 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[17\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[18\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[19\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[20\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[21\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[22\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[23\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[24\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[25\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 561 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[26\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 582 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[27\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 603 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[28\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 624 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[29\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[30\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 666 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[31\] " "Synthesized away node \"imem:myimem\|altsyncram:altsyncram_component\|altsyncram_ehc1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_ehc1.tdf" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/db/altsyncram_ehc1.tdf" 687 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "imem.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/imem.v" 85 0 0 } } { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 178 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720370140 "|processor|imem:myimem|altsyncram:altsyncram_component|altsyncram_ehc1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1512720370140 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1512720370140 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512720370861 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[0\] GND " "Pin \"ASCII_out\[0\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[1\] GND " "Pin \"ASCII_out\[1\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[2\] GND " "Pin \"ASCII_out\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[3\] GND " "Pin \"ASCII_out\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[4\] GND " "Pin \"ASCII_out\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[5\] GND " "Pin \"ASCII_out\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[6\] GND " "Pin \"ASCII_out\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[7\] GND " "Pin \"ASCII_out\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[8\] GND " "Pin \"ASCII_out\[8\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[9\] GND " "Pin \"ASCII_out\[9\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[10\] GND " "Pin \"ASCII_out\[10\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[11\] GND " "Pin \"ASCII_out\[11\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[12\] GND " "Pin \"ASCII_out\[12\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[13\] GND " "Pin \"ASCII_out\[13\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[14\] GND " "Pin \"ASCII_out\[14\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[15\] GND " "Pin \"ASCII_out\[15\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[16\] GND " "Pin \"ASCII_out\[16\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[17\] GND " "Pin \"ASCII_out\[17\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[18\] GND " "Pin \"ASCII_out\[18\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[19\] GND " "Pin \"ASCII_out\[19\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[20\] GND " "Pin \"ASCII_out\[20\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[21\] GND " "Pin \"ASCII_out\[21\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[22\] GND " "Pin \"ASCII_out\[22\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[23\] GND " "Pin \"ASCII_out\[23\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[24\] GND " "Pin \"ASCII_out\[24\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[25\] GND " "Pin \"ASCII_out\[25\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[26\] GND " "Pin \"ASCII_out\[26\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[27\] GND " "Pin \"ASCII_out\[27\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[28\] GND " "Pin \"ASCII_out\[28\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[29\] GND " "Pin \"ASCII_out\[29\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[30\] GND " "Pin \"ASCII_out\[30\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASCII_out\[31\] GND " "Pin \"ASCII_out\[31\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|ASCII_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "decode_end GND " "Pin \"decode_end\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512720370949 "|processor|decode_end"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512720370949 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1697 " "1697 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512720370993 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/output_files/yao_processor.map.smsg " "Generated suppressed messages file C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/output_files/yao_processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720371174 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512720371865 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512720371865 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720372198 "|processor|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720372198 "|processor|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "morse " "No output dependent on input pin \"morse\"" {  } { { "processor.v" "" { Text "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/processor.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512720372198 "|processor|morse"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512720372198 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "36 " "Implemented 36 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512720372199 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512720372199 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512720372199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 168 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 168 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "906 " "Peak virtual memory: 906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512720372321 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 03:06:12 2017 " "Processing ended: Fri Dec 08 03:06:12 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512720372321 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512720372321 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512720372321 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512720372321 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1512720374364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512720374371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 03:06:13 2017 " "Processing started: Fri Dec 08 03:06:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512720374371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1512720374371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off yao_processor -c yao_processor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off yao_processor -c yao_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1512720374371 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1512720374528 ""}
{ "Info" "0" "" "Project  = yao_processor" {  } {  } 0 0 "Project  = yao_processor" 0 0 "Fitter" 0 0 1512720374529 ""}
{ "Info" "0" "" "Revision = yao_processor" {  } {  } 0 0 "Revision = yao_processor" 0 0 "Fitter" 0 0 1512720374529 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1512720374779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1512720374780 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "yao_processor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"yao_processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1512720374789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512720374883 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1512720374884 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1512720375498 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1512720375514 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512720375721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512720375721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512720375721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512720375721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512720375721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512720375721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512720375721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512720375721 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1512720375721 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1512720375721 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/" { { 0 { 0 ""} 0 2764 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512720375735 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/" { { 0 { 0 ""} 0 2766 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512720375735 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/" { { 0 { 0 ""} 0 2768 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512720375735 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/" { { 0 { 0 ""} 0 2770 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512720375735 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/" { { 0 { 0 ""} 0 2772 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1512720375735 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1512720375735 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1512720375740 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "36 36 " "No exact pin location assignment(s) for 36 pins of 36 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1512720376826 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "yao_processor.sdc " "Synopsys Design Constraints File file not found: 'yao_processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1512720377144 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1512720377146 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1512720377147 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1512720377148 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1512720377148 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1512720377149 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1512720377149 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1512720377155 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512720377155 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1512720377156 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512720377156 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1512720377157 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1512720377157 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1512720377157 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1512720377158 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1512720377158 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1512720377158 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1512720377158 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 2.5V 3 33 0 " "Number of I/O pins in group: 36 (unused VREF, 2.5V VCCIO, 3 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1512720377163 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1512720377163 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1512720377163 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512720377164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512720377164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512720377164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512720377164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512720377164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512720377164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512720377164 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1512720377164 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1512720377164 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1512720377164 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512720377222 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1512720377246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1512720381894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512720382051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1512720382101 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1512720382987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512720382987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1512720383346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1512720388235 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1512720388235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1512720388471 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1512720388471 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1512720388471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512720388474 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1512720388665 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512720388679 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512720389034 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1512720389034 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1512720389381 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1512720389900 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/output_files/yao_processor.fit.smsg " "Generated suppressed messages file C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/output_files/yao_processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1512720390481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1563 " "Peak virtual memory: 1563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512720391100 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 03:06:31 2017 " "Processing ended: Fri Dec 08 03:06:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512720391100 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512720391100 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512720391100 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1512720391100 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1512720392491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512720392497 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 03:06:32 2017 " "Processing started: Fri Dec 08 03:06:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512720392497 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1512720392497 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off yao_processor -c yao_processor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off yao_processor -c yao_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1512720392497 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1512720393007 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1512720396521 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1512720396696 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "790 " "Peak virtual memory: 790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512720397250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 03:06:37 2017 " "Processing ended: Fri Dec 08 03:06:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512720397250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512720397250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512720397250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1512720397250 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1512720398015 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1512720398931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512720398936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 03:06:38 2017 " "Processing started: Fri Dec 08 03:06:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512720398936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720398936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta yao_processor -c yao_processor " "Command: quartus_sta yao_processor -c yao_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720398936 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1512720399107 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720399328 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720399328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720399433 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720399433 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "yao_processor.sdc " "Synopsys Design Constraints File file not found: 'yao_processor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720400138 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720400139 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720400139 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720400139 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720400141 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720400142 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1512720400150 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720400167 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512720400175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720400177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720400202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720400213 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720400226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720400249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720400259 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512720400281 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720400320 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720400760 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720400999 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720400999 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720400999 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720401000 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720401000 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720401020 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720401030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720401046 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720401055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720401067 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1512720401085 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720401183 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720401183 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720401184 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720401184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720401197 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720401212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720401227 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720401244 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720401260 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720401863 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720401864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512720402008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 03:06:42 2017 " "Processing ended: Fri Dec 08 03:06:42 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512720402008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512720402008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512720402008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720402008 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1512720403520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512720403526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 03:06:43 2017 " "Processing started: Fri Dec 08 03:06:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512720403526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512720403526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off yao_processor -c yao_processor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off yao_processor -c yao_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1512720403526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1512720404203 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "yao_processor_7_1200mv_85c_slow.vo C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/simulation/modelsim/ simulation " "Generated file yao_processor_7_1200mv_85c_slow.vo in folder \"C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512720404445 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "yao_processor_7_1200mv_0c_slow.vo C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/simulation/modelsim/ simulation " "Generated file yao_processor_7_1200mv_0c_slow.vo in folder \"C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512720404490 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "yao_processor_min_1200mv_0c_fast.vo C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/simulation/modelsim/ simulation " "Generated file yao_processor_min_1200mv_0c_fast.vo in folder \"C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512720404540 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "yao_processor.vo C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/simulation/modelsim/ simulation " "Generated file yao_processor.vo in folder \"C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512720404597 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "yao_processor_7_1200mv_85c_v_slow.sdo C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/simulation/modelsim/ simulation " "Generated file yao_processor_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512720404637 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "yao_processor_7_1200mv_0c_v_slow.sdo C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/simulation/modelsim/ simulation " "Generated file yao_processor_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512720404667 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "yao_processor_min_1200mv_0c_v_fast.sdo C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/simulation/modelsim/ simulation " "Generated file yao_processor_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512720404695 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "yao_processor_v.sdo C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/simulation/modelsim/ simulation " "Generated file yao_processor_v.sdo in folder \"C:/Users/Yao/Documents/GitHub/final-project-morse-code-translator/project_copy/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1512720404722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "762 " "Peak virtual memory: 762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512720404878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 03:06:44 2017 " "Processing ended: Fri Dec 08 03:06:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512720404878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512720404878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512720404878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512720404878 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 181 s " "Quartus Prime Full Compilation was successful. 0 errors, 181 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1512720405646 ""}
