{
  "Top": "zadoff_chu_generator_hls",
  "RtlTop": "zadoff_chu_generator_hls",
  "RtlPrefix": "",
  "RtlSubPrefix": "zadoff_chu_generator_hls_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7ev",
    "Package": "-ffvc1156",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "out_stream": {
      "index": "0",
      "direction": "out",
      "srcType": "stream<std::complex<float>, 0>&",
      "srcSize": "64",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "length": {
      "index": "1",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "length_r",
          "name": "length_r",
          "usage": "data",
          "direction": "in"
        }]
    },
    "u": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "u",
          "name": "u",
          "usage": "data",
          "direction": "in"
        }]
    },
    "tlast": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<bool, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "tlast",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "zadoff_chu_generator_hls"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "zadoff_chu_generator_hls",
    "Version": "1.0",
    "DisplayName": "Zadoff_chu_generator_hls",
    "Revision": "2113099589",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_zadoff_chu_generator_hls_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/Sources\/zff_chu.cpp"],
    "Vhdl": [
      "impl\/vhdl\/zadoff_chu_generator_hls_ddiv_64ns_64ns_64_22_no_dsp_1.vhd",
      "impl\/vhdl\/zadoff_chu_generator_hls_dmul_64ns_64ns_64_5_max_dsp_1.vhd",
      "impl\/vhdl\/zadoff_chu_generator_hls_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/zadoff_chu_generator_hls_fptrunc_64ns_32_2_no_dsp_1.vhd",
      "impl\/vhdl\/zadoff_chu_generator_hls_mul_23s_22ns_45_1_1.vhd",
      "impl\/vhdl\/zadoff_chu_generator_hls_mul_30s_29ns_58_1_1.vhd",
      "impl\/vhdl\/zadoff_chu_generator_hls_mul_80s_24ns_80_1_1.vhd",
      "impl\/vhdl\/zadoff_chu_generator_hls_mul_mul_15ns_15ns_30_4_1.vhd",
      "impl\/vhdl\/zadoff_chu_generator_hls_mul_mul_15ns_15s_30_4_1.vhd",
      "impl\/vhdl\/zadoff_chu_generator_hls_mux_83_1_1_1.vhd",
      "impl\/vhdl\/zadoff_chu_generator_hls_mux_164_1_1_1.vhd",
      "impl\/vhdl\/zadoff_chu_generator_hls_sin_or_cos_float_s.vhd",
      "impl\/vhdl\/zadoff_chu_generator_hls_sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/zadoff_chu_generator_hls_sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/zadoff_chu_generator_hls_sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/zadoff_chu_generator_hls_sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R.vhd",
      "impl\/vhdl\/zadoff_chu_generator_hls_sitodp_32ns_64_4_no_dsp_1.vhd",
      "impl\/vhdl\/zadoff_chu_generator_hls_zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1.vhd",
      "impl\/vhdl\/zadoff_chu_generator_hls.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/zadoff_chu_generator_hls_ddiv_64ns_64ns_64_22_no_dsp_1.v",
      "impl\/verilog\/zadoff_chu_generator_hls_dmul_64ns_64ns_64_5_max_dsp_1.v",
      "impl\/verilog\/zadoff_chu_generator_hls_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/zadoff_chu_generator_hls_fptrunc_64ns_32_2_no_dsp_1.v",
      "impl\/verilog\/zadoff_chu_generator_hls_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/zadoff_chu_generator_hls_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/zadoff_chu_generator_hls_mul_23s_22ns_45_1_1.v",
      "impl\/verilog\/zadoff_chu_generator_hls_mul_30s_29ns_58_1_1.v",
      "impl\/verilog\/zadoff_chu_generator_hls_mul_80s_24ns_80_1_1.v",
      "impl\/verilog\/zadoff_chu_generator_hls_mul_mul_15ns_15ns_30_4_1.v",
      "impl\/verilog\/zadoff_chu_generator_hls_mul_mul_15ns_15s_30_4_1.v",
      "impl\/verilog\/zadoff_chu_generator_hls_mux_83_1_1_1.v",
      "impl\/verilog\/zadoff_chu_generator_hls_mux_164_1_1_1.v",
      "impl\/verilog\/zadoff_chu_generator_hls_sin_or_cos_float_s.v",
      "impl\/verilog\/zadoff_chu_generator_hls_sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/zadoff_chu_generator_hls_sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/zadoff_chu_generator_hls_sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/zadoff_chu_generator_hls_sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/zadoff_chu_generator_hls_sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/zadoff_chu_generator_hls_sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/zadoff_chu_generator_hls_sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R.dat",
      "impl\/verilog\/zadoff_chu_generator_hls_sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R.v",
      "impl\/verilog\/zadoff_chu_generator_hls_sitodp_32ns_64_4_no_dsp_1.v",
      "impl\/verilog\/zadoff_chu_generator_hls_zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1.v",
      "impl\/verilog\/zadoff_chu_generator_hls.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/zadoff_chu_generator_hls_ddiv_64ns_64ns_64_22_no_dsp_1_ip.tcl",
      "impl\/misc\/zadoff_chu_generator_hls_dmul_64ns_64ns_64_5_max_dsp_1_ip.tcl",
      "impl\/misc\/zadoff_chu_generator_hls_fptrunc_64ns_32_2_no_dsp_1_ip.tcl",
      "impl\/misc\/zadoff_chu_generator_hls_sitodp_32ns_64_4_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/zadoff_chu_generator_hls.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "zadoff_chu_generator_hls_ddiv_64ns_64ns_64_22_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 20 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name zadoff_chu_generator_hls_ddiv_64ns_64ns_64_22_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "zadoff_chu_generator_hls_dmul_64ns_64ns_64_5_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name zadoff_chu_generator_hls_dmul_64ns_64ns_64_5_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "zadoff_chu_generator_hls_fptrunc_64ns_32_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name zadoff_chu_generator_hls_fptrunc_64ns_32_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "zadoff_chu_generator_hls_sitodp_32ns_64_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name zadoff_chu_generator_hls_sitodp_32ns_64_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "out_stream:tlast",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "out_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "64",
      "portPrefix": "out_stream_",
      "ports": [
        "out_stream_TDATA",
        "out_stream_TREADY",
        "out_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "off",
          "argName": "out_stream"
        }]
    },
    "length_r": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"length_r": "DATA"},
      "ports": ["length_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "length"
        }]
    },
    "u": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"u": "DATA"},
      "ports": ["u"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "u"
        }]
    },
    "tlast": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "tlast_",
      "ports": [
        "tlast_TDATA",
        "tlast_TREADY",
        "tlast_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "off",
          "argName": "tlast"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "out_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "length_r": {
      "dir": "in",
      "width": "32"
    },
    "u": {
      "dir": "in",
      "width": "32"
    },
    "tlast_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "tlast_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "tlast_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "zadoff_chu_generator_hls",
      "Instances": [{
          "ModuleName": "zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1",
          "InstanceName": "grp_zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1_fu_64",
          "Instances": [
            {
              "ModuleName": "sin_or_cos_float_s",
              "InstanceName": "grp_sin_or_cos_float_s_fu_85"
            },
            {
              "ModuleName": "sin_or_cos_float_s",
              "InstanceName": "grp_sin_or_cos_float_s_fu_100"
            }
          ]
        }]
    },
    "Info": {
      "sin_or_cos_float_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "zadoff_chu_generator_hls": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "sin_or_cos_float_s": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "1",
          "PipelineDepth": "11",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.673"
        },
        "Area": {
          "DSP": "12",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1541",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2649",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "zadoff_chu_generator_hls_Pipeline_VITIS_LOOP_12_1": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.042"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_12_1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "53"
          }],
        "Area": {
          "DSP": "57",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "3",
          "FF": "4596",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "6079",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "zadoff_chu_generator_hls": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.042"
        },
        "Area": {
          "DSP": "57",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "3",
          "FF": "4732",
          "AVAIL_FF": "460800",
          "UTIL_FF": "1",
          "LUT": "6133",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-07-01 16:29:38 +0530",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
