// Seed: 756478086
module module_0 (
    output wor id_0,
    output wor id_1,
    output supply0 id_2,
    input tri id_3,
    output tri0 id_4,
    input tri0 id_5,
    input uwire id_6,
    output wand id_7
);
endmodule
module module_1 (
    input  tri1 id_0,
    inout  tri0 id_1,
    output tri0 id_2
);
  wire id_4;
  module_0(
      id_2, id_2, id_1, id_1, id_2, id_1, id_1, id_1
  );
  wire id_5;
  tri0 id_6 = id_0;
  assign id_1 = 1;
endmodule
module module_2 (
    input tri id_0,
    output logic id_1,
    input wand id_2,
    input tri0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    output tri id_6,
    output uwire id_7,
    output tri1 id_8,
    output uwire id_9
);
  initial begin
    $display(id_3 - 1, ~id_5);
    disable id_11;
    id_1 <= {id_11, 1};
  end
  module_0(
      id_7, id_6, id_8, id_5, id_9, id_0, id_2, id_6
  );
endmodule
