$date
  Fri Dec 17 18:20:44 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module data_memr_tb $end
$var reg 32 ! addr_port[31:0] $end
$var reg 32 " write_data[31:0] $end
$var reg 1 # clk $end
$var reg 1 $ write_en $end
$var reg 32 % read_data[31:0] $end
$scope module inst_data_memr $end
$var reg 32 & addr_port[31:0] $end
$var reg 32 ' write_data[31:0] $end
$var reg 1 ( clk $end
$var reg 1 ) write_en $end
$var reg 32 * read_data[31:0] $end
$comment mem is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00001100011100001111001001100001 !
b00001100011100001111001001101111 "
1#
1$
b00000000000000000000000000000000 %
b00001100011100001111001001100001 &
b00001100011100001111001001101111 '
1(
1)
b00000000000000000000000000000000 *
#5000000
0#
0(
#10000000
b00001100011100001111001001100010 !
b00001100011100001111001001101110 "
1#
b00001100011100001111001001101111 %
b00001100011100001111001001100010 &
b00001100011100001111001001101110 '
1(
b00001100011100001111001001101111 *
#15000000
0#
0(
#20000000
b00001100011100001111001001100001 !
1#
0$
b00001100011100001111001001101110 %
b00001100011100001111001001100001 &
1(
0)
b00001100011100001111001001101110 *
#25000000
0#
0(
#30000000
b00001100011100001111001001100010 !
1#
b00001100011100001111001001100010 &
1(
#35000000
0#
0(
#40000000
1#
1(
#45000000
0#
0(
#50000000
1#
1(
#55000000
0#
0(
