# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../systemverilog/addsub.sv" \
"../../../../systemverilog/fulladder.sv" \
"../../../../systemverilog/halfadder.sv" \
"../../../../systemverilog/addsub_test.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
