// Seed: 3198059219
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  output wire id_25;
  output wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  input wire id_15;
  assign module_1.id_8 = 0;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output supply1 id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd1
) (
    output uwire id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wand _id_3,
    input wor id_4,
    output supply0 id_5,
    input wand id_6,
    input tri1 id_7,
    output wor id_8,
    output uwire id_9,
    input supply1 id_10
);
  wire id_12;
  localparam id_13 = "" < -1'b0;
  parameter id_14 = 1;
  logic [-1 : (  -1 'b0 )] id_15 = 1;
  parameter id_16 = 1;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_12,
      id_14,
      id_16,
      id_16,
      id_16,
      id_15,
      id_12,
      id_13,
      id_14,
      id_16,
      id_15,
      id_13,
      id_16,
      id_12,
      id_16,
      id_13,
      id_15,
      id_14,
      id_13,
      id_16,
      id_14,
      id_13,
      id_14,
      id_15
  );
  wire  [-1 'b0 : -1] id_17;
  logic [  -1 : id_3] id_18;
  ;
endmodule
