/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 312 160 480 176)
	(text "INPUT" (rect 125 0 167 15)(font "Arial" (font_size 6)))
	(text "KEY[0]" (rect 5 0 56 16)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 157 22)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 344 192 512 208)
	(text "INPUT" (rect 125 0 167 15)(font "Arial" (font_size 6)))
	(text "SW[8]" (rect 5 0 52 21)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 157 22)(font "Arial" (font_size 6)))
)
(pin
	(input)
	(rect 296 248 464 264)
	(text "INPUT" (rect 125 0 167 15)(font "Arial" (font_size 6)))
	(text "SW[7..0]" (rect 5 0 68 21)(font "Intel Clear" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 157 22)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 696 168 872 184)
	(text "OUTPUT" (rect 1 0 58 15)(font "Arial" (font_size 6)))
	(text "LEDG[7..0]" (rect 90 0 169 21)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 512 152 664 264)
	(text "Register8" (rect 5 0 76 16)(font "Arial" ))
	(text "inst" (rect 8 96 33 112)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 20 16)(font "Arial" ))
		(text "clk" (rect 21 27 41 43)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "enable" (rect 0 0 50 16)(font "Arial" ))
		(text "enable" (rect 21 43 71 59)(font "Arial" ))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "d[7..0]" (rect 0 0 47 16)(font "Arial" ))
		(text "d[7..0]" (rect 21 59 68 75)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 3))
	)
	(port
		(pt 152 32)
		(output)
		(text "q[7..0]" (rect 0 0 47 16)(font "Arial" ))
		(text "q[7..0]" (rect 92 27 139 43)(font "Arial" ))
		(line (pt 152 32)(pt 136 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 136 96))
	)
)
(connector
	(pt 504 184)
	(pt 504 168)
)
(connector
	(pt 512 184)
	(pt 504 184)
)
(connector
	(pt 504 168)
	(pt 480 168)
)
(connector
	(pt 504 216)
	(pt 504 256)
	(bus)
)
(connector
	(pt 512 216)
	(pt 504 216)
	(bus)
)
(connector
	(pt 504 256)
	(pt 464 256)
	(bus)
)
(connector
	(pt 672 184)
	(pt 672 176)
	(bus)
)
(connector
	(pt 664 184)
	(pt 672 184)
	(bus)
)
(connector
	(pt 672 176)
	(pt 696 176)
	(bus)
)
