<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-ndf-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-ndf-defs.h</h1><a href="cvmx-ndf-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2015  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-ndf-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon ndf.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_NDF_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_NDF_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_BT_PG_INFO CVMX_NDF_BT_PG_INFO_FUNC()</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NDF_BT_PG_INFO_FUNC(<span class="keywordtype">void</span>)
<a name="l00058"></a>00058 {
<a name="l00059"></a>00059     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00060"></a>00060         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NDF_BT_PG_INFO not supported on this chip\n&quot;</span>);
<a name="l00061"></a>00061     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070001000018ull);
<a name="l00062"></a>00062 }
<a name="l00063"></a>00063 <span class="preprocessor">#else</span>
<a name="l00064"></a><a class="code" href="cvmx-ndf-defs_8h.html#aab7b09434f3d72b6dfd28a3f6b710de2">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_BT_PG_INFO (CVMX_ADD_IO_SEG(0x0001070001000018ull))</span>
<a name="l00065"></a>00065 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_CMD CVMX_NDF_CMD_FUNC()</span>
<a name="l00068"></a>00068 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NDF_CMD_FUNC(<span class="keywordtype">void</span>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00071"></a>00071         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NDF_CMD not supported on this chip\n&quot;</span>);
<a name="l00072"></a>00072     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070001000000ull);
<a name="l00073"></a>00073 }
<a name="l00074"></a>00074 <span class="preprocessor">#else</span>
<a name="l00075"></a><a class="code" href="cvmx-ndf-defs_8h.html#a37bc589a428d47ab50399a6a05d8db9d">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_CMD (CVMX_ADD_IO_SEG(0x0001070001000000ull))</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00077"></a>00077 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_DMA_ADR CVMX_NDF_DMA_ADR_FUNC()</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NDF_DMA_ADR_FUNC(<span class="keywordtype">void</span>)
<a name="l00080"></a>00080 {
<a name="l00081"></a>00081     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00082"></a>00082         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NDF_DMA_ADR not supported on this chip\n&quot;</span>);
<a name="l00083"></a>00083     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070001000058ull);
<a name="l00084"></a>00084 }
<a name="l00085"></a>00085 <span class="preprocessor">#else</span>
<a name="l00086"></a><a class="code" href="cvmx-ndf-defs_8h.html#a663a87182b2c08a5f9c891ba7e0fbf7f">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_DMA_ADR (CVMX_ADD_IO_SEG(0x0001070001000058ull))</span>
<a name="l00087"></a>00087 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_DMA_CFG CVMX_NDF_DMA_CFG_FUNC()</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NDF_DMA_CFG_FUNC(<span class="keywordtype">void</span>)
<a name="l00091"></a>00091 {
<a name="l00092"></a>00092     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00093"></a>00093         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NDF_DMA_CFG not supported on this chip\n&quot;</span>);
<a name="l00094"></a>00094     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070001000050ull);
<a name="l00095"></a>00095 }
<a name="l00096"></a>00096 <span class="preprocessor">#else</span>
<a name="l00097"></a><a class="code" href="cvmx-ndf-defs_8h.html#a3798adfcaa534ec4c306ba36e851fbd0">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_DMA_CFG (CVMX_ADD_IO_SEG(0x0001070001000050ull))</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_DRBELL CVMX_NDF_DRBELL_FUNC()</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NDF_DRBELL_FUNC(<span class="keywordtype">void</span>)
<a name="l00102"></a>00102 {
<a name="l00103"></a>00103     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00104"></a>00104         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NDF_DRBELL not supported on this chip\n&quot;</span>);
<a name="l00105"></a>00105     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070001000030ull);
<a name="l00106"></a>00106 }
<a name="l00107"></a>00107 <span class="preprocessor">#else</span>
<a name="l00108"></a><a class="code" href="cvmx-ndf-defs_8h.html#a9798472ba46dc9a2f8215afa925607ad">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_DRBELL (CVMX_ADD_IO_SEG(0x0001070001000030ull))</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_ECC_CNT CVMX_NDF_ECC_CNT_FUNC()</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NDF_ECC_CNT_FUNC(<span class="keywordtype">void</span>)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00115"></a>00115         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NDF_ECC_CNT not supported on this chip\n&quot;</span>);
<a name="l00116"></a>00116     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070001000010ull);
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 <span class="preprocessor">#else</span>
<a name="l00119"></a><a class="code" href="cvmx-ndf-defs_8h.html#a44d6faae543b1234a7008177b695837b">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_ECC_CNT (CVMX_ADD_IO_SEG(0x0001070001000010ull))</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00121"></a>00121 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_INT CVMX_NDF_INT_FUNC()</span>
<a name="l00123"></a>00123 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ndf-defs_8h.html#abbc7ebbe92c96a1df649a10bb5a3cd93">CVMX_NDF_INT_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00124"></a>00124 {
<a name="l00125"></a>00125     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00126"></a>00126         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00127"></a>00127         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00128"></a>00128         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00129"></a>00129         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00130"></a>00130         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00131"></a>00131             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070001000020ull);
<a name="l00132"></a>00132             <span class="keywordflow">break</span>;
<a name="l00133"></a>00133         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00134"></a>00134         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00135"></a>00135             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070001000040ull);
<a name="l00136"></a>00136             <span class="keywordflow">break</span>;
<a name="l00137"></a>00137     }
<a name="l00138"></a>00138     <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NDF_INT not supported on this chip\n&quot;</span>);
<a name="l00139"></a>00139     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070001000040ull);
<a name="l00140"></a>00140 }
<a name="l00141"></a>00141 <span class="preprocessor">#else</span>
<a name="l00142"></a><a class="code" href="cvmx-ndf-defs_8h.html#aa4edce25c758f47a372c9b8c7bce8528">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_INT CVMX_NDF_INT_FUNC()</span>
<a name="l00143"></a><a class="code" href="cvmx-ndf-defs_8h.html#abbc7ebbe92c96a1df649a10bb5a3cd93">00143</a> <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-ndf-defs_8h.html#abbc7ebbe92c96a1df649a10bb5a3cd93">CVMX_NDF_INT_FUNC</a>(<span class="keywordtype">void</span>)
<a name="l00144"></a>00144 {
<a name="l00145"></a>00145     <span class="keywordflow">switch</span>(<a class="code" href="octeon-model_8h.html#a4aff092391c597f7ace7decea8837551" title="Return the octeon family, i.e., ProcessorID of the PrID register.">cvmx_get_octeon_family</a>()) {
<a name="l00146"></a>00146         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00147"></a>00147         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00148"></a>00148         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00149"></a>00149         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00150"></a>00150         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00151"></a>00151             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070001000020ull);
<a name="l00152"></a>00152         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00153"></a>00153         <span class="keywordflow">case</span> <a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a> &amp; <a class="code" href="octeon-model_8h.html#ab8ea66f7043aa1563833b84ee456548c">OCTEON_FAMILY_MASK</a>:
<a name="l00154"></a>00154             <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070001000040ull);
<a name="l00155"></a>00155     }
<a name="l00156"></a>00156     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070001000040ull);
<a name="l00157"></a>00157 }
<a name="l00158"></a>00158 <span class="preprocessor">#endif</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_INT_EN CVMX_NDF_INT_EN_FUNC()</span>
<a name="l00161"></a>00161 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NDF_INT_EN_FUNC(<span class="keywordtype">void</span>)
<a name="l00162"></a>00162 {
<a name="l00163"></a>00163     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>)))
<a name="l00164"></a>00164         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NDF_INT_EN not supported on this chip\n&quot;</span>);
<a name="l00165"></a>00165     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070001000028ull);
<a name="l00166"></a>00166 }
<a name="l00167"></a>00167 <span class="preprocessor">#else</span>
<a name="l00168"></a><a class="code" href="cvmx-ndf-defs_8h.html#a240975f31e572a2c94bf793ce3cea51d">00168</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_INT_EN (CVMX_ADD_IO_SEG(0x0001070001000028ull))</span>
<a name="l00169"></a>00169 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_INT_W1S CVMX_NDF_INT_W1S_FUNC()</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NDF_INT_W1S_FUNC(<span class="keywordtype">void</span>)
<a name="l00173"></a>00173 {
<a name="l00174"></a>00174     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00175"></a>00175         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NDF_INT_W1S not supported on this chip\n&quot;</span>);
<a name="l00176"></a>00176     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070001000048ull);
<a name="l00177"></a>00177 }
<a name="l00178"></a>00178 <span class="preprocessor">#else</span>
<a name="l00179"></a><a class="code" href="cvmx-ndf-defs_8h.html#a2a5afd088f4cf55237b1d8de51bc8609">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_INT_W1S (CVMX_ADD_IO_SEG(0x0001070001000048ull))</span>
<a name="l00180"></a>00180 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00181"></a>00181 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_MISC CVMX_NDF_MISC_FUNC()</span>
<a name="l00183"></a>00183 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NDF_MISC_FUNC(<span class="keywordtype">void</span>)
<a name="l00184"></a>00184 {
<a name="l00185"></a>00185     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00186"></a>00186         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NDF_MISC not supported on this chip\n&quot;</span>);
<a name="l00187"></a>00187     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070001000008ull);
<a name="l00188"></a>00188 }
<a name="l00189"></a>00189 <span class="preprocessor">#else</span>
<a name="l00190"></a><a class="code" href="cvmx-ndf-defs_8h.html#a48b5b23112bb281464963311012250f4">00190</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_MISC (CVMX_ADD_IO_SEG(0x0001070001000008ull))</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_ST_REG CVMX_NDF_ST_REG_FUNC()</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t CVMX_NDF_ST_REG_FUNC(<span class="keywordtype">void</span>)
<a name="l00195"></a>00195 {
<a name="l00196"></a>00196     <span class="keywordflow">if</span> (!(<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a65b975e6fd418a613995cd1bd685a287">OCTEON_CN70XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) || <a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>)))
<a name="l00197"></a>00197         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_NDF_ST_REG not supported on this chip\n&quot;</span>);
<a name="l00198"></a>00198     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070001000038ull);
<a name="l00199"></a>00199 }
<a name="l00200"></a>00200 <span class="preprocessor">#else</span>
<a name="l00201"></a><a class="code" href="cvmx-ndf-defs_8h.html#a1f6c4a94cae0825f2cdb7033ed01eecd">00201</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_NDF_ST_REG (CVMX_ADD_IO_SEG(0x0001070001000038ull))</span>
<a name="l00202"></a>00202 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00203"></a>00203 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00204"></a>00204 <span class="comment">/**</span>
<a name="l00205"></a>00205 <span class="comment"> * cvmx_ndf_bt_pg_info</span>
<a name="l00206"></a>00206 <span class="comment"> *</span>
<a name="l00207"></a>00207 <span class="comment"> * This register provides the page size and the number of column-plus-row address-cycle</span>
<a name="l00208"></a>00208 <span class="comment"> * information. Software writes to this register during a boot operation from a NAND flash</span>
<a name="l00209"></a>00209 <span class="comment"> * device.</span>
<a name="l00210"></a>00210 <span class="comment"> *</span>
<a name="l00211"></a>00211 <span class="comment"> * Additionally, software also writes the multiplier value for timing parameters that is used</span>
<a name="l00212"></a>00212 <span class="comment"> * during the boot process, in the SET_TM_PARAM command. The multiplier value is used only by the</span>
<a name="l00213"></a>00213 <span class="comment"> * boot-load state machine during boot operations. Boot DMA operations do not use this value.</span>
<a name="l00214"></a>00214 <span class="comment"> *</span>
<a name="l00215"></a>00215 <span class="comment"> * Sixty-four-bit operations must be used to access this register.</span>
<a name="l00216"></a>00216 <span class="comment"> */</span>
<a name="l00217"></a><a class="code" href="unioncvmx__ndf__bt__pg__info.html">00217</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__bt__pg__info.html" title="cvmx_ndf_bt_pg_info">cvmx_ndf_bt_pg_info</a> {
<a name="l00218"></a><a class="code" href="unioncvmx__ndf__bt__pg__info.html#a0ad2a2193856ca7c5b3c5544aa822cfa">00218</a>     uint64_t <a class="code" href="unioncvmx__ndf__bt__pg__info.html#a0ad2a2193856ca7c5b3c5544aa822cfa">u64</a>;
<a name="l00219"></a><a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html">00219</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html">cvmx_ndf_bt_pg_info_s</a> {
<a name="l00220"></a>00220 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00221"></a>00221 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html#a03408daec0f287f618240012168a4d29">reserved_11_63</a>               : 53;
<a name="l00222"></a>00222     uint64_t <a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html#a16085ac71286bb9442f3673866a5ec9c">t_mult</a>                       : 4;  <span class="comment">/**&lt; The boot-time TIM_MULT field of the SET_TM_PAR command. */</span>
<a name="l00223"></a>00223     uint64_t <a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html#a96a12444722a0292f478a2bc626722de">adr_cyc</a>                      : 4;  <span class="comment">/**&lt; Number of column-address cycles. Legal values are 0x3 - 0x8. Values written to this field</span>
<a name="l00224"></a>00224 <span class="comment">                                                         smaller than 0x3 are converted to 0x3; values larger than 0x8 are converted to 0x8. */</span>
<a name="l00225"></a>00225     uint64_t <a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html#a8a761a57ad5228034eb8b56004799f6f">size</a>                         : 3;  <span class="comment">/**&lt; Number of bytes per page in the NAND flash device = 2^SIZE+1 * 256.</span>
<a name="l00226"></a>00226 <span class="comment">                                                         0x0 = 512 bytes/page.</span>
<a name="l00227"></a>00227 <span class="comment">                                                         0x1 = 1 KB/page.</span>
<a name="l00228"></a>00228 <span class="comment">                                                         0x2 = 2 KB/page.</span>
<a name="l00229"></a>00229 <span class="comment">                                                         0x3 = 4 KB/page.</span>
<a name="l00230"></a>00230 <span class="comment">                                                         0x4 = 8 KB/page.</span>
<a name="l00231"></a>00231 <span class="comment">                                                         0x5 = 16 KB/page.</span>
<a name="l00232"></a>00232 <span class="comment">                                                         0x6 = 32 KB/page.</span>
<a name="l00233"></a>00233 <span class="comment">                                                         0x7 = 64 KB/page. */</span>
<a name="l00234"></a>00234 <span class="preprocessor">#else</span>
<a name="l00235"></a><a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html#a8a761a57ad5228034eb8b56004799f6f">00235</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html#a8a761a57ad5228034eb8b56004799f6f">size</a>                         : 3;
<a name="l00236"></a><a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html#a96a12444722a0292f478a2bc626722de">00236</a>     uint64_t <a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html#a96a12444722a0292f478a2bc626722de">adr_cyc</a>                      : 4;
<a name="l00237"></a><a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html#a16085ac71286bb9442f3673866a5ec9c">00237</a>     uint64_t <a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html#a16085ac71286bb9442f3673866a5ec9c">t_mult</a>                       : 4;
<a name="l00238"></a><a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html#a03408daec0f287f618240012168a4d29">00238</a>     uint64_t <a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html#a03408daec0f287f618240012168a4d29">reserved_11_63</a>               : 53;
<a name="l00239"></a>00239 <span class="preprocessor">#endif</span>
<a name="l00240"></a>00240 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ndf__bt__pg__info.html#a68854283738d49fd2d4fe62f3636e9ad">s</a>;
<a name="l00241"></a><a class="code" href="unioncvmx__ndf__bt__pg__info.html#ab7ca818c6e0e5b08c1562f68cee76a93">00241</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html">cvmx_ndf_bt_pg_info_s</a>          <a class="code" href="unioncvmx__ndf__bt__pg__info.html#ab7ca818c6e0e5b08c1562f68cee76a93">cn52xx</a>;
<a name="l00242"></a><a class="code" href="unioncvmx__ndf__bt__pg__info.html#ae24f44a8576ed8c174c4e556a22f3ebc">00242</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html">cvmx_ndf_bt_pg_info_s</a>          <a class="code" href="unioncvmx__ndf__bt__pg__info.html#ae24f44a8576ed8c174c4e556a22f3ebc">cn63xx</a>;
<a name="l00243"></a><a class="code" href="unioncvmx__ndf__bt__pg__info.html#a294c76375d42b62fb73d812e6dfcd015">00243</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html">cvmx_ndf_bt_pg_info_s</a>          <a class="code" href="unioncvmx__ndf__bt__pg__info.html#a294c76375d42b62fb73d812e6dfcd015">cn63xxp1</a>;
<a name="l00244"></a><a class="code" href="unioncvmx__ndf__bt__pg__info.html#a0aaabf47dac672e370e9c68fb35981e6">00244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html">cvmx_ndf_bt_pg_info_s</a>          <a class="code" href="unioncvmx__ndf__bt__pg__info.html#a0aaabf47dac672e370e9c68fb35981e6">cn66xx</a>;
<a name="l00245"></a><a class="code" href="unioncvmx__ndf__bt__pg__info.html#a4d6acbad51fc2a87a21ee45764dd12a0">00245</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html">cvmx_ndf_bt_pg_info_s</a>          <a class="code" href="unioncvmx__ndf__bt__pg__info.html#a4d6acbad51fc2a87a21ee45764dd12a0">cn68xx</a>;
<a name="l00246"></a><a class="code" href="unioncvmx__ndf__bt__pg__info.html#a5439f74eab3eb3a6b30f763eb950847a">00246</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html">cvmx_ndf_bt_pg_info_s</a>          <a class="code" href="unioncvmx__ndf__bt__pg__info.html#a5439f74eab3eb3a6b30f763eb950847a">cn68xxp1</a>;
<a name="l00247"></a><a class="code" href="unioncvmx__ndf__bt__pg__info.html#a8d17e5927b700d2d16ebc10506bb6439">00247</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html">cvmx_ndf_bt_pg_info_s</a>          <a class="code" href="unioncvmx__ndf__bt__pg__info.html#a8d17e5927b700d2d16ebc10506bb6439">cn70xx</a>;
<a name="l00248"></a><a class="code" href="unioncvmx__ndf__bt__pg__info.html#a41e2299401f55b4180cade3b6703cc5b">00248</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html">cvmx_ndf_bt_pg_info_s</a>          <a class="code" href="unioncvmx__ndf__bt__pg__info.html#a41e2299401f55b4180cade3b6703cc5b">cn70xxp1</a>;
<a name="l00249"></a><a class="code" href="unioncvmx__ndf__bt__pg__info.html#a9981e02eeabbf30ef615144ee901066b">00249</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html">cvmx_ndf_bt_pg_info_s</a>          <a class="code" href="unioncvmx__ndf__bt__pg__info.html#a9981e02eeabbf30ef615144ee901066b">cn73xx</a>;
<a name="l00250"></a><a class="code" href="unioncvmx__ndf__bt__pg__info.html#a8316c637f664faed3d869a96437c8c80">00250</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__bt__pg__info_1_1cvmx__ndf__bt__pg__info__s.html">cvmx_ndf_bt_pg_info_s</a>          <a class="code" href="unioncvmx__ndf__bt__pg__info.html#a8316c637f664faed3d869a96437c8c80">cnf75xx</a>;
<a name="l00251"></a>00251 };
<a name="l00252"></a><a class="code" href="cvmx-ndf-defs_8h.html#a2e1fb1dc6ac0221970a6e92e0bf271ca">00252</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__bt__pg__info.html" title="cvmx_ndf_bt_pg_info">cvmx_ndf_bt_pg_info</a> <a class="code" href="unioncvmx__ndf__bt__pg__info.html" title="cvmx_ndf_bt_pg_info">cvmx_ndf_bt_pg_info_t</a>;
<a name="l00253"></a>00253 <span class="comment"></span>
<a name="l00254"></a>00254 <span class="comment">/**</span>
<a name="l00255"></a>00255 <span class="comment"> * cvmx_ndf_cmd</span>
<a name="l00256"></a>00256 <span class="comment"> *</span>
<a name="l00257"></a>00257 <span class="comment"> * When software reads this register, NDF_MISC[RD_VAL] is cleared to 0. Software must always</span>
<a name="l00258"></a>00258 <span class="comment"> * write all eight bytes whenever it writes this register. If there are fewer than eight bytes</span>
<a name="l00259"></a>00259 <span class="comment"> * left in the command sequence that software wants the NAND flash controller to execute, it must</span>
<a name="l00260"></a>00260 <span class="comment"> * insert Idle (WAIT) commands to make up eight bytes. Software must also ensure that there is</span>
<a name="l00261"></a>00261 <span class="comment"> * enough space in the NDF_CMD queue to accept these eight bytes by first reading</span>
<a name="l00262"></a>00262 <span class="comment"> * NDF_MISC[FR_BYT].</span>
<a name="l00263"></a>00263 <span class="comment"> *</span>
<a name="l00264"></a>00264 <span class="comment"> * Sixty-four-bit operations must be used to access this register.</span>
<a name="l00265"></a>00265 <span class="comment"> */</span>
<a name="l00266"></a><a class="code" href="unioncvmx__ndf__cmd.html">00266</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__cmd.html" title="cvmx_ndf_cmd">cvmx_ndf_cmd</a> {
<a name="l00267"></a><a class="code" href="unioncvmx__ndf__cmd.html#acb76de8aa3df6c2598cd797de9470295">00267</a>     uint64_t <a class="code" href="unioncvmx__ndf__cmd.html#acb76de8aa3df6c2598cd797de9470295">u64</a>;
<a name="l00268"></a><a class="code" href="structcvmx__ndf__cmd_1_1cvmx__ndf__cmd__s.html">00268</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__cmd_1_1cvmx__ndf__cmd__s.html">cvmx_ndf_cmd_s</a> {
<a name="l00269"></a>00269 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00270"></a>00270 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__cmd_1_1cvmx__ndf__cmd__s.html#af2a4964b5534e272babdda42e09325a9">nf_cmd</a>                       : 64; <span class="comment">/**&lt; Eight NAND flash memory command bytes. */</span>
<a name="l00271"></a>00271 <span class="preprocessor">#else</span>
<a name="l00272"></a><a class="code" href="structcvmx__ndf__cmd_1_1cvmx__ndf__cmd__s.html#af2a4964b5534e272babdda42e09325a9">00272</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__cmd_1_1cvmx__ndf__cmd__s.html#af2a4964b5534e272babdda42e09325a9">nf_cmd</a>                       : 64;
<a name="l00273"></a>00273 <span class="preprocessor">#endif</span>
<a name="l00274"></a>00274 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ndf__cmd.html#a49f44dd032aff89f88214a79ec1a6fd2">s</a>;
<a name="l00275"></a><a class="code" href="unioncvmx__ndf__cmd.html#aa085586fe9da28e14df6f0d6d587eb18">00275</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__cmd_1_1cvmx__ndf__cmd__s.html">cvmx_ndf_cmd_s</a>                 <a class="code" href="unioncvmx__ndf__cmd.html#aa085586fe9da28e14df6f0d6d587eb18">cn52xx</a>;
<a name="l00276"></a><a class="code" href="unioncvmx__ndf__cmd.html#a0eb3f04b7a565a04331406ddbc350d0a">00276</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__cmd_1_1cvmx__ndf__cmd__s.html">cvmx_ndf_cmd_s</a>                 <a class="code" href="unioncvmx__ndf__cmd.html#a0eb3f04b7a565a04331406ddbc350d0a">cn63xx</a>;
<a name="l00277"></a><a class="code" href="unioncvmx__ndf__cmd.html#a49b08ce8edf2be90676512e32608367e">00277</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__cmd_1_1cvmx__ndf__cmd__s.html">cvmx_ndf_cmd_s</a>                 <a class="code" href="unioncvmx__ndf__cmd.html#a49b08ce8edf2be90676512e32608367e">cn63xxp1</a>;
<a name="l00278"></a><a class="code" href="unioncvmx__ndf__cmd.html#a6ac3f131c74ef6dc53f1a5dd63cdf21d">00278</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__cmd_1_1cvmx__ndf__cmd__s.html">cvmx_ndf_cmd_s</a>                 <a class="code" href="unioncvmx__ndf__cmd.html#a6ac3f131c74ef6dc53f1a5dd63cdf21d">cn66xx</a>;
<a name="l00279"></a><a class="code" href="unioncvmx__ndf__cmd.html#a03e483fa5361e12fb95b6cc73f0efaa6">00279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__cmd_1_1cvmx__ndf__cmd__s.html">cvmx_ndf_cmd_s</a>                 <a class="code" href="unioncvmx__ndf__cmd.html#a03e483fa5361e12fb95b6cc73f0efaa6">cn68xx</a>;
<a name="l00280"></a><a class="code" href="unioncvmx__ndf__cmd.html#a5f4df8ec86506b30691122c3fbba758d">00280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__cmd_1_1cvmx__ndf__cmd__s.html">cvmx_ndf_cmd_s</a>                 <a class="code" href="unioncvmx__ndf__cmd.html#a5f4df8ec86506b30691122c3fbba758d">cn68xxp1</a>;
<a name="l00281"></a><a class="code" href="unioncvmx__ndf__cmd.html#a69b4d6077fb4ead8057985c678b9d81b">00281</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__cmd_1_1cvmx__ndf__cmd__s.html">cvmx_ndf_cmd_s</a>                 <a class="code" href="unioncvmx__ndf__cmd.html#a69b4d6077fb4ead8057985c678b9d81b">cn70xx</a>;
<a name="l00282"></a><a class="code" href="unioncvmx__ndf__cmd.html#ab313337b8716e616184905b8cf36c437">00282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__cmd_1_1cvmx__ndf__cmd__s.html">cvmx_ndf_cmd_s</a>                 <a class="code" href="unioncvmx__ndf__cmd.html#ab313337b8716e616184905b8cf36c437">cn70xxp1</a>;
<a name="l00283"></a><a class="code" href="unioncvmx__ndf__cmd.html#ad84f7f836d4296833d97eff269c68ac1">00283</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__cmd_1_1cvmx__ndf__cmd__s.html">cvmx_ndf_cmd_s</a>                 <a class="code" href="unioncvmx__ndf__cmd.html#ad84f7f836d4296833d97eff269c68ac1">cn73xx</a>;
<a name="l00284"></a><a class="code" href="unioncvmx__ndf__cmd.html#ae133388b06afd781fc5ae3dfe3da40a9">00284</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__cmd_1_1cvmx__ndf__cmd__s.html">cvmx_ndf_cmd_s</a>                 <a class="code" href="unioncvmx__ndf__cmd.html#ae133388b06afd781fc5ae3dfe3da40a9">cnf75xx</a>;
<a name="l00285"></a>00285 };
<a name="l00286"></a><a class="code" href="cvmx-ndf-defs_8h.html#a2d1db8c2477293e0e8bf2dcc1990190b">00286</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__cmd.html" title="cvmx_ndf_cmd">cvmx_ndf_cmd</a> <a class="code" href="unioncvmx__ndf__cmd.html" title="cvmx_ndf_cmd">cvmx_ndf_cmd_t</a>;
<a name="l00287"></a>00287 <span class="comment"></span>
<a name="l00288"></a>00288 <span class="comment">/**</span>
<a name="l00289"></a>00289 <span class="comment"> * cvmx_ndf_dma_adr</span>
<a name="l00290"></a>00290 <span class="comment"> *</span>
<a name="l00291"></a>00291 <span class="comment"> * Sixty-four-bit operations must be used to access this register.</span>
<a name="l00292"></a>00292 <span class="comment"> *</span>
<a name="l00293"></a>00293 <span class="comment"> */</span>
<a name="l00294"></a><a class="code" href="unioncvmx__ndf__dma__adr.html">00294</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__dma__adr.html" title="cvmx_ndf_dma_adr">cvmx_ndf_dma_adr</a> {
<a name="l00295"></a><a class="code" href="unioncvmx__ndf__dma__adr.html#acc383668c7c67d54f4646ef45f8e7eda">00295</a>     uint64_t <a class="code" href="unioncvmx__ndf__dma__adr.html#acc383668c7c67d54f4646ef45f8e7eda">u64</a>;
<a name="l00296"></a><a class="code" href="structcvmx__ndf__dma__adr_1_1cvmx__ndf__dma__adr__s.html">00296</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__dma__adr_1_1cvmx__ndf__dma__adr__s.html">cvmx_ndf_dma_adr_s</a> {
<a name="l00297"></a>00297 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00298"></a>00298 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__dma__adr_1_1cvmx__ndf__dma__adr__s.html#aecb760fa6dcbcc5659dfea62b1965d3b">reserved_42_63</a>               : 22;
<a name="l00299"></a>00299     uint64_t <a class="code" href="structcvmx__ndf__dma__adr_1_1cvmx__ndf__dma__adr__s.html#af25f7ca3361da07f7e5a7dbff57b2a97">adr</a>                          : 39; <span class="comment">/**&lt; DMA engine address. 64-bit aligned. */</span>
<a name="l00300"></a>00300     uint64_t <a class="code" href="structcvmx__ndf__dma__adr_1_1cvmx__ndf__dma__adr__s.html#acc1c34bc218fe844ddb9da1fca44103d">reserved_0_2</a>                 : 3;
<a name="l00301"></a>00301 <span class="preprocessor">#else</span>
<a name="l00302"></a><a class="code" href="structcvmx__ndf__dma__adr_1_1cvmx__ndf__dma__adr__s.html#acc1c34bc218fe844ddb9da1fca44103d">00302</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__dma__adr_1_1cvmx__ndf__dma__adr__s.html#acc1c34bc218fe844ddb9da1fca44103d">reserved_0_2</a>                 : 3;
<a name="l00303"></a><a class="code" href="structcvmx__ndf__dma__adr_1_1cvmx__ndf__dma__adr__s.html#af25f7ca3361da07f7e5a7dbff57b2a97">00303</a>     uint64_t <a class="code" href="structcvmx__ndf__dma__adr_1_1cvmx__ndf__dma__adr__s.html#af25f7ca3361da07f7e5a7dbff57b2a97">adr</a>                          : 39;
<a name="l00304"></a><a class="code" href="structcvmx__ndf__dma__adr_1_1cvmx__ndf__dma__adr__s.html#aecb760fa6dcbcc5659dfea62b1965d3b">00304</a>     uint64_t <a class="code" href="structcvmx__ndf__dma__adr_1_1cvmx__ndf__dma__adr__s.html#aecb760fa6dcbcc5659dfea62b1965d3b">reserved_42_63</a>               : 22;
<a name="l00305"></a>00305 <span class="preprocessor">#endif</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ndf__dma__adr.html#a8d57791948c8eae754160883951d3968">s</a>;
<a name="l00307"></a><a class="code" href="unioncvmx__ndf__dma__adr.html#a74122b6dc58e7b6ba336ca8158d9326b">00307</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__dma__adr_1_1cvmx__ndf__dma__adr__s.html">cvmx_ndf_dma_adr_s</a>             <a class="code" href="unioncvmx__ndf__dma__adr.html#a74122b6dc58e7b6ba336ca8158d9326b">cn73xx</a>;
<a name="l00308"></a><a class="code" href="unioncvmx__ndf__dma__adr.html#ad5a3bfcd3008a4b6398a739f7552c33d">00308</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__dma__adr_1_1cvmx__ndf__dma__adr__s.html">cvmx_ndf_dma_adr_s</a>             <a class="code" href="unioncvmx__ndf__dma__adr.html#ad5a3bfcd3008a4b6398a739f7552c33d">cnf75xx</a>;
<a name="l00309"></a>00309 };
<a name="l00310"></a><a class="code" href="cvmx-ndf-defs_8h.html#a8c420dd4929f179b3b8b9d670f522fc4">00310</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__dma__adr.html" title="cvmx_ndf_dma_adr">cvmx_ndf_dma_adr</a> <a class="code" href="unioncvmx__ndf__dma__adr.html" title="cvmx_ndf_dma_adr">cvmx_ndf_dma_adr_t</a>;
<a name="l00311"></a>00311 <span class="comment"></span>
<a name="l00312"></a>00312 <span class="comment">/**</span>
<a name="l00313"></a>00313 <span class="comment"> * cvmx_ndf_dma_cfg</span>
<a name="l00314"></a>00314 <span class="comment"> *</span>
<a name="l00315"></a>00315 <span class="comment"> * Sixty-four-bit operations must be used to access this register.</span>
<a name="l00316"></a>00316 <span class="comment"> *</span>
<a name="l00317"></a>00317 <span class="comment"> */</span>
<a name="l00318"></a><a class="code" href="unioncvmx__ndf__dma__cfg.html">00318</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__dma__cfg.html" title="cvmx_ndf_dma_cfg">cvmx_ndf_dma_cfg</a> {
<a name="l00319"></a><a class="code" href="unioncvmx__ndf__dma__cfg.html#aeb4fee2a871a2142a859416a3afbe0ec">00319</a>     uint64_t <a class="code" href="unioncvmx__ndf__dma__cfg.html#aeb4fee2a871a2142a859416a3afbe0ec">u64</a>;
<a name="l00320"></a><a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html">00320</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html">cvmx_ndf_dma_cfg_s</a> {
<a name="l00321"></a>00321 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00322"></a>00322 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a45dba0a0678577a19d60560a014908a6">en</a>                           : 1;  <span class="comment">/**&lt; DMA engine enable.  This bit is cleared at the termination of the DMA. */</span>
<a name="l00323"></a>00323     uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a4b0266979d10991b809d4cb2ea709c98">rw</a>                           : 1;  <span class="comment">/**&lt; DMA engine R/W bit: 0 = read, 1 = write. */</span>
<a name="l00324"></a>00324     uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#acbe9cc00b362afedd1e11afc3c7d2157">clr</a>                          : 1;  <span class="comment">/**&lt; DMA engine clear EN. When set to 1, DMA is terminated and EN is cleared and the DMA_DONE</span>
<a name="l00325"></a>00325 <span class="comment">                                                         interrupt</span>
<a name="l00326"></a>00326 <span class="comment">                                                         occurs when either the SIZE is exhausted (normal termination) or the NDF BUS_REL is</span>
<a name="l00327"></a>00327 <span class="comment">                                                         issued. */</span>
<a name="l00328"></a>00328     uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a4f1d436f5d47306af5a142e6a117c7f3">reserved_60_60</a>               : 1;
<a name="l00329"></a>00329     uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a9447803f134e15226a4c53306fcbb867">swap32</a>                       : 1;  <span class="comment">/**&lt; DMA engine 32-bit swap. */</span>
<a name="l00330"></a>00330     uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a0fee6390afb8ddf2a85d6460c2b380c8">swap16</a>                       : 1;  <span class="comment">/**&lt; DMA engine enable 16-bit swap. */</span>
<a name="l00331"></a>00331     uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a974cc013591b442edeb8ac22e3a64266">swap8</a>                        : 1;  <span class="comment">/**&lt; DMA engine enable 8-bit swap. */</span>
<a name="l00332"></a>00332     uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#ae45934f22c0f92d917284c003e1415d7">endian</a>                       : 1;  <span class="comment">/**&lt; DMA engine endian mode: 0 = big-endian, 1 = little-endian. */</span>
<a name="l00333"></a>00333     uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#aa4c424e77fc1f5bc861fbfe75ab83da5">size</a>                         : 20; <span class="comment">/**&lt; DMA engine size. Specified in the number of 64-bit transfers (encoded in -1 notation). */</span>
<a name="l00334"></a>00334     uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a8c1d412f582875c64188e3a334bcdbc2">reserved_0_35</a>                : 36;
<a name="l00335"></a>00335 <span class="preprocessor">#else</span>
<a name="l00336"></a><a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a8c1d412f582875c64188e3a334bcdbc2">00336</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a8c1d412f582875c64188e3a334bcdbc2">reserved_0_35</a>                : 36;
<a name="l00337"></a><a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#aa4c424e77fc1f5bc861fbfe75ab83da5">00337</a>     uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#aa4c424e77fc1f5bc861fbfe75ab83da5">size</a>                         : 20;
<a name="l00338"></a><a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#ae45934f22c0f92d917284c003e1415d7">00338</a>     uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#ae45934f22c0f92d917284c003e1415d7">endian</a>                       : 1;
<a name="l00339"></a><a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a974cc013591b442edeb8ac22e3a64266">00339</a>     uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a974cc013591b442edeb8ac22e3a64266">swap8</a>                        : 1;
<a name="l00340"></a><a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a0fee6390afb8ddf2a85d6460c2b380c8">00340</a>     uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a0fee6390afb8ddf2a85d6460c2b380c8">swap16</a>                       : 1;
<a name="l00341"></a><a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a9447803f134e15226a4c53306fcbb867">00341</a>     uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a9447803f134e15226a4c53306fcbb867">swap32</a>                       : 1;
<a name="l00342"></a><a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a4f1d436f5d47306af5a142e6a117c7f3">00342</a>     uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a4f1d436f5d47306af5a142e6a117c7f3">reserved_60_60</a>               : 1;
<a name="l00343"></a><a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#acbe9cc00b362afedd1e11afc3c7d2157">00343</a>     uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#acbe9cc00b362afedd1e11afc3c7d2157">clr</a>                          : 1;
<a name="l00344"></a><a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a4b0266979d10991b809d4cb2ea709c98">00344</a>     uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a4b0266979d10991b809d4cb2ea709c98">rw</a>                           : 1;
<a name="l00345"></a><a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a45dba0a0678577a19d60560a014908a6">00345</a>     uint64_t <a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html#a45dba0a0678577a19d60560a014908a6">en</a>                           : 1;
<a name="l00346"></a>00346 <span class="preprocessor">#endif</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ndf__dma__cfg.html#a37d3fb04a22e63bfa1a28995f9879ae3">s</a>;
<a name="l00348"></a><a class="code" href="unioncvmx__ndf__dma__cfg.html#aadea226be0fc084d210d8cf700e2fb4e">00348</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html">cvmx_ndf_dma_cfg_s</a>             <a class="code" href="unioncvmx__ndf__dma__cfg.html#aadea226be0fc084d210d8cf700e2fb4e">cn73xx</a>;
<a name="l00349"></a><a class="code" href="unioncvmx__ndf__dma__cfg.html#ad6e5b4468ccb7942e7505d575b436920">00349</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__dma__cfg_1_1cvmx__ndf__dma__cfg__s.html">cvmx_ndf_dma_cfg_s</a>             <a class="code" href="unioncvmx__ndf__dma__cfg.html#ad6e5b4468ccb7942e7505d575b436920">cnf75xx</a>;
<a name="l00350"></a>00350 };
<a name="l00351"></a><a class="code" href="cvmx-ndf-defs_8h.html#a66ffabae21c55e8b6f646bf87880d24d">00351</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__dma__cfg.html" title="cvmx_ndf_dma_cfg">cvmx_ndf_dma_cfg</a> <a class="code" href="unioncvmx__ndf__dma__cfg.html" title="cvmx_ndf_dma_cfg">cvmx_ndf_dma_cfg_t</a>;
<a name="l00352"></a>00352 <span class="comment"></span>
<a name="l00353"></a>00353 <span class="comment">/**</span>
<a name="l00354"></a>00354 <span class="comment"> * cvmx_ndf_drbell</span>
<a name="l00355"></a>00355 <span class="comment"> *</span>
<a name="l00356"></a>00356 <span class="comment"> * This register is designed to control the execution of the NAND flash commands. The NDF</span>
<a name="l00357"></a>00357 <span class="comment"> * command-execution unit must arbitrate for the boot bus before it can enable a NAND flash</span>
<a name="l00358"></a>00358 <span class="comment"> * device connected to the CNXXXX, which it then does by asserting the device&apos;s chip-enable</span>
<a name="l00359"></a>00359 <span class="comment"> * signal. Therefore software must first load the NDF_CMD queue, with a full sequence of commands</span>
<a name="l00360"></a>00360 <span class="comment"> * to perform a NAND flash device task.</span>
<a name="l00361"></a>00361 <span class="comment"> *</span>
<a name="l00362"></a>00362 <span class="comment"> * This command sequence starts with a BUS_ACQ command, and the last command in the sequence must</span>
<a name="l00363"></a>00363 <span class="comment"> * be a BUS_REL command. The execution unit starts execution of the sequence only if the</span>
<a name="l00364"></a>00364 <span class="comment"> * NDF_DRBELL[CNT] is nonzero when it fetches the BUS_ACQ command.</span>
<a name="l00365"></a>00365 <span class="comment"> *</span>
<a name="l00366"></a>00366 <span class="comment"> * Software can load multiple such sequences, each starting with a CHIP_EN command and ending</span>
<a name="l00367"></a>00367 <span class="comment"> * with a CHIP_DIS command, and then write a data value to this register to increment the CNT</span>
<a name="l00368"></a>00368 <span class="comment"> * field by the number of the command sequences loaded to the NDF_CMD queue.</span>
<a name="l00369"></a>00369 <span class="comment"> *</span>
<a name="l00370"></a>00370 <span class="comment"> * Software register-write operations increment CNT by the signed 8-bit value being written.</span>
<a name="l00371"></a>00371 <span class="comment"> * Software register-read operations return the current CNT value.</span>
<a name="l00372"></a>00372 <span class="comment"> *</span>
<a name="l00373"></a>00373 <span class="comment"> * Hardware can also modifies the value of CNT. Every time hardware executes a BUS_ACQ command to</span>
<a name="l00374"></a>00374 <span class="comment"> * arbitrate and win the boot bus, it decrements CNT by 1. If CNT is already 0 or negative, the</span>
<a name="l00375"></a>00375 <span class="comment"> * hardware command-execution unit stalls when it fetches the new BUS_ACQ command from the</span>
<a name="l00376"></a>00376 <span class="comment"> * NDF_CMD queue. Only when the software writes to this register with a nonzero data value can</span>
<a name="l00377"></a>00377 <span class="comment"> * the execution unit come out of the stalled condition, and resume execution.</span>
<a name="l00378"></a>00378 <span class="comment"> *</span>
<a name="l00379"></a>00379 <span class="comment"> * Sixty-four-bit operations must be used to access this register.</span>
<a name="l00380"></a>00380 <span class="comment"> */</span>
<a name="l00381"></a><a class="code" href="unioncvmx__ndf__drbell.html">00381</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__drbell.html" title="cvmx_ndf_drbell">cvmx_ndf_drbell</a> {
<a name="l00382"></a><a class="code" href="unioncvmx__ndf__drbell.html#ab5f50f26f91709478cc046970a431f09">00382</a>     uint64_t <a class="code" href="unioncvmx__ndf__drbell.html#ab5f50f26f91709478cc046970a431f09">u64</a>;
<a name="l00383"></a><a class="code" href="structcvmx__ndf__drbell_1_1cvmx__ndf__drbell__s.html">00383</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__drbell_1_1cvmx__ndf__drbell__s.html">cvmx_ndf_drbell_s</a> {
<a name="l00384"></a>00384 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00385"></a>00385 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__drbell_1_1cvmx__ndf__drbell__s.html#aeafe80bfd371f8ca457cd57381f4b574">reserved_8_63</a>                : 56;
<a name="l00386"></a>00386     uint64_t <a class="code" href="structcvmx__ndf__drbell_1_1cvmx__ndf__drbell__s.html#ac2532bb6c2ff2f5be28fd71c76776d64">cnt</a>                          : 8;  <span class="comment">/**&lt; Doorbell count, in 2s-complement format. */</span>
<a name="l00387"></a>00387 <span class="preprocessor">#else</span>
<a name="l00388"></a><a class="code" href="structcvmx__ndf__drbell_1_1cvmx__ndf__drbell__s.html#ac2532bb6c2ff2f5be28fd71c76776d64">00388</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__drbell_1_1cvmx__ndf__drbell__s.html#ac2532bb6c2ff2f5be28fd71c76776d64">cnt</a>                          : 8;
<a name="l00389"></a><a class="code" href="structcvmx__ndf__drbell_1_1cvmx__ndf__drbell__s.html#aeafe80bfd371f8ca457cd57381f4b574">00389</a>     uint64_t <a class="code" href="structcvmx__ndf__drbell_1_1cvmx__ndf__drbell__s.html#aeafe80bfd371f8ca457cd57381f4b574">reserved_8_63</a>                : 56;
<a name="l00390"></a>00390 <span class="preprocessor">#endif</span>
<a name="l00391"></a>00391 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ndf__drbell.html#a1ee82e38bb9626efd0ed2130d636f77f">s</a>;
<a name="l00392"></a><a class="code" href="unioncvmx__ndf__drbell.html#a7ee21d056d2f944a2182255d80df404d">00392</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__drbell_1_1cvmx__ndf__drbell__s.html">cvmx_ndf_drbell_s</a>              <a class="code" href="unioncvmx__ndf__drbell.html#a7ee21d056d2f944a2182255d80df404d">cn52xx</a>;
<a name="l00393"></a><a class="code" href="unioncvmx__ndf__drbell.html#a2697155cf4f3d4dd5c0649abbe3cf4ad">00393</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__drbell_1_1cvmx__ndf__drbell__s.html">cvmx_ndf_drbell_s</a>              <a class="code" href="unioncvmx__ndf__drbell.html#a2697155cf4f3d4dd5c0649abbe3cf4ad">cn63xx</a>;
<a name="l00394"></a><a class="code" href="unioncvmx__ndf__drbell.html#a614cc1726bc66f975abbcd8b94970064">00394</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__drbell_1_1cvmx__ndf__drbell__s.html">cvmx_ndf_drbell_s</a>              <a class="code" href="unioncvmx__ndf__drbell.html#a614cc1726bc66f975abbcd8b94970064">cn63xxp1</a>;
<a name="l00395"></a><a class="code" href="unioncvmx__ndf__drbell.html#a851f817361f20125b5031703f86a5e1e">00395</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__drbell_1_1cvmx__ndf__drbell__s.html">cvmx_ndf_drbell_s</a>              <a class="code" href="unioncvmx__ndf__drbell.html#a851f817361f20125b5031703f86a5e1e">cn66xx</a>;
<a name="l00396"></a><a class="code" href="unioncvmx__ndf__drbell.html#a9d6c8ed9275fe414f7d9128238824419">00396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__drbell_1_1cvmx__ndf__drbell__s.html">cvmx_ndf_drbell_s</a>              <a class="code" href="unioncvmx__ndf__drbell.html#a9d6c8ed9275fe414f7d9128238824419">cn68xx</a>;
<a name="l00397"></a><a class="code" href="unioncvmx__ndf__drbell.html#add4cb8405c4a52d2f22b1c7852a9d5ab">00397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__drbell_1_1cvmx__ndf__drbell__s.html">cvmx_ndf_drbell_s</a>              <a class="code" href="unioncvmx__ndf__drbell.html#add4cb8405c4a52d2f22b1c7852a9d5ab">cn68xxp1</a>;
<a name="l00398"></a><a class="code" href="unioncvmx__ndf__drbell.html#a723ce3b92d722c726778df651aa9cc08">00398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__drbell_1_1cvmx__ndf__drbell__s.html">cvmx_ndf_drbell_s</a>              <a class="code" href="unioncvmx__ndf__drbell.html#a723ce3b92d722c726778df651aa9cc08">cn70xx</a>;
<a name="l00399"></a><a class="code" href="unioncvmx__ndf__drbell.html#a9066cd7359e74c680b7c2eb8e963134b">00399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__drbell_1_1cvmx__ndf__drbell__s.html">cvmx_ndf_drbell_s</a>              <a class="code" href="unioncvmx__ndf__drbell.html#a9066cd7359e74c680b7c2eb8e963134b">cn70xxp1</a>;
<a name="l00400"></a><a class="code" href="unioncvmx__ndf__drbell.html#a4fc618bc49f48ad96fa7ee66b34d149b">00400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__drbell_1_1cvmx__ndf__drbell__s.html">cvmx_ndf_drbell_s</a>              <a class="code" href="unioncvmx__ndf__drbell.html#a4fc618bc49f48ad96fa7ee66b34d149b">cn73xx</a>;
<a name="l00401"></a><a class="code" href="unioncvmx__ndf__drbell.html#a95cf7b328836bda6a52cf447c791c894">00401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__drbell_1_1cvmx__ndf__drbell__s.html">cvmx_ndf_drbell_s</a>              <a class="code" href="unioncvmx__ndf__drbell.html#a95cf7b328836bda6a52cf447c791c894">cnf75xx</a>;
<a name="l00402"></a>00402 };
<a name="l00403"></a><a class="code" href="cvmx-ndf-defs_8h.html#a3944ba178444c7b8ef23ba0ed8ea41c2">00403</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__drbell.html" title="cvmx_ndf_drbell">cvmx_ndf_drbell</a> <a class="code" href="unioncvmx__ndf__drbell.html" title="cvmx_ndf_drbell">cvmx_ndf_drbell_t</a>;
<a name="l00404"></a>00404 <span class="comment"></span>
<a name="l00405"></a>00405 <span class="comment">/**</span>
<a name="l00406"></a>00406 <span class="comment"> * cvmx_ndf_ecc_cnt</span>
<a name="l00407"></a>00407 <span class="comment"> *</span>
<a name="l00408"></a>00408 <span class="comment"> * Sixty-four-bit operations must be used to access this register.</span>
<a name="l00409"></a>00409 <span class="comment"> *</span>
<a name="l00410"></a>00410 <span class="comment"> */</span>
<a name="l00411"></a><a class="code" href="unioncvmx__ndf__ecc__cnt.html">00411</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__ecc__cnt.html" title="cvmx_ndf_ecc_cnt">cvmx_ndf_ecc_cnt</a> {
<a name="l00412"></a><a class="code" href="unioncvmx__ndf__ecc__cnt.html#a1ac366f54dc0c524f34166cefceb0e5d">00412</a>     uint64_t <a class="code" href="unioncvmx__ndf__ecc__cnt.html#a1ac366f54dc0c524f34166cefceb0e5d">u64</a>;
<a name="l00413"></a><a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html">00413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html">cvmx_ndf_ecc_cnt_s</a> {
<a name="l00414"></a>00414 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00415"></a>00415 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html#a17d00279f7be29ee6c2c0d946803018b">reserved_32_63</a>               : 32;
<a name="l00416"></a>00416     uint64_t <a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html#a148fe2d81cb11d3b1b45069f09e85d39">xor_ecc</a>                      : 24; <span class="comment">/**&lt; Result of XOR operation of ECC read bytes and ECC generated bytes. The value pertains to</span>
<a name="l00417"></a>00417 <span class="comment">                                                         the last single-bit ECC error.</span>
<a name="l00418"></a>00418 <span class="comment">                                                         _ XOR_ECC =[ECC_gen_byt258, ECC_gen_byt257, ECC_gen_byt256] ^</span>
<a name="l00419"></a>00419 <span class="comment">                                                           [ECC_258, ECC_257, ECC_256]</span>
<a name="l00420"></a>00420 <span class="comment">                                                         ECC_258, ECC_257 and ECC_256 are bytes stored in the NAND flash device and read out during</span>
<a name="l00421"></a>00421 <span class="comment">                                                         boot.</span>
<a name="l00422"></a>00422 <span class="comment">                                                         ECC_gen_byt258, ECC_gen_byt257, ECC_gen_byt256 are generated from data read out from the</span>
<a name="l00423"></a>00423 <span class="comment">                                                         NAND flash device. */</span>
<a name="l00424"></a>00424     uint64_t <a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html#a9b54b43b2e7a811154b96624ff4cec68">ecc_err</a>                      : 8;  <span class="comment">/**&lt; ECC error count. The number of single-bit errors fixed during boot. */</span>
<a name="l00425"></a>00425 <span class="preprocessor">#else</span>
<a name="l00426"></a><a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html#a9b54b43b2e7a811154b96624ff4cec68">00426</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html#a9b54b43b2e7a811154b96624ff4cec68">ecc_err</a>                      : 8;
<a name="l00427"></a><a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html#a148fe2d81cb11d3b1b45069f09e85d39">00427</a>     uint64_t <a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html#a148fe2d81cb11d3b1b45069f09e85d39">xor_ecc</a>                      : 24;
<a name="l00428"></a><a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html#a17d00279f7be29ee6c2c0d946803018b">00428</a>     uint64_t <a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html#a17d00279f7be29ee6c2c0d946803018b">reserved_32_63</a>               : 32;
<a name="l00429"></a>00429 <span class="preprocessor">#endif</span>
<a name="l00430"></a>00430 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ndf__ecc__cnt.html#ab3e2cb177b1359c4b5410d08162f6a39">s</a>;
<a name="l00431"></a><a class="code" href="unioncvmx__ndf__ecc__cnt.html#ab69bacc971fdee62d72573532f8d2483">00431</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html">cvmx_ndf_ecc_cnt_s</a>             <a class="code" href="unioncvmx__ndf__ecc__cnt.html#ab69bacc971fdee62d72573532f8d2483">cn52xx</a>;
<a name="l00432"></a><a class="code" href="unioncvmx__ndf__ecc__cnt.html#af76915214c6e731199bbd13526cdf38f">00432</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html">cvmx_ndf_ecc_cnt_s</a>             <a class="code" href="unioncvmx__ndf__ecc__cnt.html#af76915214c6e731199bbd13526cdf38f">cn63xx</a>;
<a name="l00433"></a><a class="code" href="unioncvmx__ndf__ecc__cnt.html#a2fe573f34e052d6cee1e380f731ba8fa">00433</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html">cvmx_ndf_ecc_cnt_s</a>             <a class="code" href="unioncvmx__ndf__ecc__cnt.html#a2fe573f34e052d6cee1e380f731ba8fa">cn63xxp1</a>;
<a name="l00434"></a><a class="code" href="unioncvmx__ndf__ecc__cnt.html#a79df7cff4b651acd0908109f25059c72">00434</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html">cvmx_ndf_ecc_cnt_s</a>             <a class="code" href="unioncvmx__ndf__ecc__cnt.html#a79df7cff4b651acd0908109f25059c72">cn66xx</a>;
<a name="l00435"></a><a class="code" href="unioncvmx__ndf__ecc__cnt.html#a6db64924e34ed95fd73d759d92b5a282">00435</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html">cvmx_ndf_ecc_cnt_s</a>             <a class="code" href="unioncvmx__ndf__ecc__cnt.html#a6db64924e34ed95fd73d759d92b5a282">cn68xx</a>;
<a name="l00436"></a><a class="code" href="unioncvmx__ndf__ecc__cnt.html#ac7e24f6fb63b4eb4b85a401a29df3433">00436</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html">cvmx_ndf_ecc_cnt_s</a>             <a class="code" href="unioncvmx__ndf__ecc__cnt.html#ac7e24f6fb63b4eb4b85a401a29df3433">cn68xxp1</a>;
<a name="l00437"></a><a class="code" href="unioncvmx__ndf__ecc__cnt.html#acc7d801c1483a087749d8d7706c894c3">00437</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html">cvmx_ndf_ecc_cnt_s</a>             <a class="code" href="unioncvmx__ndf__ecc__cnt.html#acc7d801c1483a087749d8d7706c894c3">cn70xx</a>;
<a name="l00438"></a><a class="code" href="unioncvmx__ndf__ecc__cnt.html#a6286af88c8636c0d07c221910998a4fd">00438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html">cvmx_ndf_ecc_cnt_s</a>             <a class="code" href="unioncvmx__ndf__ecc__cnt.html#a6286af88c8636c0d07c221910998a4fd">cn70xxp1</a>;
<a name="l00439"></a><a class="code" href="unioncvmx__ndf__ecc__cnt.html#a0dd405ddb7ab71f0a865b8101bc9ae51">00439</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html">cvmx_ndf_ecc_cnt_s</a>             <a class="code" href="unioncvmx__ndf__ecc__cnt.html#a0dd405ddb7ab71f0a865b8101bc9ae51">cn73xx</a>;
<a name="l00440"></a><a class="code" href="unioncvmx__ndf__ecc__cnt.html#aaf2027f685ab6a0a0ec880ed1fe3ea82">00440</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__ecc__cnt_1_1cvmx__ndf__ecc__cnt__s.html">cvmx_ndf_ecc_cnt_s</a>             <a class="code" href="unioncvmx__ndf__ecc__cnt.html#aaf2027f685ab6a0a0ec880ed1fe3ea82">cnf75xx</a>;
<a name="l00441"></a>00441 };
<a name="l00442"></a><a class="code" href="cvmx-ndf-defs_8h.html#a3acc0beae815248b5424853ae18e7202">00442</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__ecc__cnt.html" title="cvmx_ndf_ecc_cnt">cvmx_ndf_ecc_cnt</a> <a class="code" href="unioncvmx__ndf__ecc__cnt.html" title="cvmx_ndf_ecc_cnt">cvmx_ndf_ecc_cnt_t</a>;
<a name="l00443"></a>00443 <span class="comment"></span>
<a name="l00444"></a>00444 <span class="comment">/**</span>
<a name="l00445"></a>00445 <span class="comment"> * cvmx_ndf_int</span>
<a name="l00446"></a>00446 <span class="comment"> *</span>
<a name="l00447"></a>00447 <span class="comment"> * This register contains the bits that can trigger an error interrupt. Sixty-four-bit operations</span>
<a name="l00448"></a>00448 <span class="comment"> * must be used to access this register.</span>
<a name="l00449"></a>00449 <span class="comment"> */</span>
<a name="l00450"></a><a class="code" href="unioncvmx__ndf__int.html">00450</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__int.html" title="cvmx_ndf_int">cvmx_ndf_int</a> {
<a name="l00451"></a><a class="code" href="unioncvmx__ndf__int.html#acd49d132ff2cbbfcb4759119f8b2d4a2">00451</a>     uint64_t <a class="code" href="unioncvmx__ndf__int.html#acd49d132ff2cbbfcb4759119f8b2d4a2">u64</a>;
<a name="l00452"></a><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html">00452</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html">cvmx_ndf_int_s</a> {
<a name="l00453"></a>00453 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00454"></a>00454 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a7cd10feb9f0c9dc8817124ff00340a24">reserved_8_63</a>                : 56;
<a name="l00455"></a>00455     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a78afe961902975c8e75e03a8aed77551">dma_done</a>                     : 1;  <span class="comment">/**&lt; DMA engine request completion interrupt. */</span>
<a name="l00456"></a>00456     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a43c6b6fd2b01d92e6f6850bf138319d9">ovrf</a>                         : 1;  <span class="comment">/**&lt; NDF_CMD write when FIFO is full. Generally a fatal error. */</span>
<a name="l00457"></a>00457     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a65c345f51313d60c9b8204e38bdc9672">ecc_mult</a>                     : 1;  <span class="comment">/**&lt; Multibit ECC error detected during boot. */</span>
<a name="l00458"></a>00458     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a84cc3486752155035e8792be29f1c6f3">ecc_1bit</a>                     : 1;  <span class="comment">/**&lt; Single-bit ECC error detected and fixed during boot. */</span>
<a name="l00459"></a>00459     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a1554eaf70a621e39492189428ae482c0">sm_bad</a>                       : 1;  <span class="comment">/**&lt; One of the state machines is in a bad state, */</span>
<a name="l00460"></a>00460     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a71a2e615e540a40d8a7af766a2f00124">wdog</a>                         : 1;  <span class="comment">/**&lt; Watchdog timer expired during command execution. */</span>
<a name="l00461"></a>00461     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a31c1a843c34a195841e2c495270a1360">full</a>                         : 1;  <span class="comment">/**&lt; NDF_CMD queue is full. FULL status is updated when the NDF_CMD queue becomes full as a</span>
<a name="l00462"></a>00462 <span class="comment">                                                         result of software writing a new command to it. */</span>
<a name="l00463"></a>00463     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a31597d0920d6a7dd492338f8760fb64d">empty</a>                        : 1;  <span class="comment">/**&lt; NDF_CMD queue is empty. EMPTY status is updated when the NDF_CMD queue becomes empty as a</span>
<a name="l00464"></a>00464 <span class="comment">                                                         result of command execution unit fetching the last instruction out of the NDF_CMD queue. */</span>
<a name="l00465"></a>00465 <span class="preprocessor">#else</span>
<a name="l00466"></a><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a31597d0920d6a7dd492338f8760fb64d">00466</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a31597d0920d6a7dd492338f8760fb64d">empty</a>                        : 1;
<a name="l00467"></a><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a31c1a843c34a195841e2c495270a1360">00467</a>     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a31c1a843c34a195841e2c495270a1360">full</a>                         : 1;
<a name="l00468"></a><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a71a2e615e540a40d8a7af766a2f00124">00468</a>     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a71a2e615e540a40d8a7af766a2f00124">wdog</a>                         : 1;
<a name="l00469"></a><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a1554eaf70a621e39492189428ae482c0">00469</a>     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a1554eaf70a621e39492189428ae482c0">sm_bad</a>                       : 1;
<a name="l00470"></a><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a84cc3486752155035e8792be29f1c6f3">00470</a>     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a84cc3486752155035e8792be29f1c6f3">ecc_1bit</a>                     : 1;
<a name="l00471"></a><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a65c345f51313d60c9b8204e38bdc9672">00471</a>     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a65c345f51313d60c9b8204e38bdc9672">ecc_mult</a>                     : 1;
<a name="l00472"></a><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a43c6b6fd2b01d92e6f6850bf138319d9">00472</a>     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a43c6b6fd2b01d92e6f6850bf138319d9">ovrf</a>                         : 1;
<a name="l00473"></a><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a78afe961902975c8e75e03a8aed77551">00473</a>     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a78afe961902975c8e75e03a8aed77551">dma_done</a>                     : 1;
<a name="l00474"></a><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a7cd10feb9f0c9dc8817124ff00340a24">00474</a>     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html#a7cd10feb9f0c9dc8817124ff00340a24">reserved_8_63</a>                : 56;
<a name="l00475"></a>00475 <span class="preprocessor">#endif</span>
<a name="l00476"></a>00476 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ndf__int.html#ae75fa72960e207777bbdca79b2321403">s</a>;
<a name="l00477"></a><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html">00477</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html">cvmx_ndf_int_cn52xx</a> {
<a name="l00478"></a>00478 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00479"></a>00479 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#afd6b953fda0ff1a68fbabe836107447e">reserved_7_63</a>                : 57;
<a name="l00480"></a>00480     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#a29153b0cac994dd962fb7608731e33c9">ovrf</a>                         : 1;  <span class="comment">/**&lt; NDF_CMD write when fifo is full. Generally a</span>
<a name="l00481"></a>00481 <span class="comment">                                                         fatal error. */</span>
<a name="l00482"></a>00482     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#ae4e74a7e9516039d23a5877e5eb7e131">ecc_mult</a>                     : 1;  <span class="comment">/**&lt; Multi bit ECC error detected during boot */</span>
<a name="l00483"></a>00483     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#a502b4a7d52f8ff68807d8c290c080afd">ecc_1bit</a>                     : 1;  <span class="comment">/**&lt; Single bit ECC error detected and fixed during boot */</span>
<a name="l00484"></a>00484     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#acc7dd17de770d830a808a5600806e41c">sm_bad</a>                       : 1;  <span class="comment">/**&lt; One of the state machines in a bad state */</span>
<a name="l00485"></a>00485     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#acb14a6e32999fe636f3c9518b6061c08">wdog</a>                         : 1;  <span class="comment">/**&lt; Watch Dog timer expired during command execution */</span>
<a name="l00486"></a>00486     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#a038be9f325a86916aa5e1d8b21fa2955">full</a>                         : 1;  <span class="comment">/**&lt; Command fifo is full */</span>
<a name="l00487"></a>00487     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#ae981c5207a4bbb3a24f3a375448fc220">empty</a>                        : 1;  <span class="comment">/**&lt; Command fifo is empty */</span>
<a name="l00488"></a>00488 <span class="preprocessor">#else</span>
<a name="l00489"></a><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#ae981c5207a4bbb3a24f3a375448fc220">00489</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#ae981c5207a4bbb3a24f3a375448fc220">empty</a>                        : 1;
<a name="l00490"></a><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#a038be9f325a86916aa5e1d8b21fa2955">00490</a>     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#a038be9f325a86916aa5e1d8b21fa2955">full</a>                         : 1;
<a name="l00491"></a><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#acb14a6e32999fe636f3c9518b6061c08">00491</a>     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#acb14a6e32999fe636f3c9518b6061c08">wdog</a>                         : 1;
<a name="l00492"></a><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#acc7dd17de770d830a808a5600806e41c">00492</a>     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#acc7dd17de770d830a808a5600806e41c">sm_bad</a>                       : 1;
<a name="l00493"></a><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#a502b4a7d52f8ff68807d8c290c080afd">00493</a>     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#a502b4a7d52f8ff68807d8c290c080afd">ecc_1bit</a>                     : 1;
<a name="l00494"></a><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#ae4e74a7e9516039d23a5877e5eb7e131">00494</a>     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#ae4e74a7e9516039d23a5877e5eb7e131">ecc_mult</a>                     : 1;
<a name="l00495"></a><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#a29153b0cac994dd962fb7608731e33c9">00495</a>     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#a29153b0cac994dd962fb7608731e33c9">ovrf</a>                         : 1;
<a name="l00496"></a><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#afd6b953fda0ff1a68fbabe836107447e">00496</a>     uint64_t <a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html#afd6b953fda0ff1a68fbabe836107447e">reserved_7_63</a>                : 57;
<a name="l00497"></a>00497 <span class="preprocessor">#endif</span>
<a name="l00498"></a>00498 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ndf__int.html#a9623636e6efbf7da6ff626e2eb8e0d8b">cn52xx</a>;
<a name="l00499"></a><a class="code" href="unioncvmx__ndf__int.html#a0d4e7dbe30fad78a98b7bcfaea468eb4">00499</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html">cvmx_ndf_int_cn52xx</a>            <a class="code" href="unioncvmx__ndf__int.html#a0d4e7dbe30fad78a98b7bcfaea468eb4">cn63xx</a>;
<a name="l00500"></a><a class="code" href="unioncvmx__ndf__int.html#a29e233a27bfa542155e2993662f68f0a">00500</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html">cvmx_ndf_int_cn52xx</a>            <a class="code" href="unioncvmx__ndf__int.html#a29e233a27bfa542155e2993662f68f0a">cn63xxp1</a>;
<a name="l00501"></a><a class="code" href="unioncvmx__ndf__int.html#ae2aaadbc1c09048ea8506421c069e390">00501</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html">cvmx_ndf_int_cn52xx</a>            <a class="code" href="unioncvmx__ndf__int.html#ae2aaadbc1c09048ea8506421c069e390">cn66xx</a>;
<a name="l00502"></a><a class="code" href="unioncvmx__ndf__int.html#a68715a165d15183ba9f2e69bcb5ed3f3">00502</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html">cvmx_ndf_int_cn52xx</a>            <a class="code" href="unioncvmx__ndf__int.html#a68715a165d15183ba9f2e69bcb5ed3f3">cn68xx</a>;
<a name="l00503"></a><a class="code" href="unioncvmx__ndf__int.html#ae2f72cc37168beab0ffbbc66fa4c07ce">00503</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html">cvmx_ndf_int_cn52xx</a>            <a class="code" href="unioncvmx__ndf__int.html#ae2f72cc37168beab0ffbbc66fa4c07ce">cn68xxp1</a>;
<a name="l00504"></a><a class="code" href="unioncvmx__ndf__int.html#a63dd6163c1de7e575776ccc3bebc8e17">00504</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html">cvmx_ndf_int_cn52xx</a>            <a class="code" href="unioncvmx__ndf__int.html#a63dd6163c1de7e575776ccc3bebc8e17">cn70xx</a>;
<a name="l00505"></a><a class="code" href="unioncvmx__ndf__int.html#a3a50f72028835e6952efd809b11ef6d8">00505</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__cn52xx.html">cvmx_ndf_int_cn52xx</a>            <a class="code" href="unioncvmx__ndf__int.html#a3a50f72028835e6952efd809b11ef6d8">cn70xxp1</a>;
<a name="l00506"></a><a class="code" href="unioncvmx__ndf__int.html#acbfd17105fd94c7be5c7d755fb9d952b">00506</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html">cvmx_ndf_int_s</a>                 <a class="code" href="unioncvmx__ndf__int.html#acbfd17105fd94c7be5c7d755fb9d952b">cn73xx</a>;
<a name="l00507"></a><a class="code" href="unioncvmx__ndf__int.html#a8d8f2221f18aee9e31675395f878e01b">00507</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int_1_1cvmx__ndf__int__s.html">cvmx_ndf_int_s</a>                 <a class="code" href="unioncvmx__ndf__int.html#a8d8f2221f18aee9e31675395f878e01b">cnf75xx</a>;
<a name="l00508"></a>00508 };
<a name="l00509"></a><a class="code" href="cvmx-ndf-defs_8h.html#acd9b1d5842f373a41f20aeff91f735c4">00509</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__int.html" title="cvmx_ndf_int">cvmx_ndf_int</a> <a class="code" href="unioncvmx__ndf__int.html" title="cvmx_ndf_int">cvmx_ndf_int_t</a>;
<a name="l00510"></a>00510 <span class="comment"></span>
<a name="l00511"></a>00511 <span class="comment">/**</span>
<a name="l00512"></a>00512 <span class="comment"> * cvmx_ndf_int_en</span>
<a name="l00513"></a>00513 <span class="comment"> *</span>
<a name="l00514"></a>00514 <span class="comment"> * Notes:</span>
<a name="l00515"></a>00515 <span class="comment"> * Like all NDF_... registers, 64-bit operations must be used to access this register</span>
<a name="l00516"></a>00516 <span class="comment"> *</span>
<a name="l00517"></a>00517 <span class="comment"> */</span>
<a name="l00518"></a><a class="code" href="unioncvmx__ndf__int__en.html">00518</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__int__en.html" title="cvmx_ndf_int_en">cvmx_ndf_int_en</a> {
<a name="l00519"></a><a class="code" href="unioncvmx__ndf__int__en.html#a99b9ff610538cd660e3f82fd9a57391a">00519</a>     uint64_t <a class="code" href="unioncvmx__ndf__int__en.html#a99b9ff610538cd660e3f82fd9a57391a">u64</a>;
<a name="l00520"></a><a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html">00520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html">cvmx_ndf_int_en_s</a> {
<a name="l00521"></a>00521 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00522"></a>00522 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#a6e3a3c74d98364d2a6716642cfca9ced">reserved_7_63</a>                : 57;
<a name="l00523"></a>00523     uint64_t <a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#ade0a5fc6d05e9c7eecd7e9a804cad9e3">ovrf</a>                         : 1;  <span class="comment">/**&lt; Wrote to a full command fifo */</span>
<a name="l00524"></a>00524     uint64_t <a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#a7f2907bcbc8d7cb52fb26acc14c83e8e">ecc_mult</a>                     : 1;  <span class="comment">/**&lt; Multi bit ECC error detected during boot */</span>
<a name="l00525"></a>00525     uint64_t <a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#a61ce18f00bd1288b60d19a15030d8b5b">ecc_1bit</a>                     : 1;  <span class="comment">/**&lt; Single bit ECC error detected and fixed during boot */</span>
<a name="l00526"></a>00526     uint64_t <a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#a282cb29be9fb11a4ef6dcb4eaba8d4ba">sm_bad</a>                       : 1;  <span class="comment">/**&lt; One of the state machines in a bad state */</span>
<a name="l00527"></a>00527     uint64_t <a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#ac4a06800129a5ac30b6e7956805e5834">wdog</a>                         : 1;  <span class="comment">/**&lt; Watch Dog timer expired during command execution */</span>
<a name="l00528"></a>00528     uint64_t <a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#ab504fbca59a011a2996a6b9b1ac2bb37">full</a>                         : 1;  <span class="comment">/**&lt; Command fifo is full */</span>
<a name="l00529"></a>00529     uint64_t <a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#a74aef726c36e126ff4b2e7a292ce3495">empty</a>                        : 1;  <span class="comment">/**&lt; Command fifo is empty */</span>
<a name="l00530"></a>00530 <span class="preprocessor">#else</span>
<a name="l00531"></a><a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#a74aef726c36e126ff4b2e7a292ce3495">00531</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#a74aef726c36e126ff4b2e7a292ce3495">empty</a>                        : 1;
<a name="l00532"></a><a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#ab504fbca59a011a2996a6b9b1ac2bb37">00532</a>     uint64_t <a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#ab504fbca59a011a2996a6b9b1ac2bb37">full</a>                         : 1;
<a name="l00533"></a><a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#ac4a06800129a5ac30b6e7956805e5834">00533</a>     uint64_t <a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#ac4a06800129a5ac30b6e7956805e5834">wdog</a>                         : 1;
<a name="l00534"></a><a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#a282cb29be9fb11a4ef6dcb4eaba8d4ba">00534</a>     uint64_t <a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#a282cb29be9fb11a4ef6dcb4eaba8d4ba">sm_bad</a>                       : 1;
<a name="l00535"></a><a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#a61ce18f00bd1288b60d19a15030d8b5b">00535</a>     uint64_t <a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#a61ce18f00bd1288b60d19a15030d8b5b">ecc_1bit</a>                     : 1;
<a name="l00536"></a><a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#a7f2907bcbc8d7cb52fb26acc14c83e8e">00536</a>     uint64_t <a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#a7f2907bcbc8d7cb52fb26acc14c83e8e">ecc_mult</a>                     : 1;
<a name="l00537"></a><a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#ade0a5fc6d05e9c7eecd7e9a804cad9e3">00537</a>     uint64_t <a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#ade0a5fc6d05e9c7eecd7e9a804cad9e3">ovrf</a>                         : 1;
<a name="l00538"></a><a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#a6e3a3c74d98364d2a6716642cfca9ced">00538</a>     uint64_t <a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html#a6e3a3c74d98364d2a6716642cfca9ced">reserved_7_63</a>                : 57;
<a name="l00539"></a>00539 <span class="preprocessor">#endif</span>
<a name="l00540"></a>00540 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ndf__int__en.html#a4bd9b2c64b7d12e5b15220174aa44dae">s</a>;
<a name="l00541"></a><a class="code" href="unioncvmx__ndf__int__en.html#a794645d8f9b2a9acec4e9f86b8f3cbd0">00541</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html">cvmx_ndf_int_en_s</a>              <a class="code" href="unioncvmx__ndf__int__en.html#a794645d8f9b2a9acec4e9f86b8f3cbd0">cn52xx</a>;
<a name="l00542"></a><a class="code" href="unioncvmx__ndf__int__en.html#a42268f54ec0220e47e61035a690c345a">00542</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html">cvmx_ndf_int_en_s</a>              <a class="code" href="unioncvmx__ndf__int__en.html#a42268f54ec0220e47e61035a690c345a">cn63xx</a>;
<a name="l00543"></a><a class="code" href="unioncvmx__ndf__int__en.html#aa685bc5a6a60cd3da2e64462c49704b1">00543</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html">cvmx_ndf_int_en_s</a>              <a class="code" href="unioncvmx__ndf__int__en.html#aa685bc5a6a60cd3da2e64462c49704b1">cn63xxp1</a>;
<a name="l00544"></a><a class="code" href="unioncvmx__ndf__int__en.html#aad4523637f6896d045f6c8431319d659">00544</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html">cvmx_ndf_int_en_s</a>              <a class="code" href="unioncvmx__ndf__int__en.html#aad4523637f6896d045f6c8431319d659">cn66xx</a>;
<a name="l00545"></a><a class="code" href="unioncvmx__ndf__int__en.html#af97f768da6e408862e6c56b1cfc8f74d">00545</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html">cvmx_ndf_int_en_s</a>              <a class="code" href="unioncvmx__ndf__int__en.html#af97f768da6e408862e6c56b1cfc8f74d">cn68xx</a>;
<a name="l00546"></a><a class="code" href="unioncvmx__ndf__int__en.html#ae01d641d6da0a5adef72a979261dcb09">00546</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html">cvmx_ndf_int_en_s</a>              <a class="code" href="unioncvmx__ndf__int__en.html#ae01d641d6da0a5adef72a979261dcb09">cn68xxp1</a>;
<a name="l00547"></a><a class="code" href="unioncvmx__ndf__int__en.html#aedfbf80fc51604b61726b4fab3471f4a">00547</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html">cvmx_ndf_int_en_s</a>              <a class="code" href="unioncvmx__ndf__int__en.html#aedfbf80fc51604b61726b4fab3471f4a">cn70xx</a>;
<a name="l00548"></a><a class="code" href="unioncvmx__ndf__int__en.html#a195d216dda2aac32363b3602c9345c94">00548</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int__en_1_1cvmx__ndf__int__en__s.html">cvmx_ndf_int_en_s</a>              <a class="code" href="unioncvmx__ndf__int__en.html#a195d216dda2aac32363b3602c9345c94">cn70xxp1</a>;
<a name="l00549"></a>00549 };
<a name="l00550"></a><a class="code" href="cvmx-ndf-defs_8h.html#ab22c2633065545bce35fe81524debbe9">00550</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__int__en.html" title="cvmx_ndf_int_en">cvmx_ndf_int_en</a> <a class="code" href="unioncvmx__ndf__int__en.html" title="cvmx_ndf_int_en">cvmx_ndf_int_en_t</a>;
<a name="l00551"></a>00551 <span class="comment"></span>
<a name="l00552"></a>00552 <span class="comment">/**</span>
<a name="l00553"></a>00553 <span class="comment"> * cvmx_ndf_int_w1s</span>
<a name="l00554"></a>00554 <span class="comment"> */</span>
<a name="l00555"></a><a class="code" href="unioncvmx__ndf__int__w1s.html">00555</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__int__w1s.html" title="cvmx_ndf_int_w1s">cvmx_ndf_int_w1s</a> {
<a name="l00556"></a><a class="code" href="unioncvmx__ndf__int__w1s.html#a115179f8ccd18fcf8d364c091e78f44a">00556</a>     uint64_t <a class="code" href="unioncvmx__ndf__int__w1s.html#a115179f8ccd18fcf8d364c091e78f44a">u64</a>;
<a name="l00557"></a><a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html">00557</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html">cvmx_ndf_int_w1s_s</a> {
<a name="l00558"></a>00558 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00559"></a>00559 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a57d2fb5215a7a58d03d37887c95d5343">reserved_8_63</a>                : 56;
<a name="l00560"></a>00560     uint64_t <a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a617d4f3399e1f4fd62fdfe930ff0fd5b">dma_done</a>                     : 1;  <span class="comment">/**&lt; DMA engine request completion interrupt. */</span>
<a name="l00561"></a>00561     uint64_t <a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#aa6434b68c0f45da4b8eb5c105560284d">ovrf</a>                         : 1;  <span class="comment">/**&lt; NDF_CMD write when FIFO is full. Generally a fatal error. */</span>
<a name="l00562"></a>00562     uint64_t <a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a90cff49a75bad6cb69bb897690f26f60">ecc_mult</a>                     : 1;  <span class="comment">/**&lt; Multibit ECC error detected during boot. */</span>
<a name="l00563"></a>00563     uint64_t <a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a1ec367c6ed051e88806b6298eda381ec">ecc_1bit</a>                     : 1;  <span class="comment">/**&lt; Single-bit ECC error detected and fixed during boot. */</span>
<a name="l00564"></a>00564     uint64_t <a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a663d3223913609293a43cc14371eb313">sm_bad</a>                       : 1;  <span class="comment">/**&lt; One of the state machines is in a bad state, */</span>
<a name="l00565"></a>00565     uint64_t <a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#ab5efe8989cfef77cad21be12eef86e81">wdog</a>                         : 1;  <span class="comment">/**&lt; Watchdog timer expired during command execution. */</span>
<a name="l00566"></a>00566     uint64_t <a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a51c3a84d7b8a49373aaac48f1f8aab71">full</a>                         : 1;  <span class="comment">/**&lt; NDF_CMD queue is full. FULL status is updated when the NDF_CMD queue becomes full as a</span>
<a name="l00567"></a>00567 <span class="comment">                                                         result of software writing a new command to it. */</span>
<a name="l00568"></a>00568     uint64_t <a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a0fa745a5fcbae6fe7096251b6c4400e3">empty</a>                        : 1;  <span class="comment">/**&lt; NDF_CMD queue is empty. EMPTY status is updated when the NDF_CMD queue becomes empty as a</span>
<a name="l00569"></a>00569 <span class="comment">                                                         result of command execution unit fetching the last instruction out of the NDF_CMD queue. */</span>
<a name="l00570"></a>00570 <span class="preprocessor">#else</span>
<a name="l00571"></a><a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a0fa745a5fcbae6fe7096251b6c4400e3">00571</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a0fa745a5fcbae6fe7096251b6c4400e3">empty</a>                        : 1;
<a name="l00572"></a><a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a51c3a84d7b8a49373aaac48f1f8aab71">00572</a>     uint64_t <a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a51c3a84d7b8a49373aaac48f1f8aab71">full</a>                         : 1;
<a name="l00573"></a><a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#ab5efe8989cfef77cad21be12eef86e81">00573</a>     uint64_t <a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#ab5efe8989cfef77cad21be12eef86e81">wdog</a>                         : 1;
<a name="l00574"></a><a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a663d3223913609293a43cc14371eb313">00574</a>     uint64_t <a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a663d3223913609293a43cc14371eb313">sm_bad</a>                       : 1;
<a name="l00575"></a><a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a1ec367c6ed051e88806b6298eda381ec">00575</a>     uint64_t <a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a1ec367c6ed051e88806b6298eda381ec">ecc_1bit</a>                     : 1;
<a name="l00576"></a><a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a90cff49a75bad6cb69bb897690f26f60">00576</a>     uint64_t <a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a90cff49a75bad6cb69bb897690f26f60">ecc_mult</a>                     : 1;
<a name="l00577"></a><a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#aa6434b68c0f45da4b8eb5c105560284d">00577</a>     uint64_t <a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#aa6434b68c0f45da4b8eb5c105560284d">ovrf</a>                         : 1;
<a name="l00578"></a><a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a617d4f3399e1f4fd62fdfe930ff0fd5b">00578</a>     uint64_t <a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a617d4f3399e1f4fd62fdfe930ff0fd5b">dma_done</a>                     : 1;
<a name="l00579"></a><a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a57d2fb5215a7a58d03d37887c95d5343">00579</a>     uint64_t <a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html#a57d2fb5215a7a58d03d37887c95d5343">reserved_8_63</a>                : 56;
<a name="l00580"></a>00580 <span class="preprocessor">#endif</span>
<a name="l00581"></a>00581 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ndf__int__w1s.html#a35d85fa2ec65bf63e72f3c7d74c5ff1c">s</a>;
<a name="l00582"></a><a class="code" href="unioncvmx__ndf__int__w1s.html#a576052c59e84bfeff69bb314b522eb15">00582</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html">cvmx_ndf_int_w1s_s</a>             <a class="code" href="unioncvmx__ndf__int__w1s.html#a576052c59e84bfeff69bb314b522eb15">cn73xx</a>;
<a name="l00583"></a><a class="code" href="unioncvmx__ndf__int__w1s.html#ac942f1bb7e6bc3d97685bcf70c6708a7">00583</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__int__w1s_1_1cvmx__ndf__int__w1s__s.html">cvmx_ndf_int_w1s_s</a>             <a class="code" href="unioncvmx__ndf__int__w1s.html#ac942f1bb7e6bc3d97685bcf70c6708a7">cnf75xx</a>;
<a name="l00584"></a>00584 };
<a name="l00585"></a><a class="code" href="cvmx-ndf-defs_8h.html#a22c97df1ebb66d5a642ba668850511cd">00585</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__int__w1s.html" title="cvmx_ndf_int_w1s">cvmx_ndf_int_w1s</a> <a class="code" href="unioncvmx__ndf__int__w1s.html" title="cvmx_ndf_int_w1s">cvmx_ndf_int_w1s_t</a>;
<a name="l00586"></a>00586 <span class="comment"></span>
<a name="l00587"></a>00587 <span class="comment">/**</span>
<a name="l00588"></a>00588 <span class="comment"> * cvmx_ndf_misc</span>
<a name="l00589"></a>00589 <span class="comment"> *</span>
<a name="l00590"></a>00590 <span class="comment"> * Sixty-four-bit operations must be used to access this register.</span>
<a name="l00591"></a>00591 <span class="comment"> *</span>
<a name="l00592"></a>00592 <span class="comment"> */</span>
<a name="l00593"></a><a class="code" href="unioncvmx__ndf__misc.html">00593</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__misc.html" title="cvmx_ndf_misc">cvmx_ndf_misc</a> {
<a name="l00594"></a><a class="code" href="unioncvmx__ndf__misc.html#ab50bb5e357734c0ba7cffc02a7fd5690">00594</a>     uint64_t <a class="code" href="unioncvmx__ndf__misc.html#ab50bb5e357734c0ba7cffc02a7fd5690">u64</a>;
<a name="l00595"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html">00595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html">cvmx_ndf_misc_s</a> {
<a name="l00596"></a>00596 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00597"></a>00597 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#ab0e52e9d75e8ed183c73921dedd2d235">reserved_28_63</a>               : 36;
<a name="l00598"></a>00598     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a10179f9b50083811a2bc796f077135f4">mb_dis</a>                       : 1;  <span class="comment">/**&lt; Set to disable multi-bit error hangs. Allows boot loads and boot DMAs to proceed as if no</span>
<a name="l00599"></a>00599 <span class="comment">                                                         multi-bit errors occurred. Hardware fixes single bit errors as usual. */</span>
<a name="l00600"></a>00600     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#ad7944ca8dae9a244984108f66a440347">nbr_hwm</a>                      : 3;  <span class="comment">/**&lt; High watermark for NBR FIFO or load/store operations. Specifies the high</span>
<a name="l00601"></a>00601 <span class="comment">                                                         watermark for the IOI outbound load/store commands receive FIFO. NBR_HWM+1 is used</span>
<a name="l00602"></a>00602 <span class="comment">                                                         as the high watermark.  So a value of 0 allows 1 entry in the FIFO at a time.  The</span>
<a name="l00603"></a>00603 <span class="comment">                                                         FIFO size is 8 entries. */</span>
<a name="l00604"></a>00604     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#adea7019c591356ad09d0dc5147d3ec41">wait_cnt</a>                     : 6;  <span class="comment">/**&lt; Wait input filter count. Represents the number of coprocessor-clock cycles for glitch</span>
<a name="l00605"></a>00605 <span class="comment">                                                         filtering of BOOT_WAIT_L from the NAND flash device. */</span>
<a name="l00606"></a>00606     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a6ee6005114337227612bff9efe7a9e12">fr_byt</a>                       : 11; <span class="comment">/**&lt; Unfilled NDF_CMD queue bytes. Specifies the number of unfilled bytes in the</span>
<a name="l00607"></a>00607 <span class="comment">                                                         NDF_CMD queue. Bytes become unfilled as commands complete execution and exit. (FIFO is 256</span>
<a name="l00608"></a>00608 <span class="comment">                                                         bytes when BT_DIS = 0 and 1536 bytes when BT_DIS = 1.) */</span>
<a name="l00609"></a>00609     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a7eba9f3dbd0458c3e2009c8f5167b112">rd_done</a>                      : 1;  <span class="comment">/**&lt; Read done. This bit is set to 1 by hardware when it reads the last eight bytes out of the</span>
<a name="l00610"></a>00610 <span class="comment">                                                         NDF_CMD queue in response to RD_CMD being set to 1 by software. */</span>
<a name="l00611"></a>00611     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a70bccb0964dd88fc078ce3cdb4c1cfee">rd_val</a>                       : 1;  <span class="comment">/**&lt; This read-only bit is set to 1 by hardware when it reads the next eight bytes from NDF_CMD</span>
<a name="l00612"></a>00612 <span class="comment">                                                         queue in response to RD_CMD being set to 1. A software read of NDF_CMD clears this bit to</span>
<a name="l00613"></a>00613 <span class="comment">                                                         0. */</span>
<a name="l00614"></a>00614     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a9cf577227ddb6084e27c9f2a1a16f867">rd_cmd</a>                       : 1;  <span class="comment">/**&lt; Read command. When set to 1, the hardware reads the contents of the NDF_CMD queue eight</span>
<a name="l00615"></a>00615 <span class="comment">                                                         bytes at a time and places the data into NDF_CMD. Software should first read RD_VAL to see</span>
<a name="l00616"></a>00616 <span class="comment">                                                         if the next eight bytes from the NDF_CMD queue are available in NDF_CMD.</span>
<a name="l00617"></a>00617 <span class="comment">                                                         All NDF_CMD queue read operations start and end on an eight-byte boundary. A RD_CMD</span>
<a name="l00618"></a>00618 <span class="comment">                                                         command in the middle of command execution causes the execution to freeze until RD_DONE is</span>
<a name="l00619"></a>00619 <span class="comment">                                                         set to 1.</span>
<a name="l00620"></a>00620 <span class="comment">                                                         This bit is cleared on any NDF_CMD software write command. */</span>
<a name="l00621"></a>00621     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a747df7eb0dcb197d978aa511e7e4fed2">bt_dma</a>                       : 1;  <span class="comment">/**&lt; Boot-time DMA enable. When set to 1, boot-time DMA is enabled. This indicates to the NAND</span>
<a name="l00622"></a>00622 <span class="comment">                                                         flash boot-control state machine that boot DMA read operations can begin. Software should</span>
<a name="l00623"></a>00623 <span class="comment">                                                         set this bit to 1 after loading the NDF_CMD queue. Hardware sets the bit to 0 when boot</span>
<a name="l00624"></a>00624 <span class="comment">                                                         DMA command execution is complete. If chip-enable 0 is not a NAND flash device, this bit</span>
<a name="l00625"></a>00625 <span class="comment">                                                         is permanently 0 with software write operations ignored.</span>
<a name="l00626"></a>00626 <span class="comment">                                                         When [BT_DIS] = 1, this bit is 0. */</span>
<a name="l00627"></a>00627     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a9053a8f08937c90774bb070815bceb6e">bt_dis</a>                       : 1;  <span class="comment">/**&lt; Boot disable. When the boot operation is over, software must set this field to 1, which</span>
<a name="l00628"></a>00628 <span class="comment">                                                         causes the boot-control state machines to sleep.</span>
<a name="l00629"></a>00629 <span class="comment">                                                         This bit indicates to the NAND flash boot-control state machine that boot operation has</span>
<a name="l00630"></a>00630 <span class="comment">                                                         ended. When this bit changes from 0 -&gt; 1, the NDF_CMD queue is emptied as a side effect.</span>
<a name="l00631"></a>00631 <span class="comment">                                                         This bit must never be set when booting from NAND flash and region zero is enabled. */</span>
<a name="l00632"></a>00632     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#ac36dee0c4ee666c4f5f74f445f6cfef7">ex_dis</a>                       : 1;  <span class="comment">/**&lt; Execution disable. When set to 1, this bit stops command execution after completing the</span>
<a name="l00633"></a>00633 <span class="comment">                                                         execution of all commands currently in the NDF_CMD queue. Once command execution has</span>
<a name="l00634"></a>00634 <span class="comment">                                                         stopped and then new commands are loaded into the NDF_CMD queue, command execution does</span>
<a name="l00635"></a>00635 <span class="comment">                                                         not resume while this bit is 1.</span>
<a name="l00636"></a>00636 <span class="comment">                                                         When this bit is set to 0, execution resumes if the NDF_CMD queue is not empty. */</span>
<a name="l00637"></a>00637     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a46c296b3a99f04069330cc123f60efde">rst_ff</a>                       : 1;  <span class="comment">/**&lt; Reset FIFO.</span>
<a name="l00638"></a>00638 <span class="comment">                                                         0 = Normal operation.</span>
<a name="l00639"></a>00639 <span class="comment">                                                         1 = Reset NDF_CMD queue to empty it; any command in flight is not aborted before</span>
<a name="l00640"></a>00640 <span class="comment">                                                         resetting. The FIFO comes up empty at the end of power on reset. */</span>
<a name="l00641"></a>00641 <span class="preprocessor">#else</span>
<a name="l00642"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a46c296b3a99f04069330cc123f60efde">00642</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a46c296b3a99f04069330cc123f60efde">rst_ff</a>                       : 1;
<a name="l00643"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#ac36dee0c4ee666c4f5f74f445f6cfef7">00643</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#ac36dee0c4ee666c4f5f74f445f6cfef7">ex_dis</a>                       : 1;
<a name="l00644"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a9053a8f08937c90774bb070815bceb6e">00644</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a9053a8f08937c90774bb070815bceb6e">bt_dis</a>                       : 1;
<a name="l00645"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a747df7eb0dcb197d978aa511e7e4fed2">00645</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a747df7eb0dcb197d978aa511e7e4fed2">bt_dma</a>                       : 1;
<a name="l00646"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a9cf577227ddb6084e27c9f2a1a16f867">00646</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a9cf577227ddb6084e27c9f2a1a16f867">rd_cmd</a>                       : 1;
<a name="l00647"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a70bccb0964dd88fc078ce3cdb4c1cfee">00647</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a70bccb0964dd88fc078ce3cdb4c1cfee">rd_val</a>                       : 1;
<a name="l00648"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a7eba9f3dbd0458c3e2009c8f5167b112">00648</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a7eba9f3dbd0458c3e2009c8f5167b112">rd_done</a>                      : 1;
<a name="l00649"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a6ee6005114337227612bff9efe7a9e12">00649</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a6ee6005114337227612bff9efe7a9e12">fr_byt</a>                       : 11;
<a name="l00650"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#adea7019c591356ad09d0dc5147d3ec41">00650</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#adea7019c591356ad09d0dc5147d3ec41">wait_cnt</a>                     : 6;
<a name="l00651"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#ad7944ca8dae9a244984108f66a440347">00651</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#ad7944ca8dae9a244984108f66a440347">nbr_hwm</a>                      : 3;
<a name="l00652"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a10179f9b50083811a2bc796f077135f4">00652</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#a10179f9b50083811a2bc796f077135f4">mb_dis</a>                       : 1;
<a name="l00653"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#ab0e52e9d75e8ed183c73921dedd2d235">00653</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html#ab0e52e9d75e8ed183c73921dedd2d235">reserved_28_63</a>               : 36;
<a name="l00654"></a>00654 <span class="preprocessor">#endif</span>
<a name="l00655"></a>00655 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ndf__misc.html#a1ba479fe682466a29eb0ba032377e1bf">s</a>;
<a name="l00656"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html">00656</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html">cvmx_ndf_misc_cn52xx</a> {
<a name="l00657"></a>00657 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00658"></a>00658 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#aed3f15d9b6f30af2785f3217cd3a912c">reserved_27_63</a>               : 37;
<a name="l00659"></a>00659     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a1a433b146b18e90ef76975980c7941c7">nbr_hwm</a>                      : 3;  <span class="comment">/**&lt; Hi Water mark for NBR fifo or load/stores */</span>
<a name="l00660"></a>00660     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a6f99d089d208b53998ef00b93fdc76cb">wait_cnt</a>                     : 6;  <span class="comment">/**&lt; WAIT input filter count */</span>
<a name="l00661"></a>00661     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a9a779b6d94796fb0fe7c09ef0c6ed21b">fr_byt</a>                       : 11; <span class="comment">/**&lt; Number of unfilled Command fifo bytes */</span>
<a name="l00662"></a>00662     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#aadc5fe35ee3a725df1eeaf794cb2a540">rd_done</a>                      : 1;  <span class="comment">/**&lt; This W1C bit is set to 1 by HW when it completes</span>
<a name="l00663"></a>00663 <span class="comment">                                                         command fifo read out, in response to RD_CMD */</span>
<a name="l00664"></a>00664     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#af42aee63f4679359ff643687816d8e93">rd_val</a>                       : 1;  <span class="comment">/**&lt; This RO bit is set to 1 by HW when it reads next 8</span>
<a name="l00665"></a>00665 <span class="comment">                                                         bytes from Command fifo into the NDF_CMD csr</span>
<a name="l00666"></a>00666 <span class="comment">                                                         SW reads NDF_CMD csr, HW clears this bit to 0 */</span>
<a name="l00667"></a>00667     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a8fb5426b38146f248830954e50d49914">rd_cmd</a>                       : 1;  <span class="comment">/**&lt; When 1, HW reads out contents of the Command fifo 8</span>
<a name="l00668"></a>00668 <span class="comment">                                                         bytes at a time into the NDF_CMD csr */</span>
<a name="l00669"></a>00669     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a326a260a7609994e63d720dcacc6490f">bt_dma</a>                       : 1;  <span class="comment">/**&lt; When set to 1, boot time dma is enabled */</span>
<a name="l00670"></a>00670     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a87ade054240a78a1685c0359b8e37ef4">bt_dis</a>                       : 1;  <span class="comment">/**&lt; When boot operation is over SW must set to 1</span>
<a name="l00671"></a>00671 <span class="comment">                                                         causes boot state mchines to sleep */</span>
<a name="l00672"></a>00672     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a52494b45585d58f22ac59366f1cec5c6">ex_dis</a>                       : 1;  <span class="comment">/**&lt; When set to 1, suspends execution of commands at</span>
<a name="l00673"></a>00673 <span class="comment">                                                         next command in the fifo. */</span>
<a name="l00674"></a>00674     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#ae1560a22c7d349dd4c925eca6b57d591">rst_ff</a>                       : 1;  <span class="comment">/**&lt; 1=reset command fifo to make it empty,</span>
<a name="l00675"></a>00675 <span class="comment">                                                         0=normal operation */</span>
<a name="l00676"></a>00676 <span class="preprocessor">#else</span>
<a name="l00677"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#ae1560a22c7d349dd4c925eca6b57d591">00677</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#ae1560a22c7d349dd4c925eca6b57d591">rst_ff</a>                       : 1;
<a name="l00678"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a52494b45585d58f22ac59366f1cec5c6">00678</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a52494b45585d58f22ac59366f1cec5c6">ex_dis</a>                       : 1;
<a name="l00679"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a87ade054240a78a1685c0359b8e37ef4">00679</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a87ade054240a78a1685c0359b8e37ef4">bt_dis</a>                       : 1;
<a name="l00680"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a326a260a7609994e63d720dcacc6490f">00680</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a326a260a7609994e63d720dcacc6490f">bt_dma</a>                       : 1;
<a name="l00681"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a8fb5426b38146f248830954e50d49914">00681</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a8fb5426b38146f248830954e50d49914">rd_cmd</a>                       : 1;
<a name="l00682"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#af42aee63f4679359ff643687816d8e93">00682</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#af42aee63f4679359ff643687816d8e93">rd_val</a>                       : 1;
<a name="l00683"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#aadc5fe35ee3a725df1eeaf794cb2a540">00683</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#aadc5fe35ee3a725df1eeaf794cb2a540">rd_done</a>                      : 1;
<a name="l00684"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a9a779b6d94796fb0fe7c09ef0c6ed21b">00684</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a9a779b6d94796fb0fe7c09ef0c6ed21b">fr_byt</a>                       : 11;
<a name="l00685"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a6f99d089d208b53998ef00b93fdc76cb">00685</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a6f99d089d208b53998ef00b93fdc76cb">wait_cnt</a>                     : 6;
<a name="l00686"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a1a433b146b18e90ef76975980c7941c7">00686</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#a1a433b146b18e90ef76975980c7941c7">nbr_hwm</a>                      : 3;
<a name="l00687"></a><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#aed3f15d9b6f30af2785f3217cd3a912c">00687</a>     uint64_t <a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__cn52xx.html#aed3f15d9b6f30af2785f3217cd3a912c">reserved_27_63</a>               : 37;
<a name="l00688"></a>00688 <span class="preprocessor">#endif</span>
<a name="l00689"></a>00689 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ndf__misc.html#a07e3936065a90e53bfba74d8e6189a46">cn52xx</a>;
<a name="l00690"></a><a class="code" href="unioncvmx__ndf__misc.html#a542f35dd2a6fffa2c790e90306b43db7">00690</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html">cvmx_ndf_misc_s</a>                <a class="code" href="unioncvmx__ndf__misc.html#a542f35dd2a6fffa2c790e90306b43db7">cn63xx</a>;
<a name="l00691"></a><a class="code" href="unioncvmx__ndf__misc.html#a0b114ad602e8a31b0b750f3eac41d122">00691</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html">cvmx_ndf_misc_s</a>                <a class="code" href="unioncvmx__ndf__misc.html#a0b114ad602e8a31b0b750f3eac41d122">cn63xxp1</a>;
<a name="l00692"></a><a class="code" href="unioncvmx__ndf__misc.html#aec2355b7de993fe80f87fd0f267a5b9d">00692</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html">cvmx_ndf_misc_s</a>                <a class="code" href="unioncvmx__ndf__misc.html#aec2355b7de993fe80f87fd0f267a5b9d">cn66xx</a>;
<a name="l00693"></a><a class="code" href="unioncvmx__ndf__misc.html#ad50b5b680a11d3d8667255952c64bbe3">00693</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html">cvmx_ndf_misc_s</a>                <a class="code" href="unioncvmx__ndf__misc.html#ad50b5b680a11d3d8667255952c64bbe3">cn68xx</a>;
<a name="l00694"></a><a class="code" href="unioncvmx__ndf__misc.html#a98ca0e5ffd6d58c7d55643f95e5815df">00694</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html">cvmx_ndf_misc_s</a>                <a class="code" href="unioncvmx__ndf__misc.html#a98ca0e5ffd6d58c7d55643f95e5815df">cn68xxp1</a>;
<a name="l00695"></a><a class="code" href="unioncvmx__ndf__misc.html#a2367086fe5dcb691267dfa58b08ffdab">00695</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html">cvmx_ndf_misc_s</a>                <a class="code" href="unioncvmx__ndf__misc.html#a2367086fe5dcb691267dfa58b08ffdab">cn70xx</a>;
<a name="l00696"></a><a class="code" href="unioncvmx__ndf__misc.html#a65e1a05e8126fe1cca0f0e07fd065799">00696</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html">cvmx_ndf_misc_s</a>                <a class="code" href="unioncvmx__ndf__misc.html#a65e1a05e8126fe1cca0f0e07fd065799">cn70xxp1</a>;
<a name="l00697"></a><a class="code" href="unioncvmx__ndf__misc.html#a95087ef5b5197344dfd478d54e14ec20">00697</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html">cvmx_ndf_misc_s</a>                <a class="code" href="unioncvmx__ndf__misc.html#a95087ef5b5197344dfd478d54e14ec20">cn73xx</a>;
<a name="l00698"></a><a class="code" href="unioncvmx__ndf__misc.html#adbc38a994efa85a49de3ad5b1854344c">00698</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__misc_1_1cvmx__ndf__misc__s.html">cvmx_ndf_misc_s</a>                <a class="code" href="unioncvmx__ndf__misc.html#adbc38a994efa85a49de3ad5b1854344c">cnf75xx</a>;
<a name="l00699"></a>00699 };
<a name="l00700"></a><a class="code" href="cvmx-ndf-defs_8h.html#aa78833b804ba4bec2f297c62eadbf11f">00700</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__misc.html" title="cvmx_ndf_misc">cvmx_ndf_misc</a> <a class="code" href="unioncvmx__ndf__misc.html" title="cvmx_ndf_misc">cvmx_ndf_misc_t</a>;
<a name="l00701"></a>00701 <span class="comment"></span>
<a name="l00702"></a>00702 <span class="comment">/**</span>
<a name="l00703"></a>00703 <span class="comment"> * cvmx_ndf_st_reg</span>
<a name="l00704"></a>00704 <span class="comment"> *</span>
<a name="l00705"></a>00705 <span class="comment"> * This register aggregates all state machines used in NAND flash controller for debug purposes.</span>
<a name="l00706"></a>00706 <span class="comment"> *</span>
<a name="l00707"></a>00707 <span class="comment"> */</span>
<a name="l00708"></a><a class="code" href="unioncvmx__ndf__st__reg.html">00708</a> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__st__reg.html" title="cvmx_ndf_st_reg">cvmx_ndf_st_reg</a> {
<a name="l00709"></a><a class="code" href="unioncvmx__ndf__st__reg.html#a5f7ec953918ed0df07ff7c68d0d109dc">00709</a>     uint64_t <a class="code" href="unioncvmx__ndf__st__reg.html#a5f7ec953918ed0df07ff7c68d0d109dc">u64</a>;
<a name="l00710"></a><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html">00710</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html">cvmx_ndf_st_reg_s</a> {
<a name="l00711"></a>00711 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00712"></a>00712 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#a68dec995ac74badbbef01ece57aa8284">reserved_16_63</a>               : 48;
<a name="l00713"></a>00713     uint64_t <a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#ab3f752d7e8a11ae26d21831615dc8a4c">exe_idle</a>                     : 1;  <span class="comment">/**&lt; Command execution status</span>
<a name="l00714"></a>00714 <span class="comment">                                                         0 = Busy.</span>
<a name="l00715"></a>00715 <span class="comment">                                                         1 = Idle (execution of command sequence is complete and NDF_CMD queue is empty). */</span>
<a name="l00716"></a>00716     uint64_t <a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#a46955fc1e66d9d1123d1f5a066999027">exe_sm</a>                       : 4;  <span class="comment">/**&lt; Command-execution state-machine states. */</span>
<a name="l00717"></a>00717     uint64_t <a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#a77ac91e2b7e276a8cd7567794900a85c">bt_sm</a>                        : 4;  <span class="comment">/**&lt; Boot-load and boot-DMA state-machine states. */</span>
<a name="l00718"></a>00718     uint64_t <a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#ae68b753c75ff123fac5f4ebbde8231b9">rd_ff_bad</a>                    : 1;  <span class="comment">/**&lt; The NDF_CMD-queue read-back state machine is in a &apos;bad&apos; state. */</span>
<a name="l00719"></a>00719     uint64_t <a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#a1229bd26bc4174a3393f8d5d003a55b2">rd_ff</a>                        : 2;  <span class="comment">/**&lt; NDF_CMD-queue read-back state machine states. */</span>
<a name="l00720"></a>00720     uint64_t <a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#ab0a4655981ed55308d769b1cf7442ef1">main_bad</a>                     : 1;  <span class="comment">/**&lt; The main state machine is in a &apos;bad&apos; state. */</span>
<a name="l00721"></a>00721     uint64_t <a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#a2da6c37a9e7c68ce74a55bb275141b47">main_sm</a>                      : 3;  <span class="comment">/**&lt; Main state machine states. */</span>
<a name="l00722"></a>00722 <span class="preprocessor">#else</span>
<a name="l00723"></a><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#a2da6c37a9e7c68ce74a55bb275141b47">00723</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#a2da6c37a9e7c68ce74a55bb275141b47">main_sm</a>                      : 3;
<a name="l00724"></a><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#ab0a4655981ed55308d769b1cf7442ef1">00724</a>     uint64_t <a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#ab0a4655981ed55308d769b1cf7442ef1">main_bad</a>                     : 1;
<a name="l00725"></a><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#a1229bd26bc4174a3393f8d5d003a55b2">00725</a>     uint64_t <a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#a1229bd26bc4174a3393f8d5d003a55b2">rd_ff</a>                        : 2;
<a name="l00726"></a><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#ae68b753c75ff123fac5f4ebbde8231b9">00726</a>     uint64_t <a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#ae68b753c75ff123fac5f4ebbde8231b9">rd_ff_bad</a>                    : 1;
<a name="l00727"></a><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#a77ac91e2b7e276a8cd7567794900a85c">00727</a>     uint64_t <a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#a77ac91e2b7e276a8cd7567794900a85c">bt_sm</a>                        : 4;
<a name="l00728"></a><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#a46955fc1e66d9d1123d1f5a066999027">00728</a>     uint64_t <a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#a46955fc1e66d9d1123d1f5a066999027">exe_sm</a>                       : 4;
<a name="l00729"></a><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#ab3f752d7e8a11ae26d21831615dc8a4c">00729</a>     uint64_t <a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#ab3f752d7e8a11ae26d21831615dc8a4c">exe_idle</a>                     : 1;
<a name="l00730"></a><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#a68dec995ac74badbbef01ece57aa8284">00730</a>     uint64_t <a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html#a68dec995ac74badbbef01ece57aa8284">reserved_16_63</a>               : 48;
<a name="l00731"></a>00731 <span class="preprocessor">#endif</span>
<a name="l00732"></a>00732 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__ndf__st__reg.html#a24fbd75f7491529f9b59a6411482969b">s</a>;
<a name="l00733"></a><a class="code" href="unioncvmx__ndf__st__reg.html#a4ad9aa6399def0ff9796ae455243496a">00733</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html">cvmx_ndf_st_reg_s</a>              <a class="code" href="unioncvmx__ndf__st__reg.html#a4ad9aa6399def0ff9796ae455243496a">cn52xx</a>;
<a name="l00734"></a><a class="code" href="unioncvmx__ndf__st__reg.html#a0a2b68fe094eaa622609bcc2e2daa427">00734</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html">cvmx_ndf_st_reg_s</a>              <a class="code" href="unioncvmx__ndf__st__reg.html#a0a2b68fe094eaa622609bcc2e2daa427">cn63xx</a>;
<a name="l00735"></a><a class="code" href="unioncvmx__ndf__st__reg.html#acc0254d20e640d8767b9f7172b727ae5">00735</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html">cvmx_ndf_st_reg_s</a>              <a class="code" href="unioncvmx__ndf__st__reg.html#acc0254d20e640d8767b9f7172b727ae5">cn63xxp1</a>;
<a name="l00736"></a><a class="code" href="unioncvmx__ndf__st__reg.html#ac02df971018798533376cd0fa899bacf">00736</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html">cvmx_ndf_st_reg_s</a>              <a class="code" href="unioncvmx__ndf__st__reg.html#ac02df971018798533376cd0fa899bacf">cn66xx</a>;
<a name="l00737"></a><a class="code" href="unioncvmx__ndf__st__reg.html#ae04f2a7319b9eb665cfbbc4dd20ec046">00737</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html">cvmx_ndf_st_reg_s</a>              <a class="code" href="unioncvmx__ndf__st__reg.html#ae04f2a7319b9eb665cfbbc4dd20ec046">cn68xx</a>;
<a name="l00738"></a><a class="code" href="unioncvmx__ndf__st__reg.html#aed4d155c8087489e7bd8828d08e97916">00738</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html">cvmx_ndf_st_reg_s</a>              <a class="code" href="unioncvmx__ndf__st__reg.html#aed4d155c8087489e7bd8828d08e97916">cn68xxp1</a>;
<a name="l00739"></a><a class="code" href="unioncvmx__ndf__st__reg.html#a68c43b5e7b74db9e8084db454a996701">00739</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html">cvmx_ndf_st_reg_s</a>              <a class="code" href="unioncvmx__ndf__st__reg.html#a68c43b5e7b74db9e8084db454a996701">cn70xx</a>;
<a name="l00740"></a><a class="code" href="unioncvmx__ndf__st__reg.html#a21766e945a937798c2396535c7449ad5">00740</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html">cvmx_ndf_st_reg_s</a>              <a class="code" href="unioncvmx__ndf__st__reg.html#a21766e945a937798c2396535c7449ad5">cn70xxp1</a>;
<a name="l00741"></a><a class="code" href="unioncvmx__ndf__st__reg.html#a412ae0cd93f219dd5b061d9165970c47">00741</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html">cvmx_ndf_st_reg_s</a>              <a class="code" href="unioncvmx__ndf__st__reg.html#a412ae0cd93f219dd5b061d9165970c47">cn73xx</a>;
<a name="l00742"></a><a class="code" href="unioncvmx__ndf__st__reg.html#a0f9859b1b2f9e894fd5f073a38e9a8de">00742</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__ndf__st__reg_1_1cvmx__ndf__st__reg__s.html">cvmx_ndf_st_reg_s</a>              <a class="code" href="unioncvmx__ndf__st__reg.html#a0f9859b1b2f9e894fd5f073a38e9a8de">cnf75xx</a>;
<a name="l00743"></a>00743 };
<a name="l00744"></a><a class="code" href="cvmx-ndf-defs_8h.html#a32538dd70b85b3a86b96898748023c53">00744</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__ndf__st__reg.html" title="cvmx_ndf_st_reg">cvmx_ndf_st_reg</a> <a class="code" href="unioncvmx__ndf__st__reg.html" title="cvmx_ndf_st_reg">cvmx_ndf_st_reg_t</a>;
<a name="l00745"></a>00745 
<a name="l00746"></a>00746 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
