#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Aug 25 22:30:42 2025
# Process ID         : 34592
# Current directory  : D:/Vivado_project/Basic_UART
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent7304 D:\Vivado_project\Basic_UART\Basic UART.xpr
# Log file           : D:/Vivado_project/Basic_UART/vivado.log
# Journal file       : D:/Vivado_project/Basic_UART\vivado.jou
# Running On         : KIENHUYNH
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 7 6800H with Radeon Graphics         
# CPU Frequency      : 3194 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16387 MB
# Swap memory        : 11274 MB
# Total Virtual      : 27662 MB
# Available Virtual  : 12099 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Vivado_project/Basic_UART/Basic UART.xpr}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Vivado_project/Constraint_basys3/EBAZ4205_Master.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 D:/Vivado_project/Constraint_basys3/EBAZ4205_Master.xdc
generate_target all [get_files {D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/ip/ila_0/ila_0.xci}]
export_ip_user_files -of_objects [get_files {D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/ip/ila_0/ila_0.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/ip/ila_0/ila_0.xci}}] -directory {D:/Vivado_project/Basic_UART/Basic UART.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Vivado_project/Basic_UART/Basic UART.ip_user_files} -ipstatic_source_dir {D:/Vivado_project/Basic_UART/Basic UART.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Vivado_project/Basic_UART/Basic UART.cache/compile_simlib/modelsim} {questa=D:/Vivado_project/Basic_UART/Basic UART.cache/compile_simlib/questa} {riviera=D:/Vivado_project/Basic_UART/Basic UART.cache/compile_simlib/riviera} {activehdl=D:/Vivado_project/Basic_UART/Basic UART.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run ila_0_synth_1
generate_target all [get_files {D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}]
export_ip_user_files -of_objects [get_files {D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{D:/Vivado_project/Basic_UART/Basic UART.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {D:/Vivado_project/Basic_UART/Basic UART.ip_user_files/sim_scripts} -ip_user_files_dir {D:/Vivado_project/Basic_UART/Basic UART.ip_user_files} -ipstatic_source_dir {D:/Vivado_project/Basic_UART/Basic UART.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/Vivado_project/Basic_UART/Basic UART.cache/compile_simlib/modelsim} {questa=D:/Vivado_project/Basic_UART/Basic UART.cache/compile_simlib/questa} {riviera=D:/Vivado_project/Basic_UART/Basic UART.cache/compile_simlib/riviera} {activehdl=D:/Vivado_project/Basic_UART/Basic UART.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run clk_wiz_0_synth_1
launch_run {ila_0_synth_1 clk_wiz_0_synth_1}
wait_on_run ila_0_synth_1

wait_on_run ila_0_synth_1
wait_on_run clk_wiz_0_synth_1

launch_simulation
source tb.tcl
run all
close_sim
