Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue May  7 00:31:28 2019
| Host             : N-5CD6281M34 running 64-bit major release  (build 9200)
| Command          : report_power -file mainBlockDesign_wrapper_power_routed.rpt -pb mainBlockDesign_wrapper_power_summary_routed.pb -rpx mainBlockDesign_wrapper_power_routed.rpx
| Design           : mainBlockDesign_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.502        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.391        |
| Device Static (W)        | 0.112        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 79.2         |
| Junction Temperature (C) | 30.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        8 |       --- |             --- |
| Slice Logic              |     0.002 |     1520 |       --- |             --- |
|   LUT as Logic           |     0.002 |      548 |     53200 |            1.03 |
|   Register               |    <0.001 |      641 |    106400 |            0.60 |
|   CARRY4                 |    <0.001 |       18 |     13300 |            0.14 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   LUT as Distributed RAM |    <0.001 |       24 |     17400 |            0.14 |
|   Others                 |    <0.001 |       99 |       --- |             --- |
|   F7/F8 Muxes            |    <0.001 |       27 |     53200 |            0.05 |
|   BUFR                   |     0.000 |        1 |        88 |            1.14 |
| Signals                  |     0.001 |     1073 |       --- |             --- |
| MMCM                     |     0.055 |        1 |         4 |           25.00 |
| PLL                      |     0.164 |        2 |         4 |           50.00 |
| I/O                      |     0.163 |       20 |       125 |           16.00 |
| Static Power             |     0.112 |          |           |                 |
| Total                    |     0.502 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.032 |       0.023 |      0.009 |
| Vccaux    |       1.800 |     0.143 |       0.132 |      0.011 |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.019 |       0.000 |      0.019 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------+-----------------------------------------------------------------------+-----------------+
| Clock                                  | Domain                                                                | Constraint (ns) |
+----------------------------------------+-----------------------------------------------------------------------+-----------------+
| clk_out1_mainBlockDesign_clk_wiz_0_0   | mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0 |             5.0 |
| clk_out1_mainBlockDesign_clk_wiz_0_0_1 | mainBlockDesign_i/clk_wiz_0/inst/clk_out1_mainBlockDesign_clk_wiz_0_0 |             5.0 |
| clkfbout_mainBlockDesign_clk_wiz_0_0   | mainBlockDesign_i/clk_wiz_0/inst/clkfbout_mainBlockDesign_clk_wiz_0_0 |             8.0 |
| clkfbout_mainBlockDesign_clk_wiz_0_0_1 | mainBlockDesign_i/clk_wiz_0/inst/clkfbout_mainBlockDesign_clk_wiz_0_0 |             8.0 |
| sys_clk_pin                            | sys_clock                                                             |             8.0 |
| sys_clock                              | sys_clock                                                             |             8.0 |
+----------------------------------------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------+-----------+
| Name                                   | Power (W) |
+----------------------------------------+-----------+
| mainBlockDesign_wrapper                |     0.391 |
|   hdmi_rx_ddc_scl_iobuf                |     0.000 |
|   hdmi_rx_ddc_sda_iobuf                |     0.000 |
|   mainBlockDesign_i                    |     0.391 |
|     clk_wiz_0                          |     0.111 |
|       inst                             |     0.111 |
|     dvi2rgb_0                          |     0.093 |
|       U0                               |     0.093 |
|         DataDecoders[0].DecoderX       |     0.011 |
|           ChannelBondX                 |    <0.001 |
|             pFIFO_reg_0_31_0_5         |    <0.001 |
|             pFIFO_reg_0_31_6_9         |    <0.001 |
|           InputSERDES_X                |     0.010 |
|           PhaseAlignX                  |    <0.001 |
|           SyncBaseOvf                  |    <0.001 |
|             SyncAsyncx                 |     0.000 |
|           SyncBaseRst                  |    <0.001 |
|             SyncAsyncx                 |    <0.001 |
|         DataDecoders[1].DecoderX       |     0.011 |
|           ChannelBondX                 |    <0.001 |
|             pFIFO_reg_0_31_0_5         |    <0.001 |
|             pFIFO_reg_0_31_6_9         |    <0.001 |
|           InputSERDES_X                |     0.010 |
|           PhaseAlignX                  |    <0.001 |
|           SyncBaseOvf                  |    <0.001 |
|             SyncAsyncx                 |     0.000 |
|           SyncBaseRst                  |    <0.001 |
|             SyncAsyncx                 |    <0.001 |
|         DataDecoders[2].DecoderX       |     0.011 |
|           ChannelBondX                 |    <0.001 |
|             pFIFO_reg_0_31_0_5         |    <0.001 |
|             pFIFO_reg_0_31_6_9         |    <0.001 |
|           InputSERDES_X                |     0.010 |
|           PhaseAlignX                  |    <0.001 |
|           SyncBaseOvf                  |    <0.001 |
|             SyncAsyncx                 |     0.000 |
|           SyncBaseRst                  |    <0.001 |
|             SyncAsyncx                 |    <0.001 |
|         GenerateBUFG.ResyncToBUFG_X    |    <0.001 |
|         GenerateDDC.DDC_EEPROM         |     0.002 |
|           I2C_SlaveController          |     0.002 |
|             GlitchF_SCL                |    <0.001 |
|             GlitchF_SDA                |    <0.001 |
|             SyncSCL                    |    <0.001 |
|             SyncSDA                    |    <0.001 |
|         LockLostReset                  |     0.000 |
|           SyncAsyncx                   |     0.000 |
|         TMDS_ClockingX                 |     0.058 |
|           LockLostReset                |    <0.001 |
|             SyncAsyncx                 |    <0.001 |
|           MMCM_LockSync                |    <0.001 |
|           RdyLostReset                 |    <0.001 |
|             SyncAsyncx                 |    <0.001 |
|     rgb2dvi_0                          |     0.186 |
|       U0                               |     0.186 |
|         ClockGenInternal.ClockGenX     |     0.054 |
|           LockLostReset                |     0.000 |
|             SyncAsyncx                 |     0.000 |
|           PLL_LockSyncAsync            |     0.000 |
|         ClockSerializer                |     0.033 |
|         DataEncoders[0].DataEncoder    |    <0.001 |
|         DataEncoders[0].DataSerializer |     0.033 |
|         DataEncoders[1].DataEncoder    |    <0.001 |
|         DataEncoders[1].DataSerializer |     0.033 |
|         DataEncoders[2].DataEncoder    |    <0.001 |
|         DataEncoders[2].DataSerializer |     0.033 |
|         LockLostReset                  |     0.000 |
|           SyncAsyncx                   |     0.000 |
|     xlconstant_0                       |     0.000 |
+----------------------------------------+-----------+


