{
    "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
    "VDD_PIN": "VDD",
    "VDD_PIN_VOLTAGE": 5,
    "GND_PIN": "VSS",
    "WIRE_LENGTH_THRESHOLD": null,
    "TECH_LEFS": {
        "nom_*": "/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/techlef/gf180mcu_fd_sc_mcu7t5v0__nom.tlef",
        "min_*": "/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/techlef/gf180mcu_fd_sc_mcu7t5v0__min.tlef",
        "max_*": "/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/techlef/gf180mcu_fd_sc_mcu7t5v0__max.tlef"
    },
    "GPIO_PADS_LEF": null,
    "GPIO_PADS_LEF_CORE_SIDE": null,
    "GPIO_PADS_VERILOG": null,
    "GPIO_PAD_CELLS": null,
    "PRIMARY_GDSII_STREAMOUT_TOOL": "magic",
    "DEFAULT_MAX_TRAN": null,
    "SIGNAL_WIRE_RC_LAYERS": null,
    "CLOCK_WIRE_RC_LAYERS": null,
    "DEFAULT_CORNER": "nom_tt_025C_5v00",
    "STA_CORNERS": [
        "nom_tt_025C_5v00",
        "nom_ss_125C_4v50",
        "nom_ff_n40C_5v50",
        "min_tt_025C_5v00",
        "min_ss_125C_4v50",
        "min_ff_n40C_5v50",
        "max_tt_025C_5v00",
        "max_ss_125C_4v50",
        "max_ff_n40C_5v50"
    ],
    "FP_TRACKS_INFO": "/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/tracks.info",
    "FP_TAPCELL_DIST": 20,
    "FP_IO_HLAYER": "Metal3",
    "FP_IO_VLAYER": "Metal2",
    "RT_MIN_LAYER": "Metal2",
    "RT_MAX_LAYER": "Metal5",
    "SCL_GROUND_PINS": [
        "VSS",
        "VPW"
    ],
    "SCL_POWER_PINS": [
        "VDD",
        "VNW"
    ],
    "TRISTATE_CELLS": [
        "gf180mcu_fd_sc_mcu7t5v0__bufz*"
    ],
    "FILL_CELL": [
        "gf180mcu_fd_sc_mcu7t5v0__fill_*"
    ],
    "DECAP_CELL": [
        "gf180mcu_fd_sc_mcu7t5v0__fillcap_*"
    ],
    "LIB": {
        "*_tt_025C_5v00": [
            "/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib"
        ],
        "*_ss_125C_4v50": [
            "/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib"
        ],
        "*_ff_n40C_5v50": [
            "/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ff_n40C_5v50.lib"
        ]
    },
    "CELL_LEFS": [
        "/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lef/gf180mcu_fd_sc_mcu7t5v0.lef"
    ],
    "CELL_GDS": [
        "/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/gds/gf180mcu_fd_sc_mcu7t5v0.gds"
    ],
    "CELL_VERILOG_MODELS": [
        "/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/verilog/gf180mcu_fd_sc_mcu7t5v0.v",
        "/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/verilog/primitives.v"
    ],
    "CELL_BB_VERILOG_MODELS": null,
    "CELL_SPICE_MODELS": [
        "/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.ref/gf180mcu_fd_sc_mcu7t5v0/spice/gf180mcu_fd_sc_mcu7t5v0.spice"
    ],
    "SYNTH_EXCLUDED_CELL_FILE": "/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/no_synth.cells",
    "PNR_EXCLUDED_CELL_FILE": "/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af/gf180mcuC/libs.tech/openlane/gf180mcu_fd_sc_mcu7t5v0/drc_exclude.cells",
    "OUTPUT_CAP_LOAD": 72.91,
    "MAX_FANOUT_CONSTRAINT": 4,
    "MAX_TRANSITION_CONSTRAINT": 3,
    "MAX_CAPACITANCE_CONSTRAINT": 0.2,
    "CLOCK_UNCERTAINTY_CONSTRAINT": 0.25,
    "CLOCK_TRANSITION_CONSTRAINT": 0.15,
    "TIME_DERATING_CONSTRAINT": 5,
    "IO_DELAY_CONSTRAINT": 20,
    "SYNTH_DRIVING_CELL": "gf180mcu_fd_sc_mcu7t5v0__inv_1/ZN",
    "SYNTH_CLK_DRIVING_CELL": "gf180mcu_fd_sc_mcu7t5v0__inv_4/ZN",
    "SYNTH_TIEHI_CELL": "gf180mcu_fd_sc_mcu7t5v0__tieh/Z",
    "SYNTH_TIELO_CELL": "gf180mcu_fd_sc_mcu7t5v0__tiel/ZN",
    "SYNTH_BUFFER_CELL": "gf180mcu_fd_sc_mcu7t5v0__buf_1/I/Z",
    "WELLTAP_CELL": "gf180mcu_fd_sc_mcu7t5v0__filltie",
    "ENDCAP_CELL": "gf180mcu_fd_sc_mcu7t5v0__endcap",
    "PLACE_SITE": "GF018hv5v_mcu_sc7",
    "CELL_PAD_EXCLUDE": [
        "gf180mcu_fd_sc_mcu7t5v0__filltie",
        "gf180mcu_fd_sc_mcu7t5v0__fill_*",
        "gf180mcu_fd_sc_mcu7t5v0__endcap"
    ],
    "DIODE_CELL": "gf180mcu_fd_sc_mcu7t5v0__antenna/I",
    "DESIGN_DIR": "/Users/refikyalcin/vlsi/digital/Tiny-PLL/openlane",
    "PDK_ROOT": "/Users/refikyalcin/.ciel/ciel/gf180mcu/versions/0fe599b2afb6708d281543108caf8310912f54af",
    "DESIGN_NAME": "pll_top",
    "PDK": "gf180mcuC",
    "CLOCK_PERIOD": 24,
    "CLOCK_PORT": "sys_clk",
    "CLOCK_NET": null,
    "VDD_NETS": null,
    "GND_NETS": null,
    "DIE_AREA": null,
    "EXTRA_EXCLUDED_CELLS": null,
    "MACROS": null,
    "EXTRA_LEFS": null,
    "EXTRA_VERILOG_MODELS": null,
    "EXTRA_SPICE_MODELS": null,
    "EXTRA_LIBS": null,
    "EXTRA_GDS_FILES": null,
    "FALLBACK_SDC_FILE": "/nix/store/7x1qis8my0i44w1lx1yq2wiwh6yc774i-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc",
    "PDN_OBSTRUCTIONS": null,
    "meta": {
        "librelane_version": "2.4.2",
        "step": "Odb.AddPDNObstructions"
    }
}