
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109554                       # Number of seconds simulated
sim_ticks                                109553817162                       # Number of ticks simulated
final_tick                               636655880070                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 114808                       # Simulator instruction rate (inst/s)
host_op_rate                                   145795                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1440525                       # Simulator tick rate (ticks/s)
host_mem_usage                               67376632                       # Number of bytes of host memory used
host_seconds                                 76051.33                       # Real time elapsed on the host
sim_insts                                  8731313042                       # Number of instructions simulated
sim_ops                                   11087894104                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1801600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1881216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3033088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       827008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       826624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1113600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3028096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1805184                       # Number of bytes read from this memory
system.physmem.bytes_read::total             14354688                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           38272                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5122304                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5122304                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14075                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14697                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        23696                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6461                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         6458                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         8700                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        23657                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        14103                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                112146                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           40018                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                40018                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        42062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16444886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        39725                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17171615                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        43230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27685827                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        45567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      7548874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        45567                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      7545369                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        49072                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10164867                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        43230                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27640260                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        40893                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16477600                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               131028643                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        42062                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        39725                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        43230                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        45567                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        45567                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        49072                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        43230                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        40893                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             349344                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          46756052                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               46756052                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          46756052                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        42062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16444886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        39725                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17171615                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        43230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27685827                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        45567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      7548874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        45567                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      7545369                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        49072                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10164867                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        43230                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27640260                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        40893                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16477600                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              177784695                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus0.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        20698272                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     16974309                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2024718                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8550419                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8090169                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2122937                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90564                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    197438746                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             117639419                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           20698272                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10213106                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25876928                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5751327                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      10569079                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12163554                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2010616                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    237578811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.605458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.951914                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       211701883     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2803156      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3240592      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1782704      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2066667      0.87%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1128175      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          767719      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2005733      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12082182      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    237578811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078785                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.447777                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       195850811                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     12187497                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25670055                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       195267                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3675175                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3359554                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        18884                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     143612802                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        93527                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3675175                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       196155573                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4420887                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      6903589                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25571936                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       851645                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     143524565                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          232                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        227189                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       391965                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    199442718                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    668282094                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    668282094                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170291692                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        29150986                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37398                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20773                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2276209                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13702748                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7465155                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       197789                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1658674                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         143302971                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37474                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        135400011                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       189970                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     17935835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41545827                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4024                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    237578811                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.569916                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.260556                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    180523309     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22953228      9.66%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12322041      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8537605      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7463959      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3823430      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       915271      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       594470      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       445498      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    237578811                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          35428     12.16%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        124994     42.89%     55.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       130985     44.95%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113333883     83.70%     83.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2117957      1.56%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16584      0.01%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12520931      9.25%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7410656      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     135400011                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.515380                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             291407                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002152                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508860206                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    161277538                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133160336                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     135691418                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       342138                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2419065                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          829                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1264                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       164483                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8290                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         1313                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3675175                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3915400                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       150357                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    143340573                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        61987                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13702748                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7465155                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20764                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        104659                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1264                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172168                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1137855                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2310023                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    133413016                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     11758904                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1986991                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  128                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19167655                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        18667659                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7408751                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.507816                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133162282                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133160336                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79149006                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        207320511                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.506855                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381771                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122687896                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     20653872                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33450                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2036285                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    233903636                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524523                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.342798                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    183783917     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23242730      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      9739027      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5854542      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4051849      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      2616373      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1357564      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1092231      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2165403      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    233903636                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122687896                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18584355                       # Number of memory references committed
system.switch_cpus0.commit.loads             11283683                       # Number of loads committed
system.switch_cpus0.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17558823                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110607967                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2496073                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2165403                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           375079325                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          290358810                       # The number of ROB writes
system.switch_cpus0.timesIdled                3024311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25140176                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122687896                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.627190                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.627190                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380635                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380635                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       601809431                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184813025                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      134022851                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33420                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus1.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19283440                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17211098                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1537457                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12870552                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12577797                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1160872                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46690                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    203713894                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             109483763                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19283440                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13738669                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24412227                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5029927                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4886457                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12325456                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1509169                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    236496410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.518851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.758896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       212084183     89.68%     89.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3718907      1.57%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1879439      0.79%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3675006      1.55%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1183913      0.50%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3407900      1.44%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          538239      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          871627      0.37%     96.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9137196      3.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    236496410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073399                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.416733                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       201727821                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6919516                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24363739                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19580                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3465753                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1828919                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        18079                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     122511527                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        34214                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3465753                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       201954533                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4353492                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1859357                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24145576                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       717693                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     122339580                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          145                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         95005                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       550366                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    160374781                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    554490388                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    554490388                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    130181469                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30193276                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16463                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8328                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          1644781                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22026596                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3590660                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        23737                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       815602                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         121704380                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        114003653                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        73763                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21856938                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     44765402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    236496410                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.482052                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.095048                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    186514085     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15732407      6.65%     85.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     16741948      7.08%     92.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9695056      4.10%     96.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      5005951      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1255439      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1488225      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        34559      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        28740      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    236496410                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         191426     57.37%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.37% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         77619     23.26%     80.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        64599     19.36%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     89426987     78.44%     78.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       896006      0.79%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8136      0.01%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20112216     17.64%     96.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3560308      3.12%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     114003653                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.433938                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             333644                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002927                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    464911120                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    143578125                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    111116757                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     114337297                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        89419                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4465753                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          293                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        81550                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3465753                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3518340                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        87750                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    121720979                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         8742                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22026596                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3590660                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8324                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         40666                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         1827                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          293                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1039239                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       589940                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1629179                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    112554575                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19821318                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1449075                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   79                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23381445                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17109299                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3560127                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.428422                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             111141456                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            111116757                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         67237080                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        146591172                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.422949                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.458671                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88540771                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     99709566                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22015796                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16407                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1527788                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    233030657                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.427882                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.297475                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    195890461     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14603841      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9371629      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2949624      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4892705      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       956188      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       606236      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       555365      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3204608      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    233030657                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88540771                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      99709566                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21069945                       # Number of memory references committed
system.switch_cpus1.commit.loads             17560835                       # Number of loads committed
system.switch_cpus1.commit.membars               8186                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15296080                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87145274                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1249118                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3204608                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           351551086                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          246919213                       # The number of ROB writes
system.switch_cpus1.timesIdled                4536275                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               26222577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88540771                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             99709566                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88540771                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.967209                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.967209                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.337017                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.337017                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       523121731                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      144820885                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      130059146                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16392                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus2.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        20353293                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     16646157                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1983918                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8396138                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8026241                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2093346                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88093                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    197404124                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             115521332                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           20353293                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10119587                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             24204078                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5769999                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5380295                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12137403                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1998023                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    230731232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.611685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.961154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       206527154     89.51%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1312742      0.57%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2074123      0.90%     90.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3299211      1.43%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1365872      0.59%     93.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1526574      0.66%     93.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1632427      0.71%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1059783      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11933346      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    230731232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077472                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.439714                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       195584523                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7214147                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         24129633                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        60655                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3742273                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3336856                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          465                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     141050940                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2994                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3742273                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       195882062                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1846855                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4499950                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         23896642                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       863437                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     140967849                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        25604                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        241603                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       321417                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents        48617                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    195715716                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    655788401                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    655788401                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    167084572                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        28631141                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        35706                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        19547                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2575797                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13417332                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7218520                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       217951                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1643453                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         140775876                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35810                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        133233883                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       165064                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17782934                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     39765714                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         3228                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    230731232                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.577442                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.269792                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    174551960     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22550988      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12326895      5.34%     90.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8404364      3.64%     94.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7864540      3.41%     97.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2258931      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1763245      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       598744      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       411565      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    230731232                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          31026     12.63%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.63% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         94272     38.37%     51.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       120399     49.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    111615946     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2108806      1.58%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16156      0.01%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12309483      9.24%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7183492      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     133233883                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.507135                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             245697                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001844                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    497609759                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    158596091                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    131102353                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     133479580                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       403747                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2389622                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          371                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1501                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       208102                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         8300                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3742273                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1194569                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       119473                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    140811827                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        58516                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13417332                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7218520                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        19538                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         87876                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1501                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1159275                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1133584                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2292859                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    131344701                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11577783                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1889182                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  141                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            18759537                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18484409                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7181754                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.499944                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             131103256                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            131102353                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         76651139                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        200268067                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.499021                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382743                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98144547                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    120300309                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     20511752                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32582                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2025784                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    226988959                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.529983                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.383289                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    178157880     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23646649     10.42%     88.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9206232      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4960962      2.19%     95.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3713731      1.64%     96.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2073920      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1279953      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1142988      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2806644      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    226988959                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98144547                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     120300309                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18038124                       # Number of memory references committed
system.switch_cpus2.commit.loads             11027708                       # Number of loads committed
system.switch_cpus2.commit.membars              16256                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17268488                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        108399730                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2443897                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2806644                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           364993726                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          285366615                       # The number of ROB writes
system.switch_cpus2.timesIdled                3187288                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               31987755                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98144547                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            120300309                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98144547                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.676858                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.676858                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.373572                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.373572                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       592296997                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      181733058                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      131572057                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32552                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus3.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23547803                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19606608                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2138384                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9037039                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8623202                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2532476                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        99583                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    204945906                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             129173463                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23547803                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11155678                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26924907                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5943580                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      10135114                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         12723587                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2044411                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    245791731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.645748                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.017369                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       218866824     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1651422      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2088890      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3314575      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1384434      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1785992      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         2083266      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          951428      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13664900      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    245791731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089631                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491679                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       203739353                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     11457205                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26797471                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        12542                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3785158                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3583367                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          634                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     157868676                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2734                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3785158                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       203945521                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         659086                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     10222413                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         26604069                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       575477                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     156900531                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          138                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         83066                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       401036                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    219162525                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    729648206                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    729648206                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    183552159                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        35610328                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38164                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        19962                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2022897                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14668497                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7685507                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        86270                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1733312                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         153197692                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38301                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147041797                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       145239                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     18462040                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     37464831                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         1586                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    245791731                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.598237                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.320130                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    183481873     74.65%     74.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     28424140     11.56%     86.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11617435      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      6511308      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8820897      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2714150      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2672101      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1436697      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       113130      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    245791731                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1013630     79.14%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     79.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        135982     10.62%     89.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       131130     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    123880938     84.25%     84.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2011067      1.37%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18202      0.01%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13469310      9.16%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7662280      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147041797                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.559692                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1280742                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008710                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    541301305                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    171698727                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    143226094                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148322539                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       109153                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2738490                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          697                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       104646                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3785158                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         501341                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        63226                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    153236000                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       118924                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14668497                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7685507                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        19962                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         55207                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           67                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          697                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1269062                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1199572                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2468634                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    144486257                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13252957                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2555539                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20914779                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20435843                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7661822                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.549965                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             143226394                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            143226094                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         85809415                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        230481067                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.545168                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372306                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    106786754                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    131586266                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     21650346                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        36715                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2156654                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    242006573                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.543730                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.363821                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    186318143     76.99%     76.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     28219623     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10245564      4.23%     92.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5107187      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4670506      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1963505      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1938771      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       924413      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2618861      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    242006573                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    106786754                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     131586266                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19510868                       # Number of memory references committed
system.switch_cpus3.commit.loads             11930007                       # Number of loads committed
system.switch_cpus3.commit.membars              18316                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19073384                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        118470225                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2717239                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2618861                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           392623583                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          310258426                       # The number of ROB writes
system.switch_cpus3.timesIdled                3103892                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               16927256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          106786754                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            131586266                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    106786754                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.460221                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.460221                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.406468                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.406468                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       650153762                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      200137507                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      146039122                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         36684                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus4.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        23546426                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19603690                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      2138250                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      9003872                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         8620351                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         2534002                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        99748                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    204891551                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             129160240                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           23546426                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches     11154353                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             26927081                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5948849                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      10182077                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines         12721553                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      2044147                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    245791938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.645820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.017467                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       218864857     89.04%     89.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1652097      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2086050      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         3314420      1.35%     91.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         1386739      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1787849      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         2081314      0.85%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          953174      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        13665438      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    245791938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089626                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491629                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       203688348                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     11501291                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         26799201                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        12511                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3790585                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3585137                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          632                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     157883892                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2722                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3790585                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       203894006                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         657781                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles     10268631                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         26606065                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       574863                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     156915163                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          140                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         82598                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       401083                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    219165423                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    729712888                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    729712888                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    183494457                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        35670964                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        38059                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        19863                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          2020347                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     14690374                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      7685635                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        86367                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1738096                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         153215428                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        38198                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        147026522                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued       146159                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     18513006                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     37650196                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1495                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    245791938                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.598175                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.320051                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    183491315     74.65%     74.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     28412417     11.56%     86.21% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11623012      4.73%     90.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      6510157      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      8819855      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2715170      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      2670581      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7      1436594      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       112837      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    245791938                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu        1012054     79.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     79.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead        137920     10.77%     89.77% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       131081     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    123865014     84.25%     84.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      2010566      1.37%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        18196      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     13470153      9.16%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      7662593      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     147026522                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.559634                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            1281055                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008713                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    541272196                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    171767321                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    143209362                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     148307577                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       109168                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      2764092                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           61                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          692                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       107152                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3790585                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         500238                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        63031                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    153253633                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts       120601                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     14690374                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      7685635                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        19863                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         55093                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           69                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          692                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1265725                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1201830                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2467555                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    144472950                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     13252498                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      2553572                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            20914636                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        20434419                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           7662138                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.549914                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             143209665                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            143209362                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         85804346                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        230484840                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.545105                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372278                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    106753228                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    131545007                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     21709222                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        36703                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      2156503                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    242001353                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.543571                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.363656                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    186328989     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     28214644     11.66%     88.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2     10240076      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      5104413      2.11%     94.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      4670671      1.93%     96.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      1960539      0.81%     97.73% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1940054      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       924467      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2617500      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    242001353                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    106753228                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     131545007                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              19504765                       # Number of memory references committed
system.switch_cpus4.commit.loads             11926282                       # Number of loads committed
system.switch_cpus4.commit.membars              18310                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          19067427                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        118433083                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2716401                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2617500                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           392637341                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          310299062                       # The number of ROB writes
system.switch_cpus4.timesIdled                3105705                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               16927049                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          106753228                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            131545007                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    106753228                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.460993                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.460993                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.406340                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.406340                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       650065232                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      200109714                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      146023201                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         36672                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  55                       # Number of system calls
system.switch_cpus5.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        21335286                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     17456971                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2085029                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      8874019                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         8402638                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2205267                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        95133                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    205510677                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             119294806                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           21335286                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     10607905                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             24910276                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5682399                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       5573314                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         12572421                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2086591                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    239564534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.611494                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.952800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       214654258     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1165846      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         1848670      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2499671      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2568668      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         2176349      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1215461      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1803944      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        11631667      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    239564534                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081210                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.454078                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       203399795                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      7702240                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         24864350                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        28255                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3569892                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3511772                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     146379151                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1963                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3569892                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       203959589                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1502580                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      4908519                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         24339222                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles      1284730                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     146322704                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          187                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        189006                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       552303                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    204189095                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    680702265                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    680702265                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    177157199                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        27031866                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        36498                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        19082                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          3813573                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     13695613                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      7424494                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        87586                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1696562                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         146141492                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        36629                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        138842405                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        19072                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     16057417                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     38371601                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1505                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    239564534                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.579562                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.271021                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    180849341     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     24112858     10.07%     85.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     12225235      5.10%     90.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      9250148      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      7259876      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      2931308      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      1845721      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       962113      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       127934      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    239564534                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          26497     11.50%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         84512     36.68%     48.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       119417     51.82%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    116771319     84.10%     84.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2071817      1.49%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        17413      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     12580529      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      7401327      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     138842405                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.528483                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             230426                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001660                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    517498835                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    162236090                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    136761508                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     139072831                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       283851                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2186811                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          130                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          554                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       102974                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3569892                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1192568                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       125438                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    146178267                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        56841                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     13695613                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      7424494                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        19085                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        105865                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          554                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1214323                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1169761                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2384084                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    136928311                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     11840390                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1914087                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  146                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            19241425                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        19462024                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           7401035                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521197                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             136761729                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            136761508                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         78507148                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        211522052                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.520562                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371153                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    103271066                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    127073861                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     19104402                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        35124                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2111381                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    235994642                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.538461                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.387685                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    183903067     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     25799058     10.93%     88.86% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      9766930      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      4654927      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3897004      1.65%     96.62% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2249435      0.95%     97.57% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1982498      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       887801      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      2853922      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    235994642                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    103271066                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     127073861                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              18830318                       # Number of memory references committed
system.switch_cpus5.commit.loads             11508798                       # Number of loads committed
system.switch_cpus5.commit.membars              17522                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          18324265                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        114492007                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2616723                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      2853922                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           379318268                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          295926501                       # The number of ROB writes
system.switch_cpus5.timesIdled                3114037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               23154453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          103271066                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            127073861                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    103271066                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.543975                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.543975                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.393086                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.393086                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       616295334                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      190509253                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      135709707                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         35094                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  50                       # Number of system calls
system.switch_cpus6.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        20285870                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     16590823                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1985901                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8532449                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         8017196                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2088647                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        88254                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    197079908                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             115065502                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           20285870                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10105843                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24126758                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5751609                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       5356012                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines         12118397                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1999531                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    230285065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.610597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.959292                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       206158307     89.52%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1310582      0.57%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2071906      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3293336      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1360141      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1529517      0.66%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1620576      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1060208      0.46%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        11880492      5.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    230285065                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077215                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.437979                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       195264273                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      7186134                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24052647                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        60085                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3721925                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3325327                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          463                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     140525061                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2994                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3721925                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       195561279                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1872321                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      4454405                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23819026                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       856096                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     140439893                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        25515                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        239804                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       319269                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        45043                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    194994074                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    653293803                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    653293803                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    166642325                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        28351744                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        35819                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        19702                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2570673                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13391419                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      7193676                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       217022                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1630256                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         140251725                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        35919                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        132846763                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       165045                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     17575407                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     39066068                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         3420                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    230285065                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.576880                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.269067                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    174241875     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     22510107      9.77%     85.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     12310620      5.35%     90.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      8377078      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7826840      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2251570      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1759494      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       597840      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       409641      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    230285065                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          30881     12.59%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         94271     38.44%     51.03% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       120086     48.97%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    111296156     83.78%     83.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2096035      1.58%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16113      0.01%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12280290      9.24%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      7158169      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     132846763                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.505661                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             245238                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001846                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    496388874                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    157864504                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    130709631                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     133092001                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       398763                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2392878                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          346                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1484                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       201797                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         8271                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3721925                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1194205                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       120218                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    140287791                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        56835                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13391419                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      7193676                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        19688                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         88652                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1484                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1162564                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1129650                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2292214                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    130951407                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11550411                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      1895356                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  147                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18706822                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18435732                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           7156411                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.498447                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             130710528                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            130709631                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         76427794                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        199635489                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.497526                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382837                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     97884849                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    119981930                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     20306207                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        32499                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2027760                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    226563140                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.529574                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.382578                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    177850663     78.50%     78.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     23589857     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9187083      4.05%     92.97% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4948363      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      3705013      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2070583      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1275945      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1140883      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2794750      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    226563140                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     97884849                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     119981930                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              17990420                       # Number of memory references committed
system.switch_cpus6.commit.loads             10998541                       # Number of loads committed
system.switch_cpus6.commit.membars              16214                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17222767                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        108112850                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2437424                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2794750                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           364055877                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          284298420                       # The number of ROB writes
system.switch_cpus6.timesIdled                3184363                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               32433922                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           97884849                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            119981930                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     97884849                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.683960                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.683960                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.372584                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.372584                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       590544500                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      181196266                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      131070622                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         32470                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  52                       # Number of system calls
system.switch_cpus7.numCycles               262718987                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        20708643                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     16977816                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2028613                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      8557581                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         8103488                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2125966                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        90456                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    197723443                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             117596081                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           20708643                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     10229454                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             25887815                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5740289                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles      10543271                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         12182182                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2014185                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    237833726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.604853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.950769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       211945911     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         2804994      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         3241192      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         1785222      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2071558      0.87%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1142903      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          760958      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         2003000      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        12077988      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    237833726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078824                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.447612                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       196135095                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     12162057                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         25682362                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles       193904                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3660302                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3365896                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        18895                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     143623952                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        93932                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3660302                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       196438961                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        4247505                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      7056863                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         25584182                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       845907                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     143535814                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          222                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        222700                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       391371                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    199440068                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    668296395                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    668296395                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    170491931                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        28948121                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        37586                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        20958                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2272117                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     13725220                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      7476743                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       197402                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1664222                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         143312064                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        37661                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        135549695                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       189927                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     17796044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     40829771                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         4175                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    237833726                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.569935                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.260550                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    180713919     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     22966845      9.66%     85.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     12361209      5.20%     90.84% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      8542441      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      7460155      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      3831646      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       914249      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       597331      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       445931      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    237833726                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          35173     11.98%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.98% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        127190     43.33%     55.31% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       131175     44.69%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    113464454     83.71%     83.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2112544      1.56%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        16603      0.01%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     12532957      9.25%     94.52% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      7423137      5.48%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     135549695                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.515949                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             293538                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002166                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    509416581                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    161147046                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    133291989                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     135843233                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       344233                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2428291                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          827                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1282                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       167540                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         8304                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked         1087                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3660302                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        3752670                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       148190                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    143349847                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        61101                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     13725220                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      7476743                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        20934                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        103701                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1282                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1171086                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1143409                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2314495                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    133544748                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     11772490                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2004947                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  122                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            19193748                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        18692181                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           7421258                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.508318                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             133293918                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            133291989                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         79231994                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        207552438                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.507356                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381744                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    100117440                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    122832148                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     20518981                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        33486                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2040326                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    234173424                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.524535                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.342911                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    183999465     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     23267694      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      9748421      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5859165      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4057900      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2617254      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1361228      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1093497      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2168800      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    234173424                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    100117440                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     122832148                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              18606128                       # Number of memory references committed
system.switch_cpus7.commit.loads             11296925                       # Number of loads committed
system.switch_cpus7.commit.membars              16706                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          17579528                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        110738000                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2499030                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2168800                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           375355077                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          290362647                       # The number of ROB writes
system.switch_cpus7.timesIdled                3031507                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               24885261                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          100117440                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            122832148                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    100117440                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.624108                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.624108                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.381082                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.381082                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       602398268                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      184983298                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      134002541                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         33456                       # number of misc regfile writes
system.l20.replacements                         14113                       # number of replacements
system.l20.tagsinuse                      4095.462847                       # Cycle average of tags in use
system.l20.total_refs                          406246                       # Total number of references to valid blocks.
system.l20.sampled_refs                         18209                       # Sample count of references to valid blocks.
system.l20.avg_refs                         22.310176                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           83.540372                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.725170                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  2797.445484                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1206.751822                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.020396                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001886                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.682970                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.294617                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999869                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        41954                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  41955                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           23763                       # number of Writeback hits
system.l20.Writeback_hits::total                23763                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data          156                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                  156                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        42110                       # number of demand (read+write) hits
system.l20.demand_hits::total                   42111                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        42110                       # number of overall hits
system.l20.overall_hits::total                  42111                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14069                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14105                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            6                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  6                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14075                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14111                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14075                       # number of overall misses
system.l20.overall_misses::total                14111                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     29415690                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7108353332                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7137769022                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      3681968                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      3681968                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     29415690                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7112035300                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7141450990                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     29415690                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7112035300                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7141450990                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        56023                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              56060                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        23763                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            23763                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data          162                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total              162                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        56185                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               56222                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        56185                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              56222                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.251129                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.251605                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.037037                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.037037                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.250512                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.250987                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.250512                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.250987                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 817102.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 505249.366124                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 506045.304644                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data 613661.333333                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 613661.333333                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 817102.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 505295.580817                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 506091.063000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 817102.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 505295.580817                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 506091.063000                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                8515                       # number of writebacks
system.l20.writebacks::total                     8515                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14069                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14105                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            6                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             6                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14075                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14111                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14075                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14111                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     26829745                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6097599716                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6124429461                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      3251168                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      3251168                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     26829745                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6100850884                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6127680629                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     26829745                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6100850884                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6127680629                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.251129                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.251605                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.250512                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.250987                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.250512                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.250987                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 745270.694444                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 433406.760680                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 434202.726764                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 541861.333333                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 541861.333333                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 745270.694444                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 433452.993535                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 434248.503224                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 745270.694444                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 433452.993535                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 434248.503224                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         14731                       # number of replacements
system.l21.tagsinuse                      4095.806326                       # Cycle average of tags in use
system.l21.total_refs                          223122                       # Total number of references to valid blocks.
system.l21.sampled_refs                         18827                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.851171                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           53.083374                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.671797                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2937.788307                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1097.262847                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012960                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001873                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.717233                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.267886                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999953                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        40424                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  40425                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7076                       # number of Writeback hits
system.l21.Writeback_hits::total                 7076                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           73                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   73                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        40497                       # number of demand (read+write) hits
system.l21.demand_hits::total                   40498                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        40497                       # number of overall hits
system.l21.overall_hits::total                  40498                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           34                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        14697                       # number of ReadReq misses
system.l21.ReadReq_misses::total                14731                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           34                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        14697                       # number of demand (read+write) misses
system.l21.demand_misses::total                 14731                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           34                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        14697                       # number of overall misses
system.l21.overall_misses::total                14731                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     19627393                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6750472135                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6770099528                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     19627393                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6750472135                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6770099528                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     19627393                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6750472135                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6770099528                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           35                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        55121                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              55156                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7076                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7076                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           73                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               73                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           35                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        55194                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               55229                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           35                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        55194                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              55229                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.266632                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.267079                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.266279                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.266726                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.971429                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.266279                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.266726                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 577276.264706                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 459309.528135                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 459581.802186                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 577276.264706                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 459309.528135                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 459581.802186                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 577276.264706                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 459309.528135                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 459581.802186                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2209                       # number of writebacks
system.l21.writebacks::total                     2209                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           34                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        14697                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           14731                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           34                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        14697                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            14731                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           34                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        14697                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           14731                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     17177355                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5693504883                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5710682238                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     17177355                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5693504883                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5710682238                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     17177355                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5693504883                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5710682238                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.266632                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.267079                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.266279                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.266726                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.971429                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.266279                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.266726                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 505216.323529                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 387392.317003                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 387664.261625                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 505216.323529                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 387392.317003                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 387664.261625                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 505216.323529                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 387392.317003                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 387664.261625                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         23735                       # number of replacements
system.l22.tagsinuse                      4095.575676                       # Cycle average of tags in use
system.l22.total_refs                          380617                       # Total number of references to valid blocks.
system.l22.sampled_refs                         27831                       # Sample count of references to valid blocks.
system.l22.avg_refs                         13.676009                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.294797                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    10.353680                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2641.896864                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1406.030335                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009105                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002528                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.644994                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.343269                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        47662                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  47663                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           14357                       # number of Writeback hits
system.l22.Writeback_hits::total                14357                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          131                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  131                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        47793                       # number of demand (read+write) hits
system.l22.demand_hits::total                   47794                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        47793                       # number of overall hits
system.l22.overall_hits::total                  47794                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           37                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        23695                       # number of ReadReq misses
system.l22.ReadReq_misses::total                23732                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           37                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        23696                       # number of demand (read+write) misses
system.l22.demand_misses::total                 23733                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           37                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        23696                       # number of overall misses
system.l22.overall_misses::total                23733                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     34860235                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data  12152143807                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total    12187004042                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       789161                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       789161                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     34860235                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data  12152932968                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total     12187793203                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     34860235                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data  12152932968                       # number of overall miss cycles
system.l22.overall_miss_latency::total    12187793203                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           38                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        71357                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              71395                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        14357                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            14357                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          132                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              132                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           38                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        71489                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               71527                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           38                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        71489                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              71527                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.332063                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.332404                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.007576                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.007576                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.331464                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.331805                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.973684                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.331464                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.331805                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 942168.513514                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 512856.881494                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 513526.211107                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       789161                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       789161                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 942168.513514                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 512868.541864                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 513537.825096                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 942168.513514                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 512868.541864                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 513537.825096                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4299                       # number of writebacks
system.l22.writebacks::total                     4299                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        23695                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           23732                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        23696                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            23733                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        23696                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           23733                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     32203635                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data  10450370324                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total  10482573959                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       717361                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       717361                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     32203635                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data  10451087685                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total  10483291320                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     32203635                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data  10451087685                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total  10483291320                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.332063                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.332404                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.007576                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.007576                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.331464                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.331805                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.973684                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.331464                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.331805                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 870368.513514                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 441036.941296                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 441706.301997                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       717361                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       717361                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 870368.513514                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 441048.602507                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 441717.916825                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 870368.513514                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 441048.602507                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 441717.916825                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6500                       # number of replacements
system.l23.tagsinuse                      4095.177110                       # Cycle average of tags in use
system.l23.total_refs                          290354                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10596                       # Sample count of references to valid blocks.
system.l23.avg_refs                         27.402227                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          121.085909                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    17.524986                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2268.398989                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1688.167227                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.029562                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004279                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.553808                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.412150                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999799                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        31000                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  31002                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9857                       # number of Writeback hits
system.l23.Writeback_hits::total                 9857                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          218                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  218                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        31218                       # number of demand (read+write) hits
system.l23.demand_hits::total                   31220                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        31218                       # number of overall hits
system.l23.overall_hits::total                  31220                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6461                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6500                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6461                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6500                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6461                       # number of overall misses
system.l23.overall_misses::total                 6500                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     54696166                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   2960136437                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     3014832603                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     54696166                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   2960136437                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      3014832603                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     54696166                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   2960136437                       # number of overall miss cycles
system.l23.overall_miss_latency::total     3014832603                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        37461                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              37502                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9857                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9857                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          218                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              218                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        37679                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               37720                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        37679                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              37720                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.172473                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.173324                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.171475                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.172322                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.951220                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.171475                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.172322                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1402465.794872                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 458154.532890                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 463820.400462                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1402465.794872                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 458154.532890                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 463820.400462                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1402465.794872                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 458154.532890                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 463820.400462                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                3804                       # number of writebacks
system.l23.writebacks::total                     3804                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6461                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6500                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6461                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6500                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6461                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6500                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     51892465                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   2495880786                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   2547773251                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     51892465                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   2495880786                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   2547773251                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     51892465                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   2495880786                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   2547773251                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.172473                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.173324                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.171475                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.172322                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.951220                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.171475                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.172322                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1330576.025641                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 386299.456121                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 391965.115538                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1330576.025641                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 386299.456121                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 391965.115538                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1330576.025641                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 386299.456121                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 391965.115538                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          6497                       # number of replacements
system.l24.tagsinuse                      4095.184210                       # Cycle average of tags in use
system.l24.total_refs                          290287                       # Total number of references to valid blocks.
system.l24.sampled_refs                         10593                       # Sample count of references to valid blocks.
system.l24.avg_refs                         27.403663                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          121.093168                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    17.525751                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2268.323062                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1688.242229                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.029564                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.004279                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.553790                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.412169                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999801                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        30951                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  30953                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            9839                       # number of Writeback hits
system.l24.Writeback_hits::total                 9839                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          218                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  218                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        31169                       # number of demand (read+write) hits
system.l24.demand_hits::total                   31171                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        31169                       # number of overall hits
system.l24.overall_hits::total                  31171                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         6458                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 6497                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         6458                       # number of demand (read+write) misses
system.l24.demand_misses::total                  6497                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         6458                       # number of overall misses
system.l24.overall_misses::total                 6497                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     53713772                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   2994348517                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     3048062289                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     53713772                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   2994348517                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      3048062289                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     53713772                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   2994348517                       # number of overall miss cycles
system.l24.overall_miss_latency::total     3048062289                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        37409                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              37450                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         9839                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             9839                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          218                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              218                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        37627                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               37668                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        37627                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              37668                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.172632                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.173485                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.171632                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.172481                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.171632                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.172481                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1377276.205128                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 463664.991793                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 469149.190242                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1377276.205128                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 463664.991793                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 469149.190242                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1377276.205128                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 463664.991793                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 469149.190242                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                3802                       # number of writebacks
system.l24.writebacks::total                     3802                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         6458                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            6497                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         6458                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             6497                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         6458                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            6497                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     50911362                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   2530427843                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   2581339205                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     50911362                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   2530427843                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   2581339205                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     50911362                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   2530427843                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   2581339205                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.172632                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.173485                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.171632                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.172481                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.171632                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.172481                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1305419.538462                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 391828.405544                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 397312.483454                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1305419.538462                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 391828.405544                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 397312.483454                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1305419.538462                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 391828.405544                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 397312.483454                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          8744                       # number of replacements
system.l25.tagsinuse                      4095.356241                       # Cycle average of tags in use
system.l25.total_refs                          305313                       # Total number of references to valid blocks.
system.l25.sampled_refs                         12840                       # Sample count of references to valid blocks.
system.l25.avg_refs                         23.778271                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           78.595533                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    12.637157                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2513.400969                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1490.722582                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019188                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003085                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.613623                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.363946                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999843                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        33354                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  33356                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           10348                       # number of Writeback hits
system.l25.Writeback_hits::total                10348                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          161                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  161                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        33515                       # number of demand (read+write) hits
system.l25.demand_hits::total                   33517                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        33515                       # number of overall hits
system.l25.overall_hits::total                  33517                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           42                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         8701                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 8743                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           42                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         8701                       # number of demand (read+write) misses
system.l25.demand_misses::total                  8743                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           42                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         8701                       # number of overall misses
system.l25.overall_misses::total                 8743                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     40336055                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   3931612168                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     3971948223                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     40336055                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   3931612168                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      3971948223                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     40336055                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   3931612168                       # number of overall miss cycles
system.l25.overall_miss_latency::total     3971948223                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           44                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        42055                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              42099                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        10348                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            10348                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          161                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              161                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           44                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        42216                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               42260                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           44                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        42216                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              42260                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.954545                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.206896                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.207677                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.954545                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.206107                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.206886                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.954545                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.206107                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.206886                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 960382.261905                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 451857.506953                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 454300.380075                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 960382.261905                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 451857.506953                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 454300.380075                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 960382.261905                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 451857.506953                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 454300.380075                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                4599                       # number of writebacks
system.l25.writebacks::total                     4599                       # number of writebacks
system.l25.ReadReq_mshr_hits::switch_cpus5.data            1                       # number of ReadReq MSHR hits
system.l25.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l25.demand_mshr_hits::switch_cpus5.data            1                       # number of demand (read+write) MSHR hits
system.l25.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l25.overall_mshr_hits::switch_cpus5.data            1                       # number of overall MSHR hits
system.l25.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           42                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         8700                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            8742                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           42                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         8700                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             8742                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           42                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         8700                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            8742                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     37320455                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   3306328446                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   3343648901                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     37320455                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   3306328446                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   3343648901                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     37320455                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   3306328446                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   3343648901                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.206872                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.207653                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.954545                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.206083                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.206862                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.954545                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.206083                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.206862                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 888582.261905                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 380037.752414                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 382480.999886                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 888582.261905                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 380037.752414                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 382480.999886                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 888582.261905                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 380037.752414                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 382480.999886                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         23696                       # number of replacements
system.l26.tagsinuse                      4095.574367                       # Cycle average of tags in use
system.l26.total_refs                          380490                       # Total number of references to valid blocks.
system.l26.sampled_refs                         27792                       # Sample count of references to valid blocks.
system.l26.avg_refs                         13.690630                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           37.292654                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    10.524793                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2642.004343                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1405.752577                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009105                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002570                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.645021                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.343201                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999896                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        47579                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  47580                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           14313                       # number of Writeback hits
system.l26.Writeback_hits::total                14313                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          131                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  131                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        47710                       # number of demand (read+write) hits
system.l26.demand_hits::total                   47711                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        47710                       # number of overall hits
system.l26.overall_hits::total                  47711                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        23656                       # number of ReadReq misses
system.l26.ReadReq_misses::total                23693                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        23657                       # number of demand (read+write) misses
system.l26.demand_misses::total                 23694                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        23657                       # number of overall misses
system.l26.overall_misses::total                23694                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     30124011                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  12432910000                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    12463034011                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data      1027022                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total      1027022                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     30124011                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  12433937022                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     12464061033                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     30124011                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  12433937022                       # number of overall miss cycles
system.l26.overall_miss_latency::total    12464061033                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        71235                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              71273                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        14313                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            14313                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          132                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              132                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        71367                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               71405                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        71367                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              71405                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.332084                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.332426                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.007576                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.007576                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.331484                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.331826                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.331484                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.331826                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 814162.459459                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 525571.102469                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 526021.779049                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data      1027022                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total      1027022                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 814162.459459                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 525592.299193                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 526042.923652                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 814162.459459                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 525592.299193                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 526042.923652                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                4286                       # number of writebacks
system.l26.writebacks::total                     4286                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        23656                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           23693                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        23657                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            23694                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        23657                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           23694                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     27466993                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  10733364438                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  10760831431                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       955222                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       955222                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     27466993                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  10734319660                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  10761786653                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     27466993                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  10734319660                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  10761786653                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.332084                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.332426                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.007576                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.007576                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.331484                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.331826                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.331484                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.331826                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 742351.162162                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 453726.937690                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 454177.665597                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       955222                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       955222                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 742351.162162                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 453748.136281                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 454198.812062                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 742351.162162                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 453748.136281                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 454198.812062                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         14140                       # number of replacements
system.l27.tagsinuse                      4095.460210                       # Cycle average of tags in use
system.l27.total_refs                          406181                       # Total number of references to valid blocks.
system.l27.sampled_refs                         18236                       # Sample count of references to valid blocks.
system.l27.avg_refs                         22.273580                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           83.424082                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     7.383086                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2817.070202                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1187.582840                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.020367                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.001803                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.687761                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.289937                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999868                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        41912                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  41913                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           23741                       # number of Writeback hits
system.l27.Writeback_hits::total                23741                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          156                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  156                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        42068                       # number of demand (read+write) hits
system.l27.demand_hits::total                   42069                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        42068                       # number of overall hits
system.l27.overall_hits::total                  42069                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        14096                       # number of ReadReq misses
system.l27.ReadReq_misses::total                14131                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            7                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  7                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        14103                       # number of demand (read+write) misses
system.l27.demand_misses::total                 14138                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        14103                       # number of overall misses
system.l27.overall_misses::total                14138                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     26018646                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   6954356191                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     6980374837                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data      4439678                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total      4439678                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     26018646                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   6958795869                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      6984814515                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     26018646                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   6958795869                       # number of overall miss cycles
system.l27.overall_miss_latency::total     6984814515                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           36                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        56008                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              56044                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        23741                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            23741                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          163                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              163                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           36                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        56171                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               56207                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           36                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        56171                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              56207                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.251678                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.252141                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.042945                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.042945                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.251073                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.251535                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.972222                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.251073                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.251535                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 743389.885714                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 493356.710485                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 493975.998655                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data 634239.714286                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total 634239.714286                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 743389.885714                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 493426.637524                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 494045.445961                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 743389.885714                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 493426.637524                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 494045.445961                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                8504                       # number of writebacks
system.l27.writebacks::total                     8504                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        14096                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           14131                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            7                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             7                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        14103                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            14138                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        14103                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           14138                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     23504350                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   5941958013                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   5965462363                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data      3936000                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total      3936000                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     23504350                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   5945894013                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   5969398363                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     23504350                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   5945894013                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   5969398363                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.251678                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.252141                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.042945                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.042945                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.251073                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.251535                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.972222                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.251073                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.251535                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 671552.857143                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 421535.046325                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 422154.296440                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 562285.714286                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total 562285.714286                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 671552.857143                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 421604.907679                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 422223.678243                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 671552.857143                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 421604.907679                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 422223.678243                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               518.322487                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012171598                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1950234.292871                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.322487                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.058209                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.830645                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12163506                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12163506                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12163506                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12163506                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12163506                       # number of overall hits
system.cpu0.icache.overall_hits::total       12163506                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     35739358                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     35739358                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     35739358                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     35739358                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     35739358                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     35739358                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12163554                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12163554                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12163554                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12163554                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12163554                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12163554                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000004                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 744569.958333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 744569.958333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 744569.958333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 744569.958333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 744569.958333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 744569.958333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     29817511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29817511                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     29817511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29817511                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     29817511                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29817511                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 805878.675676                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 805878.675676                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 805878.675676                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 56185                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               172660617                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 56441                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3059.134618                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   233.815946                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    22.184054                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.913344                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.086656                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      8582662                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8582662                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7259228                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7259228                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17757                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17757                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16710                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16710                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     15841890                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        15841890                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     15841890                       # number of overall hits
system.cpu0.dcache.overall_hits::total       15841890                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       191523                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       191523                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         5650                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         5650                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       197173                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        197173                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       197173                       # number of overall misses
system.cpu0.dcache.overall_misses::total       197173                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  45029359291                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  45029359291                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   2210027632                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2210027632                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  47239386923                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  47239386923                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  47239386923                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  47239386923                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      8774185                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      8774185                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7264878                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16710                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16039063                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16039063                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16039063                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16039063                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021828                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021828                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000778                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000778                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012293                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012293                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012293                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012293                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 235112.019397                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 235112.019397                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 391155.333097                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 391155.333097                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 239583.446633                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 239583.446633                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 239583.446633                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 239583.446633                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets     14976710                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             84                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 178294.166667                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        23763                       # number of writebacks
system.cpu0.dcache.writebacks::total            23763                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135500                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135500                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data         5488                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5488                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       140988                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       140988                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       140988                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       140988                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        56023                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        56023                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          162                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          162                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        56185                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        56185                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        56185                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        56185                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   9980526710                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   9980526710                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     13877207                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     13877207                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   9994403917                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   9994403917                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   9994403917                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   9994403917                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006385                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003503                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003503                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003503                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003503                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 178150.522285                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 178150.522285                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 85661.771605                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85661.771605                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 177883.846525                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 177883.846525                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 177883.846525                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 177883.846525                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     2                       # number of replacements
system.cpu1.icache.tagsinuse               558.214893                       # Cycle average of tags in use
system.cpu1.icache.total_refs               931022587                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1656623.820285                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    33.025270                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   525.189623                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.052925                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.841650                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.894575                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12325404                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12325404                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12325404                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12325404                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12325404                       # number of overall hits
system.cpu1.icache.overall_hits::total       12325404                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     25881625                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     25881625                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     25881625                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     25881625                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     25881625                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     25881625                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12325456                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12325456                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12325456                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12325456                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12325456                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12325456                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 497723.557692                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 497723.557692                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 497723.557692                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 497723.557692                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 497723.557692                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 497723.557692                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           17                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           17                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           35                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           35                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     20015967                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     20015967                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     20015967                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     20015967                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     20015967                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     20015967                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 571884.771429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 571884.771429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 571884.771429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 571884.771429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 571884.771429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 571884.771429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 55194                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               224678248                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 55450                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4051.907087                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   202.787174                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    53.212826                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.792137                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.207863                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18100056                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18100056                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3492184                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3492184                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8258                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8258                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8196                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21592240                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21592240                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21592240                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21592240                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       189726                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       189726                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          357                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          357                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       190083                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        190083                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       190083                       # number of overall misses
system.cpu1.dcache.overall_misses::total       190083                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  45396842459                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  45396842459                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     30960352                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     30960352                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  45427802811                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  45427802811                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  45427802811                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  45427802811                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18289782                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18289782                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3492541                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3492541                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8196                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8196                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21782323                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21782323                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21782323                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21782323                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010373                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010373                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000102                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008726                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008726                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008726                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008726                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 239275.810690                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 239275.810690                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86723.675070                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86723.675070                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 238989.298417                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 238989.298417                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 238989.298417                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 238989.298417                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7076                       # number of writebacks
system.cpu1.dcache.writebacks::total             7076                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       134605                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       134605                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          284                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          284                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       134889                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       134889                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       134889                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       134889                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        55121                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        55121                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           73                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        55194                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        55194                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        55194                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        55194                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9520442760                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9520442760                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4780272                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4780272                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9525223032                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9525223032                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9525223032                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9525223032                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002534                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002534                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172718.977522                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 172718.977522                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 65483.178082                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65483.178082                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 172577.146646                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 172577.146646                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 172577.146646                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 172577.146646                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               526.573706                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1016595392                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1925370.060606                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    36.573706                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.058612                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.843868                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12137347                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12137347                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12137347                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12137347                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12137347                       # number of overall hits
system.cpu2.icache.overall_hits::total       12137347                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     55384530                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     55384530                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     55384530                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     55384530                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     55384530                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     55384530                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12137403                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12137403                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12137403                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12137403                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12137403                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12137403                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 989009.464286                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 989009.464286                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 989009.464286                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 989009.464286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 989009.464286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 989009.464286                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           38                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           38                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     35263689                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     35263689                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     35263689                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     35263689                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     35263689                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     35263689                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 927991.815789                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 927991.815789                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 927991.815789                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 927991.815789                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 927991.815789                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 927991.815789                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71489                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181088945                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 71745                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2524.063628                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   234.161030                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    21.838970                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.914692                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.085308                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8416533                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8416533                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6976731                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6976731                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        19340                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        19340                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16276                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16276                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     15393264                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        15393264                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     15393264                       # number of overall hits
system.cpu2.dcache.overall_hits::total       15393264                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       182876                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       182876                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          803                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          803                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       183679                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        183679                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       183679                       # number of overall misses
system.cpu2.dcache.overall_misses::total       183679                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  41495232784                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  41495232784                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     73790124                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     73790124                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  41569022908                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  41569022908                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  41569022908                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  41569022908                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8599409                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8599409                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6977534                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6977534                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        19340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        19340                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16276                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16276                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     15576943                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     15576943                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     15576943                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     15576943                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021266                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021266                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000115                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011792                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011792                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011792                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011792                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 226903.654848                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 226903.654848                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 91893.056040                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 91893.056040                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 226313.421284                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 226313.421284                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 226313.421284                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 226313.421284                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        14357                       # number of writebacks
system.cpu2.dcache.writebacks::total            14357                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       111519                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       111519                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          671                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          671                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       112190                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       112190                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       112190                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       112190                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71357                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71357                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          132                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71489                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71489                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71489                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71489                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  15481138367                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  15481138367                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9304052                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9304052                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  15490442419                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  15490442419                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  15490442419                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  15490442419                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008298                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008298                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004589                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004589                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004589                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004589                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 216953.324369                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 216953.324369                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 70485.242424                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 70485.242424                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 216682.880149                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 216682.880149                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 216682.880149                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 216682.880149                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               494.473089                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1014512493                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2045388.090726                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.473089                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063258                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.792425                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12723535                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12723535                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12723535                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12723535                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12723535                       # number of overall hits
system.cpu3.icache.overall_hits::total       12723535                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     80013922                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     80013922                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     80013922                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     80013922                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     80013922                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     80013922                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12723587                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12723587                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12723587                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12723587                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12723587                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12723587                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1538729.269231                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1538729.269231                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1538729.269231                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1538729.269231                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1538729.269231                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1538729.269231                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       820798                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs       820798                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     55179531                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     55179531                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     55179531                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     55179531                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     55179531                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     55179531                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1345842.219512                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1345842.219512                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1345842.219512                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1345842.219512                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1345842.219512                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1345842.219512                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 37679                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               164762980                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 37935                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4343.297219                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.509428                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.490572                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912146                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087854                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10146448                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10146448                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7541567                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7541567                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        19665                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19665                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18342                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18342                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17688015                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17688015                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17688015                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17688015                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        96894                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        96894                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2237                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2237                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        99131                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         99131                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        99131                       # number of overall misses
system.cpu3.dcache.overall_misses::total        99131                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  13260794559                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  13260794559                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    143563498                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    143563498                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  13404358057                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  13404358057                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  13404358057                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  13404358057                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10243342                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10243342                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7543804                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7543804                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        19665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18342                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18342                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17787146                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17787146                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17787146                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17787146                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009459                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009459                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000297                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000297                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005573                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005573                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005573                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005573                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 136858.779274                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 136858.779274                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 64176.798391                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64176.798391                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 135218.630469                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 135218.630469                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 135218.630469                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 135218.630469                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        26393                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 13196.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9857                       # number of writebacks
system.cpu3.dcache.writebacks::total             9857                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        59433                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        59433                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2019                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2019                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        61452                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        61452                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        61452                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        61452                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        37461                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        37461                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          218                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          218                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        37679                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        37679                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        37679                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        37679                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5031215067                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5031215067                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     15898448                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     15898448                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5047113515                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5047113515                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5047113515                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5047113515                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003657                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003657                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002118                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002118                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002118                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002118                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 134305.412749                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 134305.412749                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 72928.660550                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 72928.660550                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 133950.304281                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 133950.304281                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 133950.304281                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 133950.304281                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               494.472572                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1014510459                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2045383.989919                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    39.472572                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.063257                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.792424                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     12721501                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       12721501                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     12721501                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        12721501                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     12721501                       # number of overall hits
system.cpu4.icache.overall_hits::total       12721501                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           52                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           52                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           52                       # number of overall misses
system.cpu4.icache.overall_misses::total           52                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     78717673                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     78717673                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     78717673                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     78717673                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     78717673                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     78717673                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     12721553                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     12721553                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     12721553                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     12721553                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     12721553                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     12721553                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1513801.403846                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1513801.403846                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1513801.403846                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1513801.403846                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1513801.403846                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1513801.403846                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       171831                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs       171831                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     54189403                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     54189403                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     54189403                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     54189403                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     54189403                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     54189403                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1321692.756098                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1321692.756098                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1321692.756098                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1321692.756098                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1321692.756098                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1321692.756098                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 37627                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               164761131                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 37883                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4349.210226                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.507409                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.492591                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.912138                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.087862                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     10147064                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       10147064                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      7539201                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       7539201                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        19572                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        19572                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        18336                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        18336                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     17686265                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        17686265                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     17686265                       # number of overall hits
system.cpu4.dcache.overall_hits::total       17686265                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        96798                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        96798                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2237                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2237                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        99035                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         99035                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        99035                       # number of overall misses
system.cpu4.dcache.overall_misses::total        99035                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  13305855850                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  13305855850                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data    143691096                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    143691096                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  13449546946                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  13449546946                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  13449546946                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  13449546946                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     10243862                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     10243862                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      7541438                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7541438                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        19572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        19572                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        18336                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        18336                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     17785300                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     17785300                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     17785300                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     17785300                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009449                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009449                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000297                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000297                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005568                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005568                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005568                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005568                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 137460.028616                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 137460.028616                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 64233.838176                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 64233.838176                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 135805.997334                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 135805.997334                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 135805.997334                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 135805.997334                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets        26341                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets  8780.333333                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         9839                       # number of writebacks
system.cpu4.dcache.writebacks::total             9839                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        59389                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        59389                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data         2019                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total         2019                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        61408                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        61408                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        61408                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        61408                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        37409                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        37409                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          218                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          218                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        37627                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        37627                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        37627                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        37627                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5062153803                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5062153803                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data     15897936                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     15897936                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5078051739                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5078051739                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5078051739                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5078051739                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003652                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002116                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002116                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 135319.142533                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 135319.142533                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 72926.311927                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 72926.311927                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 134957.656444                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 134957.656444                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 134957.656444                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 134957.656444                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               518.007613                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1011268200                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1948493.641618                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    43.007613                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.068922                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.830140                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     12572365                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       12572365                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     12572365                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        12572365                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     12572365                       # number of overall hits
system.cpu5.icache.overall_hits::total       12572365                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           56                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           56                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           56                       # number of overall misses
system.cpu5.icache.overall_misses::total           56                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     51195307                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     51195307                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     51195307                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     51195307                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     51195307                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     51195307                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     12572421                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     12572421                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     12572421                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     12572421                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     12572421                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     12572421                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 914201.910714                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 914201.910714                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 914201.910714                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 914201.910714                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 914201.910714                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 914201.910714                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           44                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           44                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           44                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     40851770                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     40851770                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     40851770                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     40851770                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     40851770                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     40851770                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 928449.318182                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 928449.318182                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 928449.318182                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 928449.318182                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 928449.318182                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 928449.318182                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 42216                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               166875456                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 42472                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               3929.069881                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.392897                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.607103                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.911691                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.088309                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      8656478                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        8656478                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      7286858                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       7286858                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        18947                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        18947                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        17547                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        17547                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     15943336                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        15943336                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     15943336                       # number of overall hits
system.cpu5.dcache.overall_hits::total       15943336                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       135336                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       135336                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          955                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          955                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       136291                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        136291                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       136291                       # number of overall misses
system.cpu5.dcache.overall_misses::total       136291                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  24959912052                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  24959912052                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     80551227                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     80551227                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  25040463279                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  25040463279                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  25040463279                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  25040463279                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      8791814                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      8791814                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      7287813                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      7287813                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        18947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        18947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        17547                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        17547                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     16079627                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     16079627                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     16079627                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     16079627                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015393                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015393                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000131                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000131                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008476                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008476                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008476                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008476                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 184429.213602                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 184429.213602                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84346.834555                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84346.834555                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 183727.929790                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 183727.929790                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 183727.929790                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 183727.929790                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        10348                       # number of writebacks
system.cpu5.dcache.writebacks::total            10348                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        93281                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        93281                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          794                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          794                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        94075                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        94075                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        94075                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        94075                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        42055                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        42055                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          161                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          161                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        42216                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        42216                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        42216                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        42216                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   6177543621                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   6177543621                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     10391533                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     10391533                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   6187935154                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   6187935154                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   6187935154                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   6187935154                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004783                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002625                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002625                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 146892.013340                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 146892.013340                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64543.683230                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64543.683230                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 146577.959873                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 146577.959873                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 146577.959873                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 146577.959873                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               526.849296                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1016576389                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   528                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1925334.070076                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    36.849296                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.059053                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.844310                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     12118344                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       12118344                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     12118344                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        12118344                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     12118344                       # number of overall hits
system.cpu6.icache.overall_hits::total       12118344                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           53                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           53                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           53                       # number of overall misses
system.cpu6.icache.overall_misses::total           53                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     38896815                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     38896815                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     38896815                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     38896815                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     38896815                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     38896815                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     12118397                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     12118397                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     12118397                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     12118397                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     12118397                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     12118397                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 733902.169811                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 733902.169811                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 733902.169811                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 733902.169811                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 733902.169811                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 733902.169811                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     30516467                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     30516467                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     30516467                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     30516467                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     30516467                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     30516467                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 803064.921053                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 803064.921053                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 803064.921053                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 803064.921053                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 803064.921053                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 803064.921053                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 71367                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               181054540                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 71623                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2527.882663                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.162886                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.837114                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.914699                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.085301                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      8400458                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        8400458                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6958282                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6958282                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        19500                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        19500                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16235                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16235                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15358740                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15358740                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15358740                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15358740                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       183185                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       183185                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          799                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          799                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       183984                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        183984                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       183984                       # number of overall misses
system.cpu6.dcache.overall_misses::total       183984                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  42395829822                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  42395829822                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     75465202                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     75465202                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  42471295024                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  42471295024                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  42471295024                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  42471295024                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      8583643                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      8583643                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6959081                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6959081                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        19500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        19500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16235                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16235                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15542724                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15542724                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15542724                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15542724                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021341                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021341                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011837                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011837                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011837                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011837                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 231437.234610                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 231437.234610                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 94449.564456                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 94449.564456                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 230842.328811                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 230842.328811                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 230842.328811                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 230842.328811                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        14313                       # number of writebacks
system.cpu6.dcache.writebacks::total            14313                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       111950                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       111950                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          667                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          667                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       112617                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       112617                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       112617                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       112617                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        71235                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        71235                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          132                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          132                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        71367                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        71367                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        71367                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        71367                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  15755947495                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  15755947495                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      9534792                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      9534792                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  15765482287                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  15765482287                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  15765482287                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  15765482287                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008299                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008299                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004592                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004592                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004592                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004592                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 221182.669966                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 221182.669966                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 72233.272727                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 72233.272727                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 220907.174002                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 220907.174002                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 220907.174002                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 220907.174002                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               517.349010                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1012190223                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1954035.179537                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    35.349010                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.056649                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.829085                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     12182131                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       12182131                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     12182131                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        12182131                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     12182131                       # number of overall hits
system.cpu7.icache.overall_hits::total       12182131                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           51                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           51                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           51                       # number of overall misses
system.cpu7.icache.overall_misses::total           51                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     35435868                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     35435868                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     35435868                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     35435868                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     35435868                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     35435868                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     12182182                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     12182182                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     12182182                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     12182182                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     12182182                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     12182182                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 694820.941176                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 694820.941176                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 694820.941176                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 694820.941176                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 694820.941176                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 694820.941176                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           15                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           15                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           36                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           36                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     26398850                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     26398850                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     26398850                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     26398850                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     26398850                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     26398850                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 733301.388889                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 733301.388889                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 733301.388889                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 733301.388889                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 733301.388889                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 733301.388889                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 56171                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               172678011                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 56427                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3060.201871                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.817452                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.182548                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.913349                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.086651                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      8591542                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        8591542                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      7267703                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       7267703                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        17778                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        17778                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        16728                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        16728                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     15859245                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        15859245                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     15859245                       # number of overall hits
system.cpu7.dcache.overall_hits::total       15859245                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       191265                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       191265                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         5669                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         5669                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       196934                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        196934                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       196934                       # number of overall misses
system.cpu7.dcache.overall_misses::total       196934                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  44409802047                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  44409802047                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data   2098633034                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   2098633034                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  46508435081                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  46508435081                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  46508435081                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  46508435081                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      8782807                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      8782807                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      7273372                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      7273372                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        17778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        17778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        16728                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        16728                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     16056179                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     16056179                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     16056179                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     16056179                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021777                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021777                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000779                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000779                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012265                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012265                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012265                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012265                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 232189.904306                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 232189.904306                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 370194.572941                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 370194.572941                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 236162.547254                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 236162.547254                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 236162.547254                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 236162.547254                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets     12462369                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets             85                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets 146616.105882                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        23741                       # number of writebacks
system.cpu7.dcache.writebacks::total            23741                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       135255                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       135255                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         5506                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         5506                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       140761                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       140761                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       140761                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       140761                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        56010                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        56010                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          163                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          163                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        56173                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        56173                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        56173                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        56173                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   9824171593                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   9824171593                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     14621215                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     14621215                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   9838792808                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   9838792808                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   9838792808                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   9838792808                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006377                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006377                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003499                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003499                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003499                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003499                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 175400.314105                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 175400.314105                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 89700.705521                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 89700.705521                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 175151.635270                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 175151.635270                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 175151.635270                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 175151.635270                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
