Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/alberto/SPI/SPI_tb_isim_beh.exe -prj /home/alberto/SPI/SPI_tb_beh.prj work.SPI_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/alberto/SPI/SPI.vhd" into library work
Parsing VHDL file "/home/alberto/SPI/SPI_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95056 KB
Fuse CPU Usage: 1420 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity maq_estados [maq_estados_default]
Compiling architecture behavior of entity spi_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/alberto/SPI/SPI_tb_isim_beh.exe
Fuse Memory Usage: 660816 KB
Fuse CPU Usage: 1500 ms
GCC CPU Usage: 710 ms
