Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Dec 18 09:48:20 2025
| Host         : LAPTOP-4M3FRHUI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                           Violations  
---------  --------  ----------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                         17          
XDCC-4     Warning   User Clock constraint overwritten with the same name  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.810        0.000                      0                  139        0.049        0.000                      0                  139        4.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.810        0.000                      0                  139        0.049        0.000                      0                  139        4.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 U_EDGE_CORTO/sreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIMER/Reg_Contador_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.191ns  (logic 2.428ns (46.769%)  route 2.763ns (53.231%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.625     5.227    U_EDGE_CORTO/CLK
    SLICE_X34Y100        FDCE                                         r  U_EDGE_CORTO/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.518     5.745 r  U_EDGE_CORTO/sreg_reg[2]/Q
                         net (fo=3, routed)           0.903     6.648    U_EDGE_CORTO/sreg[2]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.116     6.764 f  U_EDGE_CORTO/FSM_sequential_current_state[1]_i_3/O
                         net (fo=5, routed)           1.043     7.807    U_FSM/FSM_sequential_current_state_reg[1]_1
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.354     8.161 f  U_FSM/Reg_Contador[0]_i_4/O
                         net (fo=30, routed)          0.817     8.978    U_TIMER/Reg_Contador_reg[15]_2
    SLICE_X36Y99         LUT2 (Prop_lut2_I1_O)        0.328     9.306 r  U_TIMER/Reg_Contador[0]_i_11/O
                         net (fo=1, routed)           0.000     9.306    U_TIMER/Reg_Contador[0]_i_11_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.856 r  U_TIMER/Reg_Contador_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.857    U_TIMER/Reg_Contador_reg[0]_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  U_TIMER/Reg_Contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.971    U_TIMER/Reg_Contador_reg[4]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.085 r  U_TIMER/Reg_Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.085    U_TIMER/Reg_Contador_reg[8]_i_1_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.419 r  U_TIMER/Reg_Contador_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.419    U_TIMER/Reg_Contador_reg[12]_i_1_n_6
    SLICE_X36Y102        FDCE                                         r  U_TIMER/Reg_Contador_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    14.926    U_TIMER/CLK
    SLICE_X36Y102        FDCE                                         r  U_TIMER/Reg_Contador_reg[13]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X36Y102        FDCE (Setup_fdce_C_D)        0.062    15.229    U_TIMER/Reg_Contador_reg[13]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  4.810    

Slack (MET) :             4.831ns  (required time - arrival time)
  Source:                 U_EDGE_CORTO/sreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIMER/Reg_Contador_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.170ns  (logic 2.407ns (46.553%)  route 2.763ns (53.447%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.625     5.227    U_EDGE_CORTO/CLK
    SLICE_X34Y100        FDCE                                         r  U_EDGE_CORTO/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.518     5.745 r  U_EDGE_CORTO/sreg_reg[2]/Q
                         net (fo=3, routed)           0.903     6.648    U_EDGE_CORTO/sreg[2]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.116     6.764 f  U_EDGE_CORTO/FSM_sequential_current_state[1]_i_3/O
                         net (fo=5, routed)           1.043     7.807    U_FSM/FSM_sequential_current_state_reg[1]_1
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.354     8.161 f  U_FSM/Reg_Contador[0]_i_4/O
                         net (fo=30, routed)          0.817     8.978    U_TIMER/Reg_Contador_reg[15]_2
    SLICE_X36Y99         LUT2 (Prop_lut2_I1_O)        0.328     9.306 r  U_TIMER/Reg_Contador[0]_i_11/O
                         net (fo=1, routed)           0.000     9.306    U_TIMER/Reg_Contador[0]_i_11_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.856 r  U_TIMER/Reg_Contador_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.857    U_TIMER/Reg_Contador_reg[0]_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  U_TIMER/Reg_Contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.971    U_TIMER/Reg_Contador_reg[4]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.085 r  U_TIMER/Reg_Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.085    U_TIMER/Reg_Contador_reg[8]_i_1_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.398 r  U_TIMER/Reg_Contador_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.398    U_TIMER/Reg_Contador_reg[12]_i_1_n_4
    SLICE_X36Y102        FDCE                                         r  U_TIMER/Reg_Contador_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    14.926    U_TIMER/CLK
    SLICE_X36Y102        FDCE                                         r  U_TIMER/Reg_Contador_reg[15]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X36Y102        FDCE (Setup_fdce_C_D)        0.062    15.229    U_TIMER/Reg_Contador_reg[15]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.398    
  -------------------------------------------------------------------
                         slack                                  4.831    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 U_EDGE_CORTO/sreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIMER/Reg_Contador_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.096ns  (logic 2.333ns (45.777%)  route 2.763ns (54.223%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.625     5.227    U_EDGE_CORTO/CLK
    SLICE_X34Y100        FDCE                                         r  U_EDGE_CORTO/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.518     5.745 r  U_EDGE_CORTO/sreg_reg[2]/Q
                         net (fo=3, routed)           0.903     6.648    U_EDGE_CORTO/sreg[2]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.116     6.764 f  U_EDGE_CORTO/FSM_sequential_current_state[1]_i_3/O
                         net (fo=5, routed)           1.043     7.807    U_FSM/FSM_sequential_current_state_reg[1]_1
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.354     8.161 f  U_FSM/Reg_Contador[0]_i_4/O
                         net (fo=30, routed)          0.817     8.978    U_TIMER/Reg_Contador_reg[15]_2
    SLICE_X36Y99         LUT2 (Prop_lut2_I1_O)        0.328     9.306 r  U_TIMER/Reg_Contador[0]_i_11/O
                         net (fo=1, routed)           0.000     9.306    U_TIMER/Reg_Contador[0]_i_11_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.856 r  U_TIMER/Reg_Contador_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.857    U_TIMER/Reg_Contador_reg[0]_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  U_TIMER/Reg_Contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.971    U_TIMER/Reg_Contador_reg[4]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.085 r  U_TIMER/Reg_Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.085    U_TIMER/Reg_Contador_reg[8]_i_1_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.324 r  U_TIMER/Reg_Contador_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.324    U_TIMER/Reg_Contador_reg[12]_i_1_n_5
    SLICE_X36Y102        FDCE                                         r  U_TIMER/Reg_Contador_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    14.926    U_TIMER/CLK
    SLICE_X36Y102        FDCE                                         r  U_TIMER/Reg_Contador_reg[14]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X36Y102        FDCE (Setup_fdce_C_D)        0.062    15.229    U_TIMER/Reg_Contador_reg[14]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.324    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 U_EDGE_CORTO/sreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIMER/Reg_Contador_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.080ns  (logic 2.317ns (45.606%)  route 2.763ns (54.394%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.625     5.227    U_EDGE_CORTO/CLK
    SLICE_X34Y100        FDCE                                         r  U_EDGE_CORTO/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.518     5.745 r  U_EDGE_CORTO/sreg_reg[2]/Q
                         net (fo=3, routed)           0.903     6.648    U_EDGE_CORTO/sreg[2]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.116     6.764 f  U_EDGE_CORTO/FSM_sequential_current_state[1]_i_3/O
                         net (fo=5, routed)           1.043     7.807    U_FSM/FSM_sequential_current_state_reg[1]_1
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.354     8.161 f  U_FSM/Reg_Contador[0]_i_4/O
                         net (fo=30, routed)          0.817     8.978    U_TIMER/Reg_Contador_reg[15]_2
    SLICE_X36Y99         LUT2 (Prop_lut2_I1_O)        0.328     9.306 r  U_TIMER/Reg_Contador[0]_i_11/O
                         net (fo=1, routed)           0.000     9.306    U_TIMER/Reg_Contador[0]_i_11_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.856 r  U_TIMER/Reg_Contador_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.857    U_TIMER/Reg_Contador_reg[0]_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  U_TIMER/Reg_Contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.971    U_TIMER/Reg_Contador_reg[4]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.085 r  U_TIMER/Reg_Contador_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.085    U_TIMER/Reg_Contador_reg[8]_i_1_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.308 r  U_TIMER/Reg_Contador_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.308    U_TIMER/Reg_Contador_reg[12]_i_1_n_7
    SLICE_X36Y102        FDCE                                         r  U_TIMER/Reg_Contador_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    14.926    U_TIMER/CLK
    SLICE_X36Y102        FDCE                                         r  U_TIMER/Reg_Contador_reg[12]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X36Y102        FDCE (Setup_fdce_C_D)        0.062    15.229    U_TIMER/Reg_Contador_reg[12]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.308    
  -------------------------------------------------------------------
                         slack                                  4.921    

Slack (MET) :             4.924ns  (required time - arrival time)
  Source:                 U_EDGE_CORTO/sreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIMER/Reg_Contador_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 2.314ns (45.574%)  route 2.763ns (54.426%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.625     5.227    U_EDGE_CORTO/CLK
    SLICE_X34Y100        FDCE                                         r  U_EDGE_CORTO/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.518     5.745 r  U_EDGE_CORTO/sreg_reg[2]/Q
                         net (fo=3, routed)           0.903     6.648    U_EDGE_CORTO/sreg[2]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.116     6.764 f  U_EDGE_CORTO/FSM_sequential_current_state[1]_i_3/O
                         net (fo=5, routed)           1.043     7.807    U_FSM/FSM_sequential_current_state_reg[1]_1
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.354     8.161 f  U_FSM/Reg_Contador[0]_i_4/O
                         net (fo=30, routed)          0.817     8.978    U_TIMER/Reg_Contador_reg[15]_2
    SLICE_X36Y99         LUT2 (Prop_lut2_I1_O)        0.328     9.306 r  U_TIMER/Reg_Contador[0]_i_11/O
                         net (fo=1, routed)           0.000     9.306    U_TIMER/Reg_Contador[0]_i_11_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.856 r  U_TIMER/Reg_Contador_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.857    U_TIMER/Reg_Contador_reg[0]_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  U_TIMER/Reg_Contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.971    U_TIMER/Reg_Contador_reg[4]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.305 r  U_TIMER/Reg_Contador_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.305    U_TIMER/Reg_Contador_reg[8]_i_1_n_6
    SLICE_X36Y101        FDCE                                         r  U_TIMER/Reg_Contador_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    14.926    U_TIMER/CLK
    SLICE_X36Y101        FDCE                                         r  U_TIMER/Reg_Contador_reg[9]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X36Y101        FDCE (Setup_fdce_C_D)        0.062    15.229    U_TIMER/Reg_Contador_reg[9]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  4.924    

Slack (MET) :             4.945ns  (required time - arrival time)
  Source:                 U_EDGE_CORTO/sreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIMER/Reg_Contador_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.056ns  (logic 2.293ns (45.348%)  route 2.763ns (54.652%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.625     5.227    U_EDGE_CORTO/CLK
    SLICE_X34Y100        FDCE                                         r  U_EDGE_CORTO/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.518     5.745 r  U_EDGE_CORTO/sreg_reg[2]/Q
                         net (fo=3, routed)           0.903     6.648    U_EDGE_CORTO/sreg[2]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.116     6.764 f  U_EDGE_CORTO/FSM_sequential_current_state[1]_i_3/O
                         net (fo=5, routed)           1.043     7.807    U_FSM/FSM_sequential_current_state_reg[1]_1
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.354     8.161 f  U_FSM/Reg_Contador[0]_i_4/O
                         net (fo=30, routed)          0.817     8.978    U_TIMER/Reg_Contador_reg[15]_2
    SLICE_X36Y99         LUT2 (Prop_lut2_I1_O)        0.328     9.306 r  U_TIMER/Reg_Contador[0]_i_11/O
                         net (fo=1, routed)           0.000     9.306    U_TIMER/Reg_Contador[0]_i_11_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.856 r  U_TIMER/Reg_Contador_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.857    U_TIMER/Reg_Contador_reg[0]_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  U_TIMER/Reg_Contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.971    U_TIMER/Reg_Contador_reg[4]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.284 r  U_TIMER/Reg_Contador_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.284    U_TIMER/Reg_Contador_reg[8]_i_1_n_4
    SLICE_X36Y101        FDCE                                         r  U_TIMER/Reg_Contador_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    14.926    U_TIMER/CLK
    SLICE_X36Y101        FDCE                                         r  U_TIMER/Reg_Contador_reg[11]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X36Y101        FDCE (Setup_fdce_C_D)        0.062    15.229    U_TIMER/Reg_Contador_reg[11]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.284    
  -------------------------------------------------------------------
                         slack                                  4.945    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 U_EDGE_CORTO/sreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIMER/Reg_Contador_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 2.219ns (44.536%)  route 2.763ns (55.464%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.625     5.227    U_EDGE_CORTO/CLK
    SLICE_X34Y100        FDCE                                         r  U_EDGE_CORTO/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.518     5.745 r  U_EDGE_CORTO/sreg_reg[2]/Q
                         net (fo=3, routed)           0.903     6.648    U_EDGE_CORTO/sreg[2]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.116     6.764 f  U_EDGE_CORTO/FSM_sequential_current_state[1]_i_3/O
                         net (fo=5, routed)           1.043     7.807    U_FSM/FSM_sequential_current_state_reg[1]_1
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.354     8.161 f  U_FSM/Reg_Contador[0]_i_4/O
                         net (fo=30, routed)          0.817     8.978    U_TIMER/Reg_Contador_reg[15]_2
    SLICE_X36Y99         LUT2 (Prop_lut2_I1_O)        0.328     9.306 r  U_TIMER/Reg_Contador[0]_i_11/O
                         net (fo=1, routed)           0.000     9.306    U_TIMER/Reg_Contador[0]_i_11_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.856 r  U_TIMER/Reg_Contador_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.857    U_TIMER/Reg_Contador_reg[0]_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  U_TIMER/Reg_Contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.971    U_TIMER/Reg_Contador_reg[4]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.210 r  U_TIMER/Reg_Contador_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.210    U_TIMER/Reg_Contador_reg[8]_i_1_n_5
    SLICE_X36Y101        FDCE                                         r  U_TIMER/Reg_Contador_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    14.926    U_TIMER/CLK
    SLICE_X36Y101        FDCE                                         r  U_TIMER/Reg_Contador_reg[10]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X36Y101        FDCE (Setup_fdce_C_D)        0.062    15.229    U_TIMER/Reg_Contador_reg[10]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.210    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 U_EDGE_CORTO/sreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIMER/Reg_Contador_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 2.203ns (44.358%)  route 2.763ns (55.642%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.625     5.227    U_EDGE_CORTO/CLK
    SLICE_X34Y100        FDCE                                         r  U_EDGE_CORTO/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.518     5.745 r  U_EDGE_CORTO/sreg_reg[2]/Q
                         net (fo=3, routed)           0.903     6.648    U_EDGE_CORTO/sreg[2]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.116     6.764 f  U_EDGE_CORTO/FSM_sequential_current_state[1]_i_3/O
                         net (fo=5, routed)           1.043     7.807    U_FSM/FSM_sequential_current_state_reg[1]_1
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.354     8.161 f  U_FSM/Reg_Contador[0]_i_4/O
                         net (fo=30, routed)          0.817     8.978    U_TIMER/Reg_Contador_reg[15]_2
    SLICE_X36Y99         LUT2 (Prop_lut2_I1_O)        0.328     9.306 r  U_TIMER/Reg_Contador[0]_i_11/O
                         net (fo=1, routed)           0.000     9.306    U_TIMER/Reg_Contador[0]_i_11_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.856 r  U_TIMER/Reg_Contador_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.857    U_TIMER/Reg_Contador_reg[0]_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.971 r  U_TIMER/Reg_Contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.971    U_TIMER/Reg_Contador_reg[4]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.194 r  U_TIMER/Reg_Contador_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.194    U_TIMER/Reg_Contador_reg[8]_i_1_n_7
    SLICE_X36Y101        FDCE                                         r  U_TIMER/Reg_Contador_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    14.926    U_TIMER/CLK
    SLICE_X36Y101        FDCE                                         r  U_TIMER/Reg_Contador_reg[8]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X36Y101        FDCE (Setup_fdce_C_D)        0.062    15.229    U_TIMER/Reg_Contador_reg[8]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.194    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.038ns  (required time - arrival time)
  Source:                 U_EDGE_CORTO/sreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIMER/Reg_Contador_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 2.200ns (44.324%)  route 2.763ns (55.676%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.625     5.227    U_EDGE_CORTO/CLK
    SLICE_X34Y100        FDCE                                         r  U_EDGE_CORTO/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.518     5.745 r  U_EDGE_CORTO/sreg_reg[2]/Q
                         net (fo=3, routed)           0.903     6.648    U_EDGE_CORTO/sreg[2]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.116     6.764 f  U_EDGE_CORTO/FSM_sequential_current_state[1]_i_3/O
                         net (fo=5, routed)           1.043     7.807    U_FSM/FSM_sequential_current_state_reg[1]_1
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.354     8.161 f  U_FSM/Reg_Contador[0]_i_4/O
                         net (fo=30, routed)          0.817     8.978    U_TIMER/Reg_Contador_reg[15]_2
    SLICE_X36Y99         LUT2 (Prop_lut2_I1_O)        0.328     9.306 r  U_TIMER/Reg_Contador[0]_i_11/O
                         net (fo=1, routed)           0.000     9.306    U_TIMER/Reg_Contador[0]_i_11_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.856 r  U_TIMER/Reg_Contador_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.857    U_TIMER/Reg_Contador_reg[0]_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.191 r  U_TIMER/Reg_Contador_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.191    U_TIMER/Reg_Contador_reg[4]_i_1_n_6
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    14.926    U_TIMER/CLK
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[5]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X36Y100        FDCE (Setup_fdce_C_D)        0.062    15.229    U_TIMER/Reg_Contador_reg[5]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  5.038    

Slack (MET) :             5.059ns  (required time - arrival time)
  Source:                 U_EDGE_CORTO/sreg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIMER/Reg_Contador_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 2.179ns (44.087%)  route 2.763ns (55.913%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.625     5.227    U_EDGE_CORTO/CLK
    SLICE_X34Y100        FDCE                                         r  U_EDGE_CORTO/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDCE (Prop_fdce_C_Q)         0.518     5.745 r  U_EDGE_CORTO/sreg_reg[2]/Q
                         net (fo=3, routed)           0.903     6.648    U_EDGE_CORTO/sreg[2]
    SLICE_X34Y100        LUT3 (Prop_lut3_I0_O)        0.116     6.764 f  U_EDGE_CORTO/FSM_sequential_current_state[1]_i_3/O
                         net (fo=5, routed)           1.043     7.807    U_FSM/FSM_sequential_current_state_reg[1]_1
    SLICE_X34Y102        LUT5 (Prop_lut5_I3_O)        0.354     8.161 f  U_FSM/Reg_Contador[0]_i_4/O
                         net (fo=30, routed)          0.817     8.978    U_TIMER/Reg_Contador_reg[15]_2
    SLICE_X36Y99         LUT2 (Prop_lut2_I1_O)        0.328     9.306 r  U_TIMER/Reg_Contador[0]_i_11/O
                         net (fo=1, routed)           0.000     9.306    U_TIMER/Reg_Contador[0]_i_11_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.856 r  U_TIMER/Reg_Contador_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.857    U_TIMER/Reg_Contador_reg[0]_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.170 r  U_TIMER/Reg_Contador_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.170    U_TIMER/Reg_Contador_reg[4]_i_1_n_4
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.504    14.926    U_TIMER/CLK
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[7]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.167    
    SLICE_X36Y100        FDCE (Setup_fdce_C_D)        0.062    15.229    U_TIMER/Reg_Contador_reg[7]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  5.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 U_SYNC_CORTO/sreg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SYNC_CORTO/sreg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.811%)  route 0.228ns (58.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.485    U_SYNC_CORTO/CLK
    SLICE_X30Y100        FDCE                                         r  U_SYNC_CORTO/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U_SYNC_CORTO/sreg_reg[0]/Q
                         net (fo=1, routed)           0.228     1.878    U_SYNC_CORTO/sreg_reg_n_0_[0]
    SLICE_X31Y97         FDCE                                         r  U_SYNC_CORTO/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.843     2.008    U_SYNC_CORTO/CLK
    SLICE_X31Y97         FDCE                                         r  U_SYNC_CORTO/sreg_reg[1]/C
                         clock pessimism             -0.245     1.762    
    SLICE_X31Y97         FDCE (Hold_fdce_C_D)         0.066     1.828    U_SYNC_CORTO/sreg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 U_DEB_ENC/Senal_est_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_EDGE_ENC/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.542%)  route 0.256ns (64.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.571     1.490    U_DEB_ENC/CLK
    SLICE_X35Y97         FDCE                                         r  U_DEB_ENC/Senal_est_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U_DEB_ENC/Senal_est_reg/Q
                         net (fo=5, routed)           0.256     1.887    U_EDGE_ENC/D[0]
    SLICE_X33Y101        FDCE                                         r  U_EDGE_ENC/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.837     2.002    U_EDGE_ENC/CLK
    SLICE_X33Y101        FDCE                                         r  U_EDGE_ENC/sreg_reg[0]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X33Y101        FDCE (Hold_fdce_C_D)         0.070     1.826    U_EDGE_ENC/sreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 U_CLK_DIV/CLK_1ms_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DEB_ENC/Senal_est_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.928%)  route 0.256ns (55.072%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.485    U_CLK_DIV/CLK
    SLICE_X30Y100        FDCE                                         r  U_CLK_DIV/CLK_1ms_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y100        FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U_CLK_DIV/CLK_1ms_reg/Q
                         net (fo=19, routed)          0.256     1.906    U_DEB_ENC/clk_1ms_int
    SLICE_X35Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.951 r  U_DEB_ENC/Senal_est_i_1/O
                         net (fo=1, routed)           0.000     1.951    U_DEB_ENC/Senal_est_i_1_n_0
    SLICE_X35Y97         FDCE                                         r  U_DEB_ENC/Senal_est_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.842     2.007    U_DEB_ENC/CLK
    SLICE_X35Y97         FDCE                                         r  U_DEB_ENC/Senal_est_reg/C
                         clock pessimism             -0.245     1.761    
    SLICE_X35Y97         FDCE (Hold_fdce_C_D)         0.091     1.852    U_DEB_ENC/Senal_est_reg
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 U_TIMER/Reg_Contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIMER/Reg_Contador_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.329ns (64.017%)  route 0.185ns (35.983%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.571     1.490    U_TIMER/CLK
    SLICE_X36Y99         FDCE                                         r  U_TIMER/Reg_Contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U_TIMER/Reg_Contador_reg[3]/Q
                         net (fo=8, routed)           0.184     1.816    U_TIMER/tiempo_ms[3]
    SLICE_X36Y99         LUT2 (Prop_lut2_I0_O)        0.042     1.858 r  U_TIMER/Reg_Contador[0]_i_5/O
                         net (fo=1, routed)           0.000     1.858    U_TIMER/Reg_Contador[0]_i_5_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.950 r  U_TIMER/Reg_Contador_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.950    U_TIMER/Reg_Contador_reg[0]_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.004 r  U_TIMER/Reg_Contador_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.004    U_TIMER/Reg_Contador_reg[4]_i_1_n_7
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.836     2.001    U_TIMER/CLK
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[4]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X36Y100        FDCE (Hold_fdce_C_D)         0.105     1.860    U_TIMER/Reg_Contador_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 U_TIMER/Reg_Contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIMER/Reg_Contador_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.340ns (64.771%)  route 0.185ns (35.229%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.571     1.490    U_TIMER/CLK
    SLICE_X36Y99         FDCE                                         r  U_TIMER/Reg_Contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U_TIMER/Reg_Contador_reg[3]/Q
                         net (fo=8, routed)           0.184     1.816    U_TIMER/tiempo_ms[3]
    SLICE_X36Y99         LUT2 (Prop_lut2_I0_O)        0.042     1.858 r  U_TIMER/Reg_Contador[0]_i_5/O
                         net (fo=1, routed)           0.000     1.858    U_TIMER/Reg_Contador[0]_i_5_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.950 r  U_TIMER/Reg_Contador_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.950    U_TIMER/Reg_Contador_reg[0]_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.015 r  U_TIMER/Reg_Contador_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.015    U_TIMER/Reg_Contador_reg[4]_i_1_n_5
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.836     2.001    U_TIMER/CLK
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[6]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X36Y100        FDCE (Hold_fdce_C_D)         0.105     1.860    U_TIMER/Reg_Contador_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 U_DEB_LARGO/Senal_est_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_EDGE_LARGO/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (28.001%)  route 0.363ns (71.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.569     1.488    U_DEB_LARGO/CLK
    SLICE_X41Y99         FDCE                                         r  U_DEB_LARGO/Senal_est_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDCE (Prop_fdce_C_Q)         0.141     1.629 r  U_DEB_LARGO/Senal_est_reg/Q
                         net (fo=4, routed)           0.363     1.992    U_EDGE_LARGO/D[0]
    SLICE_X35Y101        FDCE                                         r  U_EDGE_LARGO/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.836     2.001    U_EDGE_LARGO/CLK
    SLICE_X35Y101        FDCE                                         r  U_EDGE_LARGO/sreg_reg[0]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X35Y101        FDCE (Hold_fdce_C_D)         0.070     1.825    U_EDGE_LARGO/sreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_SYNC_ENC/sreg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SYNC_ENC/SYNC_OUT_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.321%)  route 0.360ns (68.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.566     1.485    U_SYNC_ENC/CLK
    SLICE_X30Y101        FDCE                                         r  U_SYNC_ENC/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDCE (Prop_fdce_C_Q)         0.164     1.649 r  U_SYNC_ENC/sreg_reg[1]/Q
                         net (fo=1, routed)           0.360     2.009    U_SYNC_ENC/sreg_reg_n_0_[1]
    SLICE_X32Y98         FDCE                                         r  U_SYNC_ENC/SYNC_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.843     2.008    U_SYNC_ENC/CLK
    SLICE_X32Y98         FDCE                                         r  U_SYNC_ENC/SYNC_OUT_reg/C
                         clock pessimism             -0.245     1.762    
    SLICE_X32Y98         FDCE (Hold_fdce_C_D)         0.070     1.832    U_SYNC_ENC/SYNC_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_TIMER/Reg_Contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIMER/Reg_Contador_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.365ns (66.372%)  route 0.185ns (33.627%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.571     1.490    U_TIMER/CLK
    SLICE_X36Y99         FDCE                                         r  U_TIMER/Reg_Contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U_TIMER/Reg_Contador_reg[3]/Q
                         net (fo=8, routed)           0.184     1.816    U_TIMER/tiempo_ms[3]
    SLICE_X36Y99         LUT2 (Prop_lut2_I0_O)        0.042     1.858 r  U_TIMER/Reg_Contador[0]_i_5/O
                         net (fo=1, routed)           0.000     1.858    U_TIMER/Reg_Contador[0]_i_5_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.950 r  U_TIMER/Reg_Contador_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.950    U_TIMER/Reg_Contador_reg[0]_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.040 r  U_TIMER/Reg_Contador_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.040    U_TIMER/Reg_Contador_reg[4]_i_1_n_6
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.836     2.001    U_TIMER/CLK
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[5]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X36Y100        FDCE (Hold_fdce_C_D)         0.105     1.860    U_TIMER/Reg_Contador_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U_TIMER/Reg_Contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIMER/Reg_Contador_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.365ns (66.372%)  route 0.185ns (33.627%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.571     1.490    U_TIMER/CLK
    SLICE_X36Y99         FDCE                                         r  U_TIMER/Reg_Contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U_TIMER/Reg_Contador_reg[3]/Q
                         net (fo=8, routed)           0.184     1.816    U_TIMER/tiempo_ms[3]
    SLICE_X36Y99         LUT2 (Prop_lut2_I0_O)        0.042     1.858 r  U_TIMER/Reg_Contador[0]_i_5/O
                         net (fo=1, routed)           0.000     1.858    U_TIMER/Reg_Contador[0]_i_5_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.950 r  U_TIMER/Reg_Contador_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.950    U_TIMER/Reg_Contador_reg[0]_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.040 r  U_TIMER/Reg_Contador_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.040    U_TIMER/Reg_Contador_reg[4]_i_1_n_4
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.836     2.001    U_TIMER/CLK
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[7]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X36Y100        FDCE (Hold_fdce_C_D)         0.105     1.860    U_TIMER/Reg_Contador_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U_TIMER/Reg_Contador_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIMER/Reg_Contador_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.368ns (66.555%)  route 0.185ns (33.445%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.571     1.490    U_TIMER/CLK
    SLICE_X36Y99         FDCE                                         r  U_TIMER/Reg_Contador_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  U_TIMER/Reg_Contador_reg[3]/Q
                         net (fo=8, routed)           0.184     1.816    U_TIMER/tiempo_ms[3]
    SLICE_X36Y99         LUT2 (Prop_lut2_I0_O)        0.042     1.858 r  U_TIMER/Reg_Contador[0]_i_5/O
                         net (fo=1, routed)           0.000     1.858    U_TIMER/Reg_Contador[0]_i_5_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.950 r  U_TIMER/Reg_Contador_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.950    U_TIMER/Reg_Contador_reg[0]_i_2_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.989 r  U_TIMER/Reg_Contador_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.989    U_TIMER/Reg_Contador_reg[4]_i_1_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.043 r  U_TIMER/Reg_Contador_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.043    U_TIMER/Reg_Contador_reg[8]_i_1_n_7
    SLICE_X36Y101        FDCE                                         r  U_TIMER/Reg_Contador_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.836     2.001    U_TIMER/CLK
    SLICE_X36Y101        FDCE                                         r  U_TIMER/Reg_Contador_reg[8]/C
                         clock pessimism             -0.245     1.755    
    SLICE_X36Y101        FDCE (Hold_fdce_C_D)         0.105     1.860    U_TIMER/Reg_Contador_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y100   U_CLK_DIV/CLK_1ms_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X30Y100   U_CLK_DIV/Contador_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y102   U_CLK_DIV/Contador_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y102   U_CLK_DIV/Contador_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y102   U_CLK_DIV/Contador_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y103   U_CLK_DIV/Contador_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y103   U_CLK_DIV/Contador_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y103   U_CLK_DIV/Contador_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X31Y103   U_CLK_DIV/Contador_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y100   U_CLK_DIV/CLK_1ms_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y100   U_CLK_DIV/CLK_1ms_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y100   U_CLK_DIV/Contador_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y100   U_CLK_DIV/Contador_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y102   U_CLK_DIV/Contador_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y102   U_CLK_DIV/Contador_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y102   U_CLK_DIV/Contador_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y102   U_CLK_DIV/Contador_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y102   U_CLK_DIV/Contador_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y102   U_CLK_DIV/Contador_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y100   U_CLK_DIV/CLK_1ms_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y100   U_CLK_DIV/CLK_1ms_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y100   U_CLK_DIV/Contador_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X30Y100   U_CLK_DIV/Contador_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y102   U_CLK_DIV/Contador_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y102   U_CLK_DIV/Contador_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y102   U_CLK_DIV/Contador_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y102   U_CLK_DIV/Contador_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y102   U_CLK_DIV/Contador_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X31Y102   U_CLK_DIV/Contador_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_TIMER/Reg_Contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_DISP[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.785ns  (logic 9.346ns (39.295%)  route 14.439ns (60.705%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.625     5.227    U_TIMER/CLK
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U_TIMER/Reg_Contador_reg[6]/Q
                         net (fo=10, routed)          1.380     7.063    U_TIMER/tiempo_ms[6]
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.187 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_78/O
                         net (fo=1, routed)           0.000     7.187    U_TIMER/SEG_DISP_OBUF[6]_inst_i_78_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.720 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.720    U_TIMER/SEG_DISP_OBUF[6]_inst_i_53_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.837 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     7.838    U_TIMER/SEG_DISP_OBUF[6]_inst_i_30_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.955    U_TIMER/SEG_DISP_OBUF[6]_inst_i_17_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.278 f  U_TIMER/SEG_DISP_OBUF[6]_inst_i_18/O[1]
                         net (fo=23, routed)          1.496     9.774    U_TIMER/SEG_DISP_OBUF[6]_inst_i_18_n_6
    SLICE_X40Y99         LUT3 (Prop_lut3_I1_O)        0.336    10.110 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_88/O
                         net (fo=2, routed)           0.690    10.800    U_TIMER/SEG_DISP_OBUF[6]_inst_i_88_n_0
    SLICE_X40Y99         LUT4 (Prop_lut4_I3_O)        0.327    11.127 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_91/O
                         net (fo=1, routed)           0.000    11.127    U_TIMER/SEG_DISP_OBUF[6]_inst_i_91_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.528 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.001    11.528    U_TIMER/SEG_DISP_OBUF[6]_inst_i_79_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.862 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_73/O[1]
                         net (fo=3, routed)           0.816    12.679    U_TIMER/SEG_DISP_OBUF[6]_inst_i_73_n_6
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.329    13.008 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_47/O
                         net (fo=2, routed)           0.810    13.818    U_TIMER/SEG_DISP_OBUF[6]_inst_i_47_n_0
    SLICE_X39Y101        LUT4 (Prop_lut4_I3_O)        0.332    14.150 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000    14.150    U_TIMER/SEG_DISP_OBUF[6]_inst_i_51_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.682 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    14.682    U_TIMER/SEG_DISP_OBUF[6]_inst_i_28_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.904 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_16/O[0]
                         net (fo=7, routed)           0.843    15.747    U_TIMER/SEG_DISP_OBUF[6]_inst_i_16_n_7
    SLICE_X37Y101        LUT4 (Prop_lut4_I3_O)        0.299    16.046 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000    16.046    U_TIMER/SEG_DISP_OBUF[6]_inst_i_24_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.447 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_15/CO[3]
                         net (fo=6, routed)           0.954    17.402    U_TIMER/SEG_DISP_OBUF[6]_inst_i_15_n_0
    SLICE_X36Y103        LUT5 (Prop_lut5_I3_O)        0.124    17.526 r  U_TIMER/SEG_DISP_OBUF[2]_inst_i_6/O
                         net (fo=6, routed)           0.860    18.386    U_TIMER/SEG_DISP_OBUF[2]_inst_i_6_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I4_O)        0.124    18.510 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_9/O
                         net (fo=14, routed)          1.108    19.618    U_TIMER/SEG_DISP_OBUF[6]_inst_i_9_n_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.742 r  U_TIMER/SEG_DISP_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.433    20.175    U_TIMER/SEG_DISP_OBUF[4]_inst_i_3_n_0
    SLICE_X39Y103        LUT6 (Prop_lut6_I1_O)        0.124    20.299 r  U_TIMER/SEG_DISP_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.782    21.081    U_TIMER/SEG_DISP_OBUF[4]_inst_i_2_n_0
    SLICE_X40Y103        LUT5 (Prop_lut5_I0_O)        0.124    21.205 r  U_TIMER/SEG_DISP_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.264    25.469    SEG_DISP_OBUF[4]
    E7                   OBUF (Prop_obuf_I_O)         3.543    29.012 r  SEG_DISP_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.012    SEG_DISP[4]
    E7                                                                r  SEG_DISP[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TIMER/Reg_Contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_DISP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.534ns  (logic 9.318ns (39.595%)  route 14.216ns (60.405%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.625     5.227    U_TIMER/CLK
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U_TIMER/Reg_Contador_reg[6]/Q
                         net (fo=10, routed)          1.380     7.063    U_TIMER/tiempo_ms[6]
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.187 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_78/O
                         net (fo=1, routed)           0.000     7.187    U_TIMER/SEG_DISP_OBUF[6]_inst_i_78_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.720 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.720    U_TIMER/SEG_DISP_OBUF[6]_inst_i_53_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.837 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     7.838    U_TIMER/SEG_DISP_OBUF[6]_inst_i_30_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.955    U_TIMER/SEG_DISP_OBUF[6]_inst_i_17_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.278 f  U_TIMER/SEG_DISP_OBUF[6]_inst_i_18/O[1]
                         net (fo=23, routed)          1.496     9.774    U_TIMER/SEG_DISP_OBUF[6]_inst_i_18_n_6
    SLICE_X40Y99         LUT3 (Prop_lut3_I1_O)        0.336    10.110 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_88/O
                         net (fo=2, routed)           0.690    10.800    U_TIMER/SEG_DISP_OBUF[6]_inst_i_88_n_0
    SLICE_X40Y99         LUT4 (Prop_lut4_I3_O)        0.327    11.127 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_91/O
                         net (fo=1, routed)           0.000    11.127    U_TIMER/SEG_DISP_OBUF[6]_inst_i_91_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.528 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.001    11.528    U_TIMER/SEG_DISP_OBUF[6]_inst_i_79_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.862 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_73/O[1]
                         net (fo=3, routed)           0.816    12.679    U_TIMER/SEG_DISP_OBUF[6]_inst_i_73_n_6
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.329    13.008 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_47/O
                         net (fo=2, routed)           0.810    13.818    U_TIMER/SEG_DISP_OBUF[6]_inst_i_47_n_0
    SLICE_X39Y101        LUT4 (Prop_lut4_I3_O)        0.332    14.150 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000    14.150    U_TIMER/SEG_DISP_OBUF[6]_inst_i_51_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.682 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    14.682    U_TIMER/SEG_DISP_OBUF[6]_inst_i_28_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.904 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_16/O[0]
                         net (fo=7, routed)           0.843    15.747    U_TIMER/SEG_DISP_OBUF[6]_inst_i_16_n_7
    SLICE_X37Y101        LUT4 (Prop_lut4_I3_O)        0.299    16.046 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000    16.046    U_TIMER/SEG_DISP_OBUF[6]_inst_i_24_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.447 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_15/CO[3]
                         net (fo=6, routed)           0.954    17.402    U_TIMER/SEG_DISP_OBUF[6]_inst_i_15_n_0
    SLICE_X36Y103        LUT5 (Prop_lut5_I3_O)        0.124    17.526 r  U_TIMER/SEG_DISP_OBUF[2]_inst_i_6/O
                         net (fo=6, routed)           0.860    18.386    U_TIMER/SEG_DISP_OBUF[2]_inst_i_6_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I4_O)        0.124    18.510 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_9/O
                         net (fo=14, routed)          1.278    19.788    U_TIMER/SEG_DISP_OBUF[6]_inst_i_9_n_0
    SLICE_X37Y103        LUT6 (Prop_lut6_I5_O)        0.124    19.912 r  U_TIMER/SEG_DISP_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.969    20.881    U_TIMER/SEG_DISP_OBUF[3]_inst_i_3_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I0_O)        0.124    21.005 r  U_TIMER/SEG_DISP_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.788    21.792    U_TIMER/SEG_DISP_OBUF[0]_inst_i_2_n_0
    SLICE_X40Y103        LUT5 (Prop_lut5_I0_O)        0.124    21.916 r  U_TIMER/SEG_DISP_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.330    25.246    SEG_DISP_OBUF[0]
    K1                   OBUF (Prop_obuf_I_O)         3.515    28.762 r  SEG_DISP_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.762    SEG_DISP[0]
    K1                                                                r  SEG_DISP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TIMER/Reg_Contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_DISP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.522ns  (logic 9.318ns (39.615%)  route 14.204ns (60.385%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.625     5.227    U_TIMER/CLK
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U_TIMER/Reg_Contador_reg[6]/Q
                         net (fo=10, routed)          1.380     7.063    U_TIMER/tiempo_ms[6]
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.187 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_78/O
                         net (fo=1, routed)           0.000     7.187    U_TIMER/SEG_DISP_OBUF[6]_inst_i_78_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.720 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.720    U_TIMER/SEG_DISP_OBUF[6]_inst_i_53_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.837 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     7.838    U_TIMER/SEG_DISP_OBUF[6]_inst_i_30_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.955    U_TIMER/SEG_DISP_OBUF[6]_inst_i_17_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.278 f  U_TIMER/SEG_DISP_OBUF[6]_inst_i_18/O[1]
                         net (fo=23, routed)          1.496     9.774    U_TIMER/SEG_DISP_OBUF[6]_inst_i_18_n_6
    SLICE_X40Y99         LUT3 (Prop_lut3_I1_O)        0.336    10.110 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_88/O
                         net (fo=2, routed)           0.690    10.800    U_TIMER/SEG_DISP_OBUF[6]_inst_i_88_n_0
    SLICE_X40Y99         LUT4 (Prop_lut4_I3_O)        0.327    11.127 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_91/O
                         net (fo=1, routed)           0.000    11.127    U_TIMER/SEG_DISP_OBUF[6]_inst_i_91_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.528 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.001    11.528    U_TIMER/SEG_DISP_OBUF[6]_inst_i_79_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.862 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_73/O[1]
                         net (fo=3, routed)           0.816    12.679    U_TIMER/SEG_DISP_OBUF[6]_inst_i_73_n_6
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.329    13.008 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_47/O
                         net (fo=2, routed)           0.810    13.818    U_TIMER/SEG_DISP_OBUF[6]_inst_i_47_n_0
    SLICE_X39Y101        LUT4 (Prop_lut4_I3_O)        0.332    14.150 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000    14.150    U_TIMER/SEG_DISP_OBUF[6]_inst_i_51_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.682 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    14.682    U_TIMER/SEG_DISP_OBUF[6]_inst_i_28_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.904 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_16/O[0]
                         net (fo=7, routed)           0.843    15.747    U_TIMER/SEG_DISP_OBUF[6]_inst_i_16_n_7
    SLICE_X37Y101        LUT4 (Prop_lut4_I3_O)        0.299    16.046 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000    16.046    U_TIMER/SEG_DISP_OBUF[6]_inst_i_24_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.447 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_15/CO[3]
                         net (fo=6, routed)           0.954    17.402    U_TIMER/SEG_DISP_OBUF[6]_inst_i_15_n_0
    SLICE_X36Y103        LUT5 (Prop_lut5_I3_O)        0.124    17.526 r  U_TIMER/SEG_DISP_OBUF[2]_inst_i_6/O
                         net (fo=6, routed)           0.860    18.386    U_TIMER/SEG_DISP_OBUF[2]_inst_i_6_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I4_O)        0.124    18.510 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_9/O
                         net (fo=14, routed)          1.283    19.793    U_TIMER/SEG_DISP_OBUF[6]_inst_i_9_n_0
    SLICE_X37Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.917 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.901    20.819    U_TIMER/SEG_DISP_OBUF[6]_inst_i_7_n_0
    SLICE_X36Y103        LUT5 (Prop_lut5_I4_O)        0.124    20.943 f  U_TIMER/SEG_DISP_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.805    21.748    U_TIMER/SEG_DISP_OBUF[2]_inst_i_4_n_0
    SLICE_X38Y104        LUT6 (Prop_lut6_I3_O)        0.124    21.872 r  U_TIMER/SEG_DISP_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.362    25.234    SEG_DISP_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         3.515    28.749 r  SEG_DISP_OBUF[2]_inst/O
                         net (fo=0)                   0.000    28.749    SEG_DISP[2]
    J2                                                                r  SEG_DISP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TIMER/Reg_Contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_DISP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.328ns  (logic 9.562ns (40.990%)  route 13.766ns (59.010%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.625     5.227    U_TIMER/CLK
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U_TIMER/Reg_Contador_reg[6]/Q
                         net (fo=10, routed)          1.380     7.063    U_TIMER/tiempo_ms[6]
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.187 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_78/O
                         net (fo=1, routed)           0.000     7.187    U_TIMER/SEG_DISP_OBUF[6]_inst_i_78_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.720 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.720    U_TIMER/SEG_DISP_OBUF[6]_inst_i_53_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.837 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     7.838    U_TIMER/SEG_DISP_OBUF[6]_inst_i_30_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.955    U_TIMER/SEG_DISP_OBUF[6]_inst_i_17_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.278 f  U_TIMER/SEG_DISP_OBUF[6]_inst_i_18/O[1]
                         net (fo=23, routed)          1.496     9.774    U_TIMER/SEG_DISP_OBUF[6]_inst_i_18_n_6
    SLICE_X40Y99         LUT3 (Prop_lut3_I1_O)        0.336    10.110 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_88/O
                         net (fo=2, routed)           0.690    10.800    U_TIMER/SEG_DISP_OBUF[6]_inst_i_88_n_0
    SLICE_X40Y99         LUT4 (Prop_lut4_I3_O)        0.327    11.127 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_91/O
                         net (fo=1, routed)           0.000    11.127    U_TIMER/SEG_DISP_OBUF[6]_inst_i_91_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.528 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.001    11.528    U_TIMER/SEG_DISP_OBUF[6]_inst_i_79_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.862 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_73/O[1]
                         net (fo=3, routed)           0.816    12.679    U_TIMER/SEG_DISP_OBUF[6]_inst_i_73_n_6
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.329    13.008 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_47/O
                         net (fo=2, routed)           0.810    13.818    U_TIMER/SEG_DISP_OBUF[6]_inst_i_47_n_0
    SLICE_X39Y101        LUT4 (Prop_lut4_I3_O)        0.332    14.150 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000    14.150    U_TIMER/SEG_DISP_OBUF[6]_inst_i_51_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.682 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    14.682    U_TIMER/SEG_DISP_OBUF[6]_inst_i_28_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.904 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_16/O[0]
                         net (fo=7, routed)           0.843    15.747    U_TIMER/SEG_DISP_OBUF[6]_inst_i_16_n_7
    SLICE_X37Y101        LUT4 (Prop_lut4_I3_O)        0.299    16.046 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000    16.046    U_TIMER/SEG_DISP_OBUF[6]_inst_i_24_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.447 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_15/CO[3]
                         net (fo=6, routed)           0.954    17.402    U_TIMER/SEG_DISP_OBUF[6]_inst_i_15_n_0
    SLICE_X36Y103        LUT5 (Prop_lut5_I3_O)        0.124    17.526 r  U_TIMER/SEG_DISP_OBUF[2]_inst_i_6/O
                         net (fo=6, routed)           0.860    18.386    U_TIMER/SEG_DISP_OBUF[2]_inst_i_6_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I4_O)        0.124    18.510 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_9/O
                         net (fo=14, routed)          1.283    19.793    U_TIMER/SEG_DISP_OBUF[6]_inst_i_9_n_0
    SLICE_X37Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.917 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.901    20.819    U_TIMER/SEG_DISP_OBUF[6]_inst_i_7_n_0
    SLICE_X36Y103        LUT5 (Prop_lut5_I0_O)        0.152    20.971 r  U_TIMER/SEG_DISP_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.332    21.303    U_TIMER/SEG_DISP_OBUF[1]_inst_i_3_n_0
    SLICE_X38Y104        LUT6 (Prop_lut6_I3_O)        0.326    21.629 r  U_TIMER/SEG_DISP_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.398    25.026    SEG_DISP_OBUF[1]
    F6                   OBUF (Prop_obuf_I_O)         3.529    28.555 r  SEG_DISP_OBUF[1]_inst/O
                         net (fo=0)                   0.000    28.555    SEG_DISP[1]
    F6                                                                r  SEG_DISP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TIMER/Reg_Contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_DISP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.005ns  (logic 9.345ns (40.622%)  route 13.660ns (59.378%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.625     5.227    U_TIMER/CLK
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U_TIMER/Reg_Contador_reg[6]/Q
                         net (fo=10, routed)          1.380     7.063    U_TIMER/tiempo_ms[6]
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.187 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_78/O
                         net (fo=1, routed)           0.000     7.187    U_TIMER/SEG_DISP_OBUF[6]_inst_i_78_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.720 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.720    U_TIMER/SEG_DISP_OBUF[6]_inst_i_53_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.837 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     7.838    U_TIMER/SEG_DISP_OBUF[6]_inst_i_30_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.955    U_TIMER/SEG_DISP_OBUF[6]_inst_i_17_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.278 f  U_TIMER/SEG_DISP_OBUF[6]_inst_i_18/O[1]
                         net (fo=23, routed)          1.496     9.774    U_TIMER/SEG_DISP_OBUF[6]_inst_i_18_n_6
    SLICE_X40Y99         LUT3 (Prop_lut3_I1_O)        0.336    10.110 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_88/O
                         net (fo=2, routed)           0.690    10.800    U_TIMER/SEG_DISP_OBUF[6]_inst_i_88_n_0
    SLICE_X40Y99         LUT4 (Prop_lut4_I3_O)        0.327    11.127 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_91/O
                         net (fo=1, routed)           0.000    11.127    U_TIMER/SEG_DISP_OBUF[6]_inst_i_91_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.528 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.001    11.528    U_TIMER/SEG_DISP_OBUF[6]_inst_i_79_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.862 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_73/O[1]
                         net (fo=3, routed)           0.816    12.679    U_TIMER/SEG_DISP_OBUF[6]_inst_i_73_n_6
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.329    13.008 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_47/O
                         net (fo=2, routed)           0.810    13.818    U_TIMER/SEG_DISP_OBUF[6]_inst_i_47_n_0
    SLICE_X39Y101        LUT4 (Prop_lut4_I3_O)        0.332    14.150 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000    14.150    U_TIMER/SEG_DISP_OBUF[6]_inst_i_51_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.682 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    14.682    U_TIMER/SEG_DISP_OBUF[6]_inst_i_28_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.904 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_16/O[0]
                         net (fo=7, routed)           0.843    15.747    U_TIMER/SEG_DISP_OBUF[6]_inst_i_16_n_7
    SLICE_X37Y101        LUT4 (Prop_lut4_I3_O)        0.299    16.046 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000    16.046    U_TIMER/SEG_DISP_OBUF[6]_inst_i_24_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.447 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_15/CO[3]
                         net (fo=6, routed)           0.954    17.402    U_TIMER/SEG_DISP_OBUF[6]_inst_i_15_n_0
    SLICE_X36Y103        LUT5 (Prop_lut5_I3_O)        0.124    17.526 r  U_TIMER/SEG_DISP_OBUF[2]_inst_i_6/O
                         net (fo=6, routed)           0.860    18.386    U_TIMER/SEG_DISP_OBUF[2]_inst_i_6_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I4_O)        0.124    18.510 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_9/O
                         net (fo=14, routed)          1.278    19.788    U_TIMER/SEG_DISP_OBUF[6]_inst_i_9_n_0
    SLICE_X37Y103        LUT6 (Prop_lut6_I5_O)        0.124    19.912 r  U_TIMER/SEG_DISP_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.944    20.856    U_TIMER/SEG_DISP_OBUF[3]_inst_i_3_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I5_O)        0.124    20.980 r  U_TIMER/SEG_DISP_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.162    21.142    U_TIMER/SEG_DISP_OBUF[3]_inst_i_2_n_0
    SLICE_X38Y103        LUT6 (Prop_lut6_I0_O)        0.124    21.266 r  U_TIMER/SEG_DISP_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.424    24.690    SEG_DISP_OBUF[3]
    G6                   OBUF (Prop_obuf_I_O)         3.542    28.232 r  SEG_DISP_OBUF[3]_inst/O
                         net (fo=0)                   0.000    28.232    SEG_DISP[3]
    G6                                                                r  SEG_DISP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TIMER/Reg_Contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_DISP[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.882ns  (logic 9.187ns (40.151%)  route 13.695ns (59.849%))
  Logic Levels:           20  (CARRY4=9 LUT2=1 LUT3=2 LUT4=3 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.625     5.227    U_TIMER/CLK
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U_TIMER/Reg_Contador_reg[6]/Q
                         net (fo=10, routed)          1.380     7.063    U_TIMER/tiempo_ms[6]
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.187 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_78/O
                         net (fo=1, routed)           0.000     7.187    U_TIMER/SEG_DISP_OBUF[6]_inst_i_78_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.720 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.720    U_TIMER/SEG_DISP_OBUF[6]_inst_i_53_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.837 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     7.838    U_TIMER/SEG_DISP_OBUF[6]_inst_i_30_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.955    U_TIMER/SEG_DISP_OBUF[6]_inst_i_17_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.278 f  U_TIMER/SEG_DISP_OBUF[6]_inst_i_18/O[1]
                         net (fo=23, routed)          1.496     9.774    U_TIMER/SEG_DISP_OBUF[6]_inst_i_18_n_6
    SLICE_X40Y99         LUT3 (Prop_lut3_I1_O)        0.336    10.110 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_88/O
                         net (fo=2, routed)           0.690    10.800    U_TIMER/SEG_DISP_OBUF[6]_inst_i_88_n_0
    SLICE_X40Y99         LUT4 (Prop_lut4_I3_O)        0.327    11.127 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_91/O
                         net (fo=1, routed)           0.000    11.127    U_TIMER/SEG_DISP_OBUF[6]_inst_i_91_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.528 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.001    11.528    U_TIMER/SEG_DISP_OBUF[6]_inst_i_79_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.862 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_73/O[1]
                         net (fo=3, routed)           0.816    12.679    U_TIMER/SEG_DISP_OBUF[6]_inst_i_73_n_6
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.329    13.008 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_47/O
                         net (fo=2, routed)           0.810    13.818    U_TIMER/SEG_DISP_OBUF[6]_inst_i_47_n_0
    SLICE_X39Y101        LUT4 (Prop_lut4_I3_O)        0.332    14.150 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000    14.150    U_TIMER/SEG_DISP_OBUF[6]_inst_i_51_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.682 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    14.682    U_TIMER/SEG_DISP_OBUF[6]_inst_i_28_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.904 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_16/O[0]
                         net (fo=7, routed)           0.843    15.747    U_TIMER/SEG_DISP_OBUF[6]_inst_i_16_n_7
    SLICE_X37Y101        LUT4 (Prop_lut4_I3_O)        0.299    16.046 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000    16.046    U_TIMER/SEG_DISP_OBUF[6]_inst_i_24_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.447 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_15/CO[3]
                         net (fo=6, routed)           0.954    17.402    U_TIMER/SEG_DISP_OBUF[6]_inst_i_15_n_0
    SLICE_X36Y103        LUT5 (Prop_lut5_I3_O)        0.124    17.526 r  U_TIMER/SEG_DISP_OBUF[2]_inst_i_6/O
                         net (fo=6, routed)           0.860    18.386    U_TIMER/SEG_DISP_OBUF[2]_inst_i_6_n_0
    SLICE_X39Y104        LUT6 (Prop_lut6_I4_O)        0.124    18.510 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_9/O
                         net (fo=14, routed)          1.283    19.793    U_TIMER/SEG_DISP_OBUF[6]_inst_i_9_n_0
    SLICE_X37Y103        LUT6 (Prop_lut6_I2_O)        0.124    19.917 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.222    21.139    U_TIMER/SEG_DISP_OBUF[6]_inst_i_7_n_0
    SLICE_X40Y104        LUT5 (Prop_lut5_I2_O)        0.124    21.263 r  U_TIMER/SEG_DISP_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.338    24.601    SEG_DISP_OBUF[5]
    J3                   OBUF (Prop_obuf_I_O)         3.508    28.110 r  SEG_DISP_OBUF[5]_inst/O
                         net (fo=0)                   0.000    28.110    SEG_DISP[5]
    J3                                                                r  SEG_DISP[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TIMER/Reg_Contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_DISP[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.325ns  (logic 9.549ns (42.774%)  route 12.776ns (57.226%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT3=3 LUT4=3 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.625     5.227    U_TIMER/CLK
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U_TIMER/Reg_Contador_reg[6]/Q
                         net (fo=10, routed)          1.380     7.063    U_TIMER/tiempo_ms[6]
    SLICE_X38Y98         LUT2 (Prop_lut2_I0_O)        0.124     7.187 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_78/O
                         net (fo=1, routed)           0.000     7.187    U_TIMER/SEG_DISP_OBUF[6]_inst_i_78_n_0
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.720 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.720    U_TIMER/SEG_DISP_OBUF[6]_inst_i_53_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.837 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.001     7.838    U_TIMER/SEG_DISP_OBUF[6]_inst_i_30_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.955 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.955    U_TIMER/SEG_DISP_OBUF[6]_inst_i_17_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.278 f  U_TIMER/SEG_DISP_OBUF[6]_inst_i_18/O[1]
                         net (fo=23, routed)          1.496     9.774    U_TIMER/SEG_DISP_OBUF[6]_inst_i_18_n_6
    SLICE_X40Y99         LUT3 (Prop_lut3_I1_O)        0.336    10.110 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_88/O
                         net (fo=2, routed)           0.690    10.800    U_TIMER/SEG_DISP_OBUF[6]_inst_i_88_n_0
    SLICE_X40Y99         LUT4 (Prop_lut4_I3_O)        0.327    11.127 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_91/O
                         net (fo=1, routed)           0.000    11.127    U_TIMER/SEG_DISP_OBUF[6]_inst_i_91_n_0
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.528 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_79/CO[3]
                         net (fo=1, routed)           0.001    11.528    U_TIMER/SEG_DISP_OBUF[6]_inst_i_79_n_0
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.862 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_73/O[1]
                         net (fo=3, routed)           0.816    12.679    U_TIMER/SEG_DISP_OBUF[6]_inst_i_73_n_6
    SLICE_X39Y100        LUT3 (Prop_lut3_I2_O)        0.329    13.008 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_47/O
                         net (fo=2, routed)           0.810    13.818    U_TIMER/SEG_DISP_OBUF[6]_inst_i_47_n_0
    SLICE_X39Y101        LUT4 (Prop_lut4_I3_O)        0.332    14.150 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_51/O
                         net (fo=1, routed)           0.000    14.150    U_TIMER/SEG_DISP_OBUF[6]_inst_i_51_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.682 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000    14.682    U_TIMER/SEG_DISP_OBUF[6]_inst_i_28_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.904 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_16/O[0]
                         net (fo=7, routed)           0.843    15.747    U_TIMER/SEG_DISP_OBUF[6]_inst_i_16_n_7
    SLICE_X37Y101        LUT4 (Prop_lut4_I3_O)        0.299    16.046 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_24/O
                         net (fo=1, routed)           0.000    16.046    U_TIMER/SEG_DISP_OBUF[6]_inst_i_24_n_0
    SLICE_X37Y101        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.447 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_15/CO[3]
                         net (fo=6, routed)           0.954    17.402    U_TIMER/SEG_DISP_OBUF[6]_inst_i_15_n_0
    SLICE_X36Y103        LUT5 (Prop_lut5_I3_O)        0.124    17.526 r  U_TIMER/SEG_DISP_OBUF[2]_inst_i_6/O
                         net (fo=6, routed)           0.615    18.140    U_TIMER/SEG_DISP_OBUF[2]_inst_i_6_n_0
    SLICE_X37Y102        LUT3 (Prop_lut3_I1_O)        0.124    18.264 r  U_TIMER/SEG_DISP_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.639    18.904    U_TIMER/SEG_DISP_OBUF[2]_inst_i_7_n_0
    SLICE_X37Y103        LUT6 (Prop_lut6_I4_O)        0.124    19.028 r  U_TIMER/SEG_DISP_OBUF[2]_inst_i_3/O
                         net (fo=6, routed)           1.209    20.236    U_TIMER/SEG_DISP_OBUF[2]_inst_i_3_n_0
    SLICE_X38Y104        LUT5 (Prop_lut5_I3_O)        0.150    20.386 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.469    20.856    U_TIMER/SEG_DISP_OBUF[6]_inst_i_2_n_0
    SLICE_X38Y104        LUT6 (Prop_lut6_I0_O)        0.328    21.184 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.853    24.036    SEG_DISP_OBUF[6]
    J4                   OBUF (Prop_obuf_I_O)         3.516    27.553 r  SEG_DISP_OBUF[6]_inst/O
                         net (fo=0)                   0.000    27.553    SEG_DISP[6]
    J4                                                                r  SEG_DISP[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TIMER/Reg_Contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOMBA_CAFE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.808ns  (logic 4.718ns (39.953%)  route 7.090ns (60.047%))
  Logic Levels:           5  (LUT3=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.625     5.227    U_TIMER/CLK
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDCE (Prop_fdce_C_Q)         0.456     5.683 r  U_TIMER/Reg_Contador_reg[6]/Q
                         net (fo=10, routed)          1.220     6.903    U_TIMER/tiempo_ms[6]
    SLICE_X39Y98         LUT3 (Prop_lut3_I2_O)        0.124     7.027 r  U_TIMER/BOMBA_CAFE_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.651     7.677    U_TIMER/BOMBA_CAFE_OBUF_inst_i_7_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.801 r  U_TIMER/BOMBA_CAFE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.433     8.234    U_TIMER/BOMBA_CAFE_OBUF_inst_i_4_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I2_O)        0.124     8.358 f  U_TIMER/BOMBA_CAFE_OBUF_inst_i_2/O
                         net (fo=2, routed)           1.009     9.367    U_FSM/BOMBA_CAFE
    SLICE_X34Y104        LUT3 (Prop_lut3_I2_O)        0.148     9.515 r  U_FSM/BOMBA_CAFE_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.779    13.294    BOMBA_CAFE_OBUF
    D14                  OBUF (Prop_obuf_I_O)         3.742    17.035 r  BOMBA_CAFE_OBUF_inst/O
                         net (fo=0)                   0.000    17.035    BOMBA_CAFE
    D14                                                               r  BOMBA_CAFE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_TIMER/Reg_Contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOMBA_LECHE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.142ns  (logic 4.474ns (44.114%)  route 5.668ns (55.886%))
  Logic Levels:           5  (LUT3=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.625     5.227    U_TIMER/CLK
    SLICE_X36Y100        FDCE                                         r  U_TIMER/Reg_Contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        FDCE (Prop_fdce_C_Q)         0.456     5.683 f  U_TIMER/Reg_Contador_reg[6]/Q
                         net (fo=10, routed)          1.220     6.903    U_TIMER/tiempo_ms[6]
    SLICE_X39Y98         LUT3 (Prop_lut3_I2_O)        0.124     7.027 f  U_TIMER/BOMBA_CAFE_OBUF_inst_i_7/O
                         net (fo=2, routed)           0.651     7.677    U_TIMER/BOMBA_CAFE_OBUF_inst_i_7_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I3_O)        0.124     7.801 f  U_TIMER/BOMBA_CAFE_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.433     8.234    U_TIMER/BOMBA_CAFE_OBUF_inst_i_4_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I2_O)        0.124     8.358 r  U_TIMER/BOMBA_CAFE_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.621     8.980    U_FSM/BOMBA_CAFE
    SLICE_X34Y105        LUT3 (Prop_lut3_I2_O)        0.124     9.104 r  U_FSM/BOMBA_LECHE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.743    11.847    BOMBA_LECHE_OBUF
    F16                  OBUF (Prop_obuf_I_O)         3.522    15.369 r  BOMBA_LECHE_OBUF_inst/O
                         net (fo=0)                   0.000    15.369    BOMBA_LECHE
    F16                                                               r  BOMBA_LECHE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_MUX/Selector_Reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 4.297ns (46.501%)  route 4.944ns (53.499%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.619     5.221    U_MUX/CLK
    SLICE_X42Y103        FDCE                                         r  U_MUX/Selector_Reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDCE (Prop_fdce_C_Q)         0.478     5.699 f  U_MUX/Selector_Reg_reg/Q
                         net (fo=13, routed)          2.311     8.011    U_MUX/ANODOS_OBUF[1]
    SLICE_X89Y107        LUT1 (Prop_lut1_I0_O)        0.295     8.306 r  U_MUX/ANODOS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.633    10.938    ANODOS_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.524    14.463 r  ANODOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.463    ANODOS[0]
    E6                                                                r  ANODOS[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_ZUMB/pwm_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUDIO_PWM
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.164ns  (logic 1.363ns (62.981%)  route 0.801ns (37.019%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.564     1.483    U_ZUMB/CLK
    SLICE_X35Y106        FDCE                                         r  U_ZUMB/pwm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.141     1.624 r  U_ZUMB/pwm_reg/Q
                         net (fo=2, routed)           0.801     2.426    AUDIO_PWM_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.222     3.648 r  AUDIO_PWM_OBUF_inst/O
                         net (fo=0)                   0.000     3.648    AUDIO_PWM
    G17                                                               r  AUDIO_PWM (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FSM/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AUDIO_SD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.559ns  (logic 1.446ns (56.501%)  route 1.113ns (43.499%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.565     1.484    U_FSM/CLK
    SLICE_X34Y101        FDCE                                         r  U_FSM/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDCE (Prop_fdce_C_Q)         0.164     1.648 r  U_FSM/FSM_sequential_current_state_reg[0]/Q
                         net (fo=27, routed)          0.210     1.858    U_FSM/current_state[0]
    SLICE_X34Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.903 r  U_FSM/AUDIO_SD_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.904     2.807    AUDIO_SD_OBUF
    D17                  OBUF (Prop_obuf_I_O)         1.237     4.044 r  AUDIO_SD_OBUF_inst/O
                         net (fo=0)                   0.000     4.044    AUDIO_SD
    D17                                                               r  AUDIO_SD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_FSM/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BOMBA_LECHE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.432ns (54.378%)  route 1.201ns (45.622%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.565     1.484    U_FSM/CLK
    SLICE_X34Y102        FDCE                                         r  U_FSM/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDCE (Prop_fdce_C_Q)         0.164     1.648 r  U_FSM/FSM_sequential_current_state_reg[1]/Q
                         net (fo=27, routed)          0.373     2.022    U_FSM/current_state[1]
    SLICE_X34Y105        LUT3 (Prop_lut3_I1_O)        0.045     2.067 r  U_FSM/BOMBA_LECHE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.828     2.895    BOMBA_LECHE_OBUF
    F16                  OBUF (Prop_obuf_I_O)         1.223     4.118 r  BOMBA_LECHE_OBUF_inst/O
                         net (fo=0)                   0.000     4.118    BOMBA_LECHE
    F16                                                               r  BOMBA_LECHE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_MUX/Selector_Reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ANODOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.641ns  (logic 1.417ns (53.667%)  route 1.224ns (46.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.562     1.481    U_MUX/CLK
    SLICE_X42Y103        FDCE                                         r  U_MUX/Selector_Reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDCE (Prop_fdce_C_Q)         0.148     1.629 r  U_MUX/Selector_Reg_reg/Q
                         net (fo=13, routed)          1.224     2.853    ANODOS_OBUF[1]
    H4                   OBUF (Prop_obuf_I_O)         1.269     4.123 r  ANODOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.123    ANODOS[1]
    H4                                                                r  ANODOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_MUX/Selector_Reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_DISP[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.812ns  (logic 1.578ns (56.108%)  route 1.234ns (43.892%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.562     1.481    U_MUX/CLK
    SLICE_X42Y103        FDCE                                         r  U_MUX/Selector_Reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDCE (Prop_fdce_C_Q)         0.148     1.629 f  U_MUX/Selector_Reg_reg/Q
                         net (fo=13, routed)          0.280     1.910    U_TIMER/ANODOS_OBUF[0]
    SLICE_X38Y104        LUT5 (Prop_lut5_I0_O)        0.101     2.011 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.125     2.136    U_TIMER/SEG_DISP_OBUF[6]_inst_i_2_n_0
    SLICE_X38Y104        LUT6 (Prop_lut6_I0_O)        0.111     2.247 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.829     3.075    SEG_DISP_OBUF[6]
    J4                   OBUF (Prop_obuf_I_O)         1.218     4.293 r  SEG_DISP_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.293    SEG_DISP[6]
    J4                                                                r  SEG_DISP[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_MUX/Selector_Reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_DISP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.996ns  (logic 1.476ns (49.269%)  route 1.520ns (50.731%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.562     1.481    U_MUX/CLK
    SLICE_X42Y103        FDCE                                         r  U_MUX/Selector_Reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDCE (Prop_fdce_C_Q)         0.148     1.629 r  U_MUX/Selector_Reg_reg/Q
                         net (fo=13, routed)          0.356     1.986    U_TIMER/ANODOS_OBUF[0]
    SLICE_X38Y104        LUT6 (Prop_lut6_I4_O)        0.098     2.084 r  U_TIMER/SEG_DISP_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.164     3.247    SEG_DISP_OBUF[1]
    F6                   OBUF (Prop_obuf_I_O)         1.230     4.477 r  SEG_DISP_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.477    SEG_DISP[1]
    F6                                                                r  SEG_DISP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_MUX/Selector_Reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_DISP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.006ns  (logic 1.462ns (48.633%)  route 1.544ns (51.367%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.562     1.481    U_MUX/CLK
    SLICE_X42Y103        FDCE                                         r  U_MUX/Selector_Reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDCE (Prop_fdce_C_Q)         0.148     1.629 r  U_MUX/Selector_Reg_reg/Q
                         net (fo=13, routed)          0.396     2.026    U_TIMER/ANODOS_OBUF[0]
    SLICE_X38Y104        LUT6 (Prop_lut6_I5_O)        0.098     2.124 r  U_TIMER/SEG_DISP_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.148     3.272    SEG_DISP_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.216     4.488 r  SEG_DISP_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.488    SEG_DISP[2]
    J2                                                                r  SEG_DISP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_MUX/Selector_Reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_DISP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.035ns  (logic 1.507ns (49.673%)  route 1.527ns (50.327%))
  Logic Levels:           3  (LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.562     1.481    U_MUX/CLK
    SLICE_X42Y103        FDCE                                         r  U_MUX/Selector_Reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDCE (Prop_fdce_C_Q)         0.148     1.629 r  U_MUX/Selector_Reg_reg/Q
                         net (fo=13, routed)          0.292     1.921    U_TIMER/ANODOS_OBUF[0]
    SLICE_X40Y103        LUT2 (Prop_lut2_I1_O)        0.098     2.019 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_5/O
                         net (fo=4, routed)           0.083     2.103    U_TIMER/SEG_DISP_OBUF[6]_inst_i_5_n_0
    SLICE_X40Y103        LUT5 (Prop_lut5_I3_O)        0.045     2.148 r  U_TIMER/SEG_DISP_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.152     3.300    SEG_DISP_OBUF[0]
    K1                   OBUF (Prop_obuf_I_O)         1.216     4.516 r  SEG_DISP_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.516    SEG_DISP[0]
    K1                                                                r  SEG_DISP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_MUX/Selector_Reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_DISP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.073ns  (logic 1.489ns (48.446%)  route 1.584ns (51.554%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.562     1.481    U_MUX/CLK
    SLICE_X42Y103        FDCE                                         r  U_MUX/Selector_Reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDCE (Prop_fdce_C_Q)         0.148     1.629 f  U_MUX/Selector_Reg_reg/Q
                         net (fo=13, routed)          0.401     2.030    U_TIMER/ANODOS_OBUF[0]
    SLICE_X38Y103        LUT6 (Prop_lut6_I1_O)        0.098     2.128 r  U_TIMER/SEG_DISP_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.183     3.312    SEG_DISP_OBUF[3]
    G6                   OBUF (Prop_obuf_I_O)         1.243     4.555 r  SEG_DISP_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.555    SEG_DISP[3]
    G6                                                                r  SEG_DISP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_MUX/Selector_Reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG_DISP[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.089ns  (logic 1.501ns (48.575%)  route 1.589ns (51.425%))
  Logic Levels:           3  (LUT2=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.562     1.481    U_MUX/CLK
    SLICE_X42Y103        FDCE                                         r  U_MUX/Selector_Reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y103        FDCE (Prop_fdce_C_Q)         0.148     1.629 r  U_MUX/Selector_Reg_reg/Q
                         net (fo=13, routed)          0.292     1.921    U_TIMER/ANODOS_OBUF[0]
    SLICE_X40Y103        LUT2 (Prop_lut2_I1_O)        0.098     2.019 r  U_TIMER/SEG_DISP_OBUF[6]_inst_i_5/O
                         net (fo=4, routed)           0.148     2.168    U_TIMER/SEG_DISP_OBUF[6]_inst_i_5_n_0
    SLICE_X40Y104        LUT5 (Prop_lut5_I4_O)        0.045     2.213 r  U_TIMER/SEG_DISP_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.148     3.361    SEG_DISP_OBUF[5]
    J3                   OBUF (Prop_obuf_I_O)         1.210     4.571 r  SEG_DISP_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.571    SEG_DISP[5]
    J3                                                                r  SEG_DISP[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U_DEB_CORTO/Senal_est_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.870ns  (logic 1.631ns (23.741%)  route 5.239ns (76.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.959     4.466    U_MUX/RESET_IBUF
    SLICE_X30Y107        LUT1 (Prop_lut1_I0_O)        0.124     4.590 f  U_MUX/FSM_sequential_current_state[2]_i_2/O
                         net (fo=111, routed)         2.280     6.870    U_DEB_CORTO/Count_ms_reg[0]_0
    SLICE_X31Y97         FDCE                                         f  U_DEB_CORTO/Senal_est_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.521     4.944    U_DEB_CORTO/CLK
    SLICE_X31Y97         FDCE                                         r  U_DEB_CORTO/Senal_est_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U_SYNC_CORTO/SYNC_OUT_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.870ns  (logic 1.631ns (23.741%)  route 5.239ns (76.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.959     4.466    U_MUX/RESET_IBUF
    SLICE_X30Y107        LUT1 (Prop_lut1_I0_O)        0.124     4.590 f  U_MUX/FSM_sequential_current_state[2]_i_2/O
                         net (fo=111, routed)         2.280     6.870    U_SYNC_CORTO/SYNC_OUT_reg_1
    SLICE_X31Y97         FDCE                                         f  U_SYNC_CORTO/SYNC_OUT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.521     4.944    U_SYNC_CORTO/CLK
    SLICE_X31Y97         FDCE                                         r  U_SYNC_CORTO/SYNC_OUT_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U_SYNC_CORTO/sreg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.870ns  (logic 1.631ns (23.741%)  route 5.239ns (76.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.959     4.466    U_MUX/RESET_IBUF
    SLICE_X30Y107        LUT1 (Prop_lut1_I0_O)        0.124     4.590 f  U_MUX/FSM_sequential_current_state[2]_i_2/O
                         net (fo=111, routed)         2.280     6.870    U_SYNC_CORTO/SYNC_OUT_reg_1
    SLICE_X31Y97         FDCE                                         f  U_SYNC_CORTO/sreg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.521     4.944    U_SYNC_CORTO/CLK
    SLICE_X31Y97         FDCE                                         r  U_SYNC_CORTO/sreg_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U_DEB_CORTO/Count_ms_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.791ns  (logic 1.631ns (24.019%)  route 5.160ns (75.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.959     4.466    U_MUX/RESET_IBUF
    SLICE_X30Y107        LUT1 (Prop_lut1_I0_O)        0.124     4.590 f  U_MUX/FSM_sequential_current_state[2]_i_2/O
                         net (fo=111, routed)         2.200     6.791    U_DEB_CORTO/Count_ms_reg[0]_0
    SLICE_X32Y97         FDCE                                         f  U_DEB_CORTO/Count_ms_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.521     4.944    U_DEB_CORTO/CLK
    SLICE_X32Y97         FDCE                                         r  U_DEB_CORTO/Count_ms_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U_DEB_CORTO/Count_ms_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.791ns  (logic 1.631ns (24.019%)  route 5.160ns (75.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.959     4.466    U_MUX/RESET_IBUF
    SLICE_X30Y107        LUT1 (Prop_lut1_I0_O)        0.124     4.590 f  U_MUX/FSM_sequential_current_state[2]_i_2/O
                         net (fo=111, routed)         2.200     6.791    U_DEB_CORTO/Count_ms_reg[0]_0
    SLICE_X32Y97         FDCE                                         f  U_DEB_CORTO/Count_ms_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.521     4.944    U_DEB_CORTO/CLK
    SLICE_X32Y97         FDCE                                         r  U_DEB_CORTO/Count_ms_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U_DEB_CORTO/Count_ms_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.791ns  (logic 1.631ns (24.019%)  route 5.160ns (75.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.959     4.466    U_MUX/RESET_IBUF
    SLICE_X30Y107        LUT1 (Prop_lut1_I0_O)        0.124     4.590 f  U_MUX/FSM_sequential_current_state[2]_i_2/O
                         net (fo=111, routed)         2.200     6.791    U_DEB_CORTO/Count_ms_reg[0]_0
    SLICE_X32Y97         FDCE                                         f  U_DEB_CORTO/Count_ms_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.521     4.944    U_DEB_CORTO/CLK
    SLICE_X32Y97         FDCE                                         r  U_DEB_CORTO/Count_ms_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U_DEB_CORTO/Count_ms_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.791ns  (logic 1.631ns (24.019%)  route 5.160ns (75.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.959     4.466    U_MUX/RESET_IBUF
    SLICE_X30Y107        LUT1 (Prop_lut1_I0_O)        0.124     4.590 f  U_MUX/FSM_sequential_current_state[2]_i_2/O
                         net (fo=111, routed)         2.200     6.791    U_DEB_CORTO/Count_ms_reg[0]_0
    SLICE_X32Y97         FDCE                                         f  U_DEB_CORTO/Count_ms_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.521     4.944    U_DEB_CORTO/CLK
    SLICE_X32Y97         FDCE                                         r  U_DEB_CORTO/Count_ms_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U_DEB_CORTO/Count_ms_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.791ns  (logic 1.631ns (24.019%)  route 5.160ns (75.981%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.959     4.466    U_MUX/RESET_IBUF
    SLICE_X30Y107        LUT1 (Prop_lut1_I0_O)        0.124     4.590 f  U_MUX/FSM_sequential_current_state[2]_i_2/O
                         net (fo=111, routed)         2.200     6.791    U_DEB_CORTO/Count_ms_reg[0]_0
    SLICE_X32Y97         FDCE                                         f  U_DEB_CORTO/Count_ms_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.521     4.944    U_DEB_CORTO/CLK
    SLICE_X32Y97         FDCE                                         r  U_DEB_CORTO/Count_ms_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U_DEB_LARGO/Senal_est_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.740ns  (logic 1.631ns (24.199%)  route 5.109ns (75.801%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.959     4.466    U_MUX/RESET_IBUF
    SLICE_X30Y107        LUT1 (Prop_lut1_I0_O)        0.124     4.590 f  U_MUX/FSM_sequential_current_state[2]_i_2/O
                         net (fo=111, routed)         2.150     6.740    U_DEB_LARGO/Senal_est_reg_1
    SLICE_X41Y99         FDCE                                         f  U_DEB_LARGO/Senal_est_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.519     4.942    U_DEB_LARGO/CLK
    SLICE_X41Y99         FDCE                                         r  U_DEB_LARGO/Senal_est_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U_SYNC_ENC/SYNC_OUT_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.650ns  (logic 1.631ns (24.527%)  route 5.019ns (75.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.959     4.466    U_MUX/RESET_IBUF
    SLICE_X30Y107        LUT1 (Prop_lut1_I0_O)        0.124     4.590 f  U_MUX/FSM_sequential_current_state[2]_i_2/O
                         net (fo=111, routed)         2.059     6.650    U_SYNC_ENC/sreg_reg[0]_0
    SLICE_X32Y98         FDCE                                         f  U_SYNC_ENC/SYNC_OUT_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         1.521     4.944    U_SYNC_ENC/CLK
    SLICE_X32Y98         FDCE                                         r  U_SYNC_ENC/SYNC_OUT_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_CORTO
                            (input port)
  Destination:            U_SYNC_CORTO/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.261ns (23.253%)  route 0.861ns (76.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  BTN_CORTO (IN)
                         net (fo=0)                   0.000     0.000    BTN_CORTO
    E18                  IBUF (Prop_ibuf_I_O)         0.261     0.261 r  BTN_CORTO_IBUF_inst/O
                         net (fo=1, routed)           0.861     1.122    U_SYNC_CORTO/D[0]
    SLICE_X30Y100        FDCE                                         r  U_SYNC_CORTO/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.837     2.002    U_SYNC_CORTO/CLK
    SLICE_X30Y100        FDCE                                         r  U_SYNC_CORTO/sreg_reg[0]/C

Slack:                    inf
  Source:                 BTN_ENCENDER
                            (input port)
  Destination:            U_SYNC_ENC/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.278ns (24.754%)  route 0.844ns (75.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  BTN_ENCENDER (IN)
                         net (fo=0)                   0.000     0.000    BTN_ENCENDER
    C17                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  BTN_ENCENDER_IBUF_inst/O
                         net (fo=1, routed)           0.844     1.122    U_SYNC_ENC/D[0]
    SLICE_X30Y102        FDCE                                         r  U_SYNC_ENC/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.837     2.002    U_SYNC_ENC/CLK
    SLICE_X30Y102        FDCE                                         r  U_SYNC_ENC/sreg_reg[0]/C

Slack:                    inf
  Source:                 BTN_LARGO
                            (input port)
  Destination:            U_SYNC_LARGO/sreg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.268ns (23.182%)  route 0.888ns (76.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  BTN_LARGO (IN)
                         net (fo=0)                   0.000     0.000    BTN_LARGO
    D18                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  BTN_LARGO_IBUF_inst/O
                         net (fo=1, routed)           0.888     1.156    U_SYNC_LARGO/D[0]
    SLICE_X30Y102        FDCE                                         r  U_SYNC_LARGO/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.837     2.002    U_SYNC_LARGO/CLK
    SLICE_X30Y102        FDCE                                         r  U_SYNC_LARGO/sreg_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U_ZUMB/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.847ns  (logic 0.320ns (17.305%)  route 1.527ns (82.695%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.266     1.541    U_MUX/RESET_IBUF
    SLICE_X30Y107        LUT1 (Prop_lut1_I0_O)        0.045     1.586 f  U_MUX/FSM_sequential_current_state[2]_i_2/O
                         net (fo=111, routed)         0.261     1.847    U_ZUMB/count_reg[0]_0
    SLICE_X35Y106        FDCE                                         f  U_ZUMB/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.835     2.000    U_ZUMB/CLK
    SLICE_X35Y106        FDCE                                         r  U_ZUMB/count_reg[10]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U_ZUMB/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.847ns  (logic 0.320ns (17.305%)  route 1.527ns (82.695%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.266     1.541    U_MUX/RESET_IBUF
    SLICE_X30Y107        LUT1 (Prop_lut1_I0_O)        0.045     1.586 f  U_MUX/FSM_sequential_current_state[2]_i_2/O
                         net (fo=111, routed)         0.261     1.847    U_ZUMB/count_reg[0]_0
    SLICE_X35Y106        FDCE                                         f  U_ZUMB/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.835     2.000    U_ZUMB/CLK
    SLICE_X35Y106        FDCE                                         r  U_ZUMB/count_reg[11]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U_ZUMB/pwm_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.847ns  (logic 0.320ns (17.305%)  route 1.527ns (82.695%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.266     1.541    U_MUX/RESET_IBUF
    SLICE_X30Y107        LUT1 (Prop_lut1_I0_O)        0.045     1.586 f  U_MUX/FSM_sequential_current_state[2]_i_2/O
                         net (fo=111, routed)         0.261     1.847    U_ZUMB/count_reg[0]_0
    SLICE_X35Y106        FDCE                                         f  U_ZUMB/pwm_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.835     2.000    U_ZUMB/CLK
    SLICE_X35Y106        FDCE                                         r  U_ZUMB/pwm_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U_ZUMB/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.878ns  (logic 0.320ns (17.016%)  route 1.559ns (82.984%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.266     1.541    U_MUX/RESET_IBUF
    SLICE_X30Y107        LUT1 (Prop_lut1_I0_O)        0.045     1.586 f  U_MUX/FSM_sequential_current_state[2]_i_2/O
                         net (fo=111, routed)         0.292     1.878    U_ZUMB/count_reg[0]_0
    SLICE_X37Y105        FDCE                                         f  U_ZUMB/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.835     2.000    U_ZUMB/CLK
    SLICE_X37Y105        FDCE                                         r  U_ZUMB/count_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U_ZUMB/count_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.878ns  (logic 0.320ns (17.016%)  route 1.559ns (82.984%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.266     1.541    U_MUX/RESET_IBUF
    SLICE_X30Y107        LUT1 (Prop_lut1_I0_O)        0.045     1.586 f  U_MUX/FSM_sequential_current_state[2]_i_2/O
                         net (fo=111, routed)         0.292     1.878    U_ZUMB/count_reg[0]_0
    SLICE_X37Y105        FDCE                                         f  U_ZUMB/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.835     2.000    U_ZUMB/CLK
    SLICE_X37Y105        FDCE                                         r  U_ZUMB/count_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U_ZUMB/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.878ns  (logic 0.320ns (17.016%)  route 1.559ns (82.984%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.266     1.541    U_MUX/RESET_IBUF
    SLICE_X30Y107        LUT1 (Prop_lut1_I0_O)        0.045     1.586 f  U_MUX/FSM_sequential_current_state[2]_i_2/O
                         net (fo=111, routed)         0.292     1.878    U_ZUMB/count_reg[0]_0
    SLICE_X37Y105        FDCE                                         f  U_ZUMB/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.835     2.000    U_ZUMB/CLK
    SLICE_X37Y105        FDCE                                         r  U_ZUMB/count_reg[9]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U_ZUMB/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.910ns  (logic 0.320ns (16.736%)  route 1.590ns (83.264%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.266     1.541    U_MUX/RESET_IBUF
    SLICE_X30Y107        LUT1 (Prop_lut1_I0_O)        0.045     1.586 f  U_MUX/FSM_sequential_current_state[2]_i_2/O
                         net (fo=111, routed)         0.324     1.910    U_ZUMB/count_reg[0]_0
    SLICE_X35Y105        FDCE                                         f  U_ZUMB/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=111, routed)         0.835     2.000    U_ZUMB/CLK
    SLICE_X35Y105        FDCE                                         r  U_ZUMB/count_reg[8]/C





