{
	"author": [
		"Madhav P. Desai",
		"Yao-Tsung Yen"
	],
	"booktitle": "Proceedings of the 33rd Design Automation Conference",
	"booktitleshort": "DAC",
	"dblpkey": "conf/dac/DesaiY96",
	"doi": "10.1145/240518.240542",
	"ee": "http://doi.acm.org/10.1145/240518.240542",
	"pages": "125-130",
	"publisher": "ACM Press",
	"stemmed": [
		"a",
		"systemat",
		"techniqu",
		"for",
		"verifi",
		"critic",
		"path",
		"delay",
		"in",
		"a",
		"m",
		"hz",
		"alpha",
		"cpu",
		"design",
		"use",
		"circuit",
		"simul"
	],
	"tag": [
		"cpu",
		"design",
		"simulation",
		"using",
		"verification"
	],
	"title": "A Systematic Technique for Verifying Critical Path Delays in a 300MHz Alpha CPU Design Using Circuit Simulation",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1996
}