

================================================================
== Vitis HLS Report for 'neural_network'
================================================================
* Date:           Sun Sep 15 02:59:39 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_fcnn_iris
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.893 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      313|      313|  3.130 us|  3.130 us|  314|  314|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                    |                                                         |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                              Instance                              |                          Module                         |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_202  |neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3  |       34|       34|   0.340 us|   0.340 us|   34|   34|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_213                  |neural_network_Pipeline_VITIS_LOOP_70_4                  |       15|       15|   0.150 us|   0.150 us|   15|   15|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_232  |neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8  |       26|       26|   0.260 us|   0.260 us|   26|   26|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_243                  |neural_network_Pipeline_VITIS_LOOP_21_1                  |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_251                  |neural_network_Pipeline_VITIS_LOOP_92_9                  |       17|       17|   0.170 us|   0.170 us|   17|   17|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_270                  |neural_network_Pipeline_VITIS_LOOP_26_2                  |       10|       10|   0.100 us|   0.100 us|   10|   10|       no|
        |grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_291                  |neural_network_Pipeline_VITIS_LOOP_32_3                  |       92|       92|   0.920 us|   0.920 us|   92|   92|       no|
        +--------------------------------------------------------------------+---------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_60_1  |      106|      106|        53|          -|          -|     2|        no|
        |- VITIS_LOOP_82_6  |       94|       94|        47|          -|          -|     2|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     39|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|  11|   3235|   3703|    -|
|Memory           |        0|   -|    136|     12|    0|
|Multiplexer      |        -|   -|      -|    577|    -|
|Register         |        -|   -|    180|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|  11|   3551|   4331|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|  12|      8|     20|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+------+------+-----+
    |                              Instance                              |                          Module                         | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+------+------+-----+
    |CONTROL_s_axi_U                                                     |CONTROL_s_axi                                            |        0|   0|    36|    40|    0|
    |INPUT_s_axi_U                                                       |INPUT_s_axi                                              |        0|   0|   118|   168|    0|
    |OUTPUT_s_axi_U                                                      |OUTPUT_s_axi                                             |        0|   0|   162|   232|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_243                  |neural_network_Pipeline_VITIS_LOOP_21_1                  |        0|   0|    20|   117|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_270                  |neural_network_Pipeline_VITIS_LOOP_26_2                  |        0|   3|   634|   613|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_291                  |neural_network_Pipeline_VITIS_LOOP_32_3                  |        0|   0|  1562|  1416|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_202  |neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3  |        0|   0|   158|   287|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_213                  |neural_network_Pipeline_VITIS_LOOP_70_4                  |        0|   4|   250|   217|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_232  |neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8  |        0|   0|   158|   331|    0|
    |grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_251                  |neural_network_Pipeline_VITIS_LOOP_92_9                  |        0|   4|   137|   282|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                               |                                                         |        0|  11|  3235|  3703|    0|
    +--------------------------------------------------------------------+---------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |              Module              | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |layer1_output_U         |layer1_output_RAM_AUTO_1R1W       |        0|  15|   1|    0|     2|   15|     1|           30|
    |layer1_output_1_U       |layer1_output_RAM_AUTO_1R1W       |        0|  15|   1|    0|     2|   15|     1|           30|
    |layer1_output_2_U       |layer1_output_RAM_AUTO_1R1W       |        0|  15|   1|    0|     2|   15|     1|           30|
    |layer1_output_3_U       |layer1_output_RAM_AUTO_1R1W       |        0|  15|   1|    0|     2|   15|     1|           30|
    |layer1_weight_tile_U    |layer1_weight_tile_RAM_AUTO_1R1W  |        0|   9|   1|    0|     4|    9|     1|           36|
    |layer1_weight_tile_1_U  |layer1_weight_tile_RAM_AUTO_1R1W  |        0|   9|   1|    0|     4|    9|     1|           36|
    |layer1_weight_tile_2_U  |layer1_weight_tile_RAM_AUTO_1R1W  |        0|   9|   1|    0|     4|    9|     1|           36|
    |layer1_weight_tile_3_U  |layer1_weight_tile_RAM_AUTO_1R1W  |        0|   9|   1|    0|     4|    9|     1|           36|
    |layer2_weight_tile_U    |layer2_weight_tile_RAM_AUTO_1R1W  |        0|  10|   1|    0|     3|   10|     1|           30|
    |layer2_weight_tile_1_U  |layer2_weight_tile_RAM_AUTO_1R1W  |        0|  10|   1|    0|     3|   10|     1|           30|
    |layer2_weight_tile_2_U  |layer2_weight_tile_RAM_AUTO_1R1W  |        0|  10|   1|    0|     3|   10|     1|           30|
    |layer2_weight_tile_3_U  |layer2_weight_tile_RAM_AUTO_1R1W  |        0|  10|   1|    0|     3|   10|     1|           30|
    +------------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                                  |        0| 136|  12|    0|    36|  136|    12|          384|
    +------------------------+----------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln60_fu_334_p2  |         +|   0|  0|  13|           4|           3|
    |add_ln82_fu_372_p2  |         +|   0|  0|  13|           4|           3|
    |cmp131_fu_366_p2    |      icmp|   0|  0|  13|           4|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  39|          12|           7|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  61|         15|    1|         15|
    |layer1_output_1_address0       |  13|          3|    1|          3|
    |layer1_output_1_ce0            |  13|          3|    1|          3|
    |layer1_output_1_we0            |   9|          2|    1|          2|
    |layer1_output_2_address0       |  13|          3|    1|          3|
    |layer1_output_2_ce0            |  13|          3|    1|          3|
    |layer1_output_2_we0            |   9|          2|    1|          2|
    |layer1_output_3_address0       |  13|          3|    1|          3|
    |layer1_output_3_ce0            |  13|          3|    1|          3|
    |layer1_output_3_we0            |   9|          2|    1|          2|
    |layer1_output_address0         |  13|          3|    1|          3|
    |layer1_output_ce0              |  13|          3|    1|          3|
    |layer1_output_we0              |   9|          2|    1|          2|
    |layer1_weight_tile_1_address0  |  13|          3|    2|          6|
    |layer1_weight_tile_1_ce0       |  13|          3|    1|          3|
    |layer1_weight_tile_1_we0       |   9|          2|    1|          2|
    |layer1_weight_tile_2_address0  |  13|          3|    2|          6|
    |layer1_weight_tile_2_ce0       |  13|          3|    1|          3|
    |layer1_weight_tile_2_we0       |   9|          2|    1|          2|
    |layer1_weight_tile_3_address0  |  13|          3|    2|          6|
    |layer1_weight_tile_3_ce0       |  13|          3|    1|          3|
    |layer1_weight_tile_3_we0       |   9|          2|    1|          2|
    |layer1_weight_tile_address0    |  13|          3|    2|          6|
    |layer1_weight_tile_ce0         |  13|          3|    1|          3|
    |layer1_weight_tile_we0         |   9|          2|    1|          2|
    |layer2_weight_tile_1_address0  |  13|          3|    2|          6|
    |layer2_weight_tile_1_ce0       |  13|          3|    1|          3|
    |layer2_weight_tile_1_we0       |   9|          2|    1|          2|
    |layer2_weight_tile_2_address0  |  13|          3|    2|          6|
    |layer2_weight_tile_2_ce0       |  13|          3|    1|          3|
    |layer2_weight_tile_2_we0       |   9|          2|    1|          2|
    |layer2_weight_tile_3_address0  |  13|          3|    2|          6|
    |layer2_weight_tile_3_ce0       |  13|          3|    1|          3|
    |layer2_weight_tile_3_we0       |   9|          2|    1|          2|
    |layer2_weight_tile_address0    |  13|          3|    2|          6|
    |layer2_weight_tile_ce0         |  13|          3|    1|          3|
    |layer2_weight_tile_we0         |   9|          2|    1|          2|
    |output_0_o                     |  13|          3|   16|         48|
    |output_0_o_ap_vld              |  13|          3|    1|          3|
    |output_1_o                     |  13|          3|   16|         48|
    |output_1_o_ap_vld              |  13|          3|    1|          3|
    |output_2_o                     |  13|          3|   16|         48|
    |output_2_o_ap_vld              |  13|          3|    1|          3|
    |tile_1_fu_158                  |   9|          2|    4|          8|
    |tile_fu_98                     |   9|          2|    4|          8|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 577|        133|  104|        304|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                       Name                                      | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                        |  14|   0|   14|          0|
    |cmp131_reg_491                                                                   |   1|   0|    1|          0|
    |conv_i_i_le10_lcssa17_fu_170                                                     |  16|   0|   16|          0|
    |conv_i_i_le12_lcssa19_fu_174                                                     |  16|   0|   16|          0|
    |conv_i_i_le8_lcssa15_fu_166                                                      |  16|   0|   16|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_21_1_fu_243_ap_start_reg                  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_26_2_fu_270_ap_start_reg                  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_32_3_fu_291_ap_start_reg                  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_62_2_VITIS_LOOP_63_3_fu_202_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_70_4_fu_213_ap_start_reg                  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_84_7_VITIS_LOOP_85_8_fu_232_ap_start_reg  |   1|   0|    1|          0|
    |grp_neural_network_Pipeline_VITIS_LOOP_92_9_fu_251_ap_start_reg                  |   1|   0|    1|          0|
    |input_0_read_reg_422                                                             |  16|   0|   16|          0|
    |input_1_read_reg_427                                                             |  16|   0|   16|          0|
    |input_2_read_reg_432                                                             |  16|   0|   16|          0|
    |input_3_read_reg_437                                                             |  16|   0|   16|          0|
    |p_0_0_0114_i1_fu_162                                                             |  16|   0|   16|          0|
    |reg_307                                                                          |  16|   0|   16|          0|
    |tile_1_fu_158                                                                    |   4|   0|    4|          0|
    |tile_fu_98                                                                       |   4|   0|    4|          0|
    |trunc_ln60_reg_445                                                               |   3|   0|    3|          0|
    |trunc_ln82_reg_482                                                               |   3|   0|    3|          0|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                            | 180|   0|  180|          0|
    +---------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_CONTROL_AWVALID  |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_AWREADY  |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_AWADDR   |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WVALID   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WREADY   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WDATA    |   in|   32|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_WSTRB    |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARVALID  |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARREADY  |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_ARADDR   |   in|    4|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RVALID   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RREADY   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RDATA    |  out|   32|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_RRESP    |  out|    2|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BVALID   |  out|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BREADY   |   in|    1|       s_axi|         CONTROL|   return void|
|s_axi_CONTROL_BRESP    |  out|    2|       s_axi|         CONTROL|   return void|
|s_axi_INPUT_AWVALID    |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_AWREADY    |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_AWADDR     |   in|    6|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_WVALID     |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_WREADY     |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_WDATA      |   in|   32|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_WSTRB      |   in|    4|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_ARVALID    |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_ARREADY    |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_ARADDR     |   in|    6|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_RVALID     |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_RREADY     |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_RDATA      |  out|   32|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_RRESP      |  out|    2|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_BVALID     |  out|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_BREADY     |   in|    1|       s_axi|           INPUT|       pointer|
|s_axi_INPUT_BRESP      |  out|    2|       s_axi|           INPUT|       pointer|
|s_axi_OUTPUT_AWVALID   |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_AWREADY   |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_AWADDR    |   in|    6|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_WVALID    |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_WREADY    |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_WDATA     |   in|   32|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_WSTRB     |   in|    4|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_ARVALID   |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_ARREADY   |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_ARADDR    |   in|    6|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_RVALID    |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_RREADY    |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_RDATA     |  out|   32|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_RRESP     |  out|    2|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_BVALID    |  out|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_BREADY    |   in|    1|       s_axi|          OUTPUT|       pointer|
|s_axi_OUTPUT_BRESP     |  out|    2|       s_axi|          OUTPUT|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  neural_network|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  neural_network|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  neural_network|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

