# CPU-Design-in-SystemVerilog
Design a CPU in SystemVerilog that executes a RISC-V-inspired instruction set. Includes a data path, control unit, and a memory system for storing and accessing instructions and data. Verified using SystemVerilog testbenches.
