###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad30.sjsuad.sjsu.edu)
#  Generated on:      Thu Nov  3 16:39:06 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
###############################################################
# Complete Clock Tree Timing Report
#
# CLOCK: clks.clk
#
# Mode: clkRouteOnly
#
# Mode                : Setup
# Library Name        : osu018_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.8
# Temperature         : 25
#
###############################################################


Nr. of Subtrees                : 169
Nr. of Sinks                   : 3650
Nr. of Buffer                  : 435
Nr. of Level (including gates) : 7
Root Rise Input Tran           : 0.1(ps)
Root Fall Input Tran           : 0.1(ps)
Max trig. edge delay at sink(R): tx_core/tx_crc/crcpkt2/crcin24_d_reg[3]/CLK 1480.5(ps)
Min trig. edge delay at sink(R): tx_core/axi_master/pfifo_frag_cnt_1_d_reg[2]/CLK 1347.5(ps)

                                 (Actual)               (Required)          
Rise Phase Delay               : 1347.5~1506.8(ps)      0~10(ps)            
Fall Phase Delay               : 1363.3~1546.6(ps)      0~10(ps)            
Trig. Edge Skew                : 133(ps)                132(ps)             
Rise Skew                      : 159.3(ps)              
Fall Skew                      : 183.3(ps)              
Max. Rise Buffer Tran          : 272.8(ps)              200(ps)             
Max. Fall Buffer Tran          : 227.2(ps)              200(ps)             
Max. Rise Sink Tran            : 277.4(ps)              200(ps)             
Max. Fall Sink Tran            : 230.7(ps)              200(ps)             
Min. Rise Buffer Tran          : 19.1(ps)               0(ps)               
Min. Fall Buffer Tran          : 20(ps)                 0(ps)               
Min. Rise Sink Tran            : 53.2(ps)               0(ps)               
Min. Fall Sink Tran            : 44.9(ps)               0(ps)               



***** Max Transition Time Violation *****

Pin Name                         (Actual)               (Required)          
-------------------------------------------------------------------
FECTS_clks_clk___L3_I9/A         [222.8 186.5](ps)      200(ps)             
FECTS_clks_clk___L3_I8/A         [222.2 185.3](ps)      200(ps)             
FECTS_clks_clk___L3_I7/A         [222.8 186.5](ps)      200(ps)             
FECTS_clks_clk___L3_I6/A         [222.8 186.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/main_gate/B[210.2 176.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/main_gate/B[210.2 176.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/main_gate/B[209 174.2](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/main_gate/B[210.1 176.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/main_gate/B[210 176.3](ps)        200(ps)             
tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/main_gate/B[209.9 176.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/main_gate/B[272.8 226.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/main_gate/B[272.8 227.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/main_gate/B[272.8 226.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/main_gate/B[272.8 227](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/main_gate/B[272.8 226.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/main_gate/B[272.8 227](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/main_gate/B[272.8 227.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/main_gate/B[272.8 227.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/main_gate/B[272.8 227.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/main_gate/B[272.8 227.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/main_gate/B[272.8 226.8](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/main_gate/B[272.8 227.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/main_gate/B[262.5 219.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/main_gate/B[261.8 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/main_gate/B[261.8 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/main_gate/B[262.8 219.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/main_gate/B[261.8 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/main_gate/B[261.8 218.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/main_gate/B[262.9 219.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/main_gate/B[262.9 219.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/main_gate/B[262.8 219.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/main_gate/B[262.7 219.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/main_gate/B[262.9 219.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/main_gate/B[255.4 212.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/main_gate/B[255.4 212.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/main_gate/B[255.4 212.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/main_gate/B[255.4 212.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/main_gate/B[255.4 213.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/main_gate/B[255.3 212.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/main_gate/B[255.5 213.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/main_gate/B[255.4 213.4](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/main_gate/B[255.5 213.1](ps)      200(ps)             
FECTS_clks_clk___L4_I8/A         [210.6 175.8](ps)      200(ps)             
FECTS_clks_clk___L4_I7/A         [210.6 175.8](ps)      200(ps)             
FECTS_clks_clk___L4_I6/A         [210.6 175.8](ps)      200(ps)             
FECTS_clks_clk___L4_I5/A         [210.6 175.8](ps)      200(ps)             
tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/main_gate/B[210.6 175.8](ps)      200(ps)             
FECTS_clks_clk___L4_I4/A         [253.9 211.4](ps)      200(ps)             
FECTS_clks_clk___L4_I3/A         [253.8 211.6](ps)      200(ps)             
FECTS_clks_clk___L4_I2/A         [253.9 211.4](ps)      200(ps)             
FECTS_clks_clk___L4_I1/A         [253.8 211.6](ps)      200(ps)             
FECTS_clks_clk___L4_I0/A         [253.8 211.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/main_gate/B[254 211.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/main_gate/B[254 211.6](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/main_gate/B[218.7 184.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/main_gate/B[218.6 185.1](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/main_gate/B[215.1 179.7](ps)      200(ps)             
tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/main_gate/B[215.1 179.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/main_gate/B[218.7 184.7](ps)      200(ps)             
tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/main_gate/B[219.5 185.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/main_gate/B[246.7 205](ps)        200(ps)             
tx_core/axi_master/clk_gate_haddr1_d_reg/main_gate/B[246.7 205](ps)        200(ps)             
tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/main_gate/B[246.7 205](ps)        200(ps)             
tx_core/axi_master/clk_gate_link_datain_0_d_reg/main_gate/B[246.7 205](ps)        200(ps)             
tx_core/axi_master/clk_gate_haddr0_d_reg/main_gate/B[246.7 205](ps)        200(ps)             
tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/main_gate/B[246.7 205](ps)        200(ps)             
tx_core/axi_master/clk_gate_link_datain_1_d_reg/main_gate/B[246.7 205](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/main_gate/B[246.7 205](ps)        200(ps)             
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/main_gate/B[246.7 205](ps)        200(ps)             
tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/main_gate/B[246.7 205](ps)        200(ps)             
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/main_gate/B[246.7 205](ps)        200(ps)             
tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/main_gate/B[246.7 205](ps)        200(ps)             
tx_core/axi_master/clk_gate_haddr0_d_reg/FECTS_clks_clk___I15/A[246.7 205](ps)        200(ps)             
tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/main_gate/B[232 193](ps)          200(ps)             
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/main_gate/B[232.7 194.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/main_gate/B[232.8 194.6](ps)      200(ps)             
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/main_gate/B[232.8 194.7](ps)      200(ps)             
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/main_gate/B[232.6 194.7](ps)      200(ps)             
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/main_gate/B[232.7 194.7](ps)      200(ps)             
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/main_gate/B[232.6 194.6](ps)      200(ps)             
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/main_gate/B[232.6 194.6](ps)      200(ps)             
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/main_gate/B[232.6 194.7](ps)      200(ps)             
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/main_gate/B[232.7 194.6](ps)      200(ps)             
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/main_gate/B[232.7 194.6](ps)      200(ps)             
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/main_gate/B[232.6 194.7](ps)      200(ps)             
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/main_gate/B[232.8 194.7](ps)      200(ps)             
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/main_gate/B[232.7 194.6](ps)      200(ps)             
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/main_gate/B[232.7 194.6](ps)      200(ps)             
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/main_gate/B[232.6 194.7](ps)      200(ps)             
FECTS_tx_core_tx_rs_net5468___L1_I0/A[236.8 189.6](ps)      200(ps)             
FECTS_tx_core_tx_rs_net5468___L1_I1/A[236.8 189.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/net7324__L1_I0/A[246.6 197](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/net7324__I13/A[246.6 197](ps)        200(ps)             
tx_core/tx_crc/crcpkt0/net7319__L1_I0/A[232.9 186.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/net7319__L1_I1/A[232.9 186.3](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/net7364__L1_I0/A[222.7 188.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/net7364__L1_I1/A[222.7 188.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/net7364__L1_I2/A[222.7 188.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/net7389__L1_I0/A[223.4 189.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/net7389__L1_I1/A[223.4 189.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/net7389__L1_I2/A[223.4 189.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/net7389__L1_I3/A[223.4 189.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/net7349__L1_I0/A[214.8 182.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/net7349__L1_I1/A[214.8 182.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt0/net7349__L1_I2/A[214.8 182.1](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/net7349__L1_I0/A[218.2 184.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/net7349__L1_I1/A[218.2 184.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/net7349__L1_I2/A[218.2 184.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/net7374__L1_I0/A[203 172.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/net7374__L1_I1/A[203 172.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/net7374__L1_I2/A[203 172.5](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/net7379__L1_I0/A[218 184.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/net7379__L1_I1/A[218 184.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/net7379__L1_I2/A[218 184.7](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/net7364__L1_I0/A[226 191.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/net7364__L1_I1/A[226 191.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/net7364__L1_I2/A[226 191.3](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/net7389__L1_I0/A[223.2 188.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/net7389__L1_I1/A[223.2 188.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/net7389__L1_I2/A[223.2 188.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/net7389__L1_I3/A[223.2 188.9](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/net7389__L1_I0/A[221.7 187.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/net7389__L1_I1/A[221.7 187.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/net7389__L1_I2/A[221.7 187.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/net7389__L1_I3/A[221.7 187.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/net7319__L1_I0/A[258.1 206](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/net7319__L1_I1/A[258.1 206](ps)        200(ps)             
tx_core/tx_crc/crcpkt2/net6832__L1_I0/A[225.9 191.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/net6832__L1_I1/A[225.9 191.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/net6832__L1_I2/A[225.9 191.2](ps)      200(ps)             
tx_core/tx_crc/crcpkt2/net6832__L1_I3/A[225.9 191.2](ps)      200(ps)             
FECTS_clks_clk___L5_I41/A        [207.2 175.4](ps)      200(ps)             
FECTS_clks_clk___L5_I40/A        [207.2 175.4](ps)      200(ps)             
FECTS_clks_clk___L5_I39/A        [207.6 175.4](ps)      200(ps)             
FECTS_clks_clk___L5_I38/A        [207.5 174.7](ps)      200(ps)             
FECTS_clks_clk___L5_I37/A        [207.2 175.4](ps)      200(ps)             
FECTS_clks_clk___I14/A           [207.6 175.4](ps)      200(ps)             
FECTS_clks_clk___L5_I36/A        [214.8 179.9](ps)      200(ps)             
FECTS_clks_clk___L5_I35/A        [214.8 179.9](ps)      200(ps)             
FECTS_clks_clk___L5_I34/A        [214.8 179.9](ps)      200(ps)             
FECTS_clks_clk___L5_I33/A        [214.8 179.9](ps)      200(ps)             
FECTS_clks_clk___L5_I32/A        [214.8 179.8](ps)      200(ps)             
FECTS_clks_clk___L5_I31/A        [240 200.6](ps)        200(ps)             
FECTS_clks_clk___L5_I30/A        [240.3 200.6](ps)      200(ps)             
FECTS_clks_clk___L5_I29/A        [240.1 200.6](ps)      200(ps)             
FECTS_clks_clk___L5_I28/A        [240.2 200.3](ps)      200(ps)             
FECTS_clks_clk___L5_I27/A        [240.2 200.3](ps)      200(ps)             
FECTS_clks_clk___I10/A           [240.3 200.7](ps)      200(ps)             
FECTS_clks_clk___L5_I26/A        [227.5 190.1](ps)      200(ps)             
FECTS_clks_clk___L5_I25/A        [227.4 190.6](ps)      200(ps)             
FECTS_clks_clk___L5_I24/A        [227.2 189.6](ps)      200(ps)             
FECTS_clks_clk___L5_I23/A        [227.6 190.5](ps)      200(ps)             
FECTS_clks_clk___L5_I22/A        [227.5 190.6](ps)      200(ps)             
FECTS_clks_clk___L5_I21/A        [227.5 190.6](ps)      200(ps)             
FECTS_clks_clk___L5_I20/A        [223.3 186.5](ps)      200(ps)             
FECTS_clks_clk___L5_I19/A        [223.3 186.5](ps)      200(ps)             
FECTS_clks_clk___L5_I18/A        [223.3 186.5](ps)      200(ps)             
FECTS_clks_clk___L5_I17/A        [223.3 186.5](ps)      200(ps)             
FECTS_clks_clk___L5_I8/A         [215.8 180.3](ps)      200(ps)             
FECTS_clks_clk___L5_I7/A         [215.8 180.3](ps)      200(ps)             
FECTS_clks_clk___L5_I6/A         [215.8 180.3](ps)      200(ps)             
FECTS_clks_clk___L5_I5/A         [215.8 180.3](ps)      200(ps)             
FECTS_clks_clk___L5_I4/A         [215.8 180.3](ps)      200(ps)             
FECTS_clks_clk___L5_I3/A         [202.6 169.9](ps)      200(ps)             
FECTS_clks_clk___L5_I2/A         [202.2 169.3](ps)      200(ps)             
FECTS_clks_clk___L5_I1/A         [202.6 170](ps)        200(ps)             
FECTS_clks_clk___L5_I0/A         [202.6 170](ps)        200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[2]/CLK[277.3 230.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[9]/CLK[277.3 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[31]/CLK[277.3 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[4]/CLK[277.3 230.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[10]/CLK[277.3 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[14]/CLK[277.3 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[3]/CLK[277.3 230.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[8]/CLK[277.4 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[11]/CLK[277.4 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[13]/CLK[277.4 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[15]/CLK[277.4 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[12]/CLK[277.4 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[5]/CLK[277.3 230.5](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[23]/CLK[277.4 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[18]/CLK[277.4 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[16]/CLK[277.4 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[6]/CLK[277.3 230.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[0]/CLK[277.3 230.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[25]/CLK[277.3 230.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[1]/CLK[277.3 230.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[7]/CLK[277.3 230.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[27]/CLK[277.3 230.6](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[29]/CLK[277.3 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[24]/CLK[277.3 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[30]/CLK[277.3 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[26]/CLK[277.3 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[21]/CLK[277.3 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[28]/CLK[277.3 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[19]/CLK[277.4 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[22]/CLK[277.4 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[20]/CLK[277.3 230.7](ps)      200(ps)             
tx_core/tx_crc/crcpkt1/data32_d_reg[17]/CLK[277.4 230.7](ps)      200(ps)             



***** NO Min Transition Time Violation *****

***** NO Max_Fanout Violation *****

***** NO AC Irms Limit Violation *****

**** Sub Tree Report ****
OUTPUT_TERM: clks.clk [0(ps) 0(ps)]

Main Tree: 
     nrSink         : 3650
     Rise Delay	   : [1347.5(ps)  1506.8(ps)]
     Rise Skew	   : 159.3(ps)
     Fall Delay	   : [1363.3(ps)  1546.6(ps)]
     Fall Skew	   : 183.3(ps)


  Child Tree 1 from tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1358.2(ps)  1479.8(ps)] Skew [121.6(ps)]
     Fall Delay[1413.6(ps)  1539.2(ps)] Skew=[125.6(ps)]


  Child Tree 2 from tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/main_gate/B: 
     nrSink : 40
     Rise Delay [1348(ps)  1372.3(ps)] Skew [24.3(ps)]
     Fall Delay[1407.2(ps)  1430(ps)] Skew=[22.8(ps)]


  Child Tree 3 from tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/main_gate/B: 
     nrSink : 40
     Rise Delay [1353.8(ps)  1362.4(ps)] Skew [8.6(ps)]
     Fall Delay[1408.4(ps)  1416.7(ps)] Skew=[8.3(ps)]


  Child Tree 4 from tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/main_gate/B: 
     nrSink : 48
     Rise Delay [1381.3(ps)  1395.7(ps)] Skew [14.4(ps)]
     Fall Delay[1439.7(ps)  1453.3(ps)] Skew=[13.6(ps)]


  Child Tree 5 from tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/main_gate/B: 
     nrSink : 64
     Rise Delay [1399.9(ps)  1415(ps)] Skew [15.1(ps)]
     Fall Delay[1463.6(ps)  1479.1(ps)] Skew=[15.5(ps)]


  Child Tree 6 from tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/main_gate/B: 
     nrSink : 78
     Rise Delay [1395.7(ps)  1428.9(ps)] Skew [33.2(ps)]
     Fall Delay[1460.9(ps)  1492(ps)] Skew=[31.1(ps)]


  Child Tree 7 from tx_core/axi_master/clk_gate_link_datain_2_d_reg/main_gate/B: 
     nrSink : 39
     Rise Delay [1353.3(ps)  1379.8(ps)] Skew [26.5(ps)]
     Fall Delay[1404.8(ps)  1431.2(ps)] Skew=[26.4(ps)]


  Child Tree 8 from tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/main_gate/B: 
     nrSink : 92
     Rise Delay [1387.3(ps)  1413.5(ps)] Skew [26.2(ps)]
     Fall Delay[1444.3(ps)  1469(ps)] Skew=[24.7(ps)]


  Child Tree 9 from tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1471.5(ps)  1480.5(ps)] Skew [9(ps)]
     Fall Delay[1531(ps)  1540(ps)] Skew=[9(ps)]


  Child Tree 10 from tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1360.3(ps)  1378.2(ps)] Skew [17.9(ps)]
     Fall Delay[1406.9(ps)  1423.8(ps)] Skew=[16.9(ps)]


  Child Tree 11 from tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1470.1(ps)  1476.4(ps)] Skew [6.3(ps)]
     Fall Delay[1540.3(ps)  1546.6(ps)] Skew=[6.3(ps)]


  Child Tree 12 from tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1465.8(ps)  1476.6(ps)] Skew [10.8(ps)]
     Fall Delay[1536.1(ps)  1546.6(ps)] Skew=[10.5(ps)]


  Child Tree 13 from tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/main_gate/B: 
     nrSink : 16
     Rise Delay [1418.1(ps)  1422.9(ps)] Skew [4.8(ps)]
     Fall Delay[1474.2(ps)  1479(ps)] Skew=[4.8(ps)]


  Child Tree 14 from tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1354.3(ps)  1370.7(ps)] Skew [16.4(ps)]
     Fall Delay[1421.7(ps)  1438(ps)] Skew=[16.3(ps)]


  Child Tree 15 from tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1359.7(ps)  1362.6(ps)] Skew [2.9(ps)]
     Fall Delay[1428.7(ps)  1431.5(ps)] Skew=[2.8(ps)]


  Child Tree 16 from tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1357.1(ps)  1366(ps)] Skew [8.9(ps)]
     Fall Delay[1424.8(ps)  1433.5(ps)] Skew=[8.7(ps)]


  Child Tree 17 from tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1375(ps)  1382.2(ps)] Skew [7.2(ps)]
     Fall Delay[1444.1(ps)  1450.5(ps)] Skew=[6.4(ps)]


  Child Tree 18 from tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1386.7(ps)  1401.9(ps)] Skew [15.2(ps)]
     Fall Delay[1443.1(ps)  1457.9(ps)] Skew=[14.8(ps)]


  Child Tree 19 from tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1389.2(ps)  1396.9(ps)] Skew [7.7(ps)]
     Fall Delay[1458.6(ps)  1466(ps)] Skew=[7.4(ps)]


  Child Tree 20 from tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1390.7(ps)  1407.5(ps)] Skew [16.8(ps)]
     Fall Delay[1462.7(ps)  1478.7(ps)] Skew=[16(ps)]


  Child Tree 21 from tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/main_gate/B: 
     nrSink : 24
     Rise Delay [1418.3(ps)  1428.4(ps)] Skew [10.1(ps)]
     Fall Delay[1488.3(ps)  1497.8(ps)] Skew=[9.5(ps)]


  Child Tree 22 from tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/main_gate/B: 
     nrSink : 56
     Rise Delay [1424.5(ps)  1439(ps)] Skew [14.5(ps)]
     Fall Delay[1492.2(ps)  1506.4(ps)] Skew=[14.2(ps)]


  Child Tree 23 from tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1373.5(ps)  1383.4(ps)] Skew [9.9(ps)]
     Fall Delay[1441.4(ps)  1451(ps)] Skew=[9.6(ps)]


  Child Tree 24 from tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1377.2(ps)  1398.1(ps)] Skew [20.9(ps)]
     Fall Delay[1444.7(ps)  1464.9(ps)] Skew=[20.2(ps)]


  Child Tree 25 from tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/main_gate/B: 
     nrSink : 16
     Rise Delay [1350(ps)  1353.2(ps)] Skew [3.2(ps)]
     Fall Delay[1405.8(ps)  1409(ps)] Skew=[3.2(ps)]


  Child Tree 26 from tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/main_gate/B: 
     nrSink : 16
     Rise Delay [1347.9(ps)  1361.5(ps)] Skew [13.6(ps)]
     Fall Delay[1405.4(ps)  1419.1(ps)] Skew=[13.7(ps)]


  Child Tree 27 from tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1355.3(ps)  1364(ps)] Skew [8.7(ps)]
     Fall Delay[1422(ps)  1430.8(ps)] Skew=[8.8(ps)]


  Child Tree 28 from tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1364.8(ps)  1375.9(ps)] Skew [11.1(ps)]
     Fall Delay[1420.5(ps)  1431.6(ps)] Skew=[11.1(ps)]


  Child Tree 29 from tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1382.2(ps)  1386.3(ps)] Skew [4.1(ps)]
     Fall Delay[1449.8(ps)  1453.6(ps)] Skew=[3.8(ps)]


  Child Tree 30 from tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1385.4(ps)  1400.1(ps)] Skew [14.7(ps)]
     Fall Delay[1456.2(ps)  1470.5(ps)] Skew=[14.3(ps)]


  Child Tree 31 from tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1402.7(ps)  1413.9(ps)] Skew [11.2(ps)]
     Fall Delay[1470.8(ps)  1481.3(ps)] Skew=[10.5(ps)]


  Child Tree 32 from tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1408.1(ps)  1420.1(ps)] Skew [12(ps)]
     Fall Delay[1476.4(ps)  1487.6(ps)] Skew=[11.2(ps)]


  Child Tree 33 from tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/main_gate/B: 
     nrSink : 56
     Rise Delay [1449.1(ps)  1479(ps)] Skew [29.9(ps)]
     Fall Delay[1517.3(ps)  1544.9(ps)] Skew=[27.6(ps)]


  Child Tree 34 from tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1359.4(ps)  1372(ps)] Skew [12.6(ps)]
     Fall Delay[1424.9(ps)  1437.1(ps)] Skew=[12.2(ps)]


  Child Tree 35 from tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1358.1(ps)  1377.5(ps)] Skew [19.4(ps)]
     Fall Delay[1428(ps)  1446.8(ps)] Skew=[18.8(ps)]


  Child Tree 36 from tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1379.9(ps)  1393.1(ps)] Skew [13.2(ps)]
     Fall Delay[1449.9(ps)  1462.4(ps)] Skew=[12.5(ps)]


  Child Tree 37 from tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1386.3(ps)  1401.4(ps)] Skew [15.1(ps)]
     Fall Delay[1456.3(ps)  1470.8(ps)] Skew=[14.5(ps)]


  Child Tree 38 from tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1396.6(ps)  1411(ps)] Skew [14.4(ps)]
     Fall Delay[1463.8(ps)  1477.3(ps)] Skew=[13.5(ps)]


  Child Tree 39 from tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/main_gate/B: 
     nrSink : 24
     Rise Delay [1402.1(ps)  1420.6(ps)] Skew [18.5(ps)]
     Fall Delay[1470.4(ps)  1488.2(ps)] Skew=[17.8(ps)]


  Child Tree 40 from tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/main_gate/B: 
     nrSink : 24
     Rise Delay [1424.2(ps)  1432.6(ps)] Skew [8.4(ps)]
     Fall Delay[1491.6(ps)  1500.2(ps)] Skew=[8.6(ps)]


  Child Tree 41 from tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1419.9(ps)  1441(ps)] Skew [21.1(ps)]
     Fall Delay[1474.8(ps)  1495(ps)] Skew=[20.2(ps)]


  Child Tree 42 from tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1437.9(ps)  1445.7(ps)] Skew [7.8(ps)]
     Fall Delay[1504.1(ps)  1511.7(ps)] Skew=[7.6(ps)]


  Child Tree 43 from tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/main_gate/B: 
     nrSink : 56
     Rise Delay [1348.9(ps)  1369.5(ps)] Skew [20.6(ps)]
     Fall Delay[1400(ps)  1419.8(ps)] Skew=[19.8(ps)]


  Child Tree 44 from tx_core/tx_rs/clk_gate_crc_left_d_reg/main_gate/B: 
     nrSink : 34
     Rise Delay [1352.7(ps)  1374.8(ps)] Skew [22.1(ps)]
     Fall Delay[1396.7(ps)  1417.2(ps)] Skew=[20.5(ps)]


  Child Tree 45 from tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/main_gate/B: 
     nrSink : 64
     Rise Delay [1359.1(ps)  1370.6(ps)] Skew [11.5(ps)]
     Fall Delay[1411.4(ps)  1423.1(ps)] Skew=[11.7(ps)]


  Child Tree 46 from tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/main_gate/B: 
     nrSink : 48
     Rise Delay [1371(ps)  1379.8(ps)] Skew [8.8(ps)]
     Fall Delay[1413(ps)  1421.9(ps)] Skew=[8.9(ps)]


  Child Tree 47 from tx_core/tx_rs/clk_gate_crc_tx_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1382(ps)  1391.7(ps)] Skew [9.7(ps)]
     Fall Delay[1424.3(ps)  1433.3(ps)] Skew=[9(ps)]


  Child Tree 48 from tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/main_gate/B: 
     nrSink : 78
     Rise Delay [1431.4(ps)  1441.2(ps)] Skew [9.8(ps)]
     Fall Delay[1495.5(ps)  1505.2(ps)] Skew=[9.7(ps)]


  Child Tree 49 from tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1418.4(ps)  1437.8(ps)] Skew [19.4(ps)]
     Fall Delay[1463.8(ps)  1483.2(ps)] Skew=[19.4(ps)]


  Child Tree 50 from tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1445.2(ps)  1464.9(ps)] Skew [19.7(ps)]
     Fall Delay[1515.7(ps)  1534.2(ps)] Skew=[18.5(ps)]


  Child Tree 51 from tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1405.8(ps)  1415.8(ps)] Skew [10(ps)]
     Fall Delay[1466.5(ps)  1476.6(ps)] Skew=[10.1(ps)]


  Child Tree 52 from tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/main_gate/B: 
     nrSink : 40
     Rise Delay [1425.1(ps)  1443.1(ps)] Skew [18(ps)]
     Fall Delay[1486.8(ps)  1503.5(ps)] Skew=[16.7(ps)]


  Child Tree 53 from tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/main_gate/B: 
     nrSink : 32
     Rise Delay [1419.1(ps)  1445.3(ps)] Skew [26.2(ps)]
     Fall Delay[1485.5(ps)  1509.2(ps)] Skew=[23.7(ps)]


  Child Tree 54 from tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/main_gate/B: 
     nrSink : 32
     Rise Delay [1427.1(ps)  1445.8(ps)] Skew [18.7(ps)]
     Fall Delay[1491.7(ps)  1509.2(ps)] Skew=[17.5(ps)]


  Child Tree 55 from tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/main_gate/B: 
     nrSink : 48
     Rise Delay [1444.4(ps)  1455.4(ps)] Skew [11(ps)]
     Fall Delay[1500.3(ps)  1511.5(ps)] Skew=[11.2(ps)]


  Child Tree 56 from tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/main_gate/B: 
     nrSink : 41
     Rise Delay [1457.2(ps)  1469.4(ps)] Skew [12.2(ps)]
     Fall Delay[1514.8(ps)  1526(ps)] Skew=[11.2(ps)]


  Child Tree 57 from tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/main_gate/B: 
     nrSink : 32
     Rise Delay [1364.3(ps)  1381(ps)] Skew [16.7(ps)]
     Fall Delay[1431.9(ps)  1447.3(ps)] Skew=[15.4(ps)]


  Child Tree 58 from tx_core/axi_master/clk_gate_haddr1_d_reg/main_gate/B: 
     nrSink : 40
     Rise Delay [1368.5(ps)  1397.6(ps)] Skew [29.1(ps)]
     Fall Delay[1428.8(ps)  1455.6(ps)] Skew=[26.8(ps)]


  Child Tree 59 from tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/main_gate/B: 
     nrSink : 32
     Rise Delay [1383.2(ps)  1397.8(ps)] Skew [14.6(ps)]
     Fall Delay[1450.7(ps)  1463.8(ps)] Skew=[13.1(ps)]


  Child Tree 60 from tx_core/axi_master/clk_gate_link_datain_0_d_reg/main_gate/B: 
     nrSink : 39
     Rise Delay [1378.7(ps)  1396.4(ps)] Skew [17.7(ps)]
     Fall Delay[1439(ps)  1455.2(ps)] Skew=[16.2(ps)]


  Child Tree 61 from tx_core/axi_master/clk_gate_haddr0_d_reg/main_gate/B: 
     nrSink : 40
     Rise Delay [1365.6(ps)  1403.8(ps)] Skew [38.2(ps)]
     Fall Delay[1429.3(ps)  1465.3(ps)] Skew=[36(ps)]


  Child Tree 62 from tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/main_gate/B: 
     nrSink : 32
     Rise Delay [1385.3(ps)  1405.9(ps)] Skew [20.6(ps)]
     Fall Delay[1452.2(ps)  1471.8(ps)] Skew=[19.6(ps)]


  Child Tree 63 from tx_core/axi_master/clk_gate_link_datain_1_d_reg/main_gate/B: 
     nrSink : 39
     Rise Delay [1376.3(ps)  1416.9(ps)] Skew [40.6(ps)]
     Fall Delay[1437.5(ps)  1475.8(ps)] Skew=[38.3(ps)]


  Child Tree 64 from tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/main_gate/B: 
     nrSink : 32
     Rise Delay [1391.8(ps)  1423.9(ps)] Skew [32.1(ps)]
     Fall Delay[1460.3(ps)  1490.9(ps)] Skew=[30.6(ps)]


  Child Tree 65 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/main_gate/B: 
     nrSink : 40
     Rise Delay [1399.7(ps)  1422.9(ps)] Skew [23.2(ps)]
     Fall Delay[1458(ps)  1481.3(ps)] Skew=[23.3(ps)]


  Child Tree 66 from tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/main_gate/B: 
     nrSink : 32
     Rise Delay [1413.9(ps)  1432.5(ps)] Skew [18.6(ps)]
     Fall Delay[1482.4(ps)  1500(ps)] Skew=[17.6(ps)]


  Child Tree 67 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/main_gate/B: 
     nrSink : 40
     Rise Delay [1405.9(ps)  1437.1(ps)] Skew [31.2(ps)]
     Fall Delay[1465.4(ps)  1495(ps)] Skew=[29.6(ps)]


  Child Tree 68 from tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/main_gate/B: 
     nrSink : 78
     Rise Delay [1439(ps)  1474.5(ps)] Skew [35.5(ps)]
     Fall Delay[1511.4(ps)  1543.9(ps)] Skew=[32.5(ps)]


  Child Tree 69 from tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/main_gate/B: 
     nrSink : 40
     Rise Delay [1359.9(ps)  1370(ps)] Skew [10.1(ps)]
     Fall Delay[1421.1(ps)  1431.6(ps)] Skew=[10.5(ps)]


  Child Tree 70 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/main_gate/B: 
     nrSink : 40
     Rise Delay [1404.8(ps)  1427.6(ps)] Skew [22.8(ps)]
     Fall Delay[1462.8(ps)  1485(ps)] Skew=[22.2(ps)]


  Child Tree 71 from tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/main_gate/B: 
     nrSink : 64
     Rise Delay [1390.7(ps)  1416(ps)] Skew [25.3(ps)]
     Fall Delay[1460(ps)  1483.5(ps)] Skew=[23.5(ps)]


  Child Tree 72 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/main_gate/B: 
     nrSink : 40
     Rise Delay [1414(ps)  1437.1(ps)] Skew [23.1(ps)]
     Fall Delay[1472(ps)  1494.5(ps)] Skew=[22.5(ps)]


  Child Tree 73 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/main_gate/B: 
     nrSink : 40
     Rise Delay [1410.9(ps)  1432.2(ps)] Skew [21.3(ps)]
     Fall Delay[1469.1(ps)  1488.8(ps)] Skew=[19.7(ps)]


  Child Tree 74 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/main_gate/B: 
     nrSink : 40
     Rise Delay [1419.5(ps)  1431.3(ps)] Skew [11.8(ps)]
     Fall Delay[1476.9(ps)  1488.8(ps)] Skew=[11.9(ps)]


  Child Tree 75 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/main_gate/B: 
     nrSink : 40
     Rise Delay [1416.7(ps)  1445(ps)] Skew [28.3(ps)]
     Fall Delay[1475.2(ps)  1501.9(ps)] Skew=[26.7(ps)]


  Child Tree 76 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/main_gate/B: 
     nrSink : 40
     Rise Delay [1426.5(ps)  1438.2(ps)] Skew [11.7(ps)]
     Fall Delay[1484.3(ps)  1494.9(ps)] Skew=[10.6(ps)]


  Child Tree 77 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/main_gate/B: 
     nrSink : 40
     Rise Delay [1425.1(ps)  1437.4(ps)] Skew [12.3(ps)]
     Fall Delay[1482.7(ps)  1493.8(ps)] Skew=[11.1(ps)]


  Child Tree 78 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/main_gate/B: 
     nrSink : 40
     Rise Delay [1416.3(ps)  1454.9(ps)] Skew [38.6(ps)]
     Fall Delay[1475.3(ps)  1511.3(ps)] Skew=[36(ps)]


  Child Tree 79 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/main_gate/B: 
     nrSink : 40
     Rise Delay [1417.4(ps)  1456.3(ps)] Skew [38.9(ps)]
     Fall Delay[1476.8(ps)  1512.3(ps)] Skew=[35.5(ps)]


  Child Tree 80 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/main_gate/B: 
     nrSink : 40
     Rise Delay [1423.2(ps)  1466.5(ps)] Skew [43.3(ps)]
     Fall Delay[1481.1(ps)  1522.2(ps)] Skew=[41.1(ps)]


  Child Tree 81 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/main_gate/B: 
     nrSink : 40
     Rise Delay [1419.3(ps)  1442.7(ps)] Skew [23.4(ps)]
     Fall Delay[1476.9(ps)  1499.3(ps)] Skew=[22.4(ps)]


  Child Tree 82 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/main_gate/B: 
     nrSink : 40
     Rise Delay [1422.3(ps)  1455.3(ps)] Skew [33(ps)]
     Fall Delay[1481.1(ps)  1511.7(ps)] Skew=[30.6(ps)]


  Child Tree 83 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/main_gate/B: 
     nrSink : 40
     Rise Delay [1423.3(ps)  1456.3(ps)] Skew [33(ps)]
     Fall Delay[1482(ps)  1512.2(ps)] Skew=[30.2(ps)]


  Child Tree 84 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/main_gate/B: 
     nrSink : 40
     Rise Delay [1430.4(ps)  1457.3(ps)] Skew [26.9(ps)]
     Fall Delay[1487.8(ps)  1514.4(ps)] Skew=[26.6(ps)]


  Child Tree 85 from tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/U2/A: 
     nrSink : 1
     Rise Delay [1468.9(ps)  1468.9(ps)] Skew [0(ps)]
     Fall Delay[1437.8(ps)  1437.8(ps)] Skew=[0(ps)]


  Child Tree 86 from tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/U2/A: 
     nrSink : 1
     Rise Delay [1468.4(ps)  1468.4(ps)] Skew [0(ps)]
     Fall Delay[1437.3(ps)  1437.3(ps)] Skew=[0(ps)]


  Child Tree 87 from tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/U2/A: 
     nrSink : 1
     Rise Delay [1469.7(ps)  1469.7(ps)] Skew [0(ps)]
     Fall Delay[1438.7(ps)  1438.7(ps)] Skew=[0(ps)]


  Child Tree 88 from tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/U2/A: 
     nrSink : 1
     Rise Delay [1470.3(ps)  1470.3(ps)] Skew [0(ps)]
     Fall Delay[1439.3(ps)  1439.3(ps)] Skew=[0(ps)]


  Child Tree 89 from tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/U2/A: 
     nrSink : 1
     Rise Delay [1471.5(ps)  1471.5(ps)] Skew [0(ps)]
     Fall Delay[1441(ps)  1441(ps)] Skew=[0(ps)]


  Child Tree 90 from tx_core/axi_master/clk_gate_haddr1_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1472.1(ps)  1472.1(ps)] Skew [0(ps)]
     Fall Delay[1441.6(ps)  1441.6(ps)] Skew=[0(ps)]


  Child Tree 91 from tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/U2/A: 
     nrSink : 1
     Rise Delay [1474.1(ps)  1474.1(ps)] Skew [0(ps)]
     Fall Delay[1443.5(ps)  1443.5(ps)] Skew=[0(ps)]


  Child Tree 92 from tx_core/axi_master/clk_gate_haddr0_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1474.6(ps)  1474.6(ps)] Skew [0(ps)]
     Fall Delay[1444.5(ps)  1444.5(ps)] Skew=[0(ps)]


  Child Tree 93 from tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/U2/A: 
     nrSink : 1
     Rise Delay [1475.5(ps)  1475.5(ps)] Skew [0(ps)]
     Fall Delay[1445.1(ps)  1445.1(ps)] Skew=[0(ps)]


  Child Tree 94 from tx_core/axi_master/clk_gate_link_datain_0_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1480.6(ps)  1480.6(ps)] Skew [0(ps)]
     Fall Delay[1449.7(ps)  1449.7(ps)] Skew=[0(ps)]


  Child Tree 95 from tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1452.3(ps)  1452.3(ps)] Skew [0(ps)]
     Fall Delay[1421.2(ps)  1421.2(ps)] Skew=[0(ps)]


  Child Tree 96 from tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1462.6(ps)  1462.6(ps)] Skew [0(ps)]
     Fall Delay[1431.7(ps)  1431.7(ps)] Skew=[0(ps)]


  Child Tree 97 from tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1462.8(ps)  1462.8(ps)] Skew [0(ps)]
     Fall Delay[1431.9(ps)  1431.9(ps)] Skew=[0(ps)]


  Child Tree 98 from tx_core/axi_master/clk_gate_link_datain_2_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1471.1(ps)  1471.1(ps)] Skew [0(ps)]
     Fall Delay[1439.4(ps)  1439.4(ps)] Skew=[0(ps)]


  Child Tree 99 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/U2/A: 
     nrSink : 1
     Rise Delay [1488.9(ps)  1488.9(ps)] Skew [0(ps)]
     Fall Delay[1457.6(ps)  1457.6(ps)] Skew=[0(ps)]


  Child Tree 100 from tx_core/axi_master/clk_gate_link_datain_1_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1498.1(ps)  1498.1(ps)] Skew [0(ps)]
     Fall Delay[1467.1(ps)  1467.1(ps)] Skew=[0(ps)]


  Child Tree 101 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/U2/A: 
     nrSink : 1
     Rise Delay [1497.9(ps)  1497.9(ps)] Skew [0(ps)]
     Fall Delay[1466.6(ps)  1466.6(ps)] Skew=[0(ps)]


  Child Tree 102 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/U2/A: 
     nrSink : 1
     Rise Delay [1497.3(ps)  1497.3(ps)] Skew [0(ps)]
     Fall Delay[1466(ps)  1466(ps)] Skew=[0(ps)]


  Child Tree 103 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/U2/A: 
     nrSink : 1
     Rise Delay [1498.6(ps)  1498.6(ps)] Skew [0(ps)]
     Fall Delay[1467.4(ps)  1467.4(ps)] Skew=[0(ps)]


  Child Tree 104 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/U2/A: 
     nrSink : 1
     Rise Delay [1502.4(ps)  1502.4(ps)] Skew [0(ps)]
     Fall Delay[1471(ps)  1471(ps)] Skew=[0(ps)]


  Child Tree 105 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/U2/A: 
     nrSink : 1
     Rise Delay [1499.7(ps)  1499.7(ps)] Skew [0(ps)]
     Fall Delay[1468.5(ps)  1468.5(ps)] Skew=[0(ps)]


  Child Tree 106 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/U2/A: 
     nrSink : 1
     Rise Delay [1502.6(ps)  1502.6(ps)] Skew [0(ps)]
     Fall Delay[1471.3(ps)  1471.3(ps)] Skew=[0(ps)]


  Child Tree 107 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/U2/A: 
     nrSink : 1
     Rise Delay [1502.2(ps)  1502.2(ps)] Skew [0(ps)]
     Fall Delay[1470.8(ps)  1470.8(ps)] Skew=[0(ps)]


  Child Tree 108 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/U2/A: 
     nrSink : 1
     Rise Delay [1503(ps)  1503(ps)] Skew [0(ps)]
     Fall Delay[1471.8(ps)  1471.8(ps)] Skew=[0(ps)]


  Child Tree 109 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/U2/A: 
     nrSink : 1
     Rise Delay [1503.1(ps)  1503.1(ps)] Skew [0(ps)]
     Fall Delay[1471.8(ps)  1471.8(ps)] Skew=[0(ps)]


  Child Tree 110 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/U2/A: 
     nrSink : 1
     Rise Delay [1503.8(ps)  1503.8(ps)] Skew [0(ps)]
     Fall Delay[1472.4(ps)  1472.4(ps)] Skew=[0(ps)]


  Child Tree 111 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/U2/A: 
     nrSink : 1
     Rise Delay [1503.7(ps)  1503.7(ps)] Skew [0(ps)]
     Fall Delay[1472.5(ps)  1472.5(ps)] Skew=[0(ps)]


  Child Tree 112 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/U2/A: 
     nrSink : 1
     Rise Delay [1504.5(ps)  1504.5(ps)] Skew [0(ps)]
     Fall Delay[1473.2(ps)  1473.2(ps)] Skew=[0(ps)]


  Child Tree 113 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/U2/A: 
     nrSink : 1
     Rise Delay [1501.6(ps)  1501.6(ps)] Skew [0(ps)]
     Fall Delay[1470.5(ps)  1470.5(ps)] Skew=[0(ps)]


  Child Tree 114 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/U2/A: 
     nrSink : 1
     Rise Delay [1506.1(ps)  1506.1(ps)] Skew [0(ps)]
     Fall Delay[1475.1(ps)  1475.1(ps)] Skew=[0(ps)]


  Child Tree 115 from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/U2/A: 
     nrSink : 1
     Rise Delay [1506.8(ps)  1506.8(ps)] Skew [0(ps)]
     Fall Delay[1475.9(ps)  1475.9(ps)] Skew=[0(ps)]


  Child Tree 116 from tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1396.2(ps)  1396.2(ps)] Skew [0(ps)]
     Fall Delay[1364.2(ps)  1364.2(ps)] Skew=[0(ps)]


  Child Tree 117 from tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1395.6(ps)  1395.6(ps)] Skew [0(ps)]
     Fall Delay[1363.3(ps)  1363.3(ps)] Skew=[0(ps)]


  Child Tree 118 from tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/U2/A: 
     nrSink : 1
     Rise Delay [1397.2(ps)  1397.2(ps)] Skew [0(ps)]
     Fall Delay[1365.3(ps)  1365.3(ps)] Skew=[0(ps)]


  Child Tree 119 from tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1401(ps)  1401(ps)] Skew [0(ps)]
     Fall Delay[1369.1(ps)  1369.1(ps)] Skew=[0(ps)]


  Child Tree 120 from tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1468.2(ps)  1468.2(ps)] Skew [0(ps)]
     Fall Delay[1436.8(ps)  1436.8(ps)] Skew=[0(ps)]


  Child Tree 121 from tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1467.2(ps)  1467.2(ps)] Skew [0(ps)]
     Fall Delay[1435.8(ps)  1435.8(ps)] Skew=[0(ps)]


  Child Tree 122 from tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1468.5(ps)  1468.5(ps)] Skew [0(ps)]
     Fall Delay[1437.2(ps)  1437.2(ps)] Skew=[0(ps)]


  Child Tree 123 from tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1468.8(ps)  1468.8(ps)] Skew [0(ps)]
     Fall Delay[1437.5(ps)  1437.5(ps)] Skew=[0(ps)]


  Child Tree 124 from tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1487.1(ps)  1487.1(ps)] Skew [0(ps)]
     Fall Delay[1455.8(ps)  1455.8(ps)] Skew=[0(ps)]


  Child Tree 125 from tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1487.4(ps)  1487.4(ps)] Skew [0(ps)]
     Fall Delay[1456.1(ps)  1456.1(ps)] Skew=[0(ps)]


  Child Tree 126 from tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1488.9(ps)  1488.9(ps)] Skew [0(ps)]
     Fall Delay[1457.7(ps)  1457.7(ps)] Skew=[0(ps)]


  Child Tree 127 from tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1489.9(ps)  1489.9(ps)] Skew [0(ps)]
     Fall Delay[1458.7(ps)  1458.7(ps)] Skew=[0(ps)]


  Child Tree 128 from tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1490.5(ps)  1490.5(ps)] Skew [0(ps)]
     Fall Delay[1459.2(ps)  1459.2(ps)] Skew=[0(ps)]


  Child Tree 129 from tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1491.1(ps)  1491.1(ps)] Skew [0(ps)]
     Fall Delay[1459.9(ps)  1459.9(ps)] Skew=[0(ps)]


  Child Tree 130 from tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1505.5(ps)  1505.5(ps)] Skew [0(ps)]
     Fall Delay[1474.7(ps)  1474.7(ps)] Skew=[0(ps)]


  Child Tree 131 from tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1416.1(ps)  1416.1(ps)] Skew [0(ps)]
     Fall Delay[1383(ps)  1383(ps)] Skew=[0(ps)]


  Child Tree 132 from tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/U2/A: 
     nrSink : 1
     Rise Delay [1418.7(ps)  1418.7(ps)] Skew [0(ps)]
     Fall Delay[1385.7(ps)  1385.7(ps)] Skew=[0(ps)]


  Child Tree 133 from tx_core/tx_rs/clk_gate_crc_left_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1449.7(ps)  1449.7(ps)] Skew [0(ps)]
     Fall Delay[1419(ps)  1419(ps)] Skew=[0(ps)]


  Child Tree 134 from tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1451.2(ps)  1451.2(ps)] Skew [0(ps)]
     Fall Delay[1420.5(ps)  1420.5(ps)] Skew=[0(ps)]


  Child Tree 135 from tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1452.6(ps)  1452.6(ps)] Skew [0(ps)]
     Fall Delay[1422.4(ps)  1422.4(ps)] Skew=[0(ps)]


  Child Tree 136 from tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1454.3(ps)  1454.3(ps)] Skew [0(ps)]
     Fall Delay[1424.1(ps)  1424.1(ps)] Skew=[0(ps)]


  Child Tree 137 from tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1456.2(ps)  1456.2(ps)] Skew [0(ps)]
     Fall Delay[1426.1(ps)  1426.1(ps)] Skew=[0(ps)]


  Child Tree 138 from tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1457(ps)  1457(ps)] Skew [0(ps)]
     Fall Delay[1426.9(ps)  1426.9(ps)] Skew=[0(ps)]


  Child Tree 139 from tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1457.4(ps)  1457.4(ps)] Skew [0(ps)]
     Fall Delay[1427.3(ps)  1427.3(ps)] Skew=[0(ps)]


  Child Tree 140 from tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1458.1(ps)  1458.1(ps)] Skew [0(ps)]
     Fall Delay[1428.4(ps)  1428.4(ps)] Skew=[0(ps)]


  Child Tree 141 from tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1459.8(ps)  1459.8(ps)] Skew [0(ps)]
     Fall Delay[1429.8(ps)  1429.8(ps)] Skew=[0(ps)]


  Child Tree 142 from tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1461.8(ps)  1461.8(ps)] Skew [0(ps)]
     Fall Delay[1432.1(ps)  1432.1(ps)] Skew=[0(ps)]


  Child Tree 143 from tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1462.1(ps)  1462.1(ps)] Skew [0(ps)]
     Fall Delay[1432.4(ps)  1432.4(ps)] Skew=[0(ps)]


  Child Tree 144 from tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1463.5(ps)  1463.5(ps)] Skew [0(ps)]
     Fall Delay[1433.5(ps)  1433.5(ps)] Skew=[0(ps)]


  Child Tree 145 from tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1462.9(ps)  1462.9(ps)] Skew [0(ps)]
     Fall Delay[1432.9(ps)  1432.9(ps)] Skew=[0(ps)]


  Child Tree 146 from tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1465.5(ps)  1465.5(ps)] Skew [0(ps)]
     Fall Delay[1435.5(ps)  1435.5(ps)] Skew=[0(ps)]


  Child Tree 147 from tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1469.3(ps)  1469.3(ps)] Skew [0(ps)]
     Fall Delay[1439.6(ps)  1439.6(ps)] Skew=[0(ps)]


  Child Tree 148 from tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1470.3(ps)  1470.3(ps)] Skew [0(ps)]
     Fall Delay[1440.3(ps)  1440.3(ps)] Skew=[0(ps)]


  Child Tree 149 from tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1470.5(ps)  1470.5(ps)] Skew [0(ps)]
     Fall Delay[1440.6(ps)  1440.6(ps)] Skew=[0(ps)]


  Child Tree 150 from tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1488(ps)  1488(ps)] Skew [0(ps)]
     Fall Delay[1456(ps)  1456(ps)] Skew=[0(ps)]


  Child Tree 151 from tx_core/tx_rs/clk_gate_crc_tx_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1494.4(ps)  1494.4(ps)] Skew [0(ps)]
     Fall Delay[1462.5(ps)  1462.5(ps)] Skew=[0(ps)]


  Child Tree 152 from tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1496.1(ps)  1496.1(ps)] Skew [0(ps)]
     Fall Delay[1464.3(ps)  1464.3(ps)] Skew=[0(ps)]


  Child Tree 153 from tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1478.5(ps)  1478.5(ps)] Skew [0(ps)]
     Fall Delay[1446.5(ps)  1446.5(ps)] Skew=[0(ps)]


  Child Tree 154 from tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1487.5(ps)  1487.5(ps)] Skew [0(ps)]
     Fall Delay[1455.9(ps)  1455.9(ps)] Skew=[0(ps)]


  Child Tree 155 from tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1496.9(ps)  1496.9(ps)] Skew [0(ps)]
     Fall Delay[1465.1(ps)  1465.1(ps)] Skew=[0(ps)]


  Child Tree 156 from tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1497.5(ps)  1497.5(ps)] Skew [0(ps)]
     Fall Delay[1465.7(ps)  1465.7(ps)] Skew=[0(ps)]


  Child Tree 157 from tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1498.2(ps)  1498.2(ps)] Skew [0(ps)]
     Fall Delay[1466.4(ps)  1466.4(ps)] Skew=[0(ps)]


  Child Tree 158 from tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1498.2(ps)  1498.2(ps)] Skew [0(ps)]
     Fall Delay[1466.5(ps)  1466.5(ps)] Skew=[0(ps)]


  Child Tree 159 from tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1499(ps)  1499(ps)] Skew [0(ps)]
     Fall Delay[1467.3(ps)  1467.3(ps)] Skew=[0(ps)]


  Child Tree 160 from tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1495.1(ps)  1495.1(ps)] Skew [0(ps)]
     Fall Delay[1463.3(ps)  1463.3(ps)] Skew=[0(ps)]


  Child Tree 161 from tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1496.5(ps)  1496.5(ps)] Skew [0(ps)]
     Fall Delay[1464.8(ps)  1464.8(ps)] Skew=[0(ps)]


  Child Tree 162 from tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/U2/A: 
     nrSink : 1
     Rise Delay [1497(ps)  1497(ps)] Skew [0(ps)]
     Fall Delay[1465.3(ps)  1465.3(ps)] Skew=[0(ps)]


  Child Tree 163 from tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1498(ps)  1498(ps)] Skew [0(ps)]
     Fall Delay[1466.2(ps)  1466.2(ps)] Skew=[0(ps)]


  Child Tree 164 from tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1498.6(ps)  1498.6(ps)] Skew [0(ps)]
     Fall Delay[1466.8(ps)  1466.8(ps)] Skew=[0(ps)]


  Child Tree 165 from tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1500.3(ps)  1500.3(ps)] Skew [0(ps)]
     Fall Delay[1468.5(ps)  1468.5(ps)] Skew=[0(ps)]


  Child Tree 166 from tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1500.7(ps)  1500.7(ps)] Skew [0(ps)]
     Fall Delay[1468.9(ps)  1468.9(ps)] Skew=[0(ps)]


  Child Tree 167 from tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1504.1(ps)  1504.1(ps)] Skew [0(ps)]
     Fall Delay[1472.5(ps)  1472.5(ps)] Skew=[0(ps)]


  Child Tree 168 from tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/U2/A: 
     nrSink : 1
     Rise Delay [1504.8(ps)  1504.8(ps)] Skew [0(ps)]
     Fall Delay[1473(ps)  1473(ps)] Skew=[0(ps)]


  Main Tree from clks.clk w/o tracing through gates: 
     nrSink : 328
     nrGate : 168
     Rise Delay [1347.5(ps)  1434.8(ps)] Skew [87.3(ps)]
     Fall Delay [1369.6(ps)  1455.1(ps)] Skew=[85.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/main_gate/B [783.8(ps) 783.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/main_gate/Y [916.5(ps) 963.9(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1358.2(ps)  1479.8(ps)]
     Rise Skew	   : 121.6(ps)
     Fall Delay	   : [1413.6(ps)  1539.2(ps)]
     Fall Skew	   : 125.6(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1358.2(ps)  1479.8(ps)] Skew [121.6(ps)]
     Fall Delay [1413.6(ps)  1539.2(ps)] Skew=[125.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/main_gate/B [783.4(ps) 783(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/main_gate/Y [917.6(ps) 964.8(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1348(ps)  1372.3(ps)]
     Rise Skew	   : 24.3(ps)
     Fall Delay	   : [1407.2(ps)  1430(ps)]
     Fall Skew	   : 22.8(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1348(ps)  1372.3(ps)] Skew [24.3(ps)]
     Fall Delay [1407.2(ps)  1430(ps)] Skew=[22.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/main_gate/B [762.7(ps) 762.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/main_gate/Y [945.5(ps) 985.7(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1353.8(ps)  1362.4(ps)]
     Rise Skew	   : 8.6(ps)
     Fall Delay	   : [1408.4(ps)  1416.7(ps)]
     Fall Skew	   : 8.3(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1353.8(ps)  1362.4(ps)] Skew [8.6(ps)]
     Fall Delay [1408.4(ps)  1416.7(ps)] Skew=[8.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/main_gate/B [790(ps) 789.6(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/main_gate/Y [920.4(ps) 968.2(ps)]

Main Tree: 
     nrSink         : 48
     Rise Delay	   : [1381.3(ps)  1395.7(ps)]
     Rise Skew	   : 14.4(ps)
     Fall Delay	   : [1439.7(ps)  1453.3(ps)]
     Fall Skew	   : 13.6(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 48
     nrGate : 0
     Rise Delay [1381.3(ps)  1395.7(ps)] Skew [14.4(ps)]
     Fall Delay [1439.7(ps)  1453.3(ps)] Skew=[13.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/main_gate/B [792.5(ps) 792.2(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/main_gate/Y [997.8(ps) 1047(ps)]

Main Tree: 
     nrSink         : 64
     Rise Delay	   : [1399.9(ps)  1415(ps)]
     Rise Skew	   : 15.1(ps)
     Fall Delay	   : [1463.6(ps)  1479.1(ps)]
     Fall Skew	   : 15.5(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 64
     nrGate : 0
     Rise Delay [1399.9(ps)  1415(ps)] Skew [15.1(ps)]
     Fall Delay [1463.6(ps)  1479.1(ps)] Skew=[15.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/main_gate/B [794.2(ps) 794(ps)]
OUTPUT_TERM: tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/main_gate/Y [980.1(ps) 1030.9(ps)]

Main Tree: 
     nrSink         : 78
     Rise Delay	   : [1395.7(ps)  1428.9(ps)]
     Rise Skew	   : 33.2(ps)
     Fall Delay	   : [1460.9(ps)  1492(ps)]
     Fall Skew	   : 31.1(ps)


  Main Tree from tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 78
     nrGate : 0
     Rise Delay [1395.7(ps)  1428.9(ps)] Skew [33.2(ps)]
     Fall Delay [1460.9(ps)  1492(ps)] Skew=[31.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/clk_gate_link_datain_2_d_reg/main_gate/B [742.1(ps) 743.6(ps)]
OUTPUT_TERM: tx_core/axi_master/clk_gate_link_datain_2_d_reg/main_gate/Y [874.1(ps) 914.7(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [1353.3(ps)  1379.8(ps)]
     Rise Skew	   : 26.5(ps)
     Fall Delay	   : [1404.8(ps)  1431.2(ps)]
     Fall Skew	   : 26.4(ps)


  Main Tree from tx_core/axi_master/clk_gate_link_datain_2_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [1353.3(ps)  1379.8(ps)] Skew [26.5(ps)]
     Fall Delay [1404.8(ps)  1431.2(ps)] Skew=[26.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/main_gate/B [746.3(ps) 747.8(ps)]
OUTPUT_TERM: tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/main_gate/Y [949.7(ps) 992(ps)]

Main Tree: 
     nrSink         : 92
     Rise Delay	   : [1387.3(ps)  1413.5(ps)]
     Rise Skew	   : 26.2(ps)
     Fall Delay	   : [1444.3(ps)  1469(ps)]
     Fall Skew	   : 24.7(ps)


  Main Tree from tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 92
     nrGate : 0
     Rise Delay [1387.3(ps)  1413.5(ps)] Skew [26.2(ps)]
     Fall Delay [1444.3(ps)  1469(ps)] Skew=[24.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/main_gate/B [890.8(ps) 894.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/main_gate/Y [1091(ps) 1139.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1471.5(ps)  1480.5(ps)]
     Rise Skew	   : 9(ps)
     Fall Delay	   : [1531(ps)  1540(ps)]
     Fall Skew	   : 9(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1471.5(ps)  1480.5(ps)] Skew [9(ps)]
     Fall Delay [1531(ps)  1540(ps)] Skew=[9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/main_gate/B [897.8(ps) 901.4(ps)]
OUTPUT_TERM: tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/main_gate/Y [1127.5(ps) 1161.8(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1360.3(ps)  1378.2(ps)]
     Rise Skew	   : 17.9(ps)
     Fall Delay	   : [1406.9(ps)  1423.8(ps)]
     Fall Skew	   : 16.9(ps)


  Main Tree from tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1360.3(ps)  1378.2(ps)] Skew [17.9(ps)]
     Fall Delay [1406.9(ps)  1423.8(ps)] Skew=[16.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/main_gate/B [920.2(ps) 918.6(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/main_gate/Y [1098.1(ps) 1160(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1470.1(ps)  1476.4(ps)]
     Rise Skew	   : 6.3(ps)
     Fall Delay	   : [1540.3(ps)  1546.6(ps)]
     Fall Skew	   : 6.3(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1470.1(ps)  1476.4(ps)] Skew [6.3(ps)]
     Fall Delay [1540.3(ps)  1546.6(ps)] Skew=[6.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/main_gate/B [933(ps) 931.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/main_gate/Y [1103.3(ps) 1165.9(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1465.8(ps)  1476.6(ps)]
     Rise Skew	   : 10.8(ps)
     Fall Delay	   : [1536.1(ps)  1546.6(ps)]
     Fall Skew	   : 10.5(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1465.8(ps)  1476.6(ps)] Skew [10.8(ps)]
     Fall Delay [1536.1(ps)  1546.6(ps)] Skew=[10.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/main_gate/B [941.1(ps) 939.5(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/main_gate/Y [1178.5(ps) 1222.2(ps)]

Main Tree: 
     nrSink         : 16
     Rise Delay	   : [1418.1(ps)  1422.9(ps)]
     Rise Skew	   : 4.8(ps)
     Fall Delay	   : [1474.2(ps)  1479(ps)]
     Fall Skew	   : 4.8(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 16
     nrGate : 0
     Rise Delay [1418.1(ps)  1422.9(ps)] Skew [4.8(ps)]
     Fall Delay [1474.2(ps)  1479(ps)] Skew=[4.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/main_gate/B [936.4(ps) 934.8(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/main_gate/Y [1117.7(ps) 1179.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1354.3(ps)  1370.7(ps)]
     Rise Skew	   : 16.4(ps)
     Fall Delay	   : [1421.7(ps)  1438(ps)]
     Fall Skew	   : 16.3(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1354.3(ps)  1370.7(ps)] Skew [16.4(ps)]
     Fall Delay [1421.7(ps)  1438(ps)] Skew=[16.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/main_gate/B [912.6(ps) 911(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/main_gate/Y [1122.5(ps) 1182.1(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1359.7(ps)  1362.6(ps)]
     Rise Skew	   : 2.9(ps)
     Fall Delay	   : [1428.7(ps)  1431.5(ps)]
     Fall Skew	   : 2.8(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1359.7(ps)  1362.6(ps)] Skew [2.9(ps)]
     Fall Delay [1428.7(ps)  1431.5(ps)] Skew=[2.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/main_gate/B [938.6(ps) 937(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/main_gate/Y [1122.5(ps) 1184.1(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1357.1(ps)  1366(ps)]
     Rise Skew	   : 8.9(ps)
     Fall Delay	   : [1424.8(ps)  1433.5(ps)]
     Fall Skew	   : 8.7(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1357.1(ps)  1366(ps)] Skew [8.9(ps)]
     Fall Delay [1424.8(ps)  1433.5(ps)] Skew=[8.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/main_gate/B [931.6(ps) 930(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/main_gate/Y [1138(ps) 1198(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1375(ps)  1382.2(ps)]
     Rise Skew	   : 7.2(ps)
     Fall Delay	   : [1444.1(ps)  1450.5(ps)]
     Fall Skew	   : 6.4(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1375(ps)  1382.2(ps)] Skew [7.2(ps)]
     Fall Delay [1444.1(ps)  1450.5(ps)] Skew=[6.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/main_gate/B [922.8(ps) 921.2(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/main_gate/Y [1150.4(ps) 1195.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1386.7(ps)  1401.9(ps)]
     Rise Skew	   : 15.2(ps)
     Fall Delay	   : [1443.1(ps)  1457.9(ps)]
     Fall Skew	   : 14.8(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1386.7(ps)  1401.9(ps)] Skew [15.2(ps)]
     Fall Delay [1443.1(ps)  1457.9(ps)] Skew=[14.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/main_gate/B [929.1(ps) 927.5(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/main_gate/Y [1146(ps) 1205.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1389.2(ps)  1396.9(ps)]
     Rise Skew	   : 7.7(ps)
     Fall Delay	   : [1458.6(ps)  1466(ps)]
     Fall Skew	   : 7.4(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1389.2(ps)  1396.9(ps)] Skew [7.7(ps)]
     Fall Delay [1458.6(ps)  1466(ps)] Skew=[7.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/main_gate/B [929.6(ps) 928(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/main_gate/Y [1169.8(ps) 1226.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1390.7(ps)  1407.5(ps)]
     Rise Skew	   : 16.8(ps)
     Fall Delay	   : [1462.7(ps)  1478.7(ps)]
     Fall Skew	   : 16(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1390.7(ps)  1407.5(ps)] Skew [16.8(ps)]
     Fall Delay [1462.7(ps)  1478.7(ps)] Skew=[16(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/main_gate/B [941.8(ps) 940.2(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/main_gate/Y [1182.5(ps) 1239(ps)]

Main Tree: 
     nrSink         : 24
     Rise Delay	   : [1418.3(ps)  1428.4(ps)]
     Rise Skew	   : 10.1(ps)
     Fall Delay	   : [1488.3(ps)  1497.8(ps)]
     Fall Skew	   : 9.5(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 24
     nrGate : 0
     Rise Delay [1418.3(ps)  1428.4(ps)] Skew [10.1(ps)]
     Fall Delay [1488.3(ps)  1497.8(ps)] Skew=[9.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/main_gate/B [927(ps) 925.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/main_gate/Y [1161.4(ps) 1218.7(ps)]

Main Tree: 
     nrSink         : 56
     Rise Delay	   : [1424.5(ps)  1439(ps)]
     Rise Skew	   : 14.5(ps)
     Fall Delay	   : [1492.2(ps)  1506.4(ps)]
     Fall Skew	   : 14.2(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 56
     nrGate : 0
     Rise Delay [1424.5(ps)  1439(ps)] Skew [14.5(ps)]
     Fall Delay [1492.2(ps)  1506.4(ps)] Skew=[14.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/main_gate/B [941.6(ps) 940.8(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/main_gate/Y [1142.8(ps) 1202.2(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1373.5(ps)  1383.4(ps)]
     Rise Skew	   : 9.9(ps)
     Fall Delay	   : [1441.4(ps)  1451(ps)]
     Fall Skew	   : 9.6(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1373.5(ps)  1383.4(ps)] Skew [9.9(ps)]
     Fall Delay [1441.4(ps)  1451(ps)] Skew=[9.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/main_gate/B [927.6(ps) 926.9(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/main_gate/Y [1135.7(ps) 1194.4(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1377.2(ps)  1398.1(ps)]
     Rise Skew	   : 20.9(ps)
     Fall Delay	   : [1444.7(ps)  1464.9(ps)]
     Fall Skew	   : 20.2(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1377.2(ps)  1398.1(ps)] Skew [20.9(ps)]
     Fall Delay [1444.7(ps)  1464.9(ps)] Skew=[20.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/main_gate/B [928.1(ps) 927.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/main_gate/Y [1106(ps) 1156.3(ps)]

Main Tree: 
     nrSink         : 16
     Rise Delay	   : [1350(ps)  1353.2(ps)]
     Rise Skew	   : 3.2(ps)
     Fall Delay	   : [1405.8(ps)  1409(ps)]
     Fall Skew	   : 3.2(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 16
     nrGate : 0
     Rise Delay [1350(ps)  1353.2(ps)] Skew [3.2(ps)]
     Fall Delay [1405.8(ps)  1409(ps)] Skew=[3.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/main_gate/B [955.9(ps) 955.2(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/main_gate/Y [1086.7(ps) 1143.9(ps)]

Main Tree: 
     nrSink         : 16
     Rise Delay	   : [1347.9(ps)  1361.5(ps)]
     Rise Skew	   : 13.6(ps)
     Fall Delay	   : [1405.4(ps)  1419.1(ps)]
     Fall Skew	   : 13.7(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 16
     nrGate : 0
     Rise Delay [1347.9(ps)  1361.5(ps)] Skew [13.6(ps)]
     Fall Delay [1405.4(ps)  1419.1(ps)] Skew=[13.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/main_gate/B [928(ps) 927.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/main_gate/Y [1120.2(ps) 1180.1(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1355.3(ps)  1364(ps)]
     Rise Skew	   : 8.7(ps)
     Fall Delay	   : [1422(ps)  1430.8(ps)]
     Fall Skew	   : 8.8(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1355.3(ps)  1364(ps)] Skew [8.7(ps)]
     Fall Delay [1422(ps)  1430.8(ps)] Skew=[8.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/main_gate/B [927.4(ps) 926.7(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/main_gate/Y [1130.2(ps) 1177.2(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1364.8(ps)  1375.9(ps)]
     Rise Skew	   : 11.1(ps)
     Fall Delay	   : [1420.5(ps)  1431.6(ps)]
     Fall Skew	   : 11.1(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1364.8(ps)  1375.9(ps)] Skew [11.1(ps)]
     Fall Delay [1420.5(ps)  1431.6(ps)] Skew=[11.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/main_gate/B [962(ps) 961.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/main_gate/Y [1152.5(ps) 1212.8(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1382.2(ps)  1386.3(ps)]
     Rise Skew	   : 4.1(ps)
     Fall Delay	   : [1449.8(ps)  1453.6(ps)]
     Fall Skew	   : 3.8(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1382.2(ps)  1386.3(ps)] Skew [4.1(ps)]
     Fall Delay [1449.8(ps)  1453.6(ps)] Skew=[3.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/main_gate/B [961.8(ps) 961.1(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/main_gate/Y [1179(ps) 1237.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1385.4(ps)  1400.1(ps)]
     Rise Skew	   : 14.7(ps)
     Fall Delay	   : [1456.2(ps)  1470.5(ps)]
     Fall Skew	   : 14.3(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1385.4(ps)  1400.1(ps)] Skew [14.7(ps)]
     Fall Delay [1456.2(ps)  1470.5(ps)] Skew=[14.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/main_gate/B [956.2(ps) 955.5(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/main_gate/Y [1164.4(ps) 1223.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1402.7(ps)  1413.9(ps)]
     Rise Skew	   : 11.2(ps)
     Fall Delay	   : [1470.8(ps)  1481.3(ps)]
     Fall Skew	   : 10.5(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1402.7(ps)  1413.9(ps)] Skew [11.2(ps)]
     Fall Delay [1470.8(ps)  1481.3(ps)] Skew=[10.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/main_gate/B [948.6(ps) 947.9(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/main_gate/Y [1165.1(ps) 1223.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1408.1(ps)  1420.1(ps)]
     Rise Skew	   : 12(ps)
     Fall Delay	   : [1476.4(ps)  1487.6(ps)]
     Fall Skew	   : 11.2(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1408.1(ps)  1420.1(ps)] Skew [12(ps)]
     Fall Delay [1476.4(ps)  1487.6(ps)] Skew=[11.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/main_gate/B [961.7(ps) 961(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/main_gate/Y [1198.3(ps) 1254.5(ps)]

Main Tree: 
     nrSink         : 56
     Rise Delay	   : [1449.1(ps)  1479(ps)]
     Rise Skew	   : 29.9(ps)
     Fall Delay	   : [1517.3(ps)  1544.9(ps)]
     Fall Skew	   : 27.6(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 56
     nrGate : 0
     Rise Delay [1449.1(ps)  1479(ps)] Skew [29.9(ps)]
     Fall Delay [1517.3(ps)  1544.9(ps)] Skew=[27.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/main_gate/B [926.8(ps) 926.5(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/main_gate/Y [1114.1(ps) 1173.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1359.4(ps)  1372(ps)]
     Rise Skew	   : 12.6(ps)
     Fall Delay	   : [1424.9(ps)  1437.1(ps)]
     Fall Skew	   : 12.2(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1359.4(ps)  1372(ps)] Skew [12.6(ps)]
     Fall Delay [1424.9(ps)  1437.1(ps)] Skew=[12.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/main_gate/B [926.2(ps) 925.9(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/main_gate/Y [1151.4(ps) 1207.7(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1358.1(ps)  1377.5(ps)]
     Rise Skew	   : 19.4(ps)
     Fall Delay	   : [1428(ps)  1446.8(ps)]
     Fall Skew	   : 18.8(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1358.1(ps)  1377.5(ps)] Skew [19.4(ps)]
     Fall Delay [1428(ps)  1446.8(ps)] Skew=[18.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/main_gate/B [929.1(ps) 928.8(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/main_gate/Y [1165.4(ps) 1220.4(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1379.9(ps)  1393.1(ps)]
     Rise Skew	   : 13.2(ps)
     Fall Delay	   : [1449.9(ps)  1462.4(ps)]
     Fall Skew	   : 12.5(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1379.9(ps)  1393.1(ps)] Skew [13.2(ps)]
     Fall Delay [1449.9(ps)  1462.4(ps)] Skew=[12.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/main_gate/B [927.3(ps) 927(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/main_gate/Y [1169.5(ps) 1223.8(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1386.3(ps)  1401.4(ps)]
     Rise Skew	   : 15.1(ps)
     Fall Delay	   : [1456.3(ps)  1470.8(ps)]
     Fall Skew	   : 14.5(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1386.3(ps)  1401.4(ps)] Skew [15.1(ps)]
     Fall Delay [1456.3(ps)  1470.8(ps)] Skew=[14.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/main_gate/B [936.7(ps) 936.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/main_gate/Y [1150.8(ps) 1208.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1396.6(ps)  1411(ps)]
     Rise Skew	   : 14.4(ps)
     Fall Delay	   : [1463.8(ps)  1477.3(ps)]
     Fall Skew	   : 13.5(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1396.6(ps)  1411(ps)] Skew [14.4(ps)]
     Fall Delay [1463.8(ps)  1477.3(ps)] Skew=[13.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/main_gate/B [934.1(ps) 933.8(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/main_gate/Y [1174.2(ps) 1228.8(ps)]

Main Tree: 
     nrSink         : 24
     Rise Delay	   : [1402.1(ps)  1420.6(ps)]
     Rise Skew	   : 18.5(ps)
     Fall Delay	   : [1470.4(ps)  1488.2(ps)]
     Fall Skew	   : 17.8(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 24
     nrGate : 0
     Rise Delay [1402.1(ps)  1420.6(ps)] Skew [18.5(ps)]
     Fall Delay [1470.4(ps)  1488.2(ps)] Skew=[17.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/main_gate/B [945.4(ps) 945(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/main_gate/Y [1184.4(ps) 1239(ps)]

Main Tree: 
     nrSink         : 24
     Rise Delay	   : [1424.2(ps)  1432.6(ps)]
     Rise Skew	   : 8.4(ps)
     Fall Delay	   : [1491.6(ps)  1500.2(ps)]
     Fall Skew	   : 8.6(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 24
     nrGate : 0
     Rise Delay [1424.2(ps)  1432.6(ps)] Skew [8.4(ps)]
     Fall Delay [1491.6(ps)  1500.2(ps)] Skew=[8.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/main_gate/B [937.5(ps) 937.2(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/main_gate/Y [1183.1(ps) 1224.3(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1419.9(ps)  1441(ps)]
     Rise Skew	   : 21.1(ps)
     Fall Delay	   : [1474.8(ps)  1495(ps)]
     Fall Skew	   : 20.2(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1419.9(ps)  1441(ps)] Skew [21.1(ps)]
     Fall Delay [1474.8(ps)  1495(ps)] Skew=[20.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/main_gate/B [945.2(ps) 944.9(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/main_gate/Y [1187.3(ps) 1241.7(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1437.9(ps)  1445.7(ps)]
     Rise Skew	   : 7.8(ps)
     Fall Delay	   : [1504.1(ps)  1511.7(ps)]
     Fall Skew	   : 7.6(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1437.9(ps)  1445.7(ps)] Skew [7.8(ps)]
     Fall Delay [1504.1(ps)  1511.7(ps)] Skew=[7.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/main_gate/B [782.4(ps) 787.9(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/main_gate/Y [960.3(ps) 999.9(ps)]

Main Tree: 
     nrSink         : 56
     Rise Delay	   : [1348.9(ps)  1369.5(ps)]
     Rise Skew	   : 20.6(ps)
     Fall Delay	   : [1400(ps)  1419.8(ps)]
     Fall Skew	   : 19.8(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 56
     nrGate : 0
     Rise Delay [1348.9(ps)  1369.5(ps)] Skew [20.6(ps)]
     Fall Delay [1400(ps)  1419.8(ps)] Skew=[19.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/clk_gate_crc_left_d_reg/main_gate/B [797.2(ps) 802.7(ps)]
OUTPUT_TERM: tx_core/tx_rs/clk_gate_crc_left_d_reg/main_gate/Y [963.2(ps) 995.1(ps)]

Main Tree: 
     nrSink         : 34
     Rise Delay	   : [1352.7(ps)  1374.8(ps)]
     Rise Skew	   : 22.1(ps)
     Fall Delay	   : [1396.7(ps)  1417.2(ps)]
     Fall Skew	   : 20.5(ps)


  Main Tree from tx_core/tx_rs/clk_gate_crc_left_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 34
     nrGate : 0
     Rise Delay [1352.7(ps)  1374.8(ps)] Skew [22.1(ps)]
     Fall Delay [1396.7(ps)  1417.2(ps)] Skew=[20.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/main_gate/B [779.3(ps) 784.8(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/main_gate/Y [963.6(ps) 1002.7(ps)]

Main Tree: 
     nrSink         : 64
     Rise Delay	   : [1359.1(ps)  1370.6(ps)]
     Rise Skew	   : 11.5(ps)
     Fall Delay	   : [1411.4(ps)  1423.1(ps)]
     Fall Skew	   : 11.7(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 64
     nrGate : 0
     Rise Delay [1359.1(ps)  1370.6(ps)] Skew [11.5(ps)]
     Fall Delay [1411.4(ps)  1423.1(ps)] Skew=[11.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/main_gate/B [783.9(ps) 789.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/main_gate/Y [944.5(ps) 977.1(ps)]

Main Tree: 
     nrSink         : 48
     Rise Delay	   : [1371(ps)  1379.8(ps)]
     Rise Skew	   : 8.8(ps)
     Fall Delay	   : [1413(ps)  1421.9(ps)]
     Fall Skew	   : 8.9(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 48
     nrGate : 0
     Rise Delay [1371(ps)  1379.8(ps)] Skew [8.8(ps)]
     Fall Delay [1413(ps)  1421.9(ps)] Skew=[8.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/clk_gate_crc_tx_d_reg/main_gate/B [796.1(ps) 801.6(ps)]
OUTPUT_TERM: tx_core/tx_rs/clk_gate_crc_tx_d_reg/main_gate/Y [980.1(ps) 1009.6(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1382(ps)  1391.7(ps)]
     Rise Skew	   : 9.7(ps)
     Fall Delay	   : [1424.3(ps)  1433.3(ps)]
     Fall Skew	   : 9(ps)


  Main Tree from tx_core/tx_rs/clk_gate_crc_tx_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1382(ps)  1391.7(ps)] Skew [9.7(ps)]
     Fall Delay [1424.3(ps)  1433.3(ps)] Skew=[9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/main_gate/B [832.2(ps) 833.5(ps)]
OUTPUT_TERM: tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/main_gate/Y [1000.6(ps) 1054.1(ps)]

Main Tree: 
     nrSink         : 78
     Rise Delay	   : [1431.4(ps)  1441.2(ps)]
     Rise Skew	   : 9.8(ps)
     Fall Delay	   : [1495.5(ps)  1505.2(ps)]
     Fall Skew	   : 9.7(ps)


  Main Tree from tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 78
     nrGate : 0
     Rise Delay [1431.4(ps)  1441.2(ps)] Skew [9.8(ps)]
     Fall Delay [1495.5(ps)  1505.2(ps)] Skew=[9.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/main_gate/B [873.4(ps) 872.1(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/main_gate/Y [1075(ps) 1120.1(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1418.4(ps)  1437.8(ps)]
     Rise Skew	   : 19.4(ps)
     Fall Delay	   : [1463.8(ps)  1483.2(ps)]
     Fall Skew	   : 19.4(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1418.4(ps)  1437.8(ps)] Skew [19.4(ps)]
     Fall Delay [1463.8(ps)  1483.2(ps)] Skew=[19.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/main_gate/B [872.8(ps) 871.5(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/main_gate/Y [1050.2(ps) 1109.1(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1445.2(ps)  1464.9(ps)]
     Rise Skew	   : 19.7(ps)
     Fall Delay	   : [1515.7(ps)  1534.2(ps)]
     Fall Skew	   : 18.5(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1445.2(ps)  1464.9(ps)] Skew [19.7(ps)]
     Fall Delay [1515.7(ps)  1534.2(ps)] Skew=[18.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/main_gate/B [862.1(ps) 862.9(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/main_gate/Y [992.7(ps) 1043.9(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1405.8(ps)  1415.8(ps)]
     Rise Skew	   : 10(ps)
     Fall Delay	   : [1466.5(ps)  1476.6(ps)]
     Fall Skew	   : 10.1(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1405.8(ps)  1415.8(ps)] Skew [10(ps)]
     Fall Delay [1466.5(ps)  1476.6(ps)] Skew=[10.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/main_gate/B [866.6(ps) 867.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/main_gate/Y [1001.2(ps) 1051.9(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1425.1(ps)  1443.1(ps)]
     Rise Skew	   : 18(ps)
     Fall Delay	   : [1486.8(ps)  1503.5(ps)]
     Fall Skew	   : 16.7(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1425.1(ps)  1443.1(ps)] Skew [18(ps)]
     Fall Delay [1486.8(ps)  1503.5(ps)] Skew=[16.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/main_gate/B [825.9(ps) 826.8(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/main_gate/Y [1018.5(ps) 1071(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1419.1(ps)  1445.3(ps)]
     Rise Skew	   : 26.2(ps)
     Fall Delay	   : [1485.5(ps)  1509.2(ps)]
     Fall Skew	   : 23.7(ps)


  Main Tree from tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1419.1(ps)  1445.3(ps)] Skew [26.2(ps)]
     Fall Delay [1485.5(ps)  1509.2(ps)] Skew=[23.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/main_gate/B [825.6(ps) 826.5(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/main_gate/Y [1017.4(ps) 1070(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1427.1(ps)  1445.8(ps)]
     Rise Skew	   : 18.7(ps)
     Fall Delay	   : [1491.7(ps)  1509.2(ps)]
     Fall Skew	   : 17.5(ps)


  Main Tree from tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1427.1(ps)  1445.8(ps)] Skew [18.7(ps)]
     Fall Delay [1491.7(ps)  1509.2(ps)] Skew=[17.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/main_gate/B [856.8(ps) 857.7(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/main_gate/Y [1021.4(ps) 1068.1(ps)]

Main Tree: 
     nrSink         : 48
     Rise Delay	   : [1444.4(ps)  1455.4(ps)]
     Rise Skew	   : 11(ps)
     Fall Delay	   : [1500.3(ps)  1511.5(ps)]
     Fall Skew	   : 11.2(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 48
     nrGate : 0
     Rise Delay [1444.4(ps)  1455.4(ps)] Skew [11(ps)]
     Fall Delay [1500.3(ps)  1511.5(ps)] Skew=[11.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/main_gate/B [884.2(ps) 885(ps)]
OUTPUT_TERM: tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/main_gate/Y [1035.4(ps) 1083.9(ps)]

Main Tree: 
     nrSink         : 41
     Rise Delay	   : [1457.2(ps)  1469.4(ps)]
     Rise Skew	   : 12.2(ps)
     Fall Delay	   : [1514.8(ps)  1526(ps)]
     Fall Skew	   : 11.2(ps)


  Main Tree from tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 41
     nrGate : 0
     Rise Delay [1457.2(ps)  1469.4(ps)] Skew [12.2(ps)]
     Fall Delay [1514.8(ps)  1526(ps)] Skew=[11.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/main_gate/B [807.6(ps) 805.1(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/main_gate/Y [976.9(ps) 1033.7(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1364.3(ps)  1381(ps)]
     Rise Skew	   : 16.7(ps)
     Fall Delay	   : [1431.9(ps)  1447.3(ps)]
     Fall Skew	   : 15.4(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1364.3(ps)  1381(ps)] Skew [16.7(ps)]
     Fall Delay [1431.9(ps)  1447.3(ps)] Skew=[15.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/clk_gate_haddr1_d_reg/main_gate/B [790.9(ps) 788.4(ps)]
OUTPUT_TERM: tx_core/axi_master/clk_gate_haddr1_d_reg/main_gate/Y [921.6(ps) 973.9(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1368.5(ps)  1397.6(ps)]
     Rise Skew	   : 29.1(ps)
     Fall Delay	   : [1428.8(ps)  1455.6(ps)]
     Fall Skew	   : 26.8(ps)


  Main Tree from tx_core/axi_master/clk_gate_haddr1_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1368.5(ps)  1397.6(ps)] Skew [29.1(ps)]
     Fall Delay [1428.8(ps)  1455.6(ps)] Skew=[26.8(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/main_gate/B [790.1(ps) 787.6(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/main_gate/Y [973.4(ps) 1029(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1383.2(ps)  1397.8(ps)]
     Rise Skew	   : 14.6(ps)
     Fall Delay	   : [1450.7(ps)  1463.8(ps)]
     Fall Skew	   : 13.1(ps)


  Main Tree from tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1383.2(ps)  1397.8(ps)] Skew [14.6(ps)]
     Fall Delay [1450.7(ps)  1463.8(ps)] Skew=[13.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/clk_gate_link_datain_0_d_reg/main_gate/B [798.1(ps) 795.7(ps)]
OUTPUT_TERM: tx_core/axi_master/clk_gate_link_datain_0_d_reg/main_gate/Y [928.8(ps) 981.2(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [1378.7(ps)  1396.4(ps)]
     Rise Skew	   : 17.7(ps)
     Fall Delay	   : [1439(ps)  1455.2(ps)]
     Fall Skew	   : 16.2(ps)


  Main Tree from tx_core/axi_master/clk_gate_link_datain_0_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [1378.7(ps)  1396.4(ps)] Skew [17.7(ps)]
     Fall Delay [1439(ps)  1455.2(ps)] Skew=[16.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/clk_gate_haddr0_d_reg/main_gate/B [792.1(ps) 789.6(ps)]
OUTPUT_TERM: tx_core/axi_master/clk_gate_haddr0_d_reg/main_gate/Y [942.3(ps) 991.9(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1365.6(ps)  1403.8(ps)]
     Rise Skew	   : 38.2(ps)
     Fall Delay	   : [1429.3(ps)  1465.3(ps)]
     Fall Skew	   : 36(ps)


  Main Tree from tx_core/axi_master/clk_gate_haddr0_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1365.6(ps)  1403.8(ps)] Skew [38.2(ps)]
     Fall Delay [1429.3(ps)  1465.3(ps)] Skew=[36(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/main_gate/B [790.1(ps) 787.6(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/main_gate/Y [978.5(ps) 1033.8(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1385.3(ps)  1405.9(ps)]
     Rise Skew	   : 20.6(ps)
     Fall Delay	   : [1452.2(ps)  1471.8(ps)]
     Fall Skew	   : 19.6(ps)


  Main Tree from tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1385.3(ps)  1405.9(ps)] Skew [20.6(ps)]
     Fall Delay [1452.2(ps)  1471.8(ps)] Skew=[19.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/clk_gate_link_datain_1_d_reg/main_gate/B [800.3(ps) 797.8(ps)]
OUTPUT_TERM: tx_core/axi_master/clk_gate_link_datain_1_d_reg/main_gate/Y [932.6(ps) 984.7(ps)]

Main Tree: 
     nrSink         : 39
     Rise Delay	   : [1376.3(ps)  1416.9(ps)]
     Rise Skew	   : 40.6(ps)
     Fall Delay	   : [1437.5(ps)  1475.8(ps)]
     Fall Skew	   : 38.3(ps)


  Main Tree from tx_core/axi_master/clk_gate_link_datain_1_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 39
     nrGate : 0
     Rise Delay [1376.3(ps)  1416.9(ps)] Skew [40.6(ps)]
     Fall Delay [1437.5(ps)  1475.8(ps)] Skew=[38.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/main_gate/B [789.8(ps) 787.3(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/main_gate/Y [992.3(ps) 1046.5(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1391.8(ps)  1423.9(ps)]
     Rise Skew	   : 32.1(ps)
     Fall Delay	   : [1460.3(ps)  1490.9(ps)]
     Fall Skew	   : 30.6(ps)


  Main Tree from tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1391.8(ps)  1423.9(ps)] Skew [32.1(ps)]
     Fall Delay [1460.3(ps)  1490.9(ps)] Skew=[30.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/main_gate/B [801.1(ps) 798.6(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/main_gate/Y [933.6(ps) 985.7(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1399.7(ps)  1422.9(ps)]
     Rise Skew	   : 23.2(ps)
     Fall Delay	   : [1458(ps)  1481.3(ps)]
     Fall Skew	   : 23.3(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1399.7(ps)  1422.9(ps)] Skew [23.2(ps)]
     Fall Delay [1458(ps)  1481.3(ps)] Skew=[23.3(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/main_gate/B [790(ps) 787.5(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/main_gate/Y [990.6(ps) 1045(ps)]

Main Tree: 
     nrSink         : 32
     Rise Delay	   : [1413.9(ps)  1432.5(ps)]
     Rise Skew	   : 18.6(ps)
     Fall Delay	   : [1482.4(ps)  1500(ps)]
     Fall Skew	   : 17.6(ps)


  Main Tree from tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/main_gate/Y w/o tracing through gates: 
     nrSink : 32
     nrGate : 0
     Rise Delay [1413.9(ps)  1432.5(ps)] Skew [18.6(ps)]
     Fall Delay [1482.4(ps)  1500(ps)] Skew=[17.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/main_gate/B [800.9(ps) 798.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/main_gate/Y [933.2(ps) 985.3(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1405.9(ps)  1437.1(ps)]
     Rise Skew	   : 31.2(ps)
     Fall Delay	   : [1465.4(ps)  1495(ps)]
     Fall Skew	   : 29.6(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1405.9(ps)  1437.1(ps)] Skew [31.2(ps)]
     Fall Delay [1465.4(ps)  1495(ps)] Skew=[29.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/main_gate/B [804.2(ps) 801.7(ps)]
OUTPUT_TERM: tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/main_gate/Y [1000.3(ps) 1055(ps)]

Main Tree: 
     nrSink         : 78
     Rise Delay	   : [1439(ps)  1474.5(ps)]
     Rise Skew	   : 35.5(ps)
     Fall Delay	   : [1511.4(ps)  1543.9(ps)]
     Fall Skew	   : 32.5(ps)


  Main Tree from tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 78
     nrGate : 0
     Rise Delay [1439(ps)  1474.5(ps)] Skew [35.5(ps)]
     Fall Delay [1511.4(ps)  1543.9(ps)] Skew=[32.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/main_gate/B [777.1(ps) 775.5(ps)]
OUTPUT_TERM: tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/main_gate/Y [908.3(ps) 958.9(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1359.9(ps)  1370(ps)]
     Rise Skew	   : 10.1(ps)
     Fall Delay	   : [1421.1(ps)  1431.6(ps)]
     Fall Skew	   : 10.5(ps)


  Main Tree from tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1359.9(ps)  1370(ps)] Skew [10.1(ps)]
     Fall Delay [1421.1(ps)  1431.6(ps)] Skew=[10.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/main_gate/B [806.8(ps) 805.2(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/main_gate/Y [939.2(ps) 990(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1404.8(ps)  1427.6(ps)]
     Rise Skew	   : 22.8(ps)
     Fall Delay	   : [1462.8(ps)  1485(ps)]
     Fall Skew	   : 22.2(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1404.8(ps)  1427.6(ps)] Skew [22.8(ps)]
     Fall Delay [1462.8(ps)  1485(ps)] Skew=[22.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/main_gate/B [800.9(ps) 799.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/main_gate/Y [996.3(ps) 1049.6(ps)]

Main Tree: 
     nrSink         : 64
     Rise Delay	   : [1390.7(ps)  1416(ps)]
     Rise Skew	   : 25.3(ps)
     Fall Delay	   : [1460(ps)  1483.5(ps)]
     Fall Skew	   : 23.5(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/main_gate/Y w/o tracing through gates: 
     nrSink : 64
     nrGate : 0
     Rise Delay [1390.7(ps)  1416(ps)] Skew [25.3(ps)]
     Fall Delay [1460(ps)  1483.5(ps)] Skew=[23.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/main_gate/B [805.5(ps) 803.9(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/main_gate/Y [939.7(ps) 990.2(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1414(ps)  1437.1(ps)]
     Rise Skew	   : 23.1(ps)
     Fall Delay	   : [1472(ps)  1494.5(ps)]
     Fall Skew	   : 22.5(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1414(ps)  1437.1(ps)] Skew [23.1(ps)]
     Fall Delay [1472(ps)  1494.5(ps)] Skew=[22.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/main_gate/B [810.4(ps) 808.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/main_gate/Y [945.8(ps) 996.1(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1410.9(ps)  1432.2(ps)]
     Rise Skew	   : 21.3(ps)
     Fall Delay	   : [1469.1(ps)  1488.8(ps)]
     Fall Skew	   : 19.7(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1410.9(ps)  1432.2(ps)] Skew [21.3(ps)]
     Fall Delay [1469.1(ps)  1488.8(ps)] Skew=[19.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/main_gate/B [808.2(ps) 806.6(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/main_gate/Y [943.5(ps) 993.8(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1419.5(ps)  1431.3(ps)]
     Rise Skew	   : 11.8(ps)
     Fall Delay	   : [1476.9(ps)  1488.8(ps)]
     Fall Skew	   : 11.9(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1419.5(ps)  1431.3(ps)] Skew [11.8(ps)]
     Fall Delay [1476.9(ps)  1488.8(ps)] Skew=[11.9(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/main_gate/B [812(ps) 810.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/main_gate/Y [943.2(ps) 994.1(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1416.7(ps)  1445(ps)]
     Rise Skew	   : 28.3(ps)
     Fall Delay	   : [1475.2(ps)  1501.9(ps)]
     Fall Skew	   : 26.7(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1416.7(ps)  1445(ps)] Skew [28.3(ps)]
     Fall Delay [1475.2(ps)  1501.9(ps)] Skew=[26.7(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/main_gate/B [812.2(ps) 810.6(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/main_gate/Y [947.8(ps) 998.1(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1426.5(ps)  1438.2(ps)]
     Rise Skew	   : 11.7(ps)
     Fall Delay	   : [1484.3(ps)  1494.9(ps)]
     Fall Skew	   : 10.6(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1426.5(ps)  1438.2(ps)] Skew [11.7(ps)]
     Fall Delay [1484.3(ps)  1494.9(ps)] Skew=[10.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/main_gate/B [810.6(ps) 809(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/main_gate/Y [951(ps) 1000.6(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1425.1(ps)  1437.4(ps)]
     Rise Skew	   : 12.3(ps)
     Fall Delay	   : [1482.7(ps)  1493.8(ps)]
     Fall Skew	   : 11.1(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1425.1(ps)  1437.4(ps)] Skew [12.3(ps)]
     Fall Delay [1482.7(ps)  1493.8(ps)] Skew=[11.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/main_gate/B [812.3(ps) 810.7(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/main_gate/Y [948.8(ps) 998.9(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1416.3(ps)  1454.9(ps)]
     Rise Skew	   : 38.6(ps)
     Fall Delay	   : [1475.3(ps)  1511.3(ps)]
     Fall Skew	   : 36(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1416.3(ps)  1454.9(ps)] Skew [38.6(ps)]
     Fall Delay [1475.3(ps)  1511.3(ps)] Skew=[36(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/main_gate/B [813.1(ps) 811.5(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/main_gate/Y [949.6(ps) 999.7(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1417.4(ps)  1456.3(ps)]
     Rise Skew	   : 38.9(ps)
     Fall Delay	   : [1476.8(ps)  1512.3(ps)]
     Fall Skew	   : 35.5(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1417.4(ps)  1456.3(ps)] Skew [38.9(ps)]
     Fall Delay [1476.8(ps)  1512.3(ps)] Skew=[35.5(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/main_gate/B [810.4(ps) 808.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/main_gate/Y [948.1(ps) 998.1(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1423.2(ps)  1466.5(ps)]
     Rise Skew	   : 43.3(ps)
     Fall Delay	   : [1481.1(ps)  1522.2(ps)]
     Fall Skew	   : 41.1(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1423.2(ps)  1466.5(ps)] Skew [43.3(ps)]
     Fall Delay [1481.1(ps)  1522.2(ps)] Skew=[41.1(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/main_gate/B [805.6(ps) 804(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/main_gate/Y [938.2(ps) 988.9(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1419.3(ps)  1442.7(ps)]
     Rise Skew	   : 23.4(ps)
     Fall Delay	   : [1476.9(ps)  1499.3(ps)]
     Fall Skew	   : 22.4(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1419.3(ps)  1442.7(ps)] Skew [23.4(ps)]
     Fall Delay [1476.9(ps)  1499.3(ps)] Skew=[22.4(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/main_gate/B [813.2(ps) 811.6(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/main_gate/Y [945.5(ps) 996.2(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1422.3(ps)  1455.3(ps)]
     Rise Skew	   : 33(ps)
     Fall Delay	   : [1481.1(ps)  1511.7(ps)]
     Fall Skew	   : 30.6(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1422.3(ps)  1455.3(ps)] Skew [33(ps)]
     Fall Delay [1481.1(ps)  1511.7(ps)] Skew=[30.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/main_gate/B [813.3(ps) 811.7(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/main_gate/Y [945.6(ps) 996.3(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1423.3(ps)  1456.3(ps)]
     Rise Skew	   : 33(ps)
     Fall Delay	   : [1482(ps)  1512.2(ps)]
     Fall Skew	   : 30.2(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1423.3(ps)  1456.3(ps)] Skew [33(ps)]
     Fall Delay [1482(ps)  1512.2(ps)] Skew=[30.2(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/main_gate/B [809.7(ps) 808.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/main_gate/Y [945.5(ps) 995.8(ps)]

Main Tree: 
     nrSink         : 40
     Rise Delay	   : [1430.4(ps)  1457.3(ps)]
     Rise Skew	   : 26.9(ps)
     Fall Delay	   : [1487.8(ps)  1514.4(ps)]
     Fall Skew	   : 26.6(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/main_gate/Y w/o tracing through gates: 
     nrSink : 40
     nrGate : 0
     Rise Delay [1430.4(ps)  1457.3(ps)] Skew [26.9(ps)]
     Fall Delay [1487.8(ps)  1514.4(ps)] Skew=[26.6(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/U2/A [1366.4(ps) 1387.4(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/U2/Y [1468.9(ps) 1437.8(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1468.9(ps)  1468.9(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1437.8(ps)  1437.8(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1468.9(ps)  1468.9(ps)] Skew [0(ps)]
     Fall Delay [1437.8(ps)  1437.8(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/U2/A [1365.9(ps) 1386.9(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/U2/Y [1468.4(ps) 1437.3(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1468.4(ps)  1468.4(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1437.3(ps)  1437.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1468.4(ps)  1468.4(ps)] Skew [0(ps)]
     Fall Delay [1437.3(ps)  1437.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/U2/A [1366(ps) 1387(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/U2/Y [1469.5(ps) 1438.5(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1469.7(ps)  1469.7(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1438.7(ps)  1438.7(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1469.7(ps)  1469.7(ps)] Skew [0(ps)]
     Fall Delay [1438.7(ps)  1438.7(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/U2/A [1366.7(ps) 1387.7(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/U2/Y [1470.3(ps) 1439.3(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1470.3(ps)  1470.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1439.3(ps)  1439.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1470.3(ps)  1470.3(ps)] Skew [0(ps)]
     Fall Delay [1439.3(ps)  1439.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/U2/A [1364.7(ps) 1384.3(ps)]
OUTPUT_TERM: tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/U2/Y [1471.5(ps) 1441(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1471.5(ps)  1471.5(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1441(ps)  1441(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1471.5(ps)  1471.5(ps)] Skew [0(ps)]
     Fall Delay [1441(ps)  1441(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/clk_gate_haddr1_d_reg/U2/A [1365.3(ps) 1384.9(ps)]
OUTPUT_TERM: tx_core/axi_master/clk_gate_haddr1_d_reg/U2/Y [1472.1(ps) 1441.6(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1472.1(ps)  1472.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1441.6(ps)  1441.6(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/axi_master/clk_gate_haddr1_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1472.1(ps)  1472.1(ps)] Skew [0(ps)]
     Fall Delay [1441.6(ps)  1441.6(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/U2/A [1368(ps) 1387.6(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/U2/Y [1474.1(ps) 1443.5(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1474.1(ps)  1474.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1443.5(ps)  1443.5(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1474.1(ps)  1474.1(ps)] Skew [0(ps)]
     Fall Delay [1443.5(ps)  1443.5(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/clk_gate_haddr0_d_reg/U2/A [1363.8(ps) 1383.4(ps)]
OUTPUT_TERM: tx_core/axi_master/clk_gate_haddr0_d_reg/U2/Y [1473.9(ps) 1443.8(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1474.6(ps)  1474.6(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1444.5(ps)  1444.5(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/axi_master/clk_gate_haddr0_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1474.6(ps)  1474.6(ps)] Skew [0(ps)]
     Fall Delay [1444.5(ps)  1444.5(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/U2/A [1368.1(ps) 1387.7(ps)]
OUTPUT_TERM: tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/U2/Y [1475.1(ps) 1444.7(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1475.5(ps)  1475.5(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1445.1(ps)  1445.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1475.5(ps)  1475.5(ps)] Skew [0(ps)]
     Fall Delay [1445.1(ps)  1445.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/clk_gate_link_datain_0_d_reg/U2/A [1375.4(ps) 1396.4(ps)]
OUTPUT_TERM: tx_core/axi_master/clk_gate_link_datain_0_d_reg/U2/Y [1480.2(ps) 1449.3(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1480.6(ps)  1480.6(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1449.7(ps)  1449.7(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/axi_master/clk_gate_link_datain_0_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1480.6(ps)  1480.6(ps)] Skew [0(ps)]
     Fall Delay [1449.7(ps)  1449.7(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/U2/A [1353.7(ps) 1375.8(ps)]
OUTPUT_TERM: tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/U2/Y [1452.3(ps) 1421.2(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1452.3(ps)  1452.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1421.2(ps)  1421.2(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1452.3(ps)  1452.3(ps)] Skew [0(ps)]
     Fall Delay [1421.2(ps)  1421.2(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/U2/A [1359.3(ps) 1380.6(ps)]
OUTPUT_TERM: tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/U2/Y [1462.5(ps) 1431.6(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1462.6(ps)  1462.6(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1431.7(ps)  1431.7(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1462.6(ps)  1462.6(ps)] Skew [0(ps)]
     Fall Delay [1431.7(ps)  1431.7(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/U2/A [1360.3(ps) 1381.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/U2/Y [1462.8(ps) 1431.9(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1462.8(ps)  1462.8(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1431.9(ps)  1431.9(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1462.8(ps)  1462.8(ps)] Skew [0(ps)]
     Fall Delay [1431.9(ps)  1431.9(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/clk_gate_link_datain_2_d_reg/U2/A [1370.9(ps) 1393.4(ps)]
OUTPUT_TERM: tx_core/axi_master/clk_gate_link_datain_2_d_reg/U2/Y [1471.1(ps) 1439.4(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1471.1(ps)  1471.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1439.4(ps)  1439.4(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/axi_master/clk_gate_link_datain_2_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1471.1(ps)  1471.1(ps)] Skew [0(ps)]
     Fall Delay [1439.4(ps)  1439.4(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/U2/A [1383.7(ps) 1404.4(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/U2/Y [1488.9(ps) 1457.6(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1488.9(ps)  1488.9(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1457.6(ps)  1457.6(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1488.9(ps)  1488.9(ps)] Skew [0(ps)]
     Fall Delay [1457.6(ps)  1457.6(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/clk_gate_link_datain_1_d_reg/U2/A [1388.5(ps) 1409.2(ps)]
OUTPUT_TERM: tx_core/axi_master/clk_gate_link_datain_1_d_reg/U2/Y [1497.6(ps) 1466.6(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1498.1(ps)  1498.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1467.1(ps)  1467.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/axi_master/clk_gate_link_datain_1_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1498.1(ps)  1498.1(ps)] Skew [0(ps)]
     Fall Delay [1467.1(ps)  1467.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/U2/A [1390.9(ps) 1411.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/U2/Y [1497.9(ps) 1466.6(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1497.9(ps)  1497.9(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1466.6(ps)  1466.6(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1497.9(ps)  1497.9(ps)] Skew [0(ps)]
     Fall Delay [1466.6(ps)  1466.6(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/U2/A [1389.8(ps) 1410(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/U2/Y [1497.3(ps) 1466(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1497.3(ps)  1497.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1466(ps)  1466(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1497.3(ps)  1497.3(ps)] Skew [0(ps)]
     Fall Delay [1466(ps)  1466(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/U2/A [1390.9(ps) 1411.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/U2/Y [1498.6(ps) 1467.4(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1498.6(ps)  1498.6(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1467.4(ps)  1467.4(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1498.6(ps)  1498.6(ps)] Skew [0(ps)]
     Fall Delay [1467.4(ps)  1467.4(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/U2/A [1395.6(ps) 1415.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/U2/Y [1502.4(ps) 1471(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1502.4(ps)  1502.4(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1471(ps)  1471(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1502.4(ps)  1502.4(ps)] Skew [0(ps)]
     Fall Delay [1471(ps)  1471(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/U2/A [1391.1(ps) 1411.3(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/U2/Y [1499.3(ps) 1468.1(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1499.7(ps)  1499.7(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1468.5(ps)  1468.5(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1499.7(ps)  1499.7(ps)] Skew [0(ps)]
     Fall Delay [1468.5(ps)  1468.5(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/U2/A [1395.6(ps) 1415.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/U2/Y [1502.6(ps) 1471.3(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1502.6(ps)  1502.6(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1471.3(ps)  1471.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1502.6(ps)  1502.6(ps)] Skew [0(ps)]
     Fall Delay [1471.3(ps)  1471.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/U2/A [1395.4(ps) 1415.6(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/U2/Y [1502.2(ps) 1470.8(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1502.2(ps)  1502.2(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1470.8(ps)  1470.8(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1502.2(ps)  1502.2(ps)] Skew [0(ps)]
     Fall Delay [1470.8(ps)  1470.8(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/U2/A [1395.3(ps) 1415.5(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/U2/Y [1503(ps) 1471.8(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1503(ps)  1503(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1471.8(ps)  1471.8(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1503(ps)  1503(ps)] Skew [0(ps)]
     Fall Delay [1471.8(ps)  1471.8(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/U2/A [1395.9(ps) 1416.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/U2/Y [1503.1(ps) 1471.8(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1503.1(ps)  1503.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1471.8(ps)  1471.8(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1503.1(ps)  1503.1(ps)] Skew [0(ps)]
     Fall Delay [1471.8(ps)  1471.8(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/U2/A [1397(ps) 1417.2(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/U2/Y [1503.8(ps) 1472.4(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1503.8(ps)  1503.8(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1472.4(ps)  1472.4(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1503.8(ps)  1503.8(ps)] Skew [0(ps)]
     Fall Delay [1472.4(ps)  1472.4(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/U2/A [1396.3(ps) 1416.5(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/U2/Y [1503.7(ps) 1472.5(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1503.7(ps)  1503.7(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1472.5(ps)  1472.5(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1503.7(ps)  1503.7(ps)] Skew [0(ps)]
     Fall Delay [1472.5(ps)  1472.5(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/U2/A [1396.6(ps) 1416.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/U2/Y [1504.1(ps) 1472.8(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1504.5(ps)  1504.5(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1473.2(ps)  1473.2(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1504.5(ps)  1504.5(ps)] Skew [0(ps)]
     Fall Delay [1473.2(ps)  1473.2(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/U2/A [1392.9(ps) 1413.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/U2/Y [1501.4(ps) 1470.3(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1501.6(ps)  1501.6(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1470.5(ps)  1470.5(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1501.6(ps)  1501.6(ps)] Skew [0(ps)]
     Fall Delay [1470.5(ps)  1470.5(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/U2/A [1395.6(ps) 1415.8(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/U2/Y [1505.5(ps) 1474.5(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1506.1(ps)  1506.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1475.1(ps)  1475.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1506.1(ps)  1506.1(ps)] Skew [0(ps)]
     Fall Delay [1475.1(ps)  1475.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/U2/A [1396.9(ps) 1417.1(ps)]
OUTPUT_TERM: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/U2/Y [1506.4(ps) 1475.5(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1506.8(ps)  1506.8(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1475.9(ps)  1475.9(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1506.8(ps)  1506.8(ps)] Skew [0(ps)]
     Fall Delay [1475.9(ps)  1475.9(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/U2/A [1305.8(ps) 1331.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/U2/Y [1395.8(ps) 1363.8(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1396.2(ps)  1396.2(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1364.2(ps)  1364.2(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1396.2(ps)  1396.2(ps)] Skew [0(ps)]
     Fall Delay [1364.2(ps)  1364.2(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/U2/A [1311(ps) 1338.1(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/U2/Y [1395.6(ps) 1363.3(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1395.6(ps)  1395.6(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1363.3(ps)  1363.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1395.6(ps)  1395.6(ps)] Skew [0(ps)]
     Fall Delay [1363.3(ps)  1363.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/U2/A [1306(ps) 1330.9(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/U2/Y [1397.2(ps) 1365.3(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1397.2(ps)  1397.2(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1365.3(ps)  1365.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1397.2(ps)  1397.2(ps)] Skew [0(ps)]
     Fall Delay [1365.3(ps)  1365.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/U2/A [1309.4(ps) 1334.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/U2/Y [1401(ps) 1369.1(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1401(ps)  1401(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1369.1(ps)  1369.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1401(ps)  1401(ps)] Skew [0(ps)]
     Fall Delay [1369.1(ps)  1369.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/U2/A [1366.3(ps) 1388.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/U2/Y [1468(ps) 1436.6(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1468.2(ps)  1468.2(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1436.8(ps)  1436.8(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1468.2(ps)  1468.2(ps)] Skew [0(ps)]
     Fall Delay [1436.8(ps)  1436.8(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/U2/A [1366.7(ps) 1388.7(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/U2/Y [1467.2(ps) 1435.8(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1467.2(ps)  1467.2(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1435.8(ps)  1435.8(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1467.2(ps)  1467.2(ps)] Skew [0(ps)]
     Fall Delay [1435.8(ps)  1435.8(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/U2/A [1366.4(ps) 1388.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/U2/Y [1468.3(ps) 1437(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1468.5(ps)  1468.5(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1437.2(ps)  1437.2(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1468.5(ps)  1468.5(ps)] Skew [0(ps)]
     Fall Delay [1437.2(ps)  1437.2(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/U2/A [1366.7(ps) 1388.7(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/U2/Y [1468.6(ps) 1437.3(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1468.8(ps)  1468.8(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1437.5(ps)  1437.5(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1468.8(ps)  1468.8(ps)] Skew [0(ps)]
     Fall Delay [1437.5(ps)  1437.5(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/U2/A [1384(ps) 1405.1(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/U2/Y [1487.1(ps) 1455.8(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1487.1(ps)  1487.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1455.8(ps)  1455.8(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1487.1(ps)  1487.1(ps)] Skew [0(ps)]
     Fall Delay [1455.8(ps)  1455.8(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/U2/A [1384.3(ps) 1405.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/U2/Y [1487.4(ps) 1456.1(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1487.4(ps)  1487.4(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1456.1(ps)  1456.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1487.4(ps)  1487.4(ps)] Skew [0(ps)]
     Fall Delay [1456.1(ps)  1456.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/U2/A [1383.7(ps) 1404.8(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/U2/Y [1488.7(ps) 1457.5(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1488.9(ps)  1488.9(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1457.7(ps)  1457.7(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1488.9(ps)  1488.9(ps)] Skew [0(ps)]
     Fall Delay [1457.7(ps)  1457.7(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/U2/A [1385.6(ps) 1406.7(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/U2/Y [1489.7(ps) 1458.5(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1489.9(ps)  1489.9(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1458.7(ps)  1458.7(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1489.9(ps)  1489.9(ps)] Skew [0(ps)]
     Fall Delay [1458.7(ps)  1458.7(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/U2/A [1386.7(ps) 1407.8(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/U2/Y [1490.5(ps) 1459.2(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1490.5(ps)  1490.5(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1459.2(ps)  1459.2(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1490.5(ps)  1490.5(ps)] Skew [0(ps)]
     Fall Delay [1459.2(ps)  1459.2(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/U2/A [1387.1(ps) 1408.2(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/U2/Y [1491.1(ps) 1459.9(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1491.1(ps)  1491.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1459.9(ps)  1459.9(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1491.1(ps)  1491.1(ps)] Skew [0(ps)]
     Fall Delay [1459.9(ps)  1459.9(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/U2/A [1397(ps) 1417.2(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/U2/Y [1504.9(ps) 1474.1(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1505.5(ps)  1505.5(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1474.7(ps)  1474.7(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1505.5(ps)  1505.5(ps)] Skew [0(ps)]
     Fall Delay [1474.7(ps)  1474.7(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/U2/A [1330.8(ps) 1358.8(ps)]
OUTPUT_TERM: tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/U2/Y [1416.1(ps) 1383(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1416.1(ps)  1416.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1383(ps)  1383(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1416.1(ps)  1416.1(ps)] Skew [0(ps)]
     Fall Delay [1383(ps)  1383(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/U2/A [1332.3(ps) 1359.9(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/U2/Y [1418.7(ps) 1385.7(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1418.7(ps)  1418.7(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1385.7(ps)  1385.7(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1418.7(ps)  1418.7(ps)] Skew [0(ps)]
     Fall Delay [1385.7(ps)  1385.7(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/clk_gate_crc_left_d_reg/U2/A [1349.6(ps) 1371.2(ps)]
OUTPUT_TERM: tx_core/tx_rs/clk_gate_crc_left_d_reg/U2/Y [1449.3(ps) 1418.6(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1449.7(ps)  1449.7(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1419(ps)  1419(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_rs/clk_gate_crc_left_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1449.7(ps)  1449.7(ps)] Skew [0(ps)]
     Fall Delay [1419(ps)  1419(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/U2/A [1349.9(ps) 1371.5(ps)]
OUTPUT_TERM: tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/U2/Y [1451(ps) 1420.3(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1451.2(ps)  1451.2(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1420.5(ps)  1420.5(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1451.2(ps)  1451.2(ps)] Skew [0(ps)]
     Fall Delay [1420.5(ps)  1420.5(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/U2/A [1349.8(ps) 1369.8(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/U2/Y [1452.6(ps) 1422.4(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1452.6(ps)  1452.6(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1422.4(ps)  1422.4(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1452.6(ps)  1452.6(ps)] Skew [0(ps)]
     Fall Delay [1422.4(ps)  1422.4(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/U2/A [1351.5(ps) 1371.5(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/U2/Y [1454.3(ps) 1424.1(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1454.3(ps)  1454.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1424.1(ps)  1424.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1454.3(ps)  1454.3(ps)] Skew [0(ps)]
     Fall Delay [1424.1(ps)  1424.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/U2/A [1353.2(ps) 1373.2(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/U2/Y [1456.2(ps) 1426.1(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1456.2(ps)  1456.2(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1426.1(ps)  1426.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1456.2(ps)  1456.2(ps)] Skew [0(ps)]
     Fall Delay [1426.1(ps)  1426.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/U2/A [1354(ps) 1374(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/U2/Y [1457(ps) 1426.9(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1457(ps)  1457(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1426.9(ps)  1426.9(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1457(ps)  1457(ps)] Skew [0(ps)]
     Fall Delay [1426.9(ps)  1426.9(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/U2/A [1354.2(ps) 1374.2(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/U2/Y [1457.4(ps) 1427.3(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1457.4(ps)  1457.4(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1427.3(ps)  1427.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1457.4(ps)  1457.4(ps)] Skew [0(ps)]
     Fall Delay [1427.3(ps)  1427.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/U2/A [1350(ps) 1370(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/U2/Y [1457.4(ps) 1427.7(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1458.1(ps)  1458.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1428.4(ps)  1428.4(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1458.1(ps)  1458.1(ps)] Skew [0(ps)]
     Fall Delay [1428.4(ps)  1428.4(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/U2/A [1353.8(ps) 1373.8(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/U2/Y [1459.2(ps) 1429.2(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1459.8(ps)  1459.8(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1429.8(ps)  1429.8(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1459.8(ps)  1459.8(ps)] Skew [0(ps)]
     Fall Delay [1429.8(ps)  1429.8(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/U2/A [1353.4(ps) 1373.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/U2/Y [1461.3(ps) 1431.6(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1461.8(ps)  1461.8(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1432.1(ps)  1432.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1461.8(ps)  1461.8(ps)] Skew [0(ps)]
     Fall Delay [1432.1(ps)  1432.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/U2/A [1353.3(ps) 1373.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/U2/Y [1461.6(ps) 1431.9(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1462.1(ps)  1462.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1432.4(ps)  1432.4(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1462.1(ps)  1462.1(ps)] Skew [0(ps)]
     Fall Delay [1432.4(ps)  1432.4(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/U2/A [1356.7(ps) 1376.1(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/U2/Y [1462.9(ps) 1432.9(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1463.5(ps)  1463.5(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1433.5(ps)  1433.5(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1463.5(ps)  1463.5(ps)] Skew [0(ps)]
     Fall Delay [1433.5(ps)  1433.5(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/U2/A [1356.9(ps) 1376.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/U2/Y [1462.5(ps) 1432.5(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1462.9(ps)  1462.9(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1432.9(ps)  1432.9(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1462.9(ps)  1462.9(ps)] Skew [0(ps)]
     Fall Delay [1432.9(ps)  1432.9(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/U2/A [1358.6(ps) 1378(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/U2/Y [1465.3(ps) 1435.3(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1465.5(ps)  1465.5(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1435.5(ps)  1435.5(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1465.5(ps)  1465.5(ps)] Skew [0(ps)]
     Fall Delay [1435.5(ps)  1435.5(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/U2/A [1356.5(ps) 1375.9(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/U2/Y [1468.6(ps) 1438.9(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1469.3(ps)  1469.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1439.6(ps)  1439.6(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1469.3(ps)  1469.3(ps)] Skew [0(ps)]
     Fall Delay [1439.6(ps)  1439.6(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/U2/A [1363.2(ps) 1381.9(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/U2/Y [1470.3(ps) 1440.3(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1470.3(ps)  1470.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1440.3(ps)  1440.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1470.3(ps)  1470.3(ps)] Skew [0(ps)]
     Fall Delay [1440.3(ps)  1440.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/U2/A [1363.2(ps) 1381.9(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/U2/Y [1470.5(ps) 1440.6(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1470.5(ps)  1470.5(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1440.6(ps)  1440.6(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1470.5(ps)  1470.5(ps)] Skew [0(ps)]
     Fall Delay [1440.6(ps)  1440.6(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/U2/A [1386.2(ps) 1408.8(ps)]
OUTPUT_TERM: tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/U2/Y [1488(ps) 1456(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1488(ps)  1488(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1456(ps)  1456(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1488(ps)  1488(ps)] Skew [0(ps)]
     Fall Delay [1456(ps)  1456(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/clk_gate_crc_tx_d_reg/U2/A [1389.5(ps) 1412.1(ps)]
OUTPUT_TERM: tx_core/tx_rs/clk_gate_crc_tx_d_reg/U2/Y [1493.9(ps) 1462(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1494.4(ps)  1494.4(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1462.5(ps)  1462.5(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_rs/clk_gate_crc_tx_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1494.4(ps)  1494.4(ps)] Skew [0(ps)]
     Fall Delay [1462.5(ps)  1462.5(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/U2/A [1389.8(ps) 1412.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/U2/Y [1495.4(ps) 1463.6(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1496.1(ps)  1496.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1464.3(ps)  1464.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1496.1(ps)  1496.1(ps)] Skew [0(ps)]
     Fall Delay [1464.3(ps)  1464.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/U2/A [1378.4(ps) 1401.7(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/U2/Y [1478.4(ps) 1446.4(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1478.5(ps)  1478.5(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1446.5(ps)  1446.5(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1478.5(ps)  1478.5(ps)] Skew [0(ps)]
     Fall Delay [1446.5(ps)  1446.5(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/U2/A [1385(ps) 1406.7(ps)]
OUTPUT_TERM: tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/U2/Y [1487.5(ps) 1455.9(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1487.5(ps)  1487.5(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1455.9(ps)  1455.9(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1487.5(ps)  1487.5(ps)] Skew [0(ps)]
     Fall Delay [1455.9(ps)  1455.9(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/U2/A [1395.5(ps) 1417.8(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/U2/Y [1496.9(ps) 1465.1(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1496.9(ps)  1496.9(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1465.1(ps)  1465.1(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1496.9(ps)  1496.9(ps)] Skew [0(ps)]
     Fall Delay [1465.1(ps)  1465.1(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/U2/A [1394.9(ps) 1417.2(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/U2/Y [1497.3(ps) 1465.5(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1497.5(ps)  1497.5(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1465.7(ps)  1465.7(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1497.5(ps)  1497.5(ps)] Skew [0(ps)]
     Fall Delay [1465.7(ps)  1465.7(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/U2/A [1395.6(ps) 1417.9(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/U2/Y [1498(ps) 1466.2(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1498.2(ps)  1498.2(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1466.4(ps)  1466.4(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1498.2(ps)  1498.2(ps)] Skew [0(ps)]
     Fall Delay [1466.4(ps)  1466.4(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/U2/A [1395.2(ps) 1417.5(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/U2/Y [1498(ps) 1466.3(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1498.2(ps)  1498.2(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1466.5(ps)  1466.5(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1498.2(ps)  1498.2(ps)] Skew [0(ps)]
     Fall Delay [1466.5(ps)  1466.5(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/U2/A [1394.6(ps) 1416.9(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/U2/Y [1498.7(ps) 1467(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1499(ps)  1499(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1467.3(ps)  1467.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1499(ps)  1499(ps)] Skew [0(ps)]
     Fall Delay [1467.3(ps)  1467.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/U2/A [1394.4(ps) 1416.8(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/U2/Y [1495.1(ps) 1463.3(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1495.1(ps)  1495.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1463.3(ps)  1463.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1495.1(ps)  1495.1(ps)] Skew [0(ps)]
     Fall Delay [1463.3(ps)  1463.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/U2/A [1395.4(ps) 1417.8(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/U2/Y [1496.5(ps) 1464.8(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1496.5(ps)  1496.5(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1464.8(ps)  1464.8(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1496.5(ps)  1496.5(ps)] Skew [0(ps)]
     Fall Delay [1464.8(ps)  1464.8(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/U2/A [1395.7(ps) 1418.1(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/U2/Y [1497(ps) 1465.3(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1497(ps)  1497(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1465.3(ps)  1465.3(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1497(ps)  1497(ps)] Skew [0(ps)]
     Fall Delay [1465.3(ps)  1465.3(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/U2/A [1397.3(ps) 1419.7(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/U2/Y [1498(ps) 1466.2(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1498(ps)  1498(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1466.2(ps)  1466.2(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1498(ps)  1498(ps)] Skew [0(ps)]
     Fall Delay [1466.2(ps)  1466.2(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/U2/A [1397.9(ps) 1420.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/U2/Y [1498.6(ps) 1466.8(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1498.6(ps)  1498.6(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1466.8(ps)  1466.8(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1498.6(ps)  1498.6(ps)] Skew [0(ps)]
     Fall Delay [1466.8(ps)  1466.8(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/U2/A [1399.4(ps) 1421.8(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/U2/Y [1500.3(ps) 1468.5(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1500.3(ps)  1500.3(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1468.5(ps)  1468.5(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1500.3(ps)  1500.3(ps)] Skew [0(ps)]
     Fall Delay [1468.5(ps)  1468.5(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/U2/A [1398.6(ps) 1421(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/U2/Y [1500.5(ps) 1468.7(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1500.7(ps)  1500.7(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1468.9(ps)  1468.9(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1500.7(ps)  1500.7(ps)] Skew [0(ps)]
     Fall Delay [1468.9(ps)  1468.9(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/U2/A [1399.9(ps) 1422.3(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/U2/Y [1503.6(ps) 1472(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1504.1(ps)  1504.1(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1472.5(ps)  1472.5(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1504.1(ps)  1504.1(ps)] Skew [0(ps)]
     Fall Delay [1472.5(ps)  1472.5(ps)] Skew=[0(ps)]


**** Sub Tree Report ****
INPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/U2/A [1400(ps) 1422.4(ps)]
OUTPUT_TERM: tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/U2/Y [1504.1(ps) 1472.4(ps)]

Main Tree: 
     nrSink         : 1
     Rise Delay	   : [1504.8(ps)  1504.8(ps)]
     Rise Skew	   : 0(ps)
     Fall Delay	   : [1473(ps)  1473(ps)]
     Fall Skew	   : 0(ps)


  Main Tree from tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/U2/Y w/o tracing through gates: 
     nrSink : 1
     nrGate : 0
     Rise Delay [1504.8(ps)  1504.8(ps)] Skew [0(ps)]
     Fall Delay [1473(ps)  1473(ps)] Skew=[0(ps)]


**** Detail Clock Tree Report ****

clks.clk (0 0) load=0.0455915(pf) 

FECTS_clks_clk___L1_I0/A (0.0014 0.0014) slew=(0.0061 0.0061)
FECTS_clks_clk___L1_I0/Y (0.2386 0.2297) load=0.270976(pf) 

FECTS_clks_clk___L2_I3/A (0.2816 0.2722) slew=(0.1835 0.1546)
FECTS_clks_clk___L2_I3/Y (0.4769 0.4791) load=0.139149(pf) 

FECTS_clks_clk___L2_I2/A (0.2815 0.2721) slew=(0.1835 0.1546)
FECTS_clks_clk___L2_I2/Y (0.5665 0.5611) load=0.345818(pf) 

FECTS_clks_clk___L2_I1/A (0.2789 0.2694) slew=(0.1836 0.1546)
FECTS_clks_clk___L2_I1/Y (0.5326 0.5298) load=0.273835(pf) 

FECTS_clks_clk___L2_I0/A (0.282 0.2726) slew=(0.1835 0.1546)
FECTS_clks_clk___L2_I0/Y (0.4763 0.4786) load=0.136808(pf) 

FECTS_clks_clk___L3_I11/A (0.4868 0.489) slew=(0.0972 0.0832)
FECTS_clks_clk___L3_I11/Y (0.7537 0.7534) load=0.321608(pf) 

FECTS_clks_clk___L3_I10/A (0.4792 0.4814) slew=(0.0972 0.0832)
FECTS_clks_clk___L3_I10/Y (0.7247 0.7262) load=0.2721(pf) 

FECTS_clks_clk___L3_I9/A (0.5939 0.5884) slew=(0.2228 0.1865)
FECTS_clks_clk___L3_I9/Y (0.8599 0.8636) load=0.294296(pf) 

FECTS_clks_clk___L3_I8/A (0.5812 0.5758) slew=(0.2222 0.1853)
FECTS_clks_clk___L3_I8/Y (0.906 0.9044) load=0.429469(pf) 

FECTS_clks_clk___L3_I7/A (0.5959 0.5905) slew=(0.2228 0.1865)
FECTS_clks_clk___L3_I7/Y (0.9127 0.912) load=0.410979(pf) 

FECTS_clks_clk___L3_I6/A (0.5953 0.5898) slew=(0.2228 0.1865)
FECTS_clks_clk___L3_I6/Y (0.9075 0.9072) load=0.400481(pf) 

FECTS_clks_clk___L3_I5/A (0.5466 0.5438) slew=(0.1787 0.1497)
FECTS_clks_clk___L3_I5/Y (0.773 0.7785) load=0.21176(pf) 

FECTS_clks_clk___L3_I4/A (0.5447 0.5419) slew=(0.1787 0.1497)
FECTS_clks_clk___L3_I4/Y (0.8209 0.8222) load=0.326533(pf) 

FECTS_clks_clk___L3_I3/A (0.5458 0.543) slew=(0.1787 0.1497)
FECTS_clks_clk___L3_I3/Y (0.8529 0.8516) load=0.397866(pf) 

FECTS_clks_clk___L3_I2/A (0.5436 0.5408) slew=(0.1787 0.1497)
FECTS_clks_clk___L3_I2/Y (0.8227 0.8237) load=0.333187(pf) 

FECTS_clks_clk___L3_I1/A (0.4898 0.4921) slew=(0.0961 0.0825)
FECTS_clks_clk___L3_I1/Y (0.7841 0.7816) load=0.385133(pf) 

FECTS_clks_clk___L3_I0/A (0.4899 0.4922) slew=(0.0961 0.0825)
FECTS_clks_clk___L3_I0/Y (0.7734 0.7718) load=0.360269(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/main_gate/B (0.7838 0.7834) slew=(0.2102 0.1762)
tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/main_gate/Y (0.9165 0.9639) load=0.038918(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/main_gate/B (0.7834 0.783) slew=(0.2102 0.1762)
tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/main_gate/Y (0.9176 0.9648) load=0.0397908(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/main_gate/B (0.7627 0.7624) slew=(0.209 0.1742)
tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/main_gate/Y (0.9455 0.9857) load=0.0681102(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/main_gate/B (0.79 0.7896) slew=(0.2101 0.1763)
tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/main_gate/Y (0.9204 0.9682) load=0.0375775(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/main_gate/B (0.7925 0.7922) slew=(0.21 0.1763)
tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/main_gate/Y (0.9978 1.047) load=0.13457(pf) 

tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/main_gate/B (0.7942 0.794) slew=(0.2099 0.1762)
tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/main_gate/Y (0.9801 1.0309) load=0.112477(pf) 

tx_core/axi_master/clk_gate_link_datain_2_d_reg/main_gate/B (0.7421 0.7436) slew=(0.1789 0.1495)
tx_core/axi_master/clk_gate_link_datain_2_d_reg/main_gate/Y (0.8741 0.9147) load=0.0385866(pf) 

tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/main_gate/B (0.7463 0.7478) slew=(0.179 0.1497)
tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/main_gate/Y (0.9497 0.992) load=0.133533(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/main_gate/B (0.8908 0.8944) slew=(0.1918 0.1616)
tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/main_gate/Y (1.091 1.1395) load=0.12932(pf) 

tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/main_gate/B (0.8978 0.9014) slew=(0.192 0.1621)
tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/main_gate/Y (1.1275 1.1618) load=0.0955099(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/main_gate/B (0.9202 0.9186) slew=(0.2728 0.2267)
tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/main_gate/Y (1.0981 1.16) load=0.101085(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/main_gate/B (0.933 0.9314) slew=(0.2728 0.2271)
tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/main_gate/Y (1.1033 1.1659) load=0.0924103(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/main_gate/B (0.9411 0.9395) slew=(0.2728 0.2269)
tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/main_gate/Y (1.1785 1.2222) load=0.0993219(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/main_gate/B (0.9364 0.9348) slew=(0.2728 0.227)
tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/main_gate/Y (1.1177 1.1795) load=0.105024(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/main_gate/B (0.9126 0.911) slew=(0.2728 0.2268)
tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/main_gate/Y (1.1225 1.1821) load=0.137574(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/main_gate/B (0.9386 0.937) slew=(0.2728 0.227)
tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/main_gate/Y (1.1225 1.1841) load=0.107903(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/main_gate/B (0.9316 0.93) slew=(0.2728 0.2271)
tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/main_gate/Y (1.138 1.198) load=0.133656(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/main_gate/B (0.9228 0.9212) slew=(0.2728 0.2271)
tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/main_gate/Y (1.1504 1.1953) load=0.0935452(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/main_gate/B (0.9291 0.9275) slew=(0.2728 0.2272)
tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/main_gate/Y (1.146 1.2053) load=0.145652(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/main_gate/B (0.9296 0.928) slew=(0.2728 0.2272)
tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/main_gate/Y (1.1698 1.2265) load=0.171714(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/main_gate/B (0.9418 0.9402) slew=(0.2728 0.2268)
tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/main_gate/Y (1.1825 1.239) load=0.172226(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/main_gate/B (0.927 0.9254) slew=(0.2728 0.2272)
tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/main_gate/Y (1.1614 1.2187) load=0.165171(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/main_gate/B (0.9416 0.9408) slew=(0.2625 0.2196)
tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/main_gate/Y (1.1428 1.2022) load=0.128021(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/main_gate/B (0.9276 0.9269) slew=(0.2618 0.2182)
tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/main_gate/Y (1.1357 1.1944) load=0.135983(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/main_gate/B (0.9281 0.9274) slew=(0.2618 0.2182)
tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/main_gate/Y (1.106 1.1563) load=0.064777(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/main_gate/B (0.9559 0.9552) slew=(0.2628 0.2193)
tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/main_gate/Y (1.0867 1.1439) load=0.0376493(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/main_gate/B (0.928 0.9273) slew=(0.2618 0.2182)
tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/main_gate/Y (1.1202 1.1801) load=0.117806(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/main_gate/B (0.9274 0.9267) slew=(0.2618 0.2182)
tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/main_gate/Y (1.1302 1.1772) load=0.0792048(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/main_gate/B (0.962 0.9613) slew=(0.2629 0.2195)
tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/main_gate/Y (1.1525 1.2128) load=0.115854(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/main_gate/B (0.9618 0.9611) slew=(0.2629 0.2195)
tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/main_gate/Y (1.179 1.2373) load=0.146299(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/main_gate/B (0.9562 0.9555) slew=(0.2628 0.2193)
tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/main_gate/Y (1.1644 1.2233) load=0.136021(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/main_gate/B (0.9486 0.9479) slew=(0.2627 0.2195)
tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/main_gate/Y (1.1651 1.2235) load=0.145491(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/main_gate/B (0.9617 0.961) slew=(0.2629 0.2195)
tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/main_gate/Y (1.1983 1.2545) load=0.167972(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/main_gate/B (0.9268 0.9265) slew=(0.2554 0.2129)
tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/main_gate/Y (1.1141 1.1735) load=0.112406(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/main_gate/B (0.9262 0.9259) slew=(0.2554 0.2129)
tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/main_gate/Y (1.1514 1.2077) load=0.155524(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/main_gate/B (0.9291 0.9288) slew=(0.2554 0.2129)
tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/main_gate/Y (1.1654 1.2204) load=0.167858(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/main_gate/B (0.9273 0.927) slew=(0.2554 0.2129)
tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/main_gate/Y (1.1695 1.2238) load=0.174473(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/main_gate/B (0.9367 0.9364) slew=(0.2554 0.2134)
tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/main_gate/Y (1.1508 1.2083) load=0.142976(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/main_gate/B (0.9341 0.9338) slew=(0.2553 0.2129)
tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/main_gate/Y (1.1742 1.2288) load=0.172142(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/main_gate/B (0.9454 0.945) slew=(0.2555 0.2131)
tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/main_gate/Y (1.1844 1.239) load=0.170874(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/main_gate/B (0.9375 0.9372) slew=(0.2554 0.2134)
tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/main_gate/Y (1.1831 1.2243) load=0.10423(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/main_gate/B (0.9452 0.9449) slew=(0.2555 0.2131)
tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/main_gate/Y (1.1873 1.2417) load=0.174366(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/main_gate/B (0.7824 0.7879) slew=(0.1415 0.1197)
tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/main_gate/Y (0.9603 0.9999) load=0.107645(pf) 

tx_core/tx_rs/clk_gate_crc_left_d_reg/main_gate/B (0.7972 0.8027) slew=(0.1419 0.12)
tx_core/tx_rs/clk_gate_crc_left_d_reg/main_gate/Y (0.9632 0.9951) load=0.0596112(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/main_gate/B (0.7793 0.7848) slew=(0.1415 0.1195)
tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/main_gate/Y (0.9636 1.0027) load=0.115005(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/main_gate/B (0.7839 0.7894) slew=(0.1415 0.1198)
tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/main_gate/Y (0.9445 0.9771) load=0.0564986(pf) 

tx_core/tx_rs/clk_gate_crc_tx_d_reg/main_gate/B (0.7961 0.8016) slew=(0.1419 0.12)
tx_core/tx_rs/clk_gate_crc_tx_d_reg/main_gate/Y (0.9801 1.0096) load=0.0702027(pf) 

FECTS_clks_clk___L4_I8/A (0.838 0.8393) slew=(0.2106 0.1758)
FECTS_clks_clk___L4_I8/Y (1.1131 1.1215) load=0.31766(pf) 

FECTS_clks_clk___L4_I7/A (0.8408 0.8421) slew=(0.2106 0.1758)
FECTS_clks_clk___L4_I7/Y (1.1227 1.1305) load=0.333211(pf) 

FECTS_clks_clk___L4_I6/A (0.838 0.8393) slew=(0.2106 0.1758)
FECTS_clks_clk___L4_I6/Y (1.1382 1.1444) load=0.37531(pf) 

FECTS_clks_clk___L4_I5/A (0.8407 0.842) slew=(0.2106 0.1758)
FECTS_clks_clk___L4_I5/Y (1.1317 1.1387) load=0.354114(pf) 

tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/main_gate/B (0.8322 0.8335) slew=(0.2106 0.1758)
tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/main_gate/Y (1.0006 1.0541) load=0.0925467(pf) 

FECTS_clks_clk___L4_I4/A (0.8736 0.8723) slew=(0.2539 0.2114)
FECTS_clks_clk___L4_I4/Y (1.1659 1.1742) load=0.348348(pf) 

FECTS_clks_clk___L4_I3/A (0.8826 0.8813) slew=(0.2538 0.2116)
FECTS_clks_clk___L4_I3/Y (1.1345 1.1462) load=0.255424(pf) 

FECTS_clks_clk___L4_I2/A (0.8736 0.8723) slew=(0.2539 0.2114)
FECTS_clks_clk___L4_I2/Y (1.1097 1.1228) load=0.219251(pf) 

FECTS_clks_clk___L4_I1/A (0.8824 0.8811) slew=(0.2538 0.2116)
FECTS_clks_clk___L4_I1/Y (1.1694 1.1782) load=0.336213(pf) 

FECTS_clks_clk___L4_I0/A (0.8822 0.8809) slew=(0.2538 0.2116)
FECTS_clks_clk___L4_I0/Y (1.1593 1.1689) load=0.313428(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/main_gate/B (0.8734 0.8721) slew=(0.254 0.2116)
tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/main_gate/Y (1.075 1.1201) load=0.0785651(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/main_gate/B (0.8728 0.8715) slew=(0.254 0.2116)
tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/main_gate/Y (1.0502 1.1091) load=0.101241(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/main_gate/B (0.8621 0.8629) slew=(0.2187 0.1849)
tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/main_gate/Y (0.9927 1.0439) load=0.0376493(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/main_gate/B (0.8666 0.8674) slew=(0.2186 0.1851)
tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/main_gate/Y (1.0012 1.0519) load=0.0399771(pf) 

tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/main_gate/B (0.8259 0.8268) slew=(0.2151 0.1797)
tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/main_gate/Y (1.0185 1.071) load=0.119859(pf) 

tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/main_gate/B (0.8256 0.8265) slew=(0.2151 0.1797)
tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/main_gate/Y (1.0174 1.07) load=0.118997(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/main_gate/B (0.8568 0.8577) slew=(0.2187 0.1847)
tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/main_gate/Y (1.0214 1.0681) load=0.057439(pf) 

tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/main_gate/B (0.8842 0.885) slew=(0.2195 0.1851)
tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/main_gate/Y (1.0354 1.0839) load=0.0496024(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/main_gate/B (0.8076 0.8051) slew=(0.2467 0.205)
tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/main_gate/Y (0.9769 1.0337) load=0.0922999(pf) 

tx_core/axi_master/clk_gate_haddr1_d_reg/main_gate/B (0.7909 0.7884) slew=(0.2467 0.205)
tx_core/axi_master/clk_gate_haddr1_d_reg/main_gate/Y (0.9216 0.9739) load=0.0376493(pf) 

tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/main_gate/B (0.7901 0.7876) slew=(0.2467 0.205)
tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/main_gate/Y (0.9734 1.029) load=0.10815(pf) 

tx_core/axi_master/clk_gate_link_datain_0_d_reg/main_gate/B (0.7981 0.7957) slew=(0.2467 0.205)
tx_core/axi_master/clk_gate_link_datain_0_d_reg/main_gate/Y (0.9288 0.9812) load=0.0376493(pf) 

tx_core/axi_master/clk_gate_haddr0_d_reg/main_gate/B (0.7921 0.7896) slew=(0.2467 0.205)
tx_core/axi_master/clk_gate_haddr0_d_reg/main_gate/Y (0.9423 0.9919) load=0.0489311(pf) 

tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/main_gate/B (0.7901 0.7876) slew=(0.2467 0.205)
tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/main_gate/Y (0.9785 1.0338) load=0.114035(pf) 

tx_core/axi_master/clk_gate_link_datain_1_d_reg/main_gate/B (0.8003 0.7978) slew=(0.2467 0.205)
tx_core/axi_master/clk_gate_link_datain_1_d_reg/main_gate/Y (0.9326 0.9847) load=0.0385866(pf) 

tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/main_gate/B (0.7898 0.7873) slew=(0.2467 0.205)
tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/main_gate/Y (0.9923 1.0465) load=0.130102(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/main_gate/B (0.8011 0.7986) slew=(0.2467 0.205)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/main_gate/Y (0.9336 0.9857) load=0.0387089(pf) 

tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/main_gate/B (0.79 0.7875) slew=(0.2467 0.205)
tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/main_gate/Y (0.9906 1.045) load=0.127921(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/main_gate/B (0.8009 0.7984) slew=(0.2467 0.205)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/main_gate/Y (0.9332 0.9853) load=0.0385736(pf) 

tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/main_gate/B (0.8042 0.8017) slew=(0.2467 0.205)
tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/main_gate/Y (1.0003 1.055) load=0.122746(pf) 

tx_core/axi_master/clk_gate_haddr0_d_reg/FECTS_clks_clk___I15/A (0.7924 0.7899) slew=(0.2467 0.205)

tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/main_gate/B (0.7771 0.7755) slew=(0.232 0.193)
tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/main_gate/Y (0.9083 0.9589) load=0.0379996(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/main_gate/B (0.8068 0.8052) slew=(0.2327 0.1947)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/main_gate/Y (0.9392 0.99) load=0.0386884(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/main_gate/B (0.8009 0.7993) slew=(0.2328 0.1946)
tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/main_gate/Y (0.9963 1.0496) load=0.122499(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/main_gate/B (0.8055 0.8039) slew=(0.2328 0.1947)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/main_gate/Y (0.9397 0.9902) load=0.0397345(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/main_gate/B (0.8104 0.8088) slew=(0.2326 0.1947)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/main_gate/Y (0.9458 0.9961) load=0.0404233(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/main_gate/B (0.8082 0.8066) slew=(0.2327 0.1947)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/main_gate/Y (0.9435 0.9938) load=0.0403215(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/main_gate/B (0.812 0.8104) slew=(0.2326 0.1946)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/main_gate/Y (0.9432 0.9941) load=0.0379996(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/main_gate/B (0.8122 0.8106) slew=(0.2326 0.1946)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/main_gate/Y (0.9478 0.9981) load=0.0405381(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/main_gate/B (0.8106 0.809) slew=(0.2326 0.1947)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/main_gate/Y (0.951 1.0006) load=0.0432931(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/main_gate/B (0.8123 0.8107) slew=(0.2327 0.1946)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/main_gate/Y (0.9488 0.9989) load=0.0410319(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/main_gate/B (0.8131 0.8115) slew=(0.2327 0.1946)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/main_gate/Y (0.9496 0.9997) load=0.0410189(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/main_gate/B (0.8104 0.8088) slew=(0.2326 0.1947)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/main_gate/Y (0.9481 0.9981) load=0.0417423(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/main_gate/B (0.8056 0.804) slew=(0.2328 0.1947)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/main_gate/Y (0.9382 0.9889) load=0.0388032(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/main_gate/B (0.8132 0.8116) slew=(0.2327 0.1946)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/main_gate/Y (0.9455 0.9962) load=0.0385866(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/main_gate/B (0.8133 0.8117) slew=(0.2327 0.1946)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/main_gate/Y (0.9456 0.9963) load=0.0385866(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/main_gate/B (0.8097 0.8081) slew=(0.2326 0.1947)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/main_gate/Y (0.9455 0.9958) load=0.0406529(pf) 

tx_core/tx_crc/crcpkt2/net7329__L1_I0/A (0.9172 0.9646) slew=(0.1047 0.0919)
tx_core/tx_crc/crcpkt2/net7329__L1_I0/Y (1.1229 1.1741) load=0.178422(pf) 

tx_core/tx_crc/crcpkt2/net7344__L1_I0/A (0.9184 0.9656) slew=(0.1067 0.0933)
tx_core/tx_crc/crcpkt2/net7344__L1_I0/Y (1.1471 1.1963) load=0.231172(pf) 

tx_core/tx_crc/crcpkt1/net7344__L1_I0/A (0.9495 0.9897) slew=(0.1722 0.1403)
tx_core/tx_crc/crcpkt1/net7344__L1_I0/Y (1.1614 1.2097) load=0.179666(pf) 

tx_core/tx_crc/crcpkt2/net7339__L1_I0/A (0.9204 0.9682) slew=(0.1016 0.0896)
tx_core/tx_crc/crcpkt2/net7339__L1_I0/Y (1.1559 1.2048) load=0.24805(pf) 

tx_core/tx_crc/crcpkt2/net7334__L1_I0/A (1.0117 1.0609) slew=(0.1784 0.1517)
tx_core/tx_crc/crcpkt2/net7334__L1_I0/Y (1.213 1.2731) load=0.153938(pf) 

tx_core/tx_crc/crcpkt2/net7334__L1_I1/A (1.0113 1.0605) slew=(0.1784 0.1517)
tx_core/tx_crc/crcpkt2/net7334__L1_I1/Y (1.1977 1.259) load=0.11957(pf) 

tx_core/axi_master/net7484__L1_I0/A (0.9895 1.0403) slew=(0.1528 0.1301)
tx_core/axi_master/net7484__L1_I0/Y (1.198 1.2566) load=0.175592(pf) 

tx_core/axi_master/net7484__L1_I1/A (0.9891 1.0399) slew=(0.1528 0.1301)
tx_core/axi_master/net7484__L1_I1/Y (1.1989 1.2574) load=0.178613(pf) 

tx_core/axi_master/net7692__L1_I0/A (0.8745 0.9151) slew=(0.103 0.0904)
tx_core/axi_master/net7692__L1_I0/Y (1.1253 1.1658) load=0.283218(pf) 

FECTS_tx_core_tx_rs_net5453___L1_I0/A (0.9627 1.005) slew=(0.1769 0.1508)
FECTS_tx_core_tx_rs_net5453___L1_I0/Y (1.1722 1.2246) load=0.173131(pf) 

FECTS_tx_core_tx_rs_net5453___L1_I1/A (0.9628 1.0051) slew=(0.1769 0.1508)
FECTS_tx_core_tx_rs_net5453___L1_I1/Y (1.1741 1.2264) load=0.177406(pf) 

tx_core/tx_crc/crcpkt2/net7359__I6/A (1.1032 1.1517) slew=(0.1721 0.1466)
tx_core/tx_crc/crcpkt2/net7359__I6/Y (1.2541 1.3172) load=0.0389418(pf) 

tx_core/tx_crc/crcpkt2/net7359__I3/A (1.1027 1.1512) slew=(0.1721 0.1466)
tx_core/tx_crc/crcpkt2/net7359__I3/Y (1.2541 1.3172) load=0.0401937(pf) 

FECTS_tx_core_tx_rs_net5468___L1_I0/A (1.1324 1.1667) slew=(0.2368 0.1896)
FECTS_tx_core_tx_rs_net5468___L1_I0/Y (1.3679 1.4135) load=0.221266(pf) 

FECTS_tx_core_tx_rs_net5468___L1_I1/A (1.1321 1.1664) slew=(0.2368 0.1896)
FECTS_tx_core_tx_rs_net5468___L1_I1/Y (1.3567 1.4033) load=0.196313(pf) 

tx_core/tx_crc/crcpkt1/net7384__I5/A (1.1044 1.1663) slew=(0.1412 0.1206)
tx_core/tx_crc/crcpkt1/net7384__I5/Y (1.2521 1.3259) load=0.0375058(pf) 

tx_core/tx_crc/crcpkt1/net7384__I2/A (1.1046 1.1665) slew=(0.1412 0.1206)
tx_core/tx_crc/crcpkt1/net7384__I2/Y (1.2523 1.3261) load=0.0375058(pf) 

tx_core/tx_crc/crcpkt0/net7384__I4/A (1.1082 1.1708) slew=(0.1314 0.1123)
tx_core/tx_crc/crcpkt0/net7384__I4/Y (1.2551 1.3286) load=0.0375058(pf) 

tx_core/tx_crc/crcpkt0/net7384__I0/A (1.108 1.1706) slew=(0.1314 0.1123)
tx_core/tx_crc/crcpkt0/net7384__I0/Y (1.2549 1.3284) load=0.0375058(pf) 

tx_core/tx_crc/crcpkt0/net7324__L1_I0/A (1.1838 1.2275) slew=(0.2466 0.197)
tx_core/tx_crc/crcpkt0/net7324__L1_I0/Y (1.415 1.4711) load=0.209463(pf) 

tx_core/tx_crc/crcpkt0/net7324__I13/A (1.1838 1.2275) slew=(0.2466 0.197)

tx_core/tx_crc/crcpkt0/net7359__L1_I0/A (1.1251 1.1869) slew=(0.1456 0.1243)
tx_core/tx_crc/crcpkt0/net7359__L1_I0/Y (1.3522 1.4196) load=0.219888(pf) 

tx_core/tx_crc/crcpkt0/net7359__L1_I1/A (1.1251 1.1869) slew=(0.1456 0.1243)
tx_core/tx_crc/crcpkt0/net7359__L1_I1/Y (1.3526 1.4199) load=0.220754(pf) 

tx_core/tx_crc/crcpkt0/net7369__L1_I0/A (1.1326 1.1922) slew=(0.1824 0.1553)
tx_core/tx_crc/crcpkt0/net7369__L1_I0/Y (1.3576 1.4265) load=0.207789(pf) 

tx_core/tx_crc/crcpkt0/net7369__L1_I1/A (1.1331 1.1927) slew=(0.1824 0.1553)
tx_core/tx_crc/crcpkt0/net7369__L1_I1/Y (1.3574 1.4264) load=0.206169(pf) 

tx_core/tx_crc/crcpkt0/net7354__L1_I0/A (1.1303 1.1919) slew=(0.1489 0.1271)
tx_core/tx_crc/crcpkt0/net7354__L1_I0/Y (1.3541 1.4218) load=0.211519(pf) 

tx_core/tx_crc/crcpkt0/net7354__L1_I1/A (1.1303 1.1919) slew=(0.1489 0.1271)
tx_core/tx_crc/crcpkt0/net7354__L1_I1/Y (1.3569 1.4244) load=0.218047(pf) 

tx_core/tx_crc/crcpkt0/net7379__L1_I0/A (1.1442 1.2042) slew=(0.1779 0.1516)
tx_core/tx_crc/crcpkt0/net7379__L1_I0/Y (1.3762 1.4445) load=0.224749(pf) 

tx_core/tx_crc/crcpkt0/net7379__L1_I1/A (1.1484 1.2084) slew=(0.1779 0.1516)
tx_core/tx_crc/crcpkt0/net7379__L1_I1/Y (1.371 1.4401) load=0.203244(pf) 

tx_core/tx_crc/crcpkt0/net7319__L1_I0/A (1.1554 1.2003) slew=(0.2329 0.1863)
tx_core/tx_crc/crcpkt0/net7319__L1_I0/Y (1.3887 1.4447) load=0.21699(pf) 

tx_core/tx_crc/crcpkt0/net7319__L1_I1/A (1.1552 1.2001) slew=(0.2329 0.1863)
tx_core/tx_crc/crcpkt0/net7319__L1_I1/Y (1.3841 1.4405) load=0.207031(pf) 

tx_core/tx_crc/crcpkt0/net7374__L1_I0/A (1.1594 1.2187) slew=(0.1915 0.163)
tx_core/tx_crc/crcpkt0/net7374__L1_I0/Y (1.3896 1.4587) load=0.218141(pf) 

tx_core/tx_crc/crcpkt0/net7374__L1_I1/A (1.1586 1.2179) slew=(0.1915 0.163)
tx_core/tx_crc/crcpkt0/net7374__L1_I1/Y (1.3854 1.4548) load=0.210186(pf) 

tx_core/tx_crc/crcpkt0/net7364__L1_I0/A (1.1877 1.2444) slew=(0.2227 0.1886)
tx_core/tx_crc/crcpkt0/net7364__L1_I0/Y (1.3967 1.4679) load=0.163171(pf) 

tx_core/tx_crc/crcpkt0/net7364__L1_I1/A (1.1876 1.2443) slew=(0.2227 0.1886)
tx_core/tx_crc/crcpkt0/net7364__L1_I1/Y (1.3964 1.4676) load=0.162666(pf) 

tx_core/tx_crc/crcpkt0/net7364__L1_I2/A (1.1876 1.2443) slew=(0.2227 0.1886)
tx_core/tx_crc/crcpkt0/net7364__L1_I2/Y (1.3863 1.4583) load=0.139397(pf) 

tx_core/tx_crc/crcpkt0/net7389__L1_I0/A (1.1908 1.2473) slew=(0.2234 0.1891)
tx_core/tx_crc/crcpkt0/net7389__L1_I0/Y (1.4195 1.4889) load=0.208393(pf) 

tx_core/tx_crc/crcpkt0/net7389__L1_I1/A (1.1919 1.2484) slew=(0.2234 0.1891)
tx_core/tx_crc/crcpkt0/net7389__L1_I1/Y (1.4162 1.4859) load=0.198288(pf) 

tx_core/tx_crc/crcpkt0/net7389__L1_I2/A (1.1919 1.2484) slew=(0.2234 0.1891)
tx_core/tx_crc/crcpkt0/net7389__L1_I2/Y (1.4172 1.4868) load=0.200534(pf) 

tx_core/tx_crc/crcpkt0/net7389__L1_I3/A (1.191 1.2475) slew=(0.2234 0.1891)
tx_core/tx_crc/crcpkt0/net7389__L1_I3/Y (1.4117 1.4817) load=0.189949(pf) 

tx_core/tx_crc/crcpkt0/net7349__L1_I0/A (1.1752 1.2325) slew=(0.2148 0.1821)
tx_core/tx_crc/crcpkt0/net7349__L1_I0/Y (1.4264 1.4938) load=0.26167(pf) 

tx_core/tx_crc/crcpkt0/net7349__L1_I1/A (1.1707 1.228) slew=(0.2148 0.1821)
tx_core/tx_crc/crcpkt0/net7349__L1_I1/Y (1.4188 1.4865) load=0.254654(pf) 

tx_core/tx_crc/crcpkt0/net7349__L1_I2/A (1.1753 1.2326) slew=(0.2148 0.1821)
tx_core/tx_crc/crcpkt0/net7349__L1_I2/Y (1.4169 1.4851) load=0.239603(pf) 

tx_core/tx_crc/crcpkt2/net7374__L1_I0/A (1.1491 1.2085) slew=(0.1715 0.1461)
tx_core/tx_crc/crcpkt2/net7374__L1_I0/Y (1.3714 1.4393) load=0.203728(pf) 

tx_core/tx_crc/crcpkt2/net7374__L1_I1/A (1.1493 1.2087) slew=(0.1715 0.1461)
tx_core/tx_crc/crcpkt2/net7374__L1_I1/Y (1.3746 1.4422) load=0.210546(pf) 

tx_core/tx_crc/crcpkt2/net7374__I7/A (1.1492 1.2086) slew=(0.1715 0.1461)

tx_core/tx_crc/crcpkt1/net7359__L1_I0/A (1.1437 1.2024) slew=(0.1805 0.1536)
tx_core/tx_crc/crcpkt1/net7359__L1_I0/Y (1.381 1.4478) load=0.236539(pf) 

tx_core/tx_crc/crcpkt1/net7359__L1_I1/A (1.144 1.2027) slew=(0.1805 0.1536)
tx_core/tx_crc/crcpkt1/net7359__L1_I1/Y (1.3726 1.4401) load=0.216394(pf) 

tx_core/tx_crc/crcpkt1/net7359__I9/A (1.1439 1.2026) slew=(0.1805 0.1536)

tx_core/tx_crc/crcpkt1/net7324__L1_I0/A (1.1095 1.1598) slew=(0.1654 0.135)
tx_core/tx_crc/crcpkt1/net7324__L1_I0/Y (1.3461 1.4019) load=0.238014(pf) 

tx_core/tx_crc/crcpkt2/net7324__L1_I0/A (1.0867 1.1439) slew=(0.1034 0.0898)
tx_core/tx_crc/crcpkt2/net7324__L1_I0/Y (1.3299 1.3875) load=0.265439(pf) 

tx_core/tx_crc/crcpkt1/net7354__L1_I0/A (1.1263 1.1862) slew=(0.1599 0.1363)
tx_core/tx_crc/crcpkt1/net7354__L1_I0/Y (1.3552 1.4219) load=0.221284(pf) 

tx_core/tx_crc/crcpkt1/net7354__L1_I1/A (1.1283 1.1882) slew=(0.1599 0.1363)
tx_core/tx_crc/crcpkt1/net7354__L1_I1/Y (1.3562 1.423) load=0.218873(pf) 

tx_core/tx_crc/crcpkt1/net7319__L1_I0/A (1.1323 1.1793) slew=(0.1988 0.1598)
tx_core/tx_crc/crcpkt1/net7319__L1_I0/Y (1.3651 1.4204) load=0.222641(pf) 

tx_core/tx_crc/crcpkt1/net7319__L1_I1/A (1.1322 1.1792) slew=(0.1988 0.1598)
tx_core/tx_crc/crcpkt1/net7319__L1_I1/Y (1.3604 1.4161) load=0.211934(pf) 

tx_core/tx_crc/crcpkt2/net7384__L1_I0/A (1.1572 1.2175) slew=(0.1577 0.1344)
tx_core/tx_crc/crcpkt2/net7384__L1_I0/Y (1.3806 1.4479) load=0.208951(pf) 

tx_core/tx_crc/crcpkt2/net7384__L1_I1/A (1.1605 1.2208) slew=(0.1577 0.1344)
tx_core/tx_crc/crcpkt2/net7384__L1_I1/Y (1.38 1.4476) load=0.199865(pf) 

tx_core/tx_crc/crcpkt2/net7379__L1_I0/A (1.187 1.2453) slew=(0.1922 0.1635)
tx_core/tx_crc/crcpkt2/net7379__L1_I0/Y (1.39 1.4604) load=0.155216(pf) 

tx_core/tx_crc/crcpkt2/net7379__L1_I1/A (1.1848 1.2431) slew=(0.1922 0.1635)
tx_core/tx_crc/crcpkt2/net7379__L1_I1/Y (1.3873 1.4578) load=0.154102(pf) 

tx_core/tx_crc/crcpkt2/net7379__L1_I2/A (1.1852 1.2435) slew=(0.1922 0.1635)
tx_core/tx_crc/crcpkt2/net7379__L1_I2/Y (1.384 1.4548) load=0.145592(pf) 

tx_core/tx_crc/crcpkt2/net7354__L1_I0/A (1.1743 1.2331) slew=(0.1805 0.1537)
tx_core/tx_crc/crcpkt2/net7354__L1_I0/Y (1.4045 1.472) load=0.220152(pf) 

tx_core/tx_crc/crcpkt2/net7354__L1_I1/A (1.175 1.2339) slew=(0.1805 0.1537)
tx_core/tx_crc/crcpkt2/net7354__L1_I1/Y (1.4 1.4681) load=0.208246(pf) 

tx_core/tx_crc/crcpkt2/net7364__L1_I0/A (1.1783 1.2366) slew=(0.1912 0.1627)
tx_core/tx_crc/crcpkt2/net7364__L1_I0/Y (1.4144 1.482) load=0.231763(pf) 

tx_core/tx_crc/crcpkt2/net7364__L1_I1/A (1.1762 1.2346) slew=(0.1912 0.1627)
tx_core/tx_crc/crcpkt2/net7364__L1_I1/Y (1.4041 1.4724) load=0.212725(pf) 

tx_core/tx_crc/crcpkt2/net7349__L1_I0/A (1.213 1.2691) slew=(0.2182 0.1849)
tx_core/tx_crc/crcpkt2/net7349__L1_I0/Y (1.4531 1.5206) load=0.235495(pf) 

tx_core/tx_crc/crcpkt2/net7349__L1_I1/A (1.2128 1.269) slew=(0.2182 0.1849)
tx_core/tx_crc/crcpkt2/net7349__L1_I1/Y (1.4462 1.5144) load=0.220146(pf) 

tx_core/tx_crc/crcpkt2/net7349__L1_I2/A (1.2056 1.2618) slew=(0.2182 0.1849)
tx_core/tx_crc/crcpkt2/net7349__L1_I2/Y (1.4652 1.5311) load=0.280371(pf) 

tx_core/tx_crc/crcpkt1/net7369__L1_I0/A (1.1214 1.1808) slew=(0.1536 0.1309)
tx_core/tx_crc/crcpkt1/net7369__L1_I0/Y (1.3558 1.4209) load=0.235155(pf) 

tx_core/tx_crc/crcpkt1/net7369__L1_I1/A (1.1214 1.1808) slew=(0.1536 0.1309)
tx_core/tx_crc/crcpkt1/net7369__L1_I1/Y (1.351 1.4165) load=0.224066(pf) 

tx_core/tx_crc/crcpkt1/net7374__L1_I0/A (1.1608 1.2171) slew=(0.203 0.1725)
tx_core/tx_crc/crcpkt1/net7374__L1_I0/Y (1.3665 1.4358) load=0.159436(pf) 

tx_core/tx_crc/crcpkt1/net7374__L1_I1/A (1.1613 1.2176) slew=(0.203 0.1725)
tx_core/tx_crc/crcpkt1/net7374__L1_I1/Y (1.3646 1.434) load=0.153857(pf) 

tx_core/tx_crc/crcpkt1/net7374__L1_I2/A (1.158 1.2143) slew=(0.203 0.1725)
tx_core/tx_crc/crcpkt1/net7374__L1_I2/Y (1.3565 1.4264) load=0.142835(pf) 

tx_core/tx_crc/crcpkt1/net7379__L1_I0/A (1.1748 1.2298) slew=(0.218 0.1847)
tx_core/tx_crc/crcpkt1/net7379__L1_I0/Y (1.3717 1.4417) load=0.136193(pf) 

tx_core/tx_crc/crcpkt1/net7379__L1_I1/A (1.1794 1.2343) slew=(0.218 0.1847)
tx_core/tx_crc/crcpkt1/net7379__L1_I1/Y (1.3853 1.4545) load=0.156847(pf) 

tx_core/tx_crc/crcpkt1/net7379__L1_I2/A (1.1794 1.2344) slew=(0.218 0.1847)
tx_core/tx_crc/crcpkt1/net7379__L1_I2/Y (1.3846 1.4539) load=0.155296(pf) 

tx_core/tx_crc/crcpkt1/net7364__L1_I0/A (1.1875 1.2418) slew=(0.226 0.1913)
tx_core/tx_crc/crcpkt1/net7364__L1_I0/Y (1.3925 1.4619) load=0.153245(pf) 

tx_core/tx_crc/crcpkt1/net7364__L1_I1/A (1.1845 1.2388) slew=(0.226 0.1913)
tx_core/tx_crc/crcpkt1/net7364__L1_I1/Y (1.3832 1.4532) load=0.138945(pf) 

tx_core/tx_crc/crcpkt1/net7364__L1_I2/A (1.1874 1.2417) slew=(0.226 0.1913)
tx_core/tx_crc/crcpkt1/net7364__L1_I2/Y (1.3907 1.4603) load=0.149525(pf) 

tx_core/tx_crc/crcpkt2/net7369__L1_I0/A (1.1654 1.2229) slew=(0.1884 0.1603)
tx_core/tx_crc/crcpkt2/net7369__L1_I0/Y (1.4033 1.4696) load=0.236303(pf) 

tx_core/tx_crc/crcpkt2/net7369__L1_I1/A (1.1631 1.2206) slew=(0.1884 0.1603)
tx_core/tx_crc/crcpkt2/net7369__L1_I1/Y (1.3897 1.4569) load=0.21028(pf) 

tx_core/tx_crc/crcpkt1/net7389__L1_I0/A (1.1817 1.2363) slew=(0.2232 0.1889)
tx_core/tx_crc/crcpkt1/net7389__L1_I0/Y (1.4087 1.4763) load=0.204477(pf) 

tx_core/tx_crc/crcpkt1/net7389__L1_I1/A (1.1816 1.2362) slew=(0.2232 0.1889)
tx_core/tx_crc/crcpkt1/net7389__L1_I1/Y (1.407 1.4747) load=0.200765(pf) 

tx_core/tx_crc/crcpkt1/net7389__L1_I2/A (1.182 1.2366) slew=(0.2232 0.1889)
tx_core/tx_crc/crcpkt1/net7389__L1_I2/Y (1.401 1.4693) load=0.186117(pf) 

tx_core/tx_crc/crcpkt1/net7389__L1_I3/A (1.1821 1.2367) slew=(0.2232 0.1889)
tx_core/tx_crc/crcpkt1/net7389__L1_I3/Y (1.4012 1.4694) load=0.18631(pf) 

tx_core/tx_crc/crcpkt2/net7389__L1_I0/A (1.1935 1.2481) slew=(0.2217 0.1877)
tx_core/tx_crc/crcpkt2/net7389__L1_I0/Y (1.4179 1.4855) load=0.198723(pf) 

tx_core/tx_crc/crcpkt2/net7389__L1_I1/A (1.1933 1.2478) slew=(0.2217 0.1877)
tx_core/tx_crc/crcpkt2/net7389__L1_I1/Y (1.4177 1.4852) load=0.19874(pf) 

tx_core/tx_crc/crcpkt2/net7389__L1_I2/A (1.194 1.2486) slew=(0.2217 0.1877)
tx_core/tx_crc/crcpkt2/net7389__L1_I2/Y (1.4181 1.4857) load=0.198025(pf) 

tx_core/tx_crc/crcpkt2/net7389__L1_I3/A (1.1941 1.2487) slew=(0.2217 0.1877)
tx_core/tx_crc/crcpkt2/net7389__L1_I3/Y (1.4204 1.4878) load=0.203037(pf) 

tx_core/tx_crc/crcpkt2/net7319__L1_I0/A (1.1897 1.2309) slew=(0.2581 0.206)
tx_core/tx_crc/crcpkt2/net7319__L1_I0/Y (1.4168 1.4717) load=0.197559(pf) 

tx_core/tx_crc/crcpkt2/net7319__L1_I1/A (1.1896 1.2308) slew=(0.2581 0.206)
tx_core/tx_crc/crcpkt2/net7319__L1_I1/Y (1.4263 1.4803) load=0.219673(pf) 

tx_core/tx_crc/crcpkt2/net6832__L1_I0/A (1.1927 1.2471) slew=(0.2259 0.1912)
tx_core/tx_crc/crcpkt2/net6832__L1_I0/Y (1.4356 1.5018) load=0.240462(pf) 

tx_core/tx_crc/crcpkt2/net6832__L1_I1/A (1.1938 1.2482) slew=(0.2259 0.1912)
tx_core/tx_crc/crcpkt2/net6832__L1_I1/Y (1.44 1.506) load=0.248095(pf) 

tx_core/tx_crc/crcpkt2/net6832__L1_I2/A (1.1942 1.2486) slew=(0.2259 0.1912)
tx_core/tx_crc/crcpkt2/net6832__L1_I2/Y (1.4378 1.504) load=0.242092(pf) 

tx_core/tx_crc/crcpkt2/net6832__L1_I3/A (1.1946 1.249) slew=(0.2259 0.1912)
tx_core/tx_crc/crcpkt2/net6832__L1_I3/Y (1.4381 1.5043) load=0.241967(pf) 

tx_core/tx_crc/crcpkt1/net7349__L1_I0/A (0.9674 1.007) slew=(0.1457 0.126)
tx_core/tx_crc/crcpkt1/net7349__L1_I0/Y (1.1482 1.1976) load=0.113047(pf) 

tx_core/tx_crc/crcpkt1/net7349__L1_I1/A (0.9671 1.0067) slew=(0.1457 0.126)
tx_core/tx_crc/crcpkt1/net7349__L1_I1/Y (1.1444 1.1941) load=0.104803(pf) 

FECTS_tx_core_tx_rs_net5463___L1_I0/A (0.9662 0.9981) slew=(0.1523 0.1252)
FECTS_tx_core_tx_rs_net5463___L1_I0/Y (1.1581 1.1982) load=0.137242(pf) 

tx_core/tx_crc/crcpkt1/net7334__L1_I0/A (0.9717 1.0108) slew=(0.1543 0.1331)
tx_core/tx_crc/crcpkt1/net7334__L1_I0/Y (1.1563 1.2057) load=0.120085(pf) 

tx_core/tx_crc/crcpkt1/net7334__L1_I1/A (0.9717 1.0108) slew=(0.1543 0.1331)
tx_core/tx_crc/crcpkt1/net7334__L1_I1/Y (1.1661 1.2147) load=0.142764(pf) 

tx_core/tx_crc/crcpkt1/net7339__L1_I0/A (0.9472 0.9798) slew=(0.1451 0.1199)
tx_core/tx_crc/crcpkt1/net7339__L1_I0/Y (1.1439 1.1837) load=0.149745(pf) 

FECTS_tx_core_tx_rs_net5458___L1_I0/A (0.9847 1.0142) slew=(0.1768 0.1433)
FECTS_tx_core_tx_rs_net5458___L1_I0/Y (1.1739 1.2137) load=0.126513(pf) 

FECTS_clks_clk___L5_I41/A (1.1585 1.1669) slew=(0.2072 0.1754)
FECTS_clks_clk___L5_I41/Y (1.3642 1.3858) load=0.158525(pf) 

FECTS_clks_clk___L5_I40/A (1.1584 1.1667) slew=(0.2072 0.1754)
FECTS_clks_clk___L5_I40/Y (1.3733 1.394) load=0.179636(pf) 

FECTS_clks_clk___L5_I39/A (1.1519 1.1602) slew=(0.2076 0.1754)
FECTS_clks_clk___L5_I39/Y (1.3628 1.3838) load=0.170456(pf) 

FECTS_clks_clk___L5_I38/A (1.1369 1.145) slew=(0.2075 0.1747)
FECTS_clks_clk___L5_I38/Y (1.3606 1.3802) load=0.200044(pf) 

FECTS_clks_clk___L5_I37/A (1.1586 1.167) slew=(0.2072 0.1754)
FECTS_clks_clk___L5_I37/Y (1.3698 1.3909) load=0.171216(pf) 

FECTS_clks_clk___I14/A (1.152 1.1603) slew=(0.2076 0.1754)

FECTS_clks_clk___L5_I36/A (1.1499 1.1577) slew=(0.2148 0.1799)
FECTS_clks_clk___L5_I36/Y (1.3805 1.3997) load=0.214388(pf) 

FECTS_clks_clk___L5_I35/A (1.1486 1.1564) slew=(0.2148 0.1799)
FECTS_clks_clk___L5_I35/Y (1.3453 1.3674) load=0.136354(pf) 

FECTS_clks_clk___L5_I34/A (1.1498 1.1576) slew=(0.2148 0.1799)
FECTS_clks_clk___L5_I34/Y (1.3769 1.3964) load=0.206251(pf) 

FECTS_clks_clk___L5_I33/A (1.1499 1.1577) slew=(0.2148 0.1799)
FECTS_clks_clk___L5_I33/Y (1.3569 1.3782) load=0.160162(pf) 

FECTS_clks_clk___L5_I32/A (1.1464 1.1542) slew=(0.2148 0.1798)
FECTS_clks_clk___L5_I32/Y (1.3562 1.3772) load=0.166447(pf) 

FECTS_clks_clk___L5_I31/A (1.1719 1.1781) slew=(0.24 0.2006)
FECTS_clks_clk___L5_I31/Y (1.378 1.4001) load=0.153097(pf) 

FECTS_clks_clk___L5_I30/A (1.1625 1.1687) slew=(0.2403 0.2006)
FECTS_clks_clk___L5_I30/Y (1.3632 1.3857) load=0.140671(pf) 

FECTS_clks_clk___L5_I29/A (1.1678 1.174) slew=(0.2401 0.2006)
FECTS_clks_clk___L5_I29/Y (1.394 1.4144) load=0.199436(pf) 

FECTS_clks_clk___L5_I28/A (1.1582 1.1644) slew=(0.2402 0.2003)
FECTS_clks_clk___L5_I28/Y (1.3793 1.4) load=0.187657(pf) 

FECTS_clks_clk___L5_I27/A (1.1587 1.1649) slew=(0.2402 0.2003)
FECTS_clks_clk___L5_I27/Y (1.3863 1.4065) load=0.202562(pf) 

FECTS_clks_clk___I10/A (1.1628 1.169) slew=(0.2403 0.2007)

FECTS_clks_clk___L5_I26/A (1.1438 1.1507) slew=(0.2275 0.1901)
FECTS_clks_clk___L5_I26/Y (1.3046 1.3301) load=0.0515178(pf) 

FECTS_clks_clk___L5_I25/A (1.1663 1.1733) slew=(0.2274 0.1906)
FECTS_clks_clk___L5_I25/Y (1.3107 1.3378) load=0.0137564(pf) 

FECTS_clks_clk___L5_I24/A (1.1378 1.1448) slew=(0.2272 0.1896)
FECTS_clks_clk___L5_I24/Y (1.3054 1.3303) load=0.0671816(pf) 

FECTS_clks_clk___L5_I23/A (1.1572 1.1642) slew=(0.2276 0.1905)
FECTS_clks_clk___L5_I23/Y (1.3602 1.3822) load=0.148405(pf) 

FECTS_clks_clk___L5_I22/A (1.1625 1.1695) slew=(0.2275 0.1906)
FECTS_clks_clk___L5_I22/Y (1.3767 1.3978) load=0.174279(pf) 

FECTS_clks_clk___L5_I21/A (1.1629 1.1698) slew=(0.2275 0.1906)
FECTS_clks_clk___L5_I21/Y (1.3859 1.4061) load=0.194363(pf) 

tx_core/axi_master/net7653__L1_I0/A (1.0055 1.059) slew=(0.1298 0.1106)
tx_core/axi_master/net7653__L1_I0/Y (1.2142 1.2732) load=0.180464(pf) 

tx_core/axi_master/net7653__L1_I1/A (1.0054 1.0589) slew=(0.1298 0.1106)
tx_core/axi_master/net7653__L1_I1/Y (1.2174 1.2761) load=0.188024(pf) 

FECTS_clks_clk___L5_I20/A (1.1833 1.1916) slew=(0.2233 0.1865)
FECTS_clks_clk___L5_I20/Y (1.3699 1.3941) load=0.111425(pf) 

FECTS_clks_clk___L5_I19/A (1.1871 1.1954) slew=(0.2233 0.1865)
FECTS_clks_clk___L5_I19/Y (1.3305 1.3585) load=0.0122793(pf) 

FECTS_clks_clk___L5_I18/A (1.1869 1.1952) slew=(0.2233 0.1865)
FECTS_clks_clk___L5_I18/Y (1.3775 1.4014) load=0.120722(pf) 

FECTS_clks_clk___L5_I17/A (1.1845 1.1928) slew=(0.2233 0.1865)
FECTS_clks_clk___L5_I17/Y (1.3317 1.3593) load=0.0208216(pf) 

FECTS_clks_clk___L5_I16/A (1.1498 1.1616) slew=(0.1667 0.1403)
FECTS_clks_clk___L5_I16/Y (1.3432 1.3651) load=0.137986(pf) 

FECTS_clks_clk___L5_I15/A (1.1458 1.1575) slew=(0.1667 0.1403)
FECTS_clks_clk___L5_I15/Y (1.3557 1.3761) load=0.176187(pf) 

FECTS_clks_clk___L5_I14/A (1.144 1.1557) slew=(0.1667 0.1403)
FECTS_clks_clk___L5_I14/Y (1.3644 1.3839) load=0.200258(pf) 

FECTS_clks_clk___L5_I13/A (1.144 1.1557) slew=(0.1667 0.1403)
FECTS_clks_clk___L5_I13/Y (1.3701 1.3891) load=0.213386(pf) 

FECTS_clks_clk___L5_I12/A (1.1499 1.1616) slew=(0.1667 0.1403)
FECTS_clks_clk___L5_I12/Y (1.3462 1.3678) load=0.144802(pf) 

FECTS_clks_clk___L5_I11/A (1.135 1.1479) slew=(0.1456 0.1241)
FECTS_clks_clk___L5_I11/Y (1.344 1.364) load=0.17816(pf) 

FECTS_clks_clk___L5_I10/A (1.1348 1.1478) slew=(0.1456 0.1241)
FECTS_clks_clk___L5_I10/Y (1.3517 1.3711) load=0.196304(pf) 

FECTS_clks_clk___L5_I9/A (1.1343 1.1473) slew=(0.1456 0.1241)
FECTS_clks_clk___L5_I9/Y (1.3586 1.3773) load=0.21332(pf) 

FECTS_clks_clk___L5_I8/A (1.1848 1.1936) slew=(0.2158 0.1803)
FECTS_clks_clk___L5_I8/Y (1.3519 1.3776) load=0.068087(pf) 

FECTS_clks_clk___L5_I7/A (1.1841 1.1929) slew=(0.2158 0.1803)
FECTS_clks_clk___L5_I7/Y (1.3569 1.3821) load=0.0813162(pf) 

FECTS_clks_clk___L5_I6/A (1.187 1.1958) slew=(0.2158 0.1803)
FECTS_clks_clk___L5_I6/Y (1.4119 1.4326) load=0.201026(pf) 

FECTS_clks_clk___L5_I5/A (1.1891 1.1979) slew=(0.2158 0.1803)
FECTS_clks_clk___L5_I5/Y (1.4195 1.4397) load=0.213622(pf) 

FECTS_clks_clk___L5_I4/A (1.1818 1.1906) slew=(0.2158 0.1803)
FECTS_clks_clk___L5_I4/Y (1.3845 1.4071) load=0.150003(pf) 

FECTS_clks_clk___L5_I3/A (1.1846 1.1942) slew=(0.2026 0.1699)
FECTS_clks_clk___L5_I3/Y (1.3759 1.3992) load=0.126348(pf) 

FECTS_clks_clk___L5_I2/A (1.1717 1.1813) slew=(0.2022 0.1693)
FECTS_clks_clk___L5_I2/Y (1.3802 1.4019) load=0.166072(pf) 

FECTS_clks_clk___L5_I1/A (1.1877 1.1973) slew=(0.2026 0.17)
FECTS_clks_clk___L5_I1/Y (1.3914 1.4137) load=0.154946(pf) 

FECTS_clks_clk___L5_I0/A (1.1876 1.1972) slew=(0.2026 0.17)
FECTS_clks_clk___L5_I0/Y (1.3889 1.4113) load=0.149368(pf) 

tx_core/tx_crc/crcpkt1/net7329__L1_I0/A (1.0805 1.1256) slew=(0.1971 0.1586)
tx_core/tx_crc/crcpkt1/net7329__L1_I0/Y (1.4062 1.4516) load=0.436923(pf) 

tx_core/tx_crc/crcpkt1/net6832__L1_I0/A (1.0567 1.1156) slew=(0.1409 0.1202)
tx_core/tx_crc/crcpkt1/net6832__L1_I0/Y (1.2482 1.3151) load=0.138539(pf) 

tx_core/tx_crc/crcpkt1/net6832__L1_I1/A (1.0568 1.1157) slew=(0.1409 0.1202)
tx_core/tx_crc/crcpkt1/net6832__L1_I1/Y (1.2464 1.3136) load=0.134281(pf) 

tx_core/tx_crc/crcpkt0/net7329__L1_I0/A (0.9927 1.0439) slew=(0.102 0.0899)
tx_core/tx_crc/crcpkt0/net7329__L1_I0/Y (1.1982 1.253) load=0.178396(pf) 

tx_core/tx_crc/crcpkt0/net7344__L1_I0/A (1.0023 1.053) slew=(0.1074 0.0937)
tx_core/tx_crc/crcpkt0/net7344__L1_I0/Y (1.2203 1.274) load=0.206387(pf) 

tx_core/axi_master/FECTS_link_addr_1_fifo_net7728___L1_I0/A (1.0277 1.0802) slew=(0.1614 0.1373)
tx_core/axi_master/FECTS_link_addr_1_fifo_net7728___L1_I0/Y (1.2217 1.2841) load=0.140503(pf) 

tx_core/axi_master/FECTS_link_addr_1_fifo_net7728___L1_I1/A (1.0273 1.0798) slew=(0.1614 0.1373)
tx_core/axi_master/FECTS_link_addr_1_fifo_net7728___L1_I1/Y (1.2167 1.2794) load=0.129793(pf) 

tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L1_I0/A (1.0267 1.0793) slew=(0.1605 0.1364)
tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L1_I0/Y (1.2121 1.2751) load=0.120746(pf) 

tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L1_I1/A (1.0262 1.0788) slew=(0.1605 0.1364)
tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L1_I1/Y (1.2241 1.2861) load=0.149669(pf) 

tx_core/tx_crc/crcpkt0/net7339__L1_I0/A (1.024 1.0707) slew=(0.1477 0.1227)
tx_core/tx_crc/crcpkt0/net7339__L1_I0/Y (1.2168 1.2715) load=0.140324(pf) 

FECTS_tx_core_tx_rs_net6817___L1_I0/A (1.0377 1.0862) slew=(0.1296 0.1097)
FECTS_tx_core_tx_rs_net6817___L1_I0/Y (1.2344 1.2892) load=0.152752(pf) 

tx_core/tx_crc/crcpkt0/net6832__L1_I0/A (0.9815 1.0383) slew=(0.1305 0.1113)
tx_core/tx_crc/crcpkt0/net6832__L1_I0/Y (1.1678 1.232) load=0.128534(pf) 

tx_core/tx_crc/crcpkt0/net6832__L1_I1/A (0.9817 1.0385) slew=(0.1305 0.1113)
tx_core/tx_crc/crcpkt0/net6832__L1_I1/Y (1.1692 1.2334) load=0.13148(pf) 

tx_core/axi_master/net7708__L1_I0/A (0.9216 0.9739) slew=(0.1029 0.0899)
tx_core/axi_master/net7708__L1_I0/Y (1.1304 1.186) load=0.185986(pf) 

tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L1_I0/A (0.9811 1.0367) slew=(0.1486 0.1266)
tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L1_I0/Y (1.1766 1.2406) load=0.146288(pf) 

tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L1_I1/A (0.9811 1.0367) slew=(0.1486 0.1266)
tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L1_I1/Y (1.1704 1.235) load=0.132091(pf) 

tx_core/axi_master/net7667__L1_I0/A (0.9288 0.9812) slew=(0.1029 0.0899)
tx_core/axi_master/net7667__L1_I0/Y (1.1423 1.1976) load=0.196829(pf) 

tx_core/axi_master/net7703__L1_I0/A (0.9441 0.9937) slew=(0.1288 0.1086)
tx_core/axi_master/net7703__L1_I0/Y (1.1836 1.2358) load=0.251932(pf) 

tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L1_I0/A (0.9875 1.0428) slew=(0.1553 0.1323)
tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L1_I0/Y (1.173 1.2383) load=0.121995(pf) 

tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L1_I1/A (0.9871 1.0424) slew=(0.1553 0.1323)
tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L1_I1/Y (1.1722 1.2375) load=0.120984(pf) 

tx_core/axi_master/net7680__L1_I0/A (0.933 0.9851) slew=(0.105 0.0914)
tx_core/axi_master/net7680__L1_I0/Y (1.1527 1.2073) load=0.210692(pf) 

tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L1_I0/A (1.0044 1.0586) slew=(0.1736 0.1478)
tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L1_I0/Y (1.1984 1.2636) load=0.137973(pf) 

tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L1_I1/A (1.0048 1.059) slew=(0.1736 0.1478)
tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L1_I1/Y (1.1922 1.2581) load=0.122976(pf) 

tx_core/dma_reg_tx/net7768__L1_I0/A (0.934 0.9861) slew=(0.1053 0.0916)
tx_core/dma_reg_tx/net7768__L1_I0/Y (1.1443 1.1997) load=0.188944(pf) 

tx_core/axi_master/FECTS_link_addr_0_fifo_net7723___L1_I0/A (1.0021 1.0565) slew=(0.1711 0.1457)
tx_core/axi_master/FECTS_link_addr_0_fifo_net7723___L1_I0/Y (1.2044 1.2689) load=0.157724(pf) 

tx_core/axi_master/FECTS_link_addr_0_fifo_net7723___L1_I1/A (1.002 1.0564) slew=(0.1711 0.1457)
tx_core/axi_master/FECTS_link_addr_0_fifo_net7723___L1_I1/Y (1.2042 1.2687) load=0.157456(pf) 

tx_core/dma_reg_tx/net7788__L1_I0/A (0.9342 0.9863) slew=(0.105 0.0914)
tx_core/dma_reg_tx/net7788__L1_I0/Y (1.1508 1.2057) load=0.203703(pf) 

tx_core/axi_master/net7569__L1_I0/A (1.011 1.0657) slew=(0.1652 0.1407)
tx_core/axi_master/net7569__L1_I0/Y (1.2317 1.2944) load=0.201261(pf) 

tx_core/axi_master/net7569__L1_I1/A (1.0111 1.0658) slew=(0.1652 0.1407)
tx_core/axi_master/net7569__L1_I1/Y (1.2517 1.3127) load=0.247234(pf) 

tx_core/axi_master/net7698__L1_I0/A (0.9089 0.9595) slew=(0.1032 0.0905)
tx_core/axi_master/net7698__L1_I0/Y (1.1412 1.1932) load=0.240253(pf) 

tx_core/dma_reg_tx/net7778__L1_I0/A (0.9399 0.9907) slew=(0.1048 0.0916)
tx_core/dma_reg_tx/net7778__L1_I0/Y (1.1539 1.2078) load=0.197707(pf) 

tx_core/tx_crc/crcpkt0/net7334__L1_I0/A (1.0071 1.0603) slew=(0.1648 0.1402)
tx_core/tx_crc/crcpkt0/net7334__L1_I0/Y (1.2233 1.2848) load=0.191044(pf) 

tx_core/tx_crc/crcpkt0/net7334__L1_I1/A (1.0069 1.0602) slew=(0.1648 0.1402)
tx_core/tx_crc/crcpkt0/net7334__L1_I1/Y (1.2106 1.2732) load=0.162081(pf) 

tx_core/dma_reg_tx/net7748__L1_I0/A (0.9408 0.9913) slew=(0.1072 0.0933)
tx_core/dma_reg_tx/net7748__L1_I0/Y (1.1548 1.2085) load=0.197073(pf) 

tx_core/dma_reg_tx/net7793__L1_I0/A (0.9469 0.9972) slew=(0.1088 0.0945)
tx_core/dma_reg_tx/net7793__L1_I0/Y (1.1604 1.2141) load=0.195718(pf) 

tx_core/dma_reg_tx/net7758__L1_I0/A (0.9446 0.9949) slew=(0.1086 0.0943)
tx_core/dma_reg_tx/net7758__L1_I0/Y (1.1653 1.2184) load=0.212407(pf) 

tx_core/dma_reg_tx/net7783__L1_I0/A (0.9438 0.9947) slew=(0.1032 0.0905)
tx_core/dma_reg_tx/net7783__L1_I0/Y (1.1604 1.2141) load=0.204003(pf) 

tx_core/dma_reg_tx/net7803__L1_I0/A (0.949 0.9993) slew=(0.1091 0.0947)
tx_core/dma_reg_tx/net7803__L1_I0/Y (1.1669 1.2202) load=0.205773(pf) 

tx_core/dma_reg_tx/net7813__L1_I0/A (0.9524 1.002) slew=(0.1154 0.0992)
tx_core/dma_reg_tx/net7813__L1_I0/Y (1.1685 1.2217) load=0.200317(pf) 

tx_core/dma_reg_tx/net7753__L1_I0/A (0.95 1.0001) slew=(0.1102 0.0955)
tx_core/dma_reg_tx/net7753__L1_I0/Y (1.1715 1.2245) load=0.213981(pf) 

tx_core/dma_reg_tx/net7773__L1_I0/A (0.9505 1.0006) slew=(0.1102 0.0955)
tx_core/dma_reg_tx/net7773__L1_I0/Y (1.1719 1.2249) load=0.213769(pf) 

tx_core/dma_reg_tx/net7808__L1_I0/A (0.9494 0.9994) slew=(0.1119 0.0967)
tx_core/dma_reg_tx/net7808__L1_I0/Y (1.1674 1.2207) load=0.205531(pf) 

tx_core/dma_reg_tx/net7818__L1_I0/A (0.9389 0.9896) slew=(0.1051 0.0918)
tx_core/dma_reg_tx/net7818__L1_I0/Y (1.1592 1.2124) load=0.212091(pf) 

tx_core/dma_reg_tx/net7763__L1_I0/A (0.9459 0.9966) slew=(0.1046 0.0914)
tx_core/dma_reg_tx/net7763__L1_I0/Y (1.1674 1.2205) load=0.21495(pf) 

tx_core/dma_reg_tx/net7743__L1_I0/A (0.946 0.9967) slew=(0.1046 0.0914)
tx_core/dma_reg_tx/net7743__L1_I0/Y (1.1669 1.2201) load=0.21373(pf) 

tx_core/dma_reg_tx/net7798__L1_I0/A (0.9467 0.997) slew=(0.1094 0.0949)
tx_core/dma_reg_tx/net7798__L1_I0/Y (1.1668 1.22) load=0.210859(pf) 

tx_core/tx_crc/crcpkt2/net7329__I1/A (1.1358 1.187) slew=(0.1228 0.1037)
tx_core/tx_crc/crcpkt2/net7329__I1/Y (1.2829 1.3439) load=0.0395049(pf) 

tx_core/tx_crc/crcpkt2/net7329__L2_I1/A (1.14 1.1912) slew=(0.1228 0.1036)
tx_core/tx_crc/crcpkt2/net7329__L2_I1/Y (1.3531 1.4085) load=0.19198(pf) 

tx_core/tx_crc/crcpkt2/net7329__I8/A (1.1395 1.1907) slew=(0.1228 0.1036)
tx_core/tx_crc/crcpkt2/net7329__I8/Y (1.2866 1.3475) load=0.0393901(pf) 

tx_core/tx_crc/crcpkt2/net7344__L2_I3/A (1.1696 1.2187) slew=(0.1545 0.1299)
tx_core/tx_crc/crcpkt2/net7344__L2_I3/Y (1.3639 1.4218) load=0.142376(pf) 

tx_core/tx_crc/crcpkt2/net7344__L2_I2/A (1.1657 1.2149) slew=(0.1545 0.1298)
tx_core/tx_crc/crcpkt2/net7344__L2_I2/Y (1.3459 1.4051) load=0.110013(pf) 

tx_core/tx_crc/crcpkt2/net7344__L2_I1/A (1.1691 1.2183) slew=(0.1545 0.1299)
tx_core/tx_crc/crcpkt2/net7344__L2_I1/Y (1.3656 1.4234) load=0.147591(pf) 

tx_core/tx_crc/crcpkt2/net7344__L2_I0/A (1.1651 1.2143) slew=(0.1545 0.1298)
tx_core/tx_crc/crcpkt2/net7344__L2_I0/Y (1.355 1.4134) load=0.132307(pf) 

tx_core/tx_crc/crcpkt1/net7344__L2_I3/A (1.1654 1.2137) slew=(0.1219 0.1033)
tx_core/tx_crc/crcpkt1/net7344__L2_I3/Y (1.3536 1.4082) load=0.134547(pf) 

tx_core/tx_crc/crcpkt1/net7344__L2_I2/A (1.1657 1.214) slew=(0.1219 0.1033)
tx_core/tx_crc/crcpkt1/net7344__L2_I2/Y (1.3573 1.4116) load=0.142547(pf) 

tx_core/tx_crc/crcpkt1/net7344__L2_I1/A (1.1653 1.2136) slew=(0.1219 0.1033)
tx_core/tx_crc/crcpkt1/net7344__L2_I1/Y (1.354 1.4086) load=0.1359(pf) 

tx_core/tx_crc/crcpkt1/net7344__L2_I0/A (1.1659 1.2142) slew=(0.1219 0.1033)
tx_core/tx_crc/crcpkt1/net7344__L2_I0/Y (1.3523 1.4071) load=0.130454(pf) 

tx_core/tx_crc/crcpkt2/net7339__L2_I3/A (1.1832 1.2321) slew=(0.1658 0.1392)
tx_core/tx_crc/crcpkt2/net7339__L2_I3/Y (1.3913 1.4489) load=0.172091(pf) 

tx_core/tx_crc/crcpkt2/net7339__L2_I2/A (1.1838 1.2327) slew=(0.1658 0.1392)
tx_core/tx_crc/crcpkt2/net7339__L2_I2/Y (1.3909 1.4486) load=0.169738(pf) 

tx_core/tx_crc/crcpkt2/net7339__L2_I1/A (1.1849 1.2337) slew=(0.1658 0.1392)
tx_core/tx_crc/crcpkt2/net7339__L2_I1/Y (1.3865 1.4445) load=0.157066(pf) 

tx_core/tx_crc/crcpkt2/net7339__L2_I0/A (1.1814 1.2302) slew=(0.1657 0.1391)
tx_core/tx_crc/crcpkt2/net7339__L2_I0/Y (1.3789 1.4373) load=0.147665(pf) 

tx_core/tx_crc/crcpkt2/net7334__L2_I2/A (1.2161 1.2762) slew=(0.1062 0.0905)
tx_core/tx_crc/crcpkt2/net7334__L2_I2/Y (1.3988 1.4642) load=0.124986(pf) 

tx_core/tx_crc/crcpkt2/net7334__L2_I1/A (1.2186 1.2787) slew=(0.1062 0.0905)
tx_core/tx_crc/crcpkt2/net7334__L2_I1/Y (1.407 1.472) load=0.13825(pf) 

tx_core/tx_crc/crcpkt2/net7334__L2_I0/A (1.219 1.2791) slew=(0.1062 0.0905)
tx_core/tx_crc/crcpkt2/net7334__L2_I0/Y (1.4062 1.4712) load=0.135282(pf) 

tx_core/tx_crc/crcpkt2/net7334__L2_I5/A (1.2008 1.2621) slew=(0.0854 0.0735)
tx_core/tx_crc/crcpkt2/net7334__L2_I5/Y (1.4017 1.4649) load=0.171061(pf) 

tx_core/tx_crc/crcpkt2/net7334__L2_I4/A (1.201 1.2623) slew=(0.0854 0.0735)
tx_core/tx_crc/crcpkt2/net7334__L2_I4/Y (1.4008 1.4641) load=0.168652(pf) 

tx_core/tx_crc/crcpkt2/net7334__L2_I3/A (1.2014 1.2627) slew=(0.0854 0.0735)
tx_core/tx_crc/crcpkt2/net7334__L2_I3/Y (1.3968 1.4605) load=0.158438(pf) 

tx_core/axi_master/net7484__L2_I3/A (1.2081 1.2667) slew=(0.12 0.1015)
tx_core/axi_master/net7484__L2_I3/Y (1.4079 1.4716) load=0.161795(pf) 

tx_core/axi_master/net7484__L2_I2/A (1.2082 1.2668) slew=(0.12 0.1015)
tx_core/axi_master/net7484__L2_I2/Y (1.4137 1.4769) load=0.174971(pf) 

tx_core/axi_master/net7484__L2_I1/A (1.2081 1.2668) slew=(0.12 0.1015)
tx_core/axi_master/net7484__L2_I1/Y (1.3917 1.4569) load=0.12445(pf) 

tx_core/axi_master/net7484__L2_I0/A (1.2083 1.2669) slew=(0.12 0.1015)
tx_core/axi_master/net7484__L2_I0/Y (1.4084 1.4721) load=0.162527(pf) 

tx_core/axi_master/net7484__L2_I7/A (1.2044 1.2629) slew=(0.1217 0.1029)
tx_core/axi_master/net7484__L2_I7/Y (1.4094 1.4727) load=0.173424(pf) 

tx_core/axi_master/net7484__L2_I6/A (1.2051 1.2636) slew=(0.1217 0.1029)
tx_core/axi_master/net7484__L2_I6/Y (1.4051 1.4688) load=0.161925(pf) 

tx_core/axi_master/net7484__L2_I5/A (1.2044 1.2629) slew=(0.1217 0.1029)
tx_core/axi_master/net7484__L2_I5/Y (1.4001 1.4642) load=0.151987(pf) 

tx_core/axi_master/net7484__L2_I4/A (1.2055 1.264) slew=(0.1217 0.1029)
tx_core/axi_master/net7484__L2_I4/Y (1.39 1.4551) load=0.126167(pf) 

tx_core/axi_master/net7692__L2_I3/A (1.165 1.2052) slew=(0.1883 0.1587)
tx_core/axi_master/net7692__L2_I3/Y (1.3733 1.4245) load=0.168213(pf) 

tx_core/axi_master/net7692__L2_I2/A (1.1678 1.2081) slew=(0.1881 0.1587)
tx_core/axi_master/net7692__L2_I2/Y (1.375 1.4264) load=0.165668(pf) 

tx_core/axi_master/net7692__L2_I1/A (1.1456 1.1859) slew=(0.1877 0.1574)
tx_core/axi_master/net7692__L2_I1/Y (1.3483 1.3998) load=0.155379(pf) 

tx_core/axi_master/net7692__L2_I0/A (1.1655 1.2057) slew=(0.1882 0.1587)
tx_core/axi_master/net7692__L2_I0/Y (1.3671 1.4189) load=0.152761(pf) 

FECTS_tx_core_tx_rs_net5453___L2_I2/A (1.1796 1.232) slew=(0.118 0.1001)
FECTS_tx_core_tx_rs_net5453___L2_I2/Y (1.39 1.4465) load=0.18671(pf) 

FECTS_tx_core_tx_rs_net5453___L2_I1/A (1.1832 1.2356) slew=(0.118 0.1001)
FECTS_tx_core_tx_rs_net5453___L2_I1/Y (1.4045 1.4601) load=0.211872(pf) 

FECTS_tx_core_tx_rs_net5453___L2_I0/A (1.1843 1.2367) slew=(0.1179 0.1001)
FECTS_tx_core_tx_rs_net5453___L2_I0/Y (1.4072 1.4627) load=0.215721(pf) 

FECTS_tx_core_tx_rs_net5453___L2_I5/A (1.1806 1.2329) slew=(0.1205 0.1023)
FECTS_tx_core_tx_rs_net5453___L2_I5/Y (1.3868 1.4438) load=0.176426(pf) 

FECTS_tx_core_tx_rs_net5453___L2_I4/A (1.188 1.2403) slew=(0.1204 0.1023)
FECTS_tx_core_tx_rs_net5453___L2_I4/Y (1.3926 1.4497) load=0.172814(pf) 

FECTS_tx_core_tx_rs_net5453___L2_I3/A (1.1867 1.239) slew=(0.1205 0.1023)
FECTS_tx_core_tx_rs_net5453___L2_I3/Y (1.3974 1.454) load=0.186962(pf) 

tx_core/tx_crc/crcpkt2/net7359__L1_I0/A (1.2548 1.3179) slew=(0.0369 0.0337)
tx_core/tx_crc/crcpkt2/net7359__L1_I0/Y (1.4716 1.5308) load=0.217406(pf) 

tx_core/tx_crc/crcpkt2/net7359__L1_I1/A (1.2552 1.3183) slew=(0.0376 0.0343)
tx_core/tx_crc/crcpkt2/net7359__L1_I1/Y (1.4692 1.5287) load=0.210821(pf) 

tx_core/tx_rs/wakeuptimer_d_reg[10]/CLK (1.3738 1.4194) RiseTrig slew=(0.1459 0.1235)

tx_core/tx_rs/wakeuptimer_d_reg[0]/CLK (1.3777 1.4234) RiseTrig slew=(0.1459 0.1235)

tx_core/tx_rs/wakeuptimer_d_reg[27]/CLK (1.3782 1.4238) RiseTrig slew=(0.1459 0.1235)

tx_core/tx_rs/wakeuptimer_d_reg[28]/CLK (1.3781 1.4237) RiseTrig slew=(0.1459 0.1235)

tx_core/tx_rs/wakeuptimer_d_reg[29]/CLK (1.3779 1.4235) RiseTrig slew=(0.1459 0.1235)

tx_core/tx_rs/wakeuptimer_d_reg[2]/CLK (1.3756 1.4212) RiseTrig slew=(0.1459 0.1235)

tx_core/tx_rs/wakeuptimer_d_reg[30]/CLK (1.3778 1.4234) RiseTrig slew=(0.1459 0.1235)

tx_core/tx_rs/wakeuptimer_d_reg[31]/CLK (1.3766 1.4222) RiseTrig slew=(0.1459 0.1235)

tx_core/tx_rs/wakeuptimer_d_reg[3]/CLK (1.3762 1.4218) RiseTrig slew=(0.1459 0.1235)

tx_core/tx_rs/wakeuptimer_d_reg[4]/CLK (1.3755 1.4211) RiseTrig slew=(0.1459 0.1235)

tx_core/tx_rs/wakeuptimer_d_reg[5]/CLK (1.3759 1.4215) RiseTrig slew=(0.1459 0.1235)

tx_core/tx_rs/wakeuptimer_d_reg[6]/CLK (1.3763 1.4219) RiseTrig slew=(0.1459 0.1235)

tx_core/tx_rs/wakeuptimer_d_reg[7]/CLK (1.3736 1.4192) RiseTrig slew=(0.1459 0.1235)

tx_core/tx_rs/wakeuptimer_d_reg[8]/CLK (1.3727 1.4184) RiseTrig slew=(0.1459 0.1235)

tx_core/tx_rs/wakeuptimer_d_reg[9]/CLK (1.3734 1.419) RiseTrig slew=(0.1459 0.1235)

tx_core/tx_rs/wakeuptimer_d_reg[1]/CLK (1.377 1.4226) RiseTrig slew=(0.1459 0.1235)

tx_core/tx_rs/wakeuptimer_d_reg[11]/CLK (1.374 1.4196) RiseTrig slew=(0.1459 0.1235)

tx_core/tx_rs/wakeuptimer_d_reg[26]/CLK (1.3616 1.4081) RiseTrig slew=(0.1307 0.1112)

tx_core/tx_rs/wakeuptimer_d_reg[12]/CLK (1.3625 1.4091) RiseTrig slew=(0.1307 0.1112)

tx_core/tx_rs/wakeuptimer_d_reg[13]/CLK (1.3633 1.4099) RiseTrig slew=(0.1307 0.1112)

tx_core/tx_rs/wakeuptimer_d_reg[14]/CLK (1.3603 1.4069) RiseTrig slew=(0.1307 0.1112)

tx_core/tx_rs/wakeuptimer_d_reg[15]/CLK (1.3613 1.4079) RiseTrig slew=(0.1307 0.1112)

tx_core/tx_rs/wakeuptimer_d_reg[16]/CLK (1.3618 1.4084) RiseTrig slew=(0.1307 0.1112)

tx_core/tx_rs/wakeuptimer_d_reg[17]/CLK (1.3642 1.4108) RiseTrig slew=(0.1307 0.1112)

tx_core/tx_rs/wakeuptimer_d_reg[18]/CLK (1.3651 1.4116) RiseTrig slew=(0.1307 0.1112)

tx_core/tx_rs/wakeuptimer_d_reg[20]/CLK (1.3655 1.4121) RiseTrig slew=(0.1307 0.1112)

tx_core/tx_rs/wakeuptimer_d_reg[21]/CLK (1.3654 1.4119) RiseTrig slew=(0.1307 0.1112)

tx_core/tx_rs/wakeuptimer_d_reg[22]/CLK (1.3624 1.409) RiseTrig slew=(0.1307 0.1112)

tx_core/tx_rs/wakeuptimer_d_reg[23]/CLK (1.3623 1.4089) RiseTrig slew=(0.1307 0.1112)

tx_core/tx_rs/wakeuptimer_d_reg[24]/CLK (1.3622 1.4088) RiseTrig slew=(0.1307 0.1112)

tx_core/tx_rs/wakeuptimer_d_reg[19]/CLK (1.3648 1.4114) RiseTrig slew=(0.1307 0.1112)

tx_core/tx_rs/wakeuptimer_d_reg[25]/CLK (1.3619 1.4085) RiseTrig slew=(0.1307 0.1112)

tx_core/tx_crc/crcpkt1/net7384__L1_I0/A (1.2521 1.3259) slew=(0.0369 0.0333)
tx_core/tx_crc/crcpkt1/net7384__L1_I0/Y (1.4646 1.5348) load=0.207507(pf) 

tx_core/tx_crc/crcpkt1/net7384__L1_I1/A (1.2523 1.3261) slew=(0.0369 0.0333)
tx_core/tx_crc/crcpkt1/net7384__L1_I1/Y (1.4669 1.5369) load=0.212439(pf) 

tx_core/tx_crc/crcpkt0/net7384__L1_I0/A (1.2551 1.3286) slew=(0.0372 0.0334)
tx_core/tx_crc/crcpkt0/net7384__L1_I0/Y (1.466 1.536) load=0.203713(pf) 

tx_core/tx_crc/crcpkt0/net7384__L1_I1/A (1.2549 1.3284) slew=(0.0372 0.0334)
tx_core/tx_crc/crcpkt0/net7384__L1_I1/Y (1.4621 1.5324) load=0.195242(pf) 

tx_core/tx_crc/crcpkt0/data16_d_reg[14]/CLK (1.4206 1.4767) RiseTrig slew=(0.1386 0.1176)

tx_core/tx_crc/crcpkt0/data16_d_reg[2]/CLK (1.4206 1.4767) RiseTrig slew=(0.1386 0.1176)

tx_core/tx_crc/crcpkt0/data16_d_reg[4]/CLK (1.4205 1.4766) RiseTrig slew=(0.1386 0.1176)

tx_core/tx_crc/crcpkt0/data16_d_reg[11]/CLK (1.4206 1.4767) RiseTrig slew=(0.1386 0.1176)

tx_core/tx_crc/crcpkt0/data16_d_reg[13]/CLK (1.4181 1.4742) RiseTrig slew=(0.1386 0.1176)

tx_core/tx_crc/crcpkt0/data16_d_reg[7]/CLK (1.4186 1.4747) RiseTrig slew=(0.1386 0.1176)

tx_core/tx_crc/crcpkt0/data16_d_reg[6]/CLK (1.4197 1.4758) RiseTrig slew=(0.1386 0.1176)

tx_core/tx_crc/crcpkt0/data16_d_reg[9]/CLK (1.4194 1.4755) RiseTrig slew=(0.1386 0.1176)

tx_core/tx_crc/crcpkt0/data16_d_reg[12]/CLK (1.4211 1.4772) RiseTrig slew=(0.1386 0.1176)

tx_core/tx_crc/crcpkt0/data16_d_reg[1]/CLK (1.4225 1.4786) RiseTrig slew=(0.1386 0.1176)

tx_core/tx_crc/crcpkt0/data16_d_reg[8]/CLK (1.4226 1.4787) RiseTrig slew=(0.1386 0.1176)

tx_core/tx_crc/crcpkt0/data16_d_reg[3]/CLK (1.4229 1.479) RiseTrig slew=(0.1386 0.1176)

tx_core/tx_crc/crcpkt0/data16_d_reg[15]/CLK (1.4229 1.4789) RiseTrig slew=(0.1386 0.1176)

tx_core/tx_crc/crcpkt0/data16_d_reg[0]/CLK (1.4226 1.4787) RiseTrig slew=(0.1386 0.1176)

tx_core/tx_crc/crcpkt0/data16_d_reg[5]/CLK (1.4225 1.4785) RiseTrig slew=(0.1386 0.1176)

tx_core/tx_crc/crcpkt0/data16_d_reg[10]/CLK (1.4218 1.4779) RiseTrig slew=(0.1386 0.1176)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[9]/CLK (1.3599 1.4273) RiseTrig slew=(0.1467 0.1233)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[12]/CLK (1.3606 1.428) RiseTrig slew=(0.1467 0.1233)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[21]/CLK (1.3606 1.428) RiseTrig slew=(0.1467 0.1233)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[22]/CLK (1.3603 1.4277) RiseTrig slew=(0.1467 0.1233)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[18]/CLK (1.3579 1.4253) RiseTrig slew=(0.1467 0.1233)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[10]/CLK (1.3593 1.4267) RiseTrig slew=(0.1467 0.1233)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[17]/CLK (1.3594 1.4268) RiseTrig slew=(0.1467 0.1233)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[23]/CLK (1.3579 1.4253) RiseTrig slew=(0.1467 0.1233)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[19]/CLK (1.3571 1.4245) RiseTrig slew=(0.1467 0.1233)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[15]/CLK (1.3592 1.4266) RiseTrig slew=(0.1467 0.1233)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[16]/CLK (1.3589 1.4263) RiseTrig slew=(0.1467 0.1233)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[20]/CLK (1.3574 1.4248) RiseTrig slew=(0.1467 0.1233)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[8]/CLK (1.3568 1.4242) RiseTrig slew=(0.1467 0.1233)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[14]/CLK (1.3592 1.4266) RiseTrig slew=(0.1467 0.1233)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[6]/CLK (1.3576 1.425) RiseTrig slew=(0.1467 0.1233)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[13]/CLK (1.3543 1.4217) RiseTrig slew=(0.1467 0.1233)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[4]/CLK (1.357 1.4243) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[2]/CLK (1.3583 1.4256) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[30]/CLK (1.3639 1.4312) RiseTrig slew=(0.1473 0.124)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[11]/CLK (1.3623 1.4296) RiseTrig slew=(0.1473 0.124)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[5]/CLK (1.3669 1.4342) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[24]/CLK (1.3647 1.432) RiseTrig slew=(0.1473 0.124)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[28]/CLK (1.365 1.4323) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[7]/CLK (1.3658 1.4332) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[26]/CLK (1.3669 1.4342) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[25]/CLK (1.37 1.4373) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[27]/CLK (1.3686 1.4359) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[0]/CLK (1.3703 1.4376) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[1]/CLK (1.3704 1.4378) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[29]/CLK (1.3694 1.4367) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[3]/CLK (1.3707 1.438) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt0/crcin24_d_reg[31]/CLK (1.37 1.4373) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[0]/CLK (1.3607 1.4296) RiseTrig slew=(0.1387 0.1171)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[10]/CLK (1.3625 1.4314) RiseTrig slew=(0.1387 0.1171)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[11]/CLK (1.3608 1.4297) RiseTrig slew=(0.1387 0.1171)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[13]/CLK (1.361 1.4299) RiseTrig slew=(0.1387 0.1171)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[14]/CLK (1.3616 1.4305) RiseTrig slew=(0.1387 0.1171)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[15]/CLK (1.3617 1.4305) RiseTrig slew=(0.1387 0.1171)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[1]/CLK (1.3604 1.4293) RiseTrig slew=(0.1387 0.1171)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[25]/CLK (1.3626 1.4315) RiseTrig slew=(0.1387 0.1171)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[27]/CLK (1.3622 1.4311) RiseTrig slew=(0.1387 0.1171)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[2]/CLK (1.3621 1.431) RiseTrig slew=(0.1387 0.1171)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[3]/CLK (1.362 1.4309) RiseTrig slew=(0.1387 0.1171)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[4]/CLK (1.3607 1.4296) RiseTrig slew=(0.1387 0.1171)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[6]/CLK (1.36 1.4289) RiseTrig slew=(0.1387 0.1171)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[7]/CLK (1.3622 1.4311) RiseTrig slew=(0.1387 0.1171)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[8]/CLK (1.3617 1.4306) RiseTrig slew=(0.1387 0.1171)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[5]/CLK (1.3624 1.4313) RiseTrig slew=(0.1387 0.1171)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[16]/CLK (1.3597 1.4287) RiseTrig slew=(0.1377 0.1163)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[17]/CLK (1.3611 1.4301) RiseTrig slew=(0.1377 0.1163)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[18]/CLK (1.3605 1.4295) RiseTrig slew=(0.1377 0.1163)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[19]/CLK (1.3609 1.4299) RiseTrig slew=(0.1377 0.1163)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[20]/CLK (1.3606 1.4296) RiseTrig slew=(0.1377 0.1163)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[21]/CLK (1.3602 1.4292) RiseTrig slew=(0.1377 0.1163)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[22]/CLK (1.3609 1.4299) RiseTrig slew=(0.1377 0.1163)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[23]/CLK (1.3604 1.4294) RiseTrig slew=(0.1377 0.1163)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[24]/CLK (1.3609 1.4299) RiseTrig slew=(0.1377 0.1163)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[26]/CLK (1.3605 1.4295) RiseTrig slew=(0.1377 0.1163)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[28]/CLK (1.361 1.43) RiseTrig slew=(0.1377 0.1163)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[29]/CLK (1.3608 1.4298) RiseTrig slew=(0.1377 0.1163)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[30]/CLK (1.3607 1.4297) RiseTrig slew=(0.1377 0.1163)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[31]/CLK (1.3602 1.4292) RiseTrig slew=(0.1377 0.1163)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[9]/CLK (1.3601 1.4291) RiseTrig slew=(0.1377 0.1163)

tx_core/tx_crc/crcpkt0/crcin40_d_reg[12]/CLK (1.361 1.43) RiseTrig slew=(0.1377 0.1163)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[3]/CLK (1.3637 1.4314) RiseTrig slew=(0.1416 0.1191)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[5]/CLK (1.3633 1.4309) RiseTrig slew=(0.1416 0.1191)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[13]/CLK (1.3636 1.4313) RiseTrig slew=(0.1416 0.1191)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[7]/CLK (1.3632 1.4309) RiseTrig slew=(0.1416 0.1191)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[1]/CLK (1.3633 1.431) RiseTrig slew=(0.1416 0.1191)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[8]/CLK (1.3628 1.4305) RiseTrig slew=(0.1416 0.1191)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[11]/CLK (1.3619 1.4296) RiseTrig slew=(0.1416 0.1191)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[2]/CLK (1.3613 1.4289) RiseTrig slew=(0.1416 0.1191)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[0]/CLK (1.361 1.4287) RiseTrig slew=(0.1416 0.1191)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[6]/CLK (1.3582 1.4259) RiseTrig slew=(0.1416 0.1191)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[4]/CLK (1.3571 1.4248) RiseTrig slew=(0.1416 0.1191)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[30]/CLK (1.3572 1.4249) RiseTrig slew=(0.1416 0.1191)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[15]/CLK (1.3588 1.4265) RiseTrig slew=(0.1416 0.1191)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[14]/CLK (1.3585 1.4262) RiseTrig slew=(0.1416 0.1191)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[20]/CLK (1.3587 1.4264) RiseTrig slew=(0.1416 0.1191)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[18]/CLK (1.3588 1.4265) RiseTrig slew=(0.1416 0.1191)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[27]/CLK (1.3613 1.4288) RiseTrig slew=(0.1456 0.1224)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[29]/CLK (1.3653 1.4328) RiseTrig slew=(0.1456 0.1224)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[22]/CLK (1.3643 1.4318) RiseTrig slew=(0.1456 0.1224)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[25]/CLK (1.3647 1.4322) RiseTrig slew=(0.1456 0.1224)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[9]/CLK (1.3658 1.4333) RiseTrig slew=(0.1456 0.1224)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[10]/CLK (1.3657 1.4333) RiseTrig slew=(0.1456 0.1224)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[23]/CLK (1.3651 1.4326) RiseTrig slew=(0.1456 0.1224)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[24]/CLK (1.3651 1.4326) RiseTrig slew=(0.1456 0.1224)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[19]/CLK (1.3657 1.4332) RiseTrig slew=(0.1456 0.1224)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[12]/CLK (1.3653 1.4328) RiseTrig slew=(0.1456 0.1224)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[17]/CLK (1.3649 1.4324) RiseTrig slew=(0.1456 0.1224)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[26]/CLK (1.3651 1.4326) RiseTrig slew=(0.1456 0.1224)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[21]/CLK (1.3654 1.4329) RiseTrig slew=(0.1456 0.1224)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[31]/CLK (1.366 1.4335) RiseTrig slew=(0.1456 0.1224)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[16]/CLK (1.3658 1.4333) RiseTrig slew=(0.1456 0.1224)

tx_core/tx_crc/crcpkt0/crcin16_d_reg[28]/CLK (1.3657 1.4332) RiseTrig slew=(0.1456 0.1224)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[10]/CLK (1.3802 1.4485) RiseTrig slew=(0.1491 0.1255)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[11]/CLK (1.3782 1.4465) RiseTrig slew=(0.1491 0.1255)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[12]/CLK (1.3802 1.4485) RiseTrig slew=(0.1491 0.1255)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[15]/CLK (1.3821 1.4504) RiseTrig slew=(0.1491 0.1255)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[16]/CLK (1.3792 1.4475) RiseTrig slew=(0.1491 0.1255)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[17]/CLK (1.3808 1.4491) RiseTrig slew=(0.1491 0.1255)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[18]/CLK (1.3814 1.4497) RiseTrig slew=(0.1491 0.1255)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[19]/CLK (1.3789 1.4472) RiseTrig slew=(0.1491 0.1255)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[22]/CLK (1.3815 1.4498) RiseTrig slew=(0.1491 0.1255)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[23]/CLK (1.38 1.4483) RiseTrig slew=(0.1491 0.1255)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[24]/CLK (1.3822 1.4505) RiseTrig slew=(0.1491 0.1255)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[27]/CLK (1.3807 1.449) RiseTrig slew=(0.1491 0.1255)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[28]/CLK (1.3788 1.4471) RiseTrig slew=(0.1491 0.1255)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[29]/CLK (1.3788 1.4471) RiseTrig slew=(0.1491 0.1255)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[30]/CLK (1.3817 1.45) RiseTrig slew=(0.1491 0.1255)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[8]/CLK (1.3806 1.4489) RiseTrig slew=(0.1491 0.1255)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[14]/CLK (1.3797 1.448) RiseTrig slew=(0.1491 0.1255)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[0]/CLK (1.3787 1.4478) RiseTrig slew=(0.1361 0.1149)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[13]/CLK (1.3799 1.449) RiseTrig slew=(0.1361 0.1149)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[1]/CLK (1.3799 1.449) RiseTrig slew=(0.1361 0.1149)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[20]/CLK (1.3793 1.4484) RiseTrig slew=(0.1361 0.1149)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[26]/CLK (1.3755 1.4445) RiseTrig slew=(0.1361 0.1149)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[2]/CLK (1.375 1.4441) RiseTrig slew=(0.1361 0.1149)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[31]/CLK (1.3769 1.446) RiseTrig slew=(0.1361 0.1149)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[3]/CLK (1.3762 1.4453) RiseTrig slew=(0.1361 0.1149)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[4]/CLK (1.3785 1.4476) RiseTrig slew=(0.1361 0.1149)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[5]/CLK (1.3758 1.4449) RiseTrig slew=(0.1361 0.1149)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[6]/CLK (1.3801 1.4492) RiseTrig slew=(0.1361 0.1149)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[7]/CLK (1.38 1.4491) RiseTrig slew=(0.1361 0.1149)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[9]/CLK (1.38 1.4491) RiseTrig slew=(0.1361 0.1149)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[21]/CLK (1.3765 1.4456) RiseTrig slew=(0.1361 0.1149)

tx_core/tx_crc/crcpkt0/crcin56_d_reg[25]/CLK (1.3767 1.4458) RiseTrig slew=(0.1361 0.1149)

tx_core/tx_crc/crcpkt0/crc_reg[11]/CLK (1.4019 1.4579) RiseTrig slew=(0.1433 0.1215)

tx_core/tx_crc/crcpkt0/crc_reg[12]/CLK (1.3892 1.4452) RiseTrig slew=(0.1433 0.1214)

tx_core/tx_crc/crcpkt0/crc_reg[13]/CLK (1.3929 1.4489) RiseTrig slew=(0.1433 0.1215)

tx_core/tx_crc/crcpkt0/crc_reg[17]/CLK (1.4017 1.4577) RiseTrig slew=(0.1433 0.1215)

tx_core/tx_crc/crcpkt0/crc_reg[19]/CLK (1.4018 1.4579) RiseTrig slew=(0.1433 0.1215)

tx_core/tx_crc/crcpkt0/crc_reg[23]/CLK (1.4018 1.4579) RiseTrig slew=(0.1433 0.1215)

tx_core/tx_crc/crcpkt0/crc_reg[25]/CLK (1.4019 1.4579) RiseTrig slew=(0.1433 0.1215)

tx_core/tx_crc/crcpkt0/crc_reg[27]/CLK (1.4011 1.4572) RiseTrig slew=(0.1433 0.1215)

tx_core/tx_crc/crcpkt0/crc_reg[29]/CLK (1.4019 1.4579) RiseTrig slew=(0.1433 0.1215)

tx_core/tx_crc/crcpkt0/crc_reg[2]/CLK (1.4018 1.4579) RiseTrig slew=(0.1433 0.1215)

tx_core/tx_crc/crcpkt0/crc_reg[31]/CLK (1.3945 1.4505) RiseTrig slew=(0.1434 0.1215)

tx_core/tx_crc/crcpkt0/crc_reg[3]/CLK (1.3998 1.4559) RiseTrig slew=(0.1433 0.1215)

tx_core/tx_crc/crcpkt0/crc_reg[4]/CLK (1.3996 1.4556) RiseTrig slew=(0.1433 0.1215)

tx_core/tx_crc/crcpkt0/crc_reg[7]/CLK (1.3951 1.4511) RiseTrig slew=(0.1434 0.1215)

tx_core/tx_crc/crcpkt0/crc_reg[0]/CLK (1.4019 1.4579) RiseTrig slew=(0.1433 0.1215)

tx_core/tx_crc/crcpkt0/crc_reg[14]/CLK (1.3928 1.4488) RiseTrig slew=(0.1433 0.1215)

tx_core/tx_crc/crcpkt0/crc_reg[8]/CLK (1.3981 1.4545) RiseTrig slew=(0.1373 0.1167)

tx_core/tx_crc/crcpkt0/crc_reg[9]/CLK (1.3894 1.4458) RiseTrig slew=(0.1374 0.1167)

tx_core/tx_crc/crcpkt0/crc_reg[6]/CLK (1.3885 1.4449) RiseTrig slew=(0.1374 0.1166)

tx_core/tx_crc/crcpkt0/crc_reg[5]/CLK (1.3907 1.4471) RiseTrig slew=(0.1374 0.1167)

tx_core/tx_crc/crcpkt0/crc_reg[30]/CLK (1.3957 1.4521) RiseTrig slew=(0.1373 0.1167)

tx_core/tx_crc/crcpkt0/crc_reg[28]/CLK (1.3972 1.4536) RiseTrig slew=(0.1373 0.1167)

tx_core/tx_crc/crcpkt0/crc_reg[26]/CLK (1.3867 1.4431) RiseTrig slew=(0.1374 0.1166)

tx_core/tx_crc/crcpkt0/crc_reg[24]/CLK (1.3984 1.4548) RiseTrig slew=(0.1373 0.1167)

tx_core/tx_crc/crcpkt0/crc_reg[22]/CLK (1.3991 1.4555) RiseTrig slew=(0.1373 0.1167)

tx_core/tx_crc/crcpkt0/crc_reg[21]/CLK (1.3998 1.4562) RiseTrig slew=(0.1373 0.1166)

tx_core/tx_crc/crcpkt0/crc_reg[20]/CLK (1.3976 1.454) RiseTrig slew=(0.1373 0.1167)

tx_core/tx_crc/crcpkt0/crc_reg[1]/CLK (1.4003 1.4567) RiseTrig slew=(0.1373 0.1166)

tx_core/tx_crc/crcpkt0/crc_reg[18]/CLK (1.4002 1.4566) RiseTrig slew=(0.1373 0.1166)

tx_core/tx_crc/crcpkt0/crc_reg[16]/CLK (1.3895 1.4459) RiseTrig slew=(0.1374 0.1167)

tx_core/tx_crc/crcpkt0/crc_reg[15]/CLK (1.4004 1.4568) RiseTrig slew=(0.1373 0.1166)

tx_core/tx_crc/crcpkt0/crc_reg[10]/CLK (1.387 1.4434) RiseTrig slew=(0.1374 0.1166)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[0]/CLK (1.3956 1.4647) RiseTrig slew=(0.1448 0.1221)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[10]/CLK (1.3956 1.4647) RiseTrig slew=(0.1448 0.1221)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[11]/CLK (1.3929 1.462) RiseTrig slew=(0.1448 0.1221)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[14]/CLK (1.3933 1.4624) RiseTrig slew=(0.1448 0.1221)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[15]/CLK (1.393 1.4621) RiseTrig slew=(0.1448 0.1221)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[25]/CLK (1.3933 1.4624) RiseTrig slew=(0.1448 0.1221)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[27]/CLK (1.3937 1.4628) RiseTrig slew=(0.1448 0.1221)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[4]/CLK (1.3956 1.4647) RiseTrig slew=(0.1448 0.1221)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[7]/CLK (1.3945 1.4636) RiseTrig slew=(0.1448 0.1221)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[8]/CLK (1.3929 1.462) RiseTrig slew=(0.1448 0.1221)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[5]/CLK (1.3934 1.4625) RiseTrig slew=(0.1448 0.1221)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[31]/CLK (1.3955 1.4645) RiseTrig slew=(0.1448 0.1221)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[24]/CLK (1.3968 1.4659) RiseTrig slew=(0.1448 0.1221)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[13]/CLK (1.3963 1.4654) RiseTrig slew=(0.1448 0.1221)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[2]/CLK (1.3967 1.4658) RiseTrig slew=(0.1448 0.1221)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[23]/CLK (1.3969 1.466) RiseTrig slew=(0.1448 0.1221)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[29]/CLK (1.3965 1.4656) RiseTrig slew=(0.1448 0.1221)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[12]/CLK (1.395 1.4644) RiseTrig slew=(0.14 0.1182)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[30]/CLK (1.3924 1.4618) RiseTrig slew=(0.14 0.1182)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[28]/CLK (1.3934 1.4628) RiseTrig slew=(0.14 0.1182)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[22]/CLK (1.3947 1.4641) RiseTrig slew=(0.14 0.1182)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[19]/CLK (1.3892 1.4586) RiseTrig slew=(0.14 0.1182)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[17]/CLK (1.3951 1.4645) RiseTrig slew=(0.14 0.1182)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[16]/CLK (1.3918 1.4612) RiseTrig slew=(0.14 0.1182)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[18]/CLK (1.3906 1.46) RiseTrig slew=(0.14 0.1182)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[20]/CLK (1.3932 1.4626) RiseTrig slew=(0.14 0.1182)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[21]/CLK (1.392 1.4614) RiseTrig slew=(0.14 0.1182)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[3]/CLK (1.3936 1.463) RiseTrig slew=(0.14 0.1182)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[6]/CLK (1.3939 1.4633) RiseTrig slew=(0.14 0.1182)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[9]/CLK (1.3937 1.4631) RiseTrig slew=(0.14 0.1182)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[1]/CLK (1.3941 1.4635) RiseTrig slew=(0.14 0.1182)

tx_core/tx_crc/crcpkt0/crcin48_d_reg[26]/CLK (1.3933 1.4627) RiseTrig slew=(0.14 0.1182)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[22]/CLK (1.4065 1.4777) RiseTrig slew=(0.1108 0.0947)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[23]/CLK (1.4061 1.4773) RiseTrig slew=(0.1108 0.0947)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[10]/CLK (1.4063 1.4775) RiseTrig slew=(0.1108 0.0947)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[24]/CLK (1.406 1.4772) RiseTrig slew=(0.1108 0.0947)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[9]/CLK (1.4059 1.4771) RiseTrig slew=(0.1108 0.0947)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[31]/CLK (1.4052 1.4764) RiseTrig slew=(0.1108 0.0947)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[17]/CLK (1.4041 1.4753) RiseTrig slew=(0.1108 0.0947)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[26]/CLK (1.4051 1.4763) RiseTrig slew=(0.1108 0.0947)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[21]/CLK (1.4053 1.4765) RiseTrig slew=(0.1108 0.0947)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[28]/CLK (1.4055 1.4767) RiseTrig slew=(0.1108 0.0947)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[29]/CLK (1.4058 1.477) RiseTrig slew=(0.1108 0.0947)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[13]/CLK (1.404 1.4752) RiseTrig slew=(0.1105 0.0946)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[6]/CLK (1.4041 1.4753) RiseTrig slew=(0.1105 0.0946)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[8]/CLK (1.4037 1.4749) RiseTrig slew=(0.1105 0.0946)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[4]/CLK (1.4064 1.4776) RiseTrig slew=(0.1106 0.0946)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[0]/CLK (1.4064 1.4776) RiseTrig slew=(0.1106 0.0946)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[11]/CLK (1.4031 1.4743) RiseTrig slew=(0.1105 0.0946)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[3]/CLK (1.4075 1.4787) RiseTrig slew=(0.1106 0.0946)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[5]/CLK (1.407 1.4782) RiseTrig slew=(0.1106 0.0946)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[2]/CLK (1.4072 1.4784) RiseTrig slew=(0.1106 0.0946)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[7]/CLK (1.4074 1.4786) RiseTrig slew=(0.1106 0.0946)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[1]/CLK (1.4052 1.4764) RiseTrig slew=(0.1105 0.0946)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[12]/CLK (1.3945 1.4665) RiseTrig slew=(0.0964 0.083)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[16]/CLK (1.3945 1.4665) RiseTrig slew=(0.0964 0.083)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[19]/CLK (1.3944 1.4664) RiseTrig slew=(0.0964 0.083)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[27]/CLK (1.3929 1.4649) RiseTrig slew=(0.0964 0.083)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[18]/CLK (1.3915 1.4635) RiseTrig slew=(0.0964 0.083)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[15]/CLK (1.391 1.463) RiseTrig slew=(0.0964 0.083)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[20]/CLK (1.3934 1.4654) RiseTrig slew=(0.0964 0.083)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[30]/CLK (1.3907 1.4627) RiseTrig slew=(0.0964 0.083)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[14]/CLK (1.3907 1.4627) RiseTrig slew=(0.0964 0.083)

tx_core/tx_crc/crcpkt0/crcin32_d_reg[25]/CLK (1.394 1.466) RiseTrig slew=(0.0964 0.083)

tx_core/tx_crc/crcpkt0/data24_d_reg[7]/CLK (1.426 1.4954) RiseTrig slew=(0.1383 0.1171)

tx_core/tx_crc/crcpkt0/data24_d_reg[16]/CLK (1.4284 1.4978) RiseTrig slew=(0.1383 0.1171)

tx_core/tx_crc/crcpkt0/data24_d_reg[20]/CLK (1.4283 1.4977) RiseTrig slew=(0.1383 0.1171)

tx_core/tx_crc/crcpkt0/data24_d_reg[9]/CLK (1.4269 1.4963) RiseTrig slew=(0.1383 0.1171)

tx_core/tx_crc/crcpkt0/data24_d_reg[21]/CLK (1.4278 1.4972) RiseTrig slew=(0.1383 0.1171)

tx_core/tx_crc/crcpkt0/data24_d_reg[1]/CLK (1.4272 1.4966) RiseTrig slew=(0.1383 0.1171)

tx_core/tx_crc/crcpkt0/data24_d_reg[22]/CLK (1.4253 1.495) RiseTrig slew=(0.1321 0.1122)

tx_core/tx_crc/crcpkt0/data24_d_reg[6]/CLK (1.4211 1.4908) RiseTrig slew=(0.1321 0.1121)

tx_core/tx_crc/crcpkt0/data24_d_reg[3]/CLK (1.4211 1.4908) RiseTrig slew=(0.1321 0.1121)

tx_core/tx_crc/crcpkt0/data24_d_reg[19]/CLK (1.428 1.4977) RiseTrig slew=(0.1321 0.1121)

tx_core/tx_crc/crcpkt0/data24_d_reg[17]/CLK (1.4272 1.4969) RiseTrig slew=(0.1321 0.1122)

tx_core/tx_crc/crcpkt0/data24_d_reg[23]/CLK (1.4272 1.4969) RiseTrig slew=(0.1321 0.1121)

tx_core/tx_crc/crcpkt0/data24_d_reg[14]/CLK (1.4246 1.4941) RiseTrig slew=(0.1335 0.1132)

tx_core/tx_crc/crcpkt0/data24_d_reg[2]/CLK (1.4227 1.4923) RiseTrig slew=(0.1335 0.1132)

tx_core/tx_crc/crcpkt0/data24_d_reg[5]/CLK (1.4197 1.4893) RiseTrig slew=(0.1335 0.1132)

tx_core/tx_crc/crcpkt0/data24_d_reg[4]/CLK (1.4237 1.4932) RiseTrig slew=(0.1335 0.1132)

tx_core/tx_crc/crcpkt0/data24_d_reg[8]/CLK (1.4236 1.4932) RiseTrig slew=(0.1335 0.1132)

tx_core/tx_crc/crcpkt0/data24_d_reg[18]/CLK (1.4208 1.4904) RiseTrig slew=(0.1335 0.1132)

tx_core/tx_crc/crcpkt0/data24_d_reg[13]/CLK (1.4206 1.4906) RiseTrig slew=(0.1271 0.108)

tx_core/tx_crc/crcpkt0/data24_d_reg[15]/CLK (1.4202 1.4902) RiseTrig slew=(0.1271 0.108)

tx_core/tx_crc/crcpkt0/data24_d_reg[12]/CLK (1.4183 1.4883) RiseTrig slew=(0.1271 0.108)

tx_core/tx_crc/crcpkt0/data24_d_reg[11]/CLK (1.4195 1.4895) RiseTrig slew=(0.1271 0.108)

tx_core/tx_crc/crcpkt0/data24_d_reg[10]/CLK (1.4194 1.4894) RiseTrig slew=(0.1271 0.108)

tx_core/tx_crc/crcpkt0/data24_d_reg[0]/CLK (1.4195 1.4895) RiseTrig slew=(0.1271 0.108)

tx_core/tx_crc/crcpkt0/data56_d_reg[39]/CLK (1.4389 1.5063) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[48]/CLK (1.439 1.5064) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[54]/CLK (1.4388 1.5062) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[42]/CLK (1.4382 1.5056) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[46]/CLK (1.4378 1.5052) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[49]/CLK (1.4368 1.5042) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[45]/CLK (1.436 1.5034) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[27]/CLK (1.4335 1.5009) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[10]/CLK (1.4334 1.5008) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[55]/CLK (1.4303 1.4977) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[29]/CLK (1.4334 1.5008) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[26]/CLK (1.4338 1.5012) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[3]/CLK (1.431 1.4984) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[6]/CLK (1.4312 1.4986) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[50]/CLK (1.4347 1.5021) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[28]/CLK (1.4344 1.5018) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[4]/CLK (1.4314 1.4988) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[2]/CLK (1.4314 1.4988) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[18]/CLK (1.4349 1.5023) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[21]/CLK (1.4349 1.5023) RiseTrig slew=(0.1708 0.1436)

tx_core/tx_crc/crcpkt0/data56_d_reg[20]/CLK (1.4245 1.4922) RiseTrig slew=(0.1665 0.1401)

tx_core/tx_crc/crcpkt0/data56_d_reg[19]/CLK (1.4248 1.4925) RiseTrig slew=(0.1665 0.1401)

tx_core/tx_crc/crcpkt0/data56_d_reg[17]/CLK (1.4245 1.4922) RiseTrig slew=(0.1665 0.1401)

tx_core/tx_crc/crcpkt0/data56_d_reg[11]/CLK (1.4252 1.4929) RiseTrig slew=(0.1665 0.1401)

tx_core/tx_crc/crcpkt0/data56_d_reg[22]/CLK (1.4252 1.4929) RiseTrig slew=(0.1665 0.1401)

tx_core/tx_crc/crcpkt0/data56_d_reg[47]/CLK (1.4272 1.4949) RiseTrig slew=(0.1665 0.1401)

tx_core/tx_crc/crcpkt0/data56_d_reg[38]/CLK (1.4273 1.495) RiseTrig slew=(0.1665 0.1401)

tx_core/tx_crc/crcpkt0/data56_d_reg[35]/CLK (1.4274 1.4951) RiseTrig slew=(0.1665 0.1401)

tx_core/tx_crc/crcpkt0/data56_d_reg[51]/CLK (1.4269 1.4946) RiseTrig slew=(0.1665 0.1401)

tx_core/tx_crc/crcpkt0/data56_d_reg[52]/CLK (1.4264 1.4941) RiseTrig slew=(0.1665 0.1401)

tx_core/tx_crc/crcpkt0/data56_d_reg[53]/CLK (1.4287 1.4964) RiseTrig slew=(0.1665 0.1401)

tx_core/tx_crc/crcpkt0/data56_d_reg[43]/CLK (1.4288 1.4965) RiseTrig slew=(0.1665 0.1401)

tx_core/tx_crc/crcpkt0/data56_d_reg[34]/CLK (1.4281 1.4958) RiseTrig slew=(0.1665 0.1401)

tx_core/tx_crc/crcpkt0/data56_d_reg[40]/CLK (1.4283 1.496) RiseTrig slew=(0.1665 0.1401)

tx_core/tx_crc/crcpkt0/data56_d_reg[36]/CLK (1.4272 1.4949) RiseTrig slew=(0.1665 0.1401)

tx_core/tx_crc/crcpkt0/data56_d_reg[32]/CLK (1.4251 1.4928) RiseTrig slew=(0.1665 0.1401)

tx_core/tx_crc/crcpkt0/data56_d_reg[41]/CLK (1.425 1.4927) RiseTrig slew=(0.1665 0.1401)

tx_core/tx_crc/crcpkt0/data56_d_reg[13]/CLK (1.4274 1.4956) RiseTrig slew=(0.1574 0.1327)

tx_core/tx_crc/crcpkt0/data56_d_reg[1]/CLK (1.4254 1.4936) RiseTrig slew=(0.1574 0.1327)

tx_core/tx_crc/crcpkt0/data56_d_reg[7]/CLK (1.4255 1.4937) RiseTrig slew=(0.1574 0.1327)

tx_core/tx_crc/crcpkt0/data56_d_reg[23]/CLK (1.4296 1.4978) RiseTrig slew=(0.1574 0.1326)

tx_core/tx_crc/crcpkt0/data56_d_reg[12]/CLK (1.4275 1.4957) RiseTrig slew=(0.1574 0.1327)

tx_core/tx_crc/crcpkt0/data56_d_reg[15]/CLK (1.4295 1.4977) RiseTrig slew=(0.1574 0.1326)

tx_core/tx_crc/crcpkt0/data56_d_reg[5]/CLK (1.4258 1.494) RiseTrig slew=(0.1574 0.1327)

tx_core/tx_crc/crcpkt0/data56_d_reg[24]/CLK (1.4264 1.4946) RiseTrig slew=(0.1574 0.1327)

tx_core/tx_crc/crcpkt0/data56_d_reg[0]/CLK (1.4258 1.494) RiseTrig slew=(0.1574 0.1327)

tx_core/tx_crc/crcpkt0/data56_d_reg[33]/CLK (1.4278 1.496) RiseTrig slew=(0.1574 0.1326)

tx_core/tx_crc/crcpkt0/data56_d_reg[16]/CLK (1.4292 1.4974) RiseTrig slew=(0.1574 0.1326)

tx_core/tx_crc/crcpkt0/data56_d_reg[8]/CLK (1.4293 1.4975) RiseTrig slew=(0.1574 0.1326)

tx_core/tx_crc/crcpkt0/data56_d_reg[30]/CLK (1.4278 1.496) RiseTrig slew=(0.1574 0.1326)

tx_core/tx_crc/crcpkt0/data56_d_reg[31]/CLK (1.4278 1.496) RiseTrig slew=(0.1574 0.1326)

tx_core/tx_crc/crcpkt0/data56_d_reg[44]/CLK (1.4271 1.4953) RiseTrig slew=(0.1574 0.1327)

tx_core/tx_crc/crcpkt0/data56_d_reg[37]/CLK (1.4278 1.496) RiseTrig slew=(0.1574 0.1326)

tx_core/tx_crc/crcpkt0/data56_d_reg[25]/CLK (1.4274 1.4956) RiseTrig slew=(0.1574 0.1327)

tx_core/tx_crc/crcpkt0/data56_d_reg[9]/CLK (1.4288 1.497) RiseTrig slew=(0.1574 0.1326)

tx_core/tx_crc/crcpkt0/data56_d_reg[14]/CLK (1.4289 1.4971) RiseTrig slew=(0.1574 0.1326)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[3]/CLK (1.3771 1.445) RiseTrig slew=(0.1365 0.1151)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[0]/CLK (1.3754 1.4433) RiseTrig slew=(0.1365 0.1151)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[22]/CLK (1.3735 1.4414) RiseTrig slew=(0.1365 0.1151)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[20]/CLK (1.3738 1.4417) RiseTrig slew=(0.1365 0.1151)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[29]/CLK (1.3737 1.4416) RiseTrig slew=(0.1365 0.1151)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[27]/CLK (1.3752 1.4431) RiseTrig slew=(0.1365 0.1151)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[5]/CLK (1.3826 1.4505) RiseTrig slew=(0.1365 0.1151)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[17]/CLK (1.3825 1.4504) RiseTrig slew=(0.1365 0.1151)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[15]/CLK (1.3818 1.4497) RiseTrig slew=(0.1365 0.1151)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[11]/CLK (1.3811 1.4491) RiseTrig slew=(0.1365 0.1151)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[8]/CLK (1.3809 1.4488) RiseTrig slew=(0.1365 0.1151)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[24]/CLK (1.3799 1.4478) RiseTrig slew=(0.1365 0.1151)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[6]/CLK (1.3785 1.4464) RiseTrig slew=(0.1365 0.1151)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[25]/CLK (1.3823 1.4503) RiseTrig slew=(0.1365 0.1151)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[28]/CLK (1.3821 1.45) RiseTrig slew=(0.1365 0.1151)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[31]/CLK (1.3818 1.4497) RiseTrig slew=(0.1365 0.1151)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[26]/CLK (1.3822 1.4498) RiseTrig slew=(0.1406 0.1185)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[2]/CLK (1.3821 1.4497) RiseTrig slew=(0.1406 0.1185)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[4]/CLK (1.3803 1.4479) RiseTrig slew=(0.1406 0.1185)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[12]/CLK (1.3804 1.448) RiseTrig slew=(0.1406 0.1185)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[13]/CLK (1.3812 1.4488) RiseTrig slew=(0.1406 0.1185)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[1]/CLK (1.3806 1.4482) RiseTrig slew=(0.1406 0.1185)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[30]/CLK (1.3822 1.4498) RiseTrig slew=(0.1406 0.1185)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[7]/CLK (1.381 1.4486) RiseTrig slew=(0.1406 0.1185)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[10]/CLK (1.381 1.4486) RiseTrig slew=(0.1406 0.1185)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[14]/CLK (1.3827 1.4503) RiseTrig slew=(0.1406 0.1185)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[21]/CLK (1.3831 1.4507) RiseTrig slew=(0.1406 0.1185)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[16]/CLK (1.3812 1.4488) RiseTrig slew=(0.1406 0.1185)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[19]/CLK (1.3829 1.4505) RiseTrig slew=(0.1406 0.1185)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[23]/CLK (1.383 1.4506) RiseTrig slew=(0.1406 0.1185)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[18]/CLK (1.3834 1.451) RiseTrig slew=(0.1406 0.1185)

tx_core/tx_crc/crcpkt2/crcin48_d_reg[9]/CLK (1.3833 1.4509) RiseTrig slew=(0.1406 0.1185)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[6]/CLK (1.3845 1.4513) RiseTrig slew=(0.1561 0.1314)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[15]/CLK (1.3889 1.4557) RiseTrig slew=(0.1561 0.1314)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[4]/CLK (1.3977 1.4645) RiseTrig slew=(0.1562 0.1314)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[2]/CLK (1.3979 1.4647) RiseTrig slew=(0.1562 0.1314)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[3]/CLK (1.3981 1.4649) RiseTrig slew=(0.1562 0.1314)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[16]/CLK (1.3969 1.4637) RiseTrig slew=(0.1562 0.1314)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[23]/CLK (1.3888 1.4556) RiseTrig slew=(0.1561 0.1315)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[12]/CLK (1.3931 1.4599) RiseTrig slew=(0.1562 0.1314)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[10]/CLK (1.3968 1.4636) RiseTrig slew=(0.1562 0.1314)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[8]/CLK (1.3966 1.4634) RiseTrig slew=(0.1562 0.1314)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[19]/CLK (1.3909 1.4577) RiseTrig slew=(0.1561 0.1314)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[11]/CLK (1.395 1.4618) RiseTrig slew=(0.1562 0.1314)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[14]/CLK (1.3881 1.4549) RiseTrig slew=(0.1561 0.1315)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[13]/CLK (1.3933 1.4601) RiseTrig slew=(0.1562 0.1314)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[20]/CLK (1.3963 1.4631) RiseTrig slew=(0.1562 0.1314)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[7]/CLK (1.3975 1.4643) RiseTrig slew=(0.1562 0.1314)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[0]/CLK (1.3777 1.4452) RiseTrig slew=(0.144 0.1215)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[22]/CLK (1.3772 1.4447) RiseTrig slew=(0.144 0.1215)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[1]/CLK (1.3814 1.4489) RiseTrig slew=(0.144 0.1215)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[5]/CLK (1.3812 1.4487) RiseTrig slew=(0.144 0.1215)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[21]/CLK (1.3804 1.4479) RiseTrig slew=(0.144 0.1215)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[17]/CLK (1.3861 1.4536) RiseTrig slew=(0.144 0.1214)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[18]/CLK (1.3861 1.4536) RiseTrig slew=(0.144 0.1214)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[29]/CLK (1.3816 1.4491) RiseTrig slew=(0.144 0.1215)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[30]/CLK (1.3822 1.4497) RiseTrig slew=(0.144 0.1215)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[28]/CLK (1.3855 1.453) RiseTrig slew=(0.144 0.1214)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[9]/CLK (1.3857 1.4532) RiseTrig slew=(0.144 0.1214)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[25]/CLK (1.3835 1.451) RiseTrig slew=(0.144 0.1215)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[31]/CLK (1.3848 1.4523) RiseTrig slew=(0.144 0.1214)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[27]/CLK (1.3835 1.451) RiseTrig slew=(0.144 0.1215)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[24]/CLK (1.3834 1.4509) RiseTrig slew=(0.144 0.1215)

tx_core/tx_crc/crcpkt1/crcin24_d_reg[26]/CLK (1.3835 1.451) RiseTrig slew=(0.144 0.1215)

tx_core/tx_crc/crcpkt1/data16_d_reg[8]/CLK (1.3532 1.409) RiseTrig slew=(0.1573 0.1322)

tx_core/tx_crc/crcpkt1/data16_d_reg[4]/CLK (1.353 1.4088) RiseTrig slew=(0.1573 0.1322)

tx_core/tx_crc/crcpkt1/data16_d_reg[10]/CLK (1.3528 1.4086) RiseTrig slew=(0.1573 0.1322)

tx_core/tx_crc/crcpkt1/data16_d_reg[11]/CLK (1.3529 1.4087) RiseTrig slew=(0.1573 0.1322)

tx_core/tx_crc/crcpkt1/data16_d_reg[1]/CLK (1.3514 1.4072) RiseTrig slew=(0.1573 0.1322)

tx_core/tx_crc/crcpkt1/data16_d_reg[7]/CLK (1.35 1.4058) RiseTrig slew=(0.1573 0.1322)

tx_core/tx_crc/crcpkt1/data16_d_reg[6]/CLK (1.352 1.4078) RiseTrig slew=(0.1573 0.1322)

tx_core/tx_crc/crcpkt1/data16_d_reg[2]/CLK (1.3513 1.4071) RiseTrig slew=(0.1573 0.1322)

tx_core/tx_crc/crcpkt1/data16_d_reg[14]/CLK (1.3522 1.408) RiseTrig slew=(0.1573 0.1322)

tx_core/tx_crc/crcpkt1/data16_d_reg[13]/CLK (1.352 1.4078) RiseTrig slew=(0.1573 0.1322)

tx_core/tx_crc/crcpkt1/data16_d_reg[9]/CLK (1.3519 1.4077) RiseTrig slew=(0.1573 0.1322)

tx_core/tx_crc/crcpkt1/data16_d_reg[3]/CLK (1.3503 1.4061) RiseTrig slew=(0.1573 0.1322)

tx_core/tx_crc/crcpkt1/data16_d_reg[12]/CLK (1.3522 1.408) RiseTrig slew=(0.1573 0.1322)

tx_core/tx_crc/crcpkt1/data16_d_reg[0]/CLK (1.3515 1.4073) RiseTrig slew=(0.1573 0.1322)

tx_core/tx_crc/crcpkt1/data16_d_reg[5]/CLK (1.3511 1.4069) RiseTrig slew=(0.1573 0.1322)

tx_core/tx_crc/crcpkt1/data16_d_reg[15]/CLK (1.352 1.4078) RiseTrig slew=(0.1573 0.1322)

tx_core/tx_crc/crcpkt2/data16_d_reg[3]/CLK (1.3612 1.4188) RiseTrig slew=(0.176 0.1477)

tx_core/tx_crc/crcpkt2/data16_d_reg[15]/CLK (1.3615 1.4191) RiseTrig slew=(0.176 0.1477)

tx_core/tx_crc/crcpkt2/data16_d_reg[6]/CLK (1.3607 1.4183) RiseTrig slew=(0.176 0.1477)

tx_core/tx_crc/crcpkt2/data16_d_reg[1]/CLK (1.3597 1.4173) RiseTrig slew=(0.176 0.1477)

tx_core/tx_crc/crcpkt2/data16_d_reg[2]/CLK (1.3615 1.4191) RiseTrig slew=(0.176 0.1477)

tx_core/tx_crc/crcpkt2/data16_d_reg[5]/CLK (1.3584 1.416) RiseTrig slew=(0.176 0.1477)

tx_core/tx_crc/crcpkt2/data16_d_reg[13]/CLK (1.3593 1.4169) RiseTrig slew=(0.176 0.1477)

tx_core/tx_crc/crcpkt2/data16_d_reg[8]/CLK (1.3567 1.4142) RiseTrig slew=(0.1759 0.1477)

tx_core/tx_crc/crcpkt2/data16_d_reg[11]/CLK (1.3532 1.4108) RiseTrig slew=(0.1759 0.1477)

tx_core/tx_crc/crcpkt2/data16_d_reg[9]/CLK (1.3534 1.4109) RiseTrig slew=(0.1759 0.1477)

tx_core/tx_crc/crcpkt2/data16_d_reg[12]/CLK (1.3528 1.4103) RiseTrig slew=(0.1759 0.1476)

tx_core/tx_crc/crcpkt2/data16_d_reg[4]/CLK (1.3555 1.4131) RiseTrig slew=(0.1759 0.1477)

tx_core/tx_crc/crcpkt2/data16_d_reg[7]/CLK (1.3539 1.4114) RiseTrig slew=(0.1759 0.1477)

tx_core/tx_crc/crcpkt2/data16_d_reg[0]/CLK (1.3549 1.4124) RiseTrig slew=(0.1759 0.1477)

tx_core/tx_crc/crcpkt2/data16_d_reg[14]/CLK (1.3481 1.4056) RiseTrig slew=(0.1757 0.1475)

tx_core/tx_crc/crcpkt2/data16_d_reg[10]/CLK (1.3479 1.4054) RiseTrig slew=(0.1757 0.1475)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[7]/CLK (1.3605 1.4272) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[12]/CLK (1.361 1.4277) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[9]/CLK (1.3598 1.4265) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[8]/CLK (1.3553 1.422) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[3]/CLK (1.3591 1.4258) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[31]/CLK (1.3596 1.4263) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[2]/CLK (1.3587 1.4254) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[10]/CLK (1.3601 1.4268) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[13]/CLK (1.3595 1.4262) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[14]/CLK (1.3603 1.427) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[15]/CLK (1.3611 1.4278) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[17]/CLK (1.3608 1.4275) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[4]/CLK (1.3602 1.4269) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[5]/CLK (1.3604 1.4271) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[11]/CLK (1.3589 1.4256) RiseTrig slew=(0.1473 0.1239)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[0]/CLK (1.364 1.4308) RiseTrig slew=(0.1458 0.1227)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[16]/CLK (1.3626 1.4294) RiseTrig slew=(0.1458 0.1227)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[19]/CLK (1.3573 1.4241) RiseTrig slew=(0.1458 0.1227)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[1]/CLK (1.3618 1.4285) RiseTrig slew=(0.1458 0.1227)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[20]/CLK (1.3601 1.4269) RiseTrig slew=(0.1458 0.1227)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[21]/CLK (1.3639 1.4307) RiseTrig slew=(0.1458 0.1227)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[22]/CLK (1.3595 1.4263) RiseTrig slew=(0.1458 0.1227)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[24]/CLK (1.3598 1.4266) RiseTrig slew=(0.1458 0.1227)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[26]/CLK (1.3601 1.4269) RiseTrig slew=(0.1458 0.1227)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[28]/CLK (1.3632 1.43) RiseTrig slew=(0.1458 0.1227)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[29]/CLK (1.3633 1.4301) RiseTrig slew=(0.1458 0.1227)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[30]/CLK (1.3602 1.427) RiseTrig slew=(0.1458 0.1227)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[27]/CLK (1.3603 1.4271) RiseTrig slew=(0.1458 0.1227)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[25]/CLK (1.3637 1.4305) RiseTrig slew=(0.1458 0.1227)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[23]/CLK (1.3607 1.4275) RiseTrig slew=(0.1458 0.1227)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[18]/CLK (1.361 1.4277) RiseTrig slew=(0.1458 0.1227)

tx_core/tx_crc/crcpkt1/crcin16_d_reg[6]/CLK (1.361 1.4278) RiseTrig slew=(0.1458 0.1227)

tx_core/tx_crc/crcpkt1/crc_reg[27]/CLK (1.371 1.4263) RiseTrig slew=(0.1474 0.1244)

tx_core/tx_crc/crcpkt1/crc_reg[31]/CLK (1.3723 1.4276) RiseTrig slew=(0.1474 0.1244)

tx_core/tx_crc/crcpkt1/crc_reg[0]/CLK (1.3728 1.4281) RiseTrig slew=(0.1474 0.1244)

tx_core/tx_crc/crcpkt1/crc_reg[12]/CLK (1.3709 1.4262) RiseTrig slew=(0.1474 0.1244)

tx_core/tx_crc/crcpkt1/crc_reg[15]/CLK (1.3726 1.4278) RiseTrig slew=(0.1474 0.1244)

tx_core/tx_crc/crcpkt1/crc_reg[17]/CLK (1.3742 1.4295) RiseTrig slew=(0.1474 0.1244)

tx_core/tx_crc/crcpkt1/crc_reg[19]/CLK (1.374 1.4293) RiseTrig slew=(0.1474 0.1244)

tx_core/tx_crc/crcpkt1/crc_reg[20]/CLK (1.3741 1.4294) RiseTrig slew=(0.1474 0.1244)

tx_core/tx_crc/crcpkt1/crc_reg[23]/CLK (1.3731 1.4284) RiseTrig slew=(0.1474 0.1244)

tx_core/tx_crc/crcpkt1/crc_reg[25]/CLK (1.3715 1.4268) RiseTrig slew=(0.1474 0.1244)

tx_core/tx_crc/crcpkt1/crc_reg[26]/CLK (1.3714 1.4267) RiseTrig slew=(0.1474 0.1244)

tx_core/tx_crc/crcpkt1/crc_reg[29]/CLK (1.3738 1.4291) RiseTrig slew=(0.1474 0.1244)

tx_core/tx_crc/crcpkt1/crc_reg[2]/CLK (1.3739 1.4292) RiseTrig slew=(0.1474 0.1244)

tx_core/tx_crc/crcpkt1/crc_reg[3]/CLK (1.3733 1.4286) RiseTrig slew=(0.1474 0.1244)

tx_core/tx_crc/crcpkt1/crc_reg[14]/CLK (1.3731 1.4284) RiseTrig slew=(0.1474 0.1244)

tx_core/tx_crc/crcpkt1/crc_reg[9]/CLK (1.3708 1.4261) RiseTrig slew=(0.1474 0.1244)

tx_core/tx_crc/crcpkt1/crc_reg[8]/CLK (1.3723 1.4276) RiseTrig slew=(0.1474 0.1244)

tx_core/tx_crc/crcpkt1/crc_reg[10]/CLK (1.3713 1.427) RiseTrig slew=(0.1409 0.1193)

tx_core/tx_crc/crcpkt1/crc_reg[13]/CLK (1.375 1.4307) RiseTrig slew=(0.1409 0.1192)

tx_core/tx_crc/crcpkt1/crc_reg[16]/CLK (1.3753 1.431) RiseTrig slew=(0.1409 0.1192)

tx_core/tx_crc/crcpkt1/crc_reg[18]/CLK (1.3687 1.4244) RiseTrig slew=(0.1409 0.1193)

tx_core/tx_crc/crcpkt1/crc_reg[1]/CLK (1.3729 1.4286) RiseTrig slew=(0.1409 0.1192)

tx_core/tx_crc/crcpkt1/crc_reg[21]/CLK (1.3733 1.429) RiseTrig slew=(0.1409 0.1192)

tx_core/tx_crc/crcpkt1/crc_reg[24]/CLK (1.3747 1.4304) RiseTrig slew=(0.1409 0.1192)

tx_core/tx_crc/crcpkt1/crc_reg[28]/CLK (1.3737 1.4294) RiseTrig slew=(0.1409 0.1192)

tx_core/tx_crc/crcpkt1/crc_reg[30]/CLK (1.3757 1.4314) RiseTrig slew=(0.1409 0.1192)

tx_core/tx_crc/crcpkt1/crc_reg[4]/CLK (1.3655 1.4212) RiseTrig slew=(0.141 0.1192)

tx_core/tx_crc/crcpkt1/crc_reg[5]/CLK (1.3759 1.4316) RiseTrig slew=(0.1409 0.1192)

tx_core/tx_crc/crcpkt1/crc_reg[6]/CLK (1.3731 1.4288) RiseTrig slew=(0.1409 0.1192)

tx_core/tx_crc/crcpkt1/crc_reg[22]/CLK (1.3734 1.4291) RiseTrig slew=(0.1409 0.1192)

tx_core/tx_crc/crcpkt1/crc_reg[11]/CLK (1.3648 1.4205) RiseTrig slew=(0.1409 0.1192)

tx_core/tx_crc/crcpkt1/crc_reg[7]/CLK (1.3648 1.4205) RiseTrig slew=(0.1409 0.1192)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[10]/CLK (1.3837 1.451) RiseTrig slew=(0.1399 0.1178)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[15]/CLK (1.3853 1.4525) RiseTrig slew=(0.1399 0.1178)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[16]/CLK (1.3839 1.4512) RiseTrig slew=(0.1399 0.1178)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[17]/CLK (1.3839 1.4511) RiseTrig slew=(0.1399 0.1178)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[18]/CLK (1.3839 1.4512) RiseTrig slew=(0.1399 0.1178)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[19]/CLK (1.3858 1.4531) RiseTrig slew=(0.1399 0.1178)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[20]/CLK (1.3849 1.4522) RiseTrig slew=(0.1399 0.1178)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[23]/CLK (1.384 1.4513) RiseTrig slew=(0.1399 0.1178)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[24]/CLK (1.3858 1.4531) RiseTrig slew=(0.1399 0.1178)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[25]/CLK (1.3853 1.4526) RiseTrig slew=(0.1399 0.1178)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[27]/CLK (1.386 1.4533) RiseTrig slew=(0.1399 0.1178)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[28]/CLK (1.3834 1.4507) RiseTrig slew=(0.1399 0.1178)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[2]/CLK (1.3859 1.4532) RiseTrig slew=(0.1399 0.1178)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[30]/CLK (1.383 1.4503) RiseTrig slew=(0.1399 0.1178)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[31]/CLK (1.3863 1.4536) RiseTrig slew=(0.1399 0.1178)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[9]/CLK (1.3862 1.4535) RiseTrig slew=(0.1399 0.1178)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[26]/CLK (1.386 1.4533) RiseTrig slew=(0.1399 0.1178)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[11]/CLK (1.3835 1.4511) RiseTrig slew=(0.1344 0.1133)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[12]/CLK (1.3822 1.4498) RiseTrig slew=(0.1344 0.1133)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[13]/CLK (1.385 1.4526) RiseTrig slew=(0.1344 0.1133)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[14]/CLK (1.3836 1.4512) RiseTrig slew=(0.1344 0.1133)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[1]/CLK (1.3851 1.4527) RiseTrig slew=(0.1344 0.1133)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[21]/CLK (1.3831 1.4507) RiseTrig slew=(0.1344 0.1133)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[22]/CLK (1.3829 1.4505) RiseTrig slew=(0.1344 0.1133)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[29]/CLK (1.3847 1.4523) RiseTrig slew=(0.1344 0.1133)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[3]/CLK (1.3848 1.4524) RiseTrig slew=(0.1344 0.1133)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[4]/CLK (1.3838 1.4514) RiseTrig slew=(0.1344 0.1133)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[5]/CLK (1.3851 1.4527) RiseTrig slew=(0.1344 0.1133)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[6]/CLK (1.3847 1.4523) RiseTrig slew=(0.1344 0.1133)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[7]/CLK (1.3833 1.4509) RiseTrig slew=(0.1344 0.1133)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[8]/CLK (1.3826 1.4502) RiseTrig slew=(0.1344 0.1133)

tx_core/tx_crc/crcpkt2/crcin64_d_reg[0]/CLK (1.3851 1.4527) RiseTrig slew=(0.1344 0.1133)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[14]/CLK (1.3978 1.4682) RiseTrig slew=(0.1067 0.091)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[7]/CLK (1.3982 1.4686) RiseTrig slew=(0.1067 0.091)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[5]/CLK (1.3982 1.4686) RiseTrig slew=(0.1067 0.091)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[13]/CLK (1.398 1.4684) RiseTrig slew=(0.1067 0.091)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[0]/CLK (1.3988 1.4692) RiseTrig slew=(0.1067 0.091)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[20]/CLK (1.3985 1.4689) RiseTrig slew=(0.1067 0.091)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[3]/CLK (1.4001 1.4705) RiseTrig slew=(0.1067 0.091)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[6]/CLK (1.3999 1.4703) RiseTrig slew=(0.1067 0.091)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[9]/CLK (1.3993 1.4697) RiseTrig slew=(0.1067 0.091)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[1]/CLK (1.3998 1.4702) RiseTrig slew=(0.1067 0.091)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[15]/CLK (1.3915 1.462) RiseTrig slew=(0.106 0.0905)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[31]/CLK (1.3904 1.4609) RiseTrig slew=(0.106 0.0905)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[28]/CLK (1.3907 1.4612) RiseTrig slew=(0.106 0.0905)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[10]/CLK (1.3912 1.4617) RiseTrig slew=(0.106 0.0905)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[18]/CLK (1.3916 1.4621) RiseTrig slew=(0.106 0.0905)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[16]/CLK (1.3916 1.4621) RiseTrig slew=(0.106 0.0905)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[30]/CLK (1.3933 1.4638) RiseTrig slew=(0.106 0.0905)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[29]/CLK (1.3932 1.4637) RiseTrig slew=(0.106 0.0905)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[25]/CLK (1.3932 1.4637) RiseTrig slew=(0.106 0.0905)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[24]/CLK (1.3926 1.4631) RiseTrig slew=(0.106 0.0905)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[17]/CLK (1.3934 1.4638) RiseTrig slew=(0.106 0.0905)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[19]/CLK (1.3854 1.4562) RiseTrig slew=(0.1008 0.0863)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[12]/CLK (1.3869 1.4577) RiseTrig slew=(0.1008 0.0863)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[22]/CLK (1.3862 1.457) RiseTrig slew=(0.1008 0.0863)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[27]/CLK (1.3866 1.4574) RiseTrig slew=(0.1008 0.0863)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[21]/CLK (1.3869 1.4577) RiseTrig slew=(0.1008 0.0863)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[23]/CLK (1.3858 1.4566) RiseTrig slew=(0.1008 0.0863)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[8]/CLK (1.3868 1.4576) RiseTrig slew=(0.1008 0.0863)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[2]/CLK (1.3863 1.4571) RiseTrig slew=(0.1008 0.0863)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[11]/CLK (1.3858 1.4566) RiseTrig slew=(0.1008 0.0863)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[26]/CLK (1.3877 1.4585) RiseTrig slew=(0.1008 0.0863)

tx_core/tx_crc/crcpkt2/crcin56_d_reg[4]/CLK (1.3878 1.4586) RiseTrig slew=(0.1008 0.0863)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[15]/CLK (1.4136 1.481) RiseTrig slew=(0.1462 0.1232)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[10]/CLK (1.4086 1.4761) RiseTrig slew=(0.1462 0.1232)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[12]/CLK (1.4137 1.4812) RiseTrig slew=(0.1462 0.1232)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[13]/CLK (1.4118 1.4793) RiseTrig slew=(0.1462 0.1232)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[1]/CLK (1.4097 1.4772) RiseTrig slew=(0.1462 0.1232)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[3]/CLK (1.4098 1.4773) RiseTrig slew=(0.1462 0.1232)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[5]/CLK (1.4094 1.4769) RiseTrig slew=(0.1462 0.1232)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[6]/CLK (1.4118 1.4793) RiseTrig slew=(0.1462 0.1232)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[7]/CLK (1.4078 1.4753) RiseTrig slew=(0.1462 0.1232)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[8]/CLK (1.4139 1.4813) RiseTrig slew=(0.1462 0.1232)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[9]/CLK (1.4094 1.4769) RiseTrig slew=(0.1462 0.1232)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[2]/CLK (1.4098 1.4773) RiseTrig slew=(0.1462 0.1232)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[0]/CLK (1.4114 1.4789) RiseTrig slew=(0.1462 0.1232)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[11]/CLK (1.4116 1.4791) RiseTrig slew=(0.1462 0.1232)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[4]/CLK (1.4119 1.4794) RiseTrig slew=(0.1462 0.1232)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[25]/CLK (1.4125 1.48) RiseTrig slew=(0.1462 0.1232)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[31]/CLK (1.4066 1.4747) RiseTrig slew=(0.139 0.1173)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[26]/CLK (1.4051 1.4732) RiseTrig slew=(0.139 0.1173)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[30]/CLK (1.4048 1.4729) RiseTrig slew=(0.139 0.1173)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[29]/CLK (1.4055 1.4736) RiseTrig slew=(0.139 0.1173)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[28]/CLK (1.4039 1.472) RiseTrig slew=(0.139 0.1173)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[27]/CLK (1.4027 1.4708) RiseTrig slew=(0.139 0.1173)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[24]/CLK (1.4039 1.472) RiseTrig slew=(0.139 0.1173)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[23]/CLK (1.404 1.4721) RiseTrig slew=(0.139 0.1173)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[21]/CLK (1.405 1.4731) RiseTrig slew=(0.139 0.1173)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[20]/CLK (1.4037 1.4718) RiseTrig slew=(0.139 0.1173)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[19]/CLK (1.4061 1.4742) RiseTrig slew=(0.139 0.1173)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[18]/CLK (1.406 1.474) RiseTrig slew=(0.139 0.1173)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[17]/CLK (1.4057 1.4738) RiseTrig slew=(0.139 0.1173)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[16]/CLK (1.4043 1.4724) RiseTrig slew=(0.139 0.1173)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[14]/CLK (1.406 1.4741) RiseTrig slew=(0.139 0.1173)

tx_core/tx_crc/crcpkt2/crcin16_d_reg[22]/CLK (1.4066 1.4747) RiseTrig slew=(0.139 0.1173)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[24]/CLK (1.4189 1.4865) RiseTrig slew=(0.1531 0.1289)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[31]/CLK (1.4184 1.486) RiseTrig slew=(0.1531 0.1289)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[30]/CLK (1.4196 1.4872) RiseTrig slew=(0.1531 0.1289)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[29]/CLK (1.4188 1.4864) RiseTrig slew=(0.1531 0.1289)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[28]/CLK (1.4191 1.4867) RiseTrig slew=(0.1531 0.1289)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[27]/CLK (1.419 1.4866) RiseTrig slew=(0.1531 0.1289)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[26]/CLK (1.4185 1.4861) RiseTrig slew=(0.1531 0.1289)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[25]/CLK (1.4199 1.4875) RiseTrig slew=(0.1531 0.1289)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[23]/CLK (1.4176 1.4852) RiseTrig slew=(0.1531 0.1289)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[22]/CLK (1.42 1.4876) RiseTrig slew=(0.1531 0.1289)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[21]/CLK (1.4183 1.4859) RiseTrig slew=(0.1531 0.1289)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[20]/CLK (1.4179 1.4855) RiseTrig slew=(0.1531 0.1289)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[18]/CLK (1.4199 1.4875) RiseTrig slew=(0.1531 0.1289)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[17]/CLK (1.4183 1.4859) RiseTrig slew=(0.1531 0.1289)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[16]/CLK (1.4201 1.4876) RiseTrig slew=(0.1531 0.1289)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[14]/CLK (1.4172 1.4848) RiseTrig slew=(0.1531 0.1289)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[12]/CLK (1.4195 1.4871) RiseTrig slew=(0.1531 0.1289)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[19]/CLK (1.4172 1.4848) RiseTrig slew=(0.1531 0.1289)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[9]/CLK (1.4133 1.4816) RiseTrig slew=(0.1415 0.1195)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[15]/CLK (1.4125 1.4807) RiseTrig slew=(0.1415 0.1195)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[11]/CLK (1.4118 1.4801) RiseTrig slew=(0.1415 0.1195)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[8]/CLK (1.4134 1.4816) RiseTrig slew=(0.1415 0.1195)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[4]/CLK (1.4116 1.4798) RiseTrig slew=(0.1415 0.1195)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[7]/CLK (1.4098 1.4781) RiseTrig slew=(0.1415 0.1195)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[6]/CLK (1.4097 1.478) RiseTrig slew=(0.1415 0.1195)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[5]/CLK (1.4112 1.4795) RiseTrig slew=(0.1415 0.1195)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[3]/CLK (1.4113 1.4796) RiseTrig slew=(0.1415 0.1195)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[2]/CLK (1.4113 1.4796) RiseTrig slew=(0.1415 0.1195)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[1]/CLK (1.4114 1.4797) RiseTrig slew=(0.1415 0.1195)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[13]/CLK (1.4093 1.4776) RiseTrig slew=(0.1415 0.1195)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[10]/CLK (1.4081 1.4764) RiseTrig slew=(0.1415 0.1195)

tx_core/tx_crc/crcpkt2/crcin32_d_reg[0]/CLK (1.4097 1.478) RiseTrig slew=(0.1415 0.1195)

tx_core/tx_crc/crcpkt2/data56_d_reg[3]/CLK (1.471 1.5385) RiseTrig slew=(0.155 0.1307)

tx_core/tx_crc/crcpkt2/data56_d_reg[4]/CLK (1.4709 1.5384) RiseTrig slew=(0.155 0.1307)

tx_core/tx_crc/crcpkt2/data56_d_reg[0]/CLK (1.4708 1.5383) RiseTrig slew=(0.155 0.1307)

tx_core/tx_crc/crcpkt2/data56_d_reg[1]/CLK (1.4711 1.5386) RiseTrig slew=(0.155 0.1307)

tx_core/tx_crc/crcpkt2/data56_d_reg[5]/CLK (1.4693 1.5368) RiseTrig slew=(0.155 0.1307)

tx_core/tx_crc/crcpkt2/data56_d_reg[2]/CLK (1.4683 1.5358) RiseTrig slew=(0.155 0.1307)

tx_core/tx_crc/crcpkt2/data56_d_reg[6]/CLK (1.4676 1.5352) RiseTrig slew=(0.155 0.1307)

tx_core/tx_crc/crcpkt2/data56_d_reg[7]/CLK (1.4667 1.5342) RiseTrig slew=(0.155 0.1307)

tx_core/tx_crc/crcpkt2/data56_d_reg[8]/CLK (1.4646 1.5321) RiseTrig slew=(0.155 0.1307)

tx_core/tx_crc/crcpkt2/data56_d_reg[14]/CLK (1.4636 1.5311) RiseTrig slew=(0.155 0.1307)

tx_core/tx_crc/crcpkt2/data56_d_reg[30]/CLK (1.4564 1.5239) RiseTrig slew=(0.1549 0.1307)

tx_core/tx_crc/crcpkt2/data56_d_reg[28]/CLK (1.4658 1.5333) RiseTrig slew=(0.155 0.1307)

tx_core/tx_crc/crcpkt2/data56_d_reg[25]/CLK (1.4563 1.5238) RiseTrig slew=(0.1549 0.1307)

tx_core/tx_crc/crcpkt2/data56_d_reg[33]/CLK (1.4599 1.5274) RiseTrig slew=(0.1549 0.1308)

tx_core/tx_crc/crcpkt2/data56_d_reg[10]/CLK (1.4618 1.5293) RiseTrig slew=(0.1549 0.1308)

tx_core/tx_crc/crcpkt2/data56_d_reg[16]/CLK (1.4561 1.5236) RiseTrig slew=(0.1549 0.1307)

tx_core/tx_crc/crcpkt2/data56_d_reg[13]/CLK (1.4623 1.5298) RiseTrig slew=(0.155 0.1308)

tx_core/tx_crc/crcpkt2/data56_d_reg[18]/CLK (1.4659 1.5334) RiseTrig slew=(0.155 0.1307)

tx_core/tx_crc/crcpkt2/data56_d_reg[23]/CLK (1.453 1.5212) RiseTrig slew=(0.1455 0.123)

tx_core/tx_crc/crcpkt2/data56_d_reg[21]/CLK (1.4531 1.5212) RiseTrig slew=(0.1455 0.123)

tx_core/tx_crc/crcpkt2/data56_d_reg[22]/CLK (1.4529 1.5211) RiseTrig slew=(0.1455 0.123)

tx_core/tx_crc/crcpkt2/data56_d_reg[19]/CLK (1.4522 1.5204) RiseTrig slew=(0.1455 0.123)

tx_core/tx_crc/crcpkt2/data56_d_reg[15]/CLK (1.4491 1.5173) RiseTrig slew=(0.1455 0.123)

tx_core/tx_crc/crcpkt2/data56_d_reg[37]/CLK (1.4519 1.5201) RiseTrig slew=(0.1455 0.123)

tx_core/tx_crc/crcpkt2/data56_d_reg[44]/CLK (1.4524 1.5206) RiseTrig slew=(0.1455 0.123)

tx_core/tx_crc/crcpkt2/data56_d_reg[24]/CLK (1.4491 1.5173) RiseTrig slew=(0.1455 0.123)

tx_core/tx_crc/crcpkt2/data56_d_reg[29]/CLK (1.4513 1.5195) RiseTrig slew=(0.1455 0.123)

tx_core/tx_crc/crcpkt2/data56_d_reg[12]/CLK (1.4513 1.5195) RiseTrig slew=(0.1455 0.123)

tx_core/tx_crc/crcpkt2/data56_d_reg[27]/CLK (1.4514 1.5196) RiseTrig slew=(0.1455 0.123)

tx_core/tx_crc/crcpkt2/data56_d_reg[20]/CLK (1.4542 1.5224) RiseTrig slew=(0.1455 0.123)

tx_core/tx_crc/crcpkt2/data56_d_reg[38]/CLK (1.4538 1.522) RiseTrig slew=(0.1455 0.123)

tx_core/tx_crc/crcpkt2/data56_d_reg[17]/CLK (1.4529 1.5211) RiseTrig slew=(0.1455 0.123)

tx_core/tx_crc/crcpkt2/data56_d_reg[9]/CLK (1.4526 1.5208) RiseTrig slew=(0.1455 0.123)

tx_core/tx_crc/crcpkt2/data56_d_reg[11]/CLK (1.4532 1.5214) RiseTrig slew=(0.1455 0.123)

tx_core/tx_crc/crcpkt2/data56_d_reg[31]/CLK (1.4534 1.5216) RiseTrig slew=(0.1455 0.123)

tx_core/tx_crc/crcpkt2/data56_d_reg[40]/CLK (1.4774 1.5432) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[39]/CLK (1.4777 1.5436) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[41]/CLK (1.478 1.5439) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[52]/CLK (1.4764 1.5423) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[51]/CLK (1.4769 1.5428) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[55]/CLK (1.4768 1.5427) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[26]/CLK (1.4765 1.5424) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[34]/CLK (1.4774 1.5433) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[32]/CLK (1.4776 1.5435) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[36]/CLK (1.4775 1.5434) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[54]/CLK (1.479 1.5449) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[49]/CLK (1.479 1.5449) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[50]/CLK (1.4727 1.5386) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[53]/CLK (1.4785 1.5444) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[43]/CLK (1.4747 1.5406) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[48]/CLK (1.4747 1.5406) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[42]/CLK (1.4722 1.5381) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[47]/CLK (1.4694 1.5353) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[35]/CLK (1.4722 1.5381) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[45]/CLK (1.4724 1.5383) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt2/data56_d_reg[46]/CLK (1.472 1.5379) RiseTrig slew=(0.1821 0.1528)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[14]/CLK (1.3609 1.426) RiseTrig slew=(0.1558 0.1309)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[17]/CLK (1.3633 1.4284) RiseTrig slew=(0.1558 0.1309)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[18]/CLK (1.3647 1.4298) RiseTrig slew=(0.1558 0.1309)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[19]/CLK (1.3671 1.4322) RiseTrig slew=(0.1558 0.1309)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[1]/CLK (1.3711 1.4362) RiseTrig slew=(0.1558 0.1308)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[20]/CLK (1.3714 1.4365) RiseTrig slew=(0.1558 0.1308)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[21]/CLK (1.3716 1.4367) RiseTrig slew=(0.1558 0.1308)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[22]/CLK (1.3673 1.4324) RiseTrig slew=(0.1558 0.1309)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[23]/CLK (1.3675 1.4326) RiseTrig slew=(0.1558 0.1308)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[24]/CLK (1.368 1.4331) RiseTrig slew=(0.1558 0.1308)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[25]/CLK (1.372 1.4371) RiseTrig slew=(0.1558 0.1308)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[26]/CLK (1.3707 1.4358) RiseTrig slew=(0.1558 0.1308)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[27]/CLK (1.3719 1.437) RiseTrig slew=(0.1558 0.1308)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[29]/CLK (1.3674 1.4325) RiseTrig slew=(0.1558 0.1308)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[30]/CLK (1.367 1.4321) RiseTrig slew=(0.1558 0.1309)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[28]/CLK (1.368 1.4331) RiseTrig slew=(0.1558 0.1308)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[0]/CLK (1.3669 1.4324) RiseTrig slew=(0.1491 0.1253)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[11]/CLK (1.3629 1.4284) RiseTrig slew=(0.1491 0.1254)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[12]/CLK (1.3666 1.4321) RiseTrig slew=(0.1491 0.1253)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[13]/CLK (1.3647 1.4302) RiseTrig slew=(0.1491 0.1254)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[15]/CLK (1.3639 1.4295) RiseTrig slew=(0.1491 0.1254)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[16]/CLK (1.3671 1.4326) RiseTrig slew=(0.1491 0.1253)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[2]/CLK (1.36 1.4255) RiseTrig slew=(0.1491 0.1254)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[31]/CLK (1.3598 1.4253) RiseTrig slew=(0.1491 0.1254)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[3]/CLK (1.3645 1.43) RiseTrig slew=(0.1491 0.1254)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[4]/CLK (1.3601 1.4256) RiseTrig slew=(0.1491 0.1254)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[5]/CLK (1.3654 1.4309) RiseTrig slew=(0.1491 0.1253)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[6]/CLK (1.3661 1.4317) RiseTrig slew=(0.1491 0.1253)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[7]/CLK (1.3667 1.4322) RiseTrig slew=(0.1491 0.1253)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[8]/CLK (1.3599 1.4254) RiseTrig slew=(0.1491 0.1254)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[9]/CLK (1.3594 1.4249) RiseTrig slew=(0.1491 0.1254)

tx_core/tx_crc/crcpkt1/crcin40_d_reg[10]/CLK (1.3635 1.429) RiseTrig slew=(0.1491 0.1254)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[18]/CLK (1.3775 1.4468) RiseTrig slew=(0.109 0.0931)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[24]/CLK (1.3775 1.4468) RiseTrig slew=(0.109 0.0931)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[4]/CLK (1.3764 1.4456) RiseTrig slew=(0.109 0.0931)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[19]/CLK (1.3771 1.4464) RiseTrig slew=(0.109 0.0931)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[23]/CLK (1.3762 1.4455) RiseTrig slew=(0.109 0.0931)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[22]/CLK (1.3768 1.4461) RiseTrig slew=(0.109 0.0931)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[29]/CLK (1.3753 1.4446) RiseTrig slew=(0.109 0.0931)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[2]/CLK (1.3748 1.4441) RiseTrig slew=(0.109 0.0931)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[1]/CLK (1.3731 1.4424) RiseTrig slew=(0.109 0.093)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[25]/CLK (1.3704 1.4397) RiseTrig slew=(0.109 0.093)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[31]/CLK (1.3712 1.4405) RiseTrig slew=(0.109 0.093)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[9]/CLK (1.3723 1.4416) RiseTrig slew=(0.109 0.093)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[3]/CLK (1.3711 1.4405) RiseTrig slew=(0.1056 0.0903)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[16]/CLK (1.3709 1.4402) RiseTrig slew=(0.1056 0.0903)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[0]/CLK (1.3708 1.4402) RiseTrig slew=(0.1056 0.0903)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[10]/CLK (1.3717 1.441) RiseTrig slew=(0.1056 0.0903)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[20]/CLK (1.3686 1.4379) RiseTrig slew=(0.1056 0.0903)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[8]/CLK (1.3689 1.4383) RiseTrig slew=(0.1056 0.0903)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[27]/CLK (1.367 1.4364) RiseTrig slew=(0.1056 0.0903)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[21]/CLK (1.3689 1.4383) RiseTrig slew=(0.1056 0.0903)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[6]/CLK (1.3727 1.4421) RiseTrig slew=(0.1056 0.0903)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[7]/CLK (1.3721 1.4415) RiseTrig slew=(0.1056 0.0903)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[5]/CLK (1.3725 1.4419) RiseTrig slew=(0.1056 0.0903)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[15]/CLK (1.3602 1.4301) RiseTrig slew=(0.0989 0.0848)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[11]/CLK (1.36 1.4299) RiseTrig slew=(0.0989 0.0848)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[26]/CLK (1.3581 1.428) RiseTrig slew=(0.0989 0.0848)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[13]/CLK (1.3605 1.4304) RiseTrig slew=(0.0989 0.0848)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[12]/CLK (1.3604 1.4303) RiseTrig slew=(0.0989 0.0848)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[17]/CLK (1.3589 1.4288) RiseTrig slew=(0.0989 0.0848)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[14]/CLK (1.3599 1.4298) RiseTrig slew=(0.0989 0.0848)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[28]/CLK (1.3593 1.4292) RiseTrig slew=(0.0989 0.0848)

tx_core/tx_crc/crcpkt1/crcin48_d_reg[30]/CLK (1.36 1.4299) RiseTrig slew=(0.0989 0.0848)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[7]/CLK (1.3799 1.4499) RiseTrig slew=(0.0947 0.0816)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[0]/CLK (1.3816 1.4516) RiseTrig slew=(0.0947 0.0816)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[1]/CLK (1.3831 1.4531) RiseTrig slew=(0.0947 0.0816)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[20]/CLK (1.3815 1.4515) RiseTrig slew=(0.0947 0.0816)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[21]/CLK (1.384 1.454) RiseTrig slew=(0.0947 0.0817)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[5]/CLK (1.3841 1.4541) RiseTrig slew=(0.0947 0.0817)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[9]/CLK (1.3841 1.4541) RiseTrig slew=(0.0947 0.0817)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[6]/CLK (1.3836 1.4536) RiseTrig slew=(0.0947 0.0817)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[29]/CLK (1.3877 1.4569) RiseTrig slew=(0.1071 0.0916)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[26]/CLK (1.3894 1.4586) RiseTrig slew=(0.1071 0.0916)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[23]/CLK (1.3878 1.457) RiseTrig slew=(0.1071 0.0916)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[18]/CLK (1.3893 1.4585) RiseTrig slew=(0.1071 0.0916)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[3]/CLK (1.3924 1.4616) RiseTrig slew=(0.1071 0.0916)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[24]/CLK (1.3913 1.4604) RiseTrig slew=(0.1071 0.0916)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[4]/CLK (1.3912 1.4604) RiseTrig slew=(0.1071 0.0916)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[31]/CLK (1.3906 1.4598) RiseTrig slew=(0.1071 0.0916)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[2]/CLK (1.3926 1.4618) RiseTrig slew=(0.1071 0.0916)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[28]/CLK (1.3915 1.4607) RiseTrig slew=(0.1071 0.0916)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[27]/CLK (1.392 1.4612) RiseTrig slew=(0.1071 0.0916)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[25]/CLK (1.3923 1.4615) RiseTrig slew=(0.1071 0.0916)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[30]/CLK (1.3898 1.4591) RiseTrig slew=(0.1061 0.0909)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[19]/CLK (1.3873 1.4566) RiseTrig slew=(0.1061 0.0909)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[17]/CLK (1.3897 1.459) RiseTrig slew=(0.1061 0.0909)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[12]/CLK (1.3866 1.4559) RiseTrig slew=(0.1061 0.0909)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[22]/CLK (1.3893 1.4586) RiseTrig slew=(0.1061 0.0909)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[10]/CLK (1.3931 1.4624) RiseTrig slew=(0.1061 0.0909)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[11]/CLK (1.391 1.4603) RiseTrig slew=(0.1061 0.0909)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[15]/CLK (1.3926 1.4619) RiseTrig slew=(0.1061 0.0909)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[14]/CLK (1.3927 1.462) RiseTrig slew=(0.1061 0.0909)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[13]/CLK (1.3919 1.4612) RiseTrig slew=(0.1061 0.0909)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[8]/CLK (1.393 1.4623) RiseTrig slew=(0.1061 0.0909)

tx_core/tx_crc/crcpkt1/crcin56_d_reg[16]/CLK (1.3928 1.4621) RiseTrig slew=(0.1061 0.0909)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[9]/CLK (1.4001 1.4695) RiseTrig slew=(0.1047 0.0898)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[2]/CLK (1.4014 1.4708) RiseTrig slew=(0.1047 0.0898)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[4]/CLK (1.4012 1.4706) RiseTrig slew=(0.1047 0.0898)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[14]/CLK (1.4003 1.4697) RiseTrig slew=(0.1047 0.0898)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[31]/CLK (1.4006 1.47) RiseTrig slew=(0.1047 0.0898)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[10]/CLK (1.3995 1.4689) RiseTrig slew=(0.1047 0.0898)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[8]/CLK (1.3995 1.4689) RiseTrig slew=(0.1047 0.0898)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[13]/CLK (1.3976 1.467) RiseTrig slew=(0.1047 0.0898)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[11]/CLK (1.398 1.4674) RiseTrig slew=(0.1047 0.0898)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[12]/CLK (1.397 1.4664) RiseTrig slew=(0.1047 0.0898)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[15]/CLK (1.3954 1.4648) RiseTrig slew=(0.1047 0.0898)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[23]/CLK (1.3943 1.4637) RiseTrig slew=(0.1047 0.0898)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[3]/CLK (1.3863 1.4563) RiseTrig slew=(0.096 0.0827)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[24]/CLK (1.3914 1.4614) RiseTrig slew=(0.096 0.0827)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[27]/CLK (1.3913 1.4612) RiseTrig slew=(0.096 0.0827)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[25]/CLK (1.3912 1.4612) RiseTrig slew=(0.096 0.0827)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[1]/CLK (1.3913 1.4613) RiseTrig slew=(0.096 0.0827)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[0]/CLK (1.3908 1.4608) RiseTrig slew=(0.096 0.0827)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[7]/CLK (1.3904 1.4604) RiseTrig slew=(0.096 0.0827)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[5]/CLK (1.3875 1.4575) RiseTrig slew=(0.096 0.0827)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[6]/CLK (1.389 1.459) RiseTrig slew=(0.096 0.0827)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[16]/CLK (1.3921 1.4617) RiseTrig slew=(0.1024 0.088)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[18]/CLK (1.3923 1.4619) RiseTrig slew=(0.1024 0.088)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[20]/CLK (1.3964 1.466) RiseTrig slew=(0.1024 0.088)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[26]/CLK (1.3975 1.4671) RiseTrig slew=(0.1024 0.088)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[21]/CLK (1.3978 1.4674) RiseTrig slew=(0.1024 0.088)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[29]/CLK (1.3976 1.4672) RiseTrig slew=(0.1024 0.088)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[17]/CLK (1.3955 1.465) RiseTrig slew=(0.1024 0.088)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[28]/CLK (1.3957 1.4653) RiseTrig slew=(0.1024 0.088)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[19]/CLK (1.3948 1.4644) RiseTrig slew=(0.1024 0.088)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[22]/CLK (1.3934 1.463) RiseTrig slew=(0.1024 0.088)

tx_core/tx_crc/crcpkt1/crcin32_d_reg[30]/CLK (1.3972 1.4668) RiseTrig slew=(0.1024 0.088)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[12]/CLK (1.4106 1.4768) RiseTrig slew=(0.1559 0.1311)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[14]/CLK (1.4064 1.4727) RiseTrig slew=(0.1559 0.1311)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[15]/CLK (1.4087 1.475) RiseTrig slew=(0.1559 0.1311)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[16]/CLK (1.4109 1.4772) RiseTrig slew=(0.1559 0.1311)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[17]/CLK (1.4073 1.4736) RiseTrig slew=(0.1559 0.1311)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[18]/CLK (1.4056 1.4719) RiseTrig slew=(0.1559 0.1311)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[19]/CLK (1.4067 1.473) RiseTrig slew=(0.1559 0.1311)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[21]/CLK (1.411 1.4773) RiseTrig slew=(0.1559 0.1311)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[22]/CLK (1.4078 1.4741) RiseTrig slew=(0.1559 0.1311)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[23]/CLK (1.4083 1.4746) RiseTrig slew=(0.1559 0.1311)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[24]/CLK (1.4093 1.4756) RiseTrig slew=(0.1559 0.1311)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[27]/CLK (1.4093 1.4756) RiseTrig slew=(0.1559 0.1311)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[28]/CLK (1.4101 1.4763) RiseTrig slew=(0.1559 0.1311)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[29]/CLK (1.4079 1.4742) RiseTrig slew=(0.1559 0.1311)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[30]/CLK (1.408 1.4743) RiseTrig slew=(0.1559 0.1311)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[8]/CLK (1.4102 1.4765) RiseTrig slew=(0.1559 0.1311)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[9]/CLK (1.4066 1.4729) RiseTrig slew=(0.1559 0.1311)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[26]/CLK (1.4083 1.4746) RiseTrig slew=(0.1559 0.1311)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[0]/CLK (1.3977 1.4649) RiseTrig slew=(0.1401 0.1183)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[10]/CLK (1.3973 1.4645) RiseTrig slew=(0.1401 0.1183)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[11]/CLK (1.3983 1.4655) RiseTrig slew=(0.1401 0.1183)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[13]/CLK (1.3966 1.4638) RiseTrig slew=(0.1401 0.1183)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[1]/CLK (1.4005 1.4677) RiseTrig slew=(0.1401 0.1183)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[2]/CLK (1.4005 1.4677) RiseTrig slew=(0.1401 0.1183)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[31]/CLK (1.399 1.4662) RiseTrig slew=(0.1401 0.1183)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[3]/CLK (1.3998 1.467) RiseTrig slew=(0.1401 0.1183)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[4]/CLK (1.4 1.4673) RiseTrig slew=(0.1401 0.1183)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[6]/CLK (1.3985 1.4657) RiseTrig slew=(0.1401 0.1183)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[7]/CLK (1.4002 1.4674) RiseTrig slew=(0.1401 0.1183)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[5]/CLK (1.3998 1.467) RiseTrig slew=(0.1401 0.1183)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[25]/CLK (1.3994 1.4666) RiseTrig slew=(0.1401 0.1183)

tx_core/tx_crc/crcpkt2/crcin40_d_reg[20]/CLK (1.3999 1.4671) RiseTrig slew=(0.1401 0.1183)

tx_core/tx_crc/crcpkt1/data24_d_reg[18]/CLK (1.4202 1.4878) RiseTrig slew=(0.1359 0.1153)

tx_core/tx_crc/crcpkt1/data24_d_reg[19]/CLK (1.4205 1.4882) RiseTrig slew=(0.1359 0.1153)

tx_core/tx_crc/crcpkt1/data24_d_reg[17]/CLK (1.4206 1.4882) RiseTrig slew=(0.1359 0.1153)

tx_core/tx_crc/crcpkt1/data24_d_reg[1]/CLK (1.4161 1.4838) RiseTrig slew=(0.1359 0.1153)

tx_core/tx_crc/crcpkt1/data24_d_reg[20]/CLK (1.416 1.4836) RiseTrig slew=(0.1359 0.1153)

tx_core/tx_crc/crcpkt1/data24_d_reg[22]/CLK (1.4198 1.4874) RiseTrig slew=(0.1359 0.1153)

tx_core/tx_crc/crcpkt1/data24_d_reg[16]/CLK (1.417 1.4848) RiseTrig slew=(0.1337 0.1134)

tx_core/tx_crc/crcpkt1/data24_d_reg[10]/CLK (1.4145 1.4822) RiseTrig slew=(0.1337 0.1134)

tx_core/tx_crc/crcpkt1/data24_d_reg[23]/CLK (1.4145 1.4822) RiseTrig slew=(0.1337 0.1134)

tx_core/tx_crc/crcpkt1/data24_d_reg[21]/CLK (1.4167 1.4844) RiseTrig slew=(0.1337 0.1134)

tx_core/tx_crc/crcpkt1/data24_d_reg[13]/CLK (1.4163 1.484) RiseTrig slew=(0.1337 0.1134)

tx_core/tx_crc/crcpkt1/data24_d_reg[9]/CLK (1.4127 1.4804) RiseTrig slew=(0.1337 0.1134)

tx_core/tx_crc/crcpkt1/data24_d_reg[7]/CLK (1.4062 1.4745) RiseTrig slew=(0.1247 0.1061)

tx_core/tx_crc/crcpkt1/data24_d_reg[14]/CLK (1.4043 1.4726) RiseTrig slew=(0.1247 0.1061)

tx_core/tx_crc/crcpkt1/data24_d_reg[6]/CLK (1.4053 1.4736) RiseTrig slew=(0.1247 0.1061)

tx_core/tx_crc/crcpkt1/data24_d_reg[15]/CLK (1.4067 1.475) RiseTrig slew=(0.1247 0.1061)

tx_core/tx_crc/crcpkt1/data24_d_reg[11]/CLK (1.4021 1.4704) RiseTrig slew=(0.1247 0.1061)

tx_core/tx_crc/crcpkt1/data24_d_reg[4]/CLK (1.407 1.4753) RiseTrig slew=(0.1247 0.1061)

tx_core/tx_crc/crcpkt1/data24_d_reg[5]/CLK (1.4066 1.4748) RiseTrig slew=(0.1249 0.1062)

tx_core/tx_crc/crcpkt1/data24_d_reg[2]/CLK (1.4113 1.4795) RiseTrig slew=(0.1249 0.1062)

tx_core/tx_crc/crcpkt1/data24_d_reg[3]/CLK (1.4096 1.4778) RiseTrig slew=(0.1249 0.1062)

tx_core/tx_crc/crcpkt1/data24_d_reg[8]/CLK (1.4109 1.4791) RiseTrig slew=(0.1249 0.1062)

tx_core/tx_crc/crcpkt1/data24_d_reg[0]/CLK (1.4105 1.4787) RiseTrig slew=(0.1249 0.1062)

tx_core/tx_crc/crcpkt1/data24_d_reg[12]/CLK (1.4106 1.4788) RiseTrig slew=(0.1249 0.1062)

tx_core/tx_crc/crcpkt2/data24_d_reg[11]/CLK (1.4306 1.4982) RiseTrig slew=(0.1325 0.1125)

tx_core/tx_crc/crcpkt2/data24_d_reg[15]/CLK (1.4311 1.4987) RiseTrig slew=(0.1324 0.1125)

tx_core/tx_crc/crcpkt2/data24_d_reg[7]/CLK (1.4266 1.4942) RiseTrig slew=(0.1325 0.1125)

tx_core/tx_crc/crcpkt2/data24_d_reg[8]/CLK (1.4258 1.4935) RiseTrig slew=(0.1325 0.1125)

tx_core/tx_crc/crcpkt2/data24_d_reg[9]/CLK (1.43 1.4977) RiseTrig slew=(0.1325 0.1125)

tx_core/tx_crc/crcpkt2/data24_d_reg[1]/CLK (1.4294 1.497) RiseTrig slew=(0.1325 0.1125)

tx_core/tx_crc/crcpkt2/data24_d_reg[0]/CLK (1.4275 1.4951) RiseTrig slew=(0.1326 0.1126)

tx_core/tx_crc/crcpkt2/data24_d_reg[10]/CLK (1.4312 1.4987) RiseTrig slew=(0.1325 0.1125)

tx_core/tx_crc/crcpkt2/data24_d_reg[13]/CLK (1.4306 1.4981) RiseTrig slew=(0.1326 0.1125)

tx_core/tx_crc/crcpkt2/data24_d_reg[4]/CLK (1.4278 1.4953) RiseTrig slew=(0.1326 0.1126)

tx_core/tx_crc/crcpkt2/data24_d_reg[6]/CLK (1.4287 1.4962) RiseTrig slew=(0.1326 0.1126)

tx_core/tx_crc/crcpkt2/data24_d_reg[14]/CLK (1.4305 1.4981) RiseTrig slew=(0.1326 0.1125)

tx_core/tx_crc/crcpkt2/data24_d_reg[18]/CLK (1.4307 1.4983) RiseTrig slew=(0.1321 0.1122)

tx_core/tx_crc/crcpkt2/data24_d_reg[23]/CLK (1.4314 1.499) RiseTrig slew=(0.1321 0.1122)

tx_core/tx_crc/crcpkt2/data24_d_reg[22]/CLK (1.4311 1.4987) RiseTrig slew=(0.1321 0.1122)

tx_core/tx_crc/crcpkt2/data24_d_reg[17]/CLK (1.4326 1.5002) RiseTrig slew=(0.1321 0.1122)

tx_core/tx_crc/crcpkt2/data24_d_reg[16]/CLK (1.4321 1.4998) RiseTrig slew=(0.1321 0.1122)

tx_core/tx_crc/crcpkt2/data24_d_reg[21]/CLK (1.4271 1.4947) RiseTrig slew=(0.1322 0.1122)

tx_core/tx_crc/crcpkt2/data24_d_reg[12]/CLK (1.4242 1.4916) RiseTrig slew=(0.1351 0.1145)

tx_core/tx_crc/crcpkt2/data24_d_reg[2]/CLK (1.4246 1.492) RiseTrig slew=(0.1351 0.1145)

tx_core/tx_crc/crcpkt2/data24_d_reg[5]/CLK (1.4254 1.4928) RiseTrig slew=(0.1351 0.1145)

tx_core/tx_crc/crcpkt2/data24_d_reg[20]/CLK (1.4242 1.4916) RiseTrig slew=(0.1351 0.1145)

tx_core/tx_crc/crcpkt2/data24_d_reg[19]/CLK (1.4255 1.4929) RiseTrig slew=(0.1351 0.1145)

tx_core/tx_crc/crcpkt2/data24_d_reg[3]/CLK (1.4254 1.4928) RiseTrig slew=(0.1351 0.1145)

tx_core/tx_crc/crcpkt2/crc_reg[20]/CLK (1.4257 1.4806) RiseTrig slew=(0.1315 0.1116)

tx_core/tx_crc/crcpkt2/crc_reg[8]/CLK (1.4255 1.4804) RiseTrig slew=(0.1315 0.1116)

tx_core/tx_crc/crcpkt2/crc_reg[9]/CLK (1.4199 1.4748) RiseTrig slew=(0.1315 0.1116)

tx_core/tx_crc/crcpkt2/crc_reg[15]/CLK (1.4254 1.4803) RiseTrig slew=(0.1315 0.1116)

tx_core/tx_crc/crcpkt2/crc_reg[28]/CLK (1.4252 1.4801) RiseTrig slew=(0.1315 0.1116)

tx_core/tx_crc/crcpkt2/crc_reg[1]/CLK (1.4249 1.4798) RiseTrig slew=(0.1315 0.1116)

tx_core/tx_crc/crcpkt2/crc_reg[11]/CLK (1.4248 1.4797) RiseTrig slew=(0.1315 0.1116)

tx_core/tx_crc/crcpkt2/crc_reg[18]/CLK (1.4249 1.4798) RiseTrig slew=(0.1315 0.1116)

tx_core/tx_crc/crcpkt2/crc_reg[26]/CLK (1.4259 1.4808) RiseTrig slew=(0.1315 0.1116)

tx_core/tx_crc/crcpkt2/crc_reg[30]/CLK (1.4267 1.4816) RiseTrig slew=(0.1315 0.1116)

tx_core/tx_crc/crcpkt2/crc_reg[24]/CLK (1.4271 1.482) RiseTrig slew=(0.1315 0.1116)

tx_core/tx_crc/crcpkt2/crc_reg[10]/CLK (1.4273 1.4822) RiseTrig slew=(0.1315 0.1116)

tx_core/tx_crc/crcpkt2/crc_reg[31]/CLK (1.4274 1.4823) RiseTrig slew=(0.1315 0.1116)

tx_core/tx_crc/crcpkt2/crc_reg[16]/CLK (1.4274 1.4823) RiseTrig slew=(0.1315 0.1116)

tx_core/tx_crc/crcpkt2/crc_reg[5]/CLK (1.4274 1.4823) RiseTrig slew=(0.1315 0.1116)

tx_core/tx_crc/crcpkt2/crc_reg[2]/CLK (1.4231 1.478) RiseTrig slew=(0.1315 0.1116)

tx_core/tx_crc/crcpkt2/crc_reg[21]/CLK (1.4286 1.4826) RiseTrig slew=(0.1449 0.1226)

tx_core/tx_crc/crcpkt2/crc_reg[6]/CLK (1.4355 1.4895) RiseTrig slew=(0.1449 0.1227)

tx_core/tx_crc/crcpkt2/crc_reg[7]/CLK (1.4319 1.4859) RiseTrig slew=(0.1449 0.1227)

tx_core/tx_crc/crcpkt2/crc_reg[25]/CLK (1.4307 1.4847) RiseTrig slew=(0.1449 0.1227)

tx_core/tx_crc/crcpkt2/crc_reg[29]/CLK (1.435 1.489) RiseTrig slew=(0.1449 0.1227)

tx_core/tx_crc/crcpkt2/crc_reg[14]/CLK (1.4363 1.4903) RiseTrig slew=(0.1449 0.1227)

tx_core/tx_crc/crcpkt2/crc_reg[22]/CLK (1.4299 1.4839) RiseTrig slew=(0.1449 0.1227)

tx_core/tx_crc/crcpkt2/crc_reg[4]/CLK (1.4351 1.4891) RiseTrig slew=(0.1449 0.1227)

tx_core/tx_crc/crcpkt2/crc_reg[0]/CLK (1.4373 1.4913) RiseTrig slew=(0.1449 0.1227)

tx_core/tx_crc/crcpkt2/crc_reg[27]/CLK (1.4382 1.4922) RiseTrig slew=(0.1449 0.1227)

tx_core/tx_crc/crcpkt2/crc_reg[19]/CLK (1.4395 1.4935) RiseTrig slew=(0.1449 0.1227)

tx_core/tx_crc/crcpkt2/crc_reg[17]/CLK (1.4407 1.4947) RiseTrig slew=(0.1449 0.1226)

tx_core/tx_crc/crcpkt2/crc_reg[13]/CLK (1.4407 1.4947) RiseTrig slew=(0.1449 0.1226)

tx_core/tx_crc/crcpkt2/crc_reg[23]/CLK (1.4408 1.4948) RiseTrig slew=(0.1449 0.1226)

tx_core/tx_crc/crcpkt2/crc_reg[3]/CLK (1.441 1.495) RiseTrig slew=(0.1449 0.1226)

tx_core/tx_crc/crcpkt2/crc_reg[12]/CLK (1.4407 1.4947) RiseTrig slew=(0.1449 0.1226)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[8]/CLK (1.4403 1.5065) RiseTrig slew=(0.1577 0.133)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[3]/CLK (1.4402 1.5064) RiseTrig slew=(0.1577 0.133)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[24]/CLK (1.4381 1.5043) RiseTrig slew=(0.1577 0.133)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[0]/CLK (1.4394 1.5056) RiseTrig slew=(0.1577 0.133)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[2]/CLK (1.4392 1.5054) RiseTrig slew=(0.1577 0.133)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[27]/CLK (1.4379 1.5041) RiseTrig slew=(0.1577 0.133)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[14]/CLK (1.4405 1.5067) RiseTrig slew=(0.1577 0.133)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[21]/CLK (1.4407 1.5069) RiseTrig slew=(0.1577 0.133)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[20]/CLK (1.444 1.51) RiseTrig slew=(0.1624 0.1368)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[19]/CLK (1.4443 1.5103) RiseTrig slew=(0.1624 0.1368)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[25]/CLK (1.4448 1.5108) RiseTrig slew=(0.1624 0.1368)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[4]/CLK (1.4444 1.5104) RiseTrig slew=(0.1624 0.1368)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[5]/CLK (1.4441 1.5101) RiseTrig slew=(0.1624 0.1368)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[9]/CLK (1.4438 1.5098) RiseTrig slew=(0.1624 0.1368)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[26]/CLK (1.4457 1.5117) RiseTrig slew=(0.1624 0.1368)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[6]/CLK (1.4448 1.5108) RiseTrig slew=(0.1624 0.1368)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[17]/CLK (1.4413 1.5075) RiseTrig slew=(0.1587 0.1338)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[15]/CLK (1.4438 1.51) RiseTrig slew=(0.1587 0.1338)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[22]/CLK (1.4416 1.5078) RiseTrig slew=(0.1587 0.1338)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[7]/CLK (1.441 1.5072) RiseTrig slew=(0.1587 0.1338)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[10]/CLK (1.4421 1.5083) RiseTrig slew=(0.1587 0.1338)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[30]/CLK (1.4435 1.5097) RiseTrig slew=(0.1587 0.1338)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[16]/CLK (1.4443 1.5105) RiseTrig slew=(0.1587 0.1338)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[31]/CLK (1.4443 1.5105) RiseTrig slew=(0.1587 0.1338)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[11]/CLK (1.4442 1.5104) RiseTrig slew=(0.1587 0.1338)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[1]/CLK (1.4441 1.5103) RiseTrig slew=(0.1587 0.1338)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[18]/CLK (1.4439 1.5101) RiseTrig slew=(0.1587 0.1338)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[28]/CLK (1.4417 1.5079) RiseTrig slew=(0.1587 0.1338)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[29]/CLK (1.4423 1.5085) RiseTrig slew=(0.1587 0.1338)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[12]/CLK (1.4435 1.5097) RiseTrig slew=(0.1587 0.1338)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[13]/CLK (1.4422 1.5084) RiseTrig slew=(0.1587 0.1338)

tx_core/tx_crc/crcpkt2/crcin8_d_reg[23]/CLK (1.4411 1.5073) RiseTrig slew=(0.1587 0.1338)

tx_core/tx_crc/crcpkt1/net7349__L2_I1/A (1.154 1.2034) slew=(0.0823 0.0705)
tx_core/tx_crc/crcpkt1/net7349__L2_I1/Y (1.3594 1.41) load=0.182236(pf) 

tx_core/tx_crc/crcpkt1/net7349__L2_I0/A (1.1546 1.204) slew=(0.0823 0.0705)
tx_core/tx_crc/crcpkt1/net7349__L2_I0/Y (1.3629 1.4132) load=0.188915(pf) 

tx_core/tx_crc/crcpkt1/net7349__L2_I3/A (1.1471 1.1969) slew=(0.0774 0.0665)
tx_core/tx_crc/crcpkt1/net7349__L2_I3/Y (1.345 1.3961) load=0.165696(pf) 

tx_core/tx_crc/crcpkt1/net7349__L2_I2/A (1.1498 1.1995) slew=(0.0774 0.0665)
tx_core/tx_crc/crcpkt1/net7349__L2_I2/Y (1.3565 1.4068) load=0.186148(pf) 

FECTS_tx_core_tx_rs_net5463___L2_I2/A (1.1618 1.2019) slew=(0.0968 0.0825)
FECTS_tx_core_tx_rs_net5463___L2_I2/Y (1.3692 1.4116) load=0.183857(pf) 

FECTS_tx_core_tx_rs_net5463___L2_I1/A (1.1619 1.202) slew=(0.0968 0.0825)
FECTS_tx_core_tx_rs_net5463___L2_I1/Y (1.3579 1.4013) load=0.157655(pf) 

FECTS_tx_core_tx_rs_net5463___L2_I0/A (1.1606 1.2007) slew=(0.0968 0.0825)
FECTS_tx_core_tx_rs_net5463___L2_I0/Y (1.3503 1.3943) load=0.143076(pf) 

tx_core/tx_crc/crcpkt1/net7334__L2_I2/A (1.1587 1.2081) slew=(0.0864 0.0739)
tx_core/tx_crc/crcpkt1/net7334__L2_I2/Y (1.356 1.4076) load=0.162612(pf) 

tx_core/tx_crc/crcpkt1/net7334__L2_I1/A (1.1588 1.2082) slew=(0.0864 0.0739)
tx_core/tx_crc/crcpkt1/net7334__L2_I1/Y (1.3544 1.4062) load=0.158746(pf) 

tx_core/tx_crc/crcpkt1/net7334__L2_I0/A (1.1581 1.2075) slew=(0.0864 0.0739)
tx_core/tx_crc/crcpkt1/net7334__L2_I0/Y (1.3517 1.4036) load=0.154091(pf) 

tx_core/tx_crc/crcpkt1/net7334__L2_I5/A (1.1734 1.222) slew=(0.1 0.0851)
tx_core/tx_crc/crcpkt1/net7334__L2_I5/Y (1.3604 1.4133) load=0.136001(pf) 

tx_core/tx_crc/crcpkt1/net7334__L2_I4/A (1.1734 1.222) slew=(0.1 0.0851)
tx_core/tx_crc/crcpkt1/net7334__L2_I4/Y (1.3556 1.409) load=0.125078(pf) 

tx_core/tx_crc/crcpkt1/net7334__L2_I3/A (1.1687 1.2173) slew=(0.1 0.0851)
tx_core/tx_crc/crcpkt1/net7334__L2_I3/Y (1.3611 1.4136) load=0.148544(pf) 

tx_core/tx_crc/crcpkt1/net7339__L2_I2/A (1.149 1.1888) slew=(0.1045 0.0887)
tx_core/tx_crc/crcpkt1/net7339__L2_I2/Y (1.3709 1.4125) load=0.215957(pf) 

tx_core/tx_crc/crcpkt1/net7339__L2_I1/A (1.1477 1.1875) slew=(0.1045 0.0887)
tx_core/tx_crc/crcpkt1/net7339__L2_I1/Y (1.3706 1.4121) load=0.218285(pf) 

tx_core/tx_crc/crcpkt1/net7339__L2_I0/A (1.1494 1.1892) slew=(0.1045 0.0887)
tx_core/tx_crc/crcpkt1/net7339__L2_I0/Y (1.3663 1.4083) load=0.204317(pf) 

FECTS_tx_core_tx_rs_net5458___L2_I2/A (1.1771 1.2169) slew=(0.0897 0.077)
FECTS_tx_core_tx_rs_net5458___L2_I2/Y (1.384 1.4256) load=0.184166(pf) 

FECTS_tx_core_tx_rs_net5458___L2_I1/A (1.1759 1.2157) slew=(0.0897 0.077)
FECTS_tx_core_tx_rs_net5458___L2_I1/Y (1.3764 1.4185) load=0.169318(pf) 

FECTS_tx_core_tx_rs_net5458___L2_I0/A (1.1772 1.217) slew=(0.0897 0.077)
FECTS_tx_core_tx_rs_net5458___L2_I0/Y (1.3729 1.4154) load=0.15825(pf) 

tx_core/axi_master/pkt0_fifo/depth_left_reg[5]/CLK (1.3663 1.3879) RiseTrig slew=(0.1083 0.0926)

tx_core/axi_master/pkt0_fifo/depth_left_reg[4]/CLK (1.3666 1.3882) RiseTrig slew=(0.1083 0.0926)

tx_core/axi_master/pkt0_fifo/depth_left_reg[0]/CLK (1.3683 1.3899) RiseTrig slew=(0.1083 0.0926)

tx_core/axi_master/pkt0_fifo/depth_left_reg[1]/CLK (1.3687 1.3903) RiseTrig slew=(0.1083 0.0926)

tx_core/axi_master/dch_cur_state_reg[0]/CLK (1.3692 1.3908) RiseTrig slew=(0.1083 0.0926)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[0]/CLK (1.3698 1.3914) RiseTrig slew=(0.1083 0.0926)

tx_core/axi_master/pkt0_fifo/depth_left_reg[2]/CLK (1.3707 1.3923) RiseTrig slew=(0.1083 0.0926)

tx_core/axi_master/pkt0_fifo/depth_left_reg[3]/CLK (1.3716 1.3932) RiseTrig slew=(0.1083 0.0926)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[5]/CLK (1.3723 1.3939) RiseTrig slew=(0.1083 0.0926)

tx_core/dma_reg_tx/depth_left_reg[1]/CLK (1.3725 1.3941) RiseTrig slew=(0.1083 0.0926)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[2]/CLK (1.3724 1.394) RiseTrig slew=(0.1083 0.0926)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[6]/CLK (1.3724 1.394) RiseTrig slew=(0.1083 0.0926)

tx_core/axi_master/arburst_d_reg/CLK (1.3725 1.3941) RiseTrig slew=(0.1083 0.0926)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[1]/CLK (1.3798 1.4005) RiseTrig slew=(0.1213 0.1033)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[1]/CLK (1.3798 1.4005) RiseTrig slew=(0.1213 0.1033)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[0]/CLK (1.3817 1.4024) RiseTrig slew=(0.1213 0.1033)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[5]/CLK (1.3834 1.4041) RiseTrig slew=(0.1213 0.1033)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[4]/CLK (1.3841 1.4047) RiseTrig slew=(0.1213 0.1033)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[2]/CLK (1.3861 1.4068) RiseTrig slew=(0.1212 0.1034)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[2]/CLK (1.3872 1.4079) RiseTrig slew=(0.1212 0.1033)

tx_core/axi_master/pkt0_fifo/r_ptr_reg[3]/CLK (1.3873 1.408) RiseTrig slew=(0.1212 0.1033)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[3]/CLK (1.3879 1.4086) RiseTrig slew=(0.1212 0.1033)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[5]/CLK (1.3884 1.4091) RiseTrig slew=(0.1212 0.1033)

tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[4]/CLK (1.3888 1.4095) RiseTrig slew=(0.1211 0.1033)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[4]/CLK (1.3887 1.4094) RiseTrig slew=(0.1211 0.1033)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[3]/CLK (1.3886 1.4093) RiseTrig slew=(0.1212 0.1033)

tx_core/axi_master/link_addr_1_fifo/depth_left_reg[0]/CLK (1.3657 1.3867) RiseTrig slew=(0.1156 0.0985)

tx_core/axi_master/link_addr_1_fifo/depth_left_reg[1]/CLK (1.3657 1.3867) RiseTrig slew=(0.1156 0.0985)

tx_core/axi_master/link_addr_1_fifo/r_ptr_reg[0]/CLK (1.3669 1.3879) RiseTrig slew=(0.1156 0.0985)

tx_core/axi_master/link_addr_0_fifo/r_ptr_reg[0]/CLK (1.3671 1.3881) RiseTrig slew=(0.1156 0.0985)

tx_core/axi_master/link_addr_0_fifo/depth_left_reg[1]/CLK (1.3664 1.3874) RiseTrig slew=(0.1156 0.0985)

tx_core/axi_master/pkt1_fifo/depth_left_reg[4]/CLK (1.3668 1.3878) RiseTrig slew=(0.1156 0.0985)

tx_core/axi_master/link_addr_0_fifo/depth_left_reg[0]/CLK (1.3669 1.3879) RiseTrig slew=(0.1156 0.0985)

tx_core/axi_master/cur_chstate_0_reg[1]/CLK (1.3671 1.3881) RiseTrig slew=(0.1156 0.0985)

tx_core/axi_master/pkt1_fifo/depth_left_reg[5]/CLK (1.3672 1.3882) RiseTrig slew=(0.1156 0.0985)

tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/U2/A (1.3664 1.3874) slew=(0.1156 0.0985)
tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/U2/Y (1.4689 1.4378) load=0.0224816(pf) 

tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/U2/A (1.3659 1.3869) slew=(0.1156 0.0985)
tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/U2/Y (1.4684 1.4373) load=0.0224816(pf) 

tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/U2/A (1.366 1.387) slew=(0.1156 0.0985)
tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/U2/Y (1.4695 1.4385) load=0.0229993(pf) 

tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/U2/A (1.3667 1.3877) slew=(0.1156 0.0985)
tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/U2/Y (1.4703 1.4393) load=0.0230555(pf) 

tx_core/axi_master/ch_gnt_d_reg[0]/CLK (1.3642 1.3838) RiseTrig slew=(0.1335 0.1131)

tx_core/axi_master/ch_gnt_d_reg[1]/CLK (1.3643 1.3839) RiseTrig slew=(0.1335 0.1131)

tx_core/axi_master/cur_chstate_2_reg[1]/CLK (1.3672 1.3868) RiseTrig slew=(0.1335 0.1131)

tx_core/axi_master/cur_chstate_2_reg[0]/CLK (1.3673 1.3869) RiseTrig slew=(0.1335 0.1131)

tx_core/axi_master/link_addr_2_fifo/depth_left_reg[0]/CLK (1.3674 1.387) RiseTrig slew=(0.1335 0.1131)

tx_core/axi_master/cur_chstate_1_reg[1]/CLK (1.3683 1.3879) RiseTrig slew=(0.1335 0.1131)

tx_core/axi_master/link_addr_2_fifo/depth_left_reg[1]/CLK (1.3678 1.3874) RiseTrig slew=(0.1335 0.1131)

tx_core/axi_master/cur_chstate_1_reg[0]/CLK (1.3679 1.3875) RiseTrig slew=(0.1335 0.1131)

tx_core/axi_master/cur_chstate_0_reg[0]/CLK (1.3685 1.3881) RiseTrig slew=(0.1335 0.1131)

tx_core/axi_master/link_addr_2_fifo/r_ptr_reg[0]/CLK (1.3678 1.3874) RiseTrig slew=(0.1335 0.1131)

tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/U2/A (1.3647 1.3843) slew=(0.1335 0.1131)
tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/U2/Y (1.4715 1.441) load=0.0230555(pf) 

tx_core/axi_master/clk_gate_haddr1_d_reg/U2/A (1.3653 1.3849) slew=(0.1335 0.1131)
tx_core/axi_master/clk_gate_haddr1_d_reg/U2/Y (1.4721 1.4416) load=0.0230555(pf) 

tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/U2/A (1.368 1.3876) slew=(0.1335 0.1131)
tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/U2/Y (1.4741 1.4435) load=0.0227112(pf) 

tx_core/axi_master/clk_gate_haddr0_d_reg/U2/A (1.3638 1.3834) slew=(0.1335 0.1131)
tx_core/axi_master/clk_gate_haddr0_d_reg/U2/Y (1.4739 1.4438) load=0.0247103(pf) 

tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/U2/A (1.3681 1.3877) slew=(0.1335 0.1131)
tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/U2/Y (1.4751 1.4447) load=0.0231703(pf) 

tx_core/axi_master/pkt0_fifo/depth_left_reg[6]/CLK (1.3736 1.3947) RiseTrig slew=(0.116 0.0988)

tx_core/axi_master/pkt1_fifo/depth_left_reg[1]/CLK (1.3752 1.3963) RiseTrig slew=(0.116 0.0988)

tx_core/axi_master/pkt1_fifo/depth_left_reg[0]/CLK (1.3785 1.3996) RiseTrig slew=(0.116 0.0988)

tx_core/axi_master/pkt1_fifo/depth_left_reg[3]/CLK (1.3776 1.3987) RiseTrig slew=(0.116 0.0988)

tx_core/axi_master/pkt1_fifo/depth_left_reg[2]/CLK (1.3766 1.3977) RiseTrig slew=(0.116 0.0988)

tx_core/axi_master/pkt1_fifo/depth_left_reg[6]/CLK (1.3793 1.4004) RiseTrig slew=(0.116 0.0989)

tx_core/axi_master/arid_d_reg[1]/CLK (1.3806 1.4017) RiseTrig slew=(0.116 0.0989)

tx_core/axi_master/cur_state_reg[1]/CLK (1.3807 1.4018) RiseTrig slew=(0.116 0.0989)

tx_core/axi_master/ch_gnt_d_reg[2]/CLK (1.3807 1.4018) RiseTrig slew=(0.116 0.0989)

tx_core/axi_master/cur_state_reg[0]/CLK (1.3808 1.4019) RiseTrig slew=(0.116 0.0989)

tx_core/axi_master/arvalid_d_reg/CLK (1.3809 1.402) RiseTrig slew=(0.116 0.0989)

tx_core/axi_master/clk_gate_link_datain_0_d_reg/U2/A (1.3754 1.3964) slew=(0.116 0.0988)
tx_core/axi_master/clk_gate_link_datain_0_d_reg/U2/Y (1.4802 1.4493) load=0.0236295(pf) 

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[3]/CLK (1.3806 1.3998) RiseTrig slew=(0.1421 0.1202)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[4]/CLK (1.3828 1.402) RiseTrig slew=(0.1421 0.1202)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[5]/CLK (1.3829 1.4021) RiseTrig slew=(0.1421 0.1202)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[6]/CLK (1.3832 1.4024) RiseTrig slew=(0.1421 0.1202)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[0]/CLK (1.3842 1.4034) RiseTrig slew=(0.1421 0.1202)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[7]/CLK (1.3842 1.4034) RiseTrig slew=(0.1421 0.1202)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[1]/CLK (1.3843 1.4035) RiseTrig slew=(0.1421 0.1202)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[0]/CLK (1.3844 1.4036) RiseTrig slew=(0.1421 0.1202)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[5]/CLK (1.3843 1.4035) RiseTrig slew=(0.1421 0.1202)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[6]/CLK (1.3859 1.4051) RiseTrig slew=(0.1421 0.1202)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[0]/CLK (1.386 1.4052) RiseTrig slew=(0.1421 0.1202)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[1]/CLK (1.3857 1.4049) RiseTrig slew=(0.1421 0.1202)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[2]/CLK (1.3855 1.4047) RiseTrig slew=(0.1421 0.1202)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[4]/CLK (1.3857 1.4049) RiseTrig slew=(0.1421 0.1202)

tx_core/axi_master/pfifo_frag_cnt_0_d_reg[3]/CLK (1.3858 1.405) RiseTrig slew=(0.1421 0.1202)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[2]/CLK (1.3475 1.3696) RiseTrig slew=(0.0947 0.0815)

tx_core/axi_slave/w_dch_cur_state_reg[0]/CLK (1.3488 1.3709) RiseTrig slew=(0.0947 0.0815)

tx_core/axi_slave/w_dch_cur_state_reg[1]/CLK (1.3503 1.3724) RiseTrig slew=(0.0947 0.0815)

tx_core/axi_slave/wready_d_reg/CLK (1.3512 1.3733) RiseTrig slew=(0.0947 0.0815)

tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/U2/A (1.3537 1.3758) slew=(0.0947 0.0815)
tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/U2/Y (1.4523 1.4212) load=0.0225964(pf) 

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[1]/CLK (1.3838 1.4033) RiseTrig slew=(0.1372 0.1161)

tx_core/axi_slave/burst_addr_d_reg[4]/CLK (1.3838 1.4033) RiseTrig slew=(0.1372 0.1161)

tx_core/axi_master/pktctrl1_fifo/depth_left_reg[2]/CLK (1.3834 1.4029) RiseTrig slew=(0.1372 0.1161)

tx_core/axi_slave/burst_addr_d_reg[6]/CLK (1.3834 1.4029) RiseTrig slew=(0.1372 0.1161)

tx_core/axi_slave/burst_addr_d_reg[5]/CLK (1.3852 1.4047) RiseTrig slew=(0.1372 0.1162)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[5]/CLK (1.3874 1.4069) RiseTrig slew=(0.1372 0.1162)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[3]/CLK (1.387 1.4065) RiseTrig slew=(0.1372 0.1162)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[4]/CLK (1.3871 1.4066) RiseTrig slew=(0.1372 0.1162)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[4]/CLK (1.3872 1.4067) RiseTrig slew=(0.1372 0.1162)

tx_core/axi_slave/burst_addr_d_reg[7]/CLK (1.3871 1.4066) RiseTrig slew=(0.1372 0.1162)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[2]/CLK (1.3876 1.4071) RiseTrig slew=(0.1372 0.1162)

tx_core/axi_master/pkt1_fifo/r_ptr_reg[5]/CLK (1.3876 1.4071) RiseTrig slew=(0.1372 0.1162)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[0]/CLK (1.3874 1.4069) RiseTrig slew=(0.1372 0.1162)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[1]/CLK (1.3873 1.4068) RiseTrig slew=(0.1372 0.1162)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[3]/CLK (1.3874 1.407) RiseTrig slew=(0.1372 0.1162)

tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[2]/CLK (1.3875 1.407) RiseTrig slew=(0.1372 0.1162)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[5]/CLK (1.3592 1.3805) RiseTrig slew=(0.1093 0.0934)

tx_core/axi_slave/burst_addr_d_reg[17]/CLK (1.3748 1.3961) RiseTrig slew=(0.1095 0.094)

tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/U2/A (1.3593 1.3806) slew=(0.1093 0.0934)
tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/U2/Y (1.4625 1.4316) load=0.0235147(pf) 

tx_core/axi_slave/burst_addr_d_reg[21]/CLK (1.3602 1.3812) RiseTrig slew=(0.113 0.0964)

tx_core/axi_slave/burst_addr_d_reg[16]/CLK (1.3601 1.3811) RiseTrig slew=(0.113 0.0964)

tx_core/axi_slave/burst_addr_d_reg[14]/CLK (1.3596 1.3806) RiseTrig slew=(0.113 0.0964)

tx_core/axi_slave/burst_addr_d_reg[15]/CLK (1.36 1.381) RiseTrig slew=(0.113 0.0964)

tx_core/axi_slave/burst_addr_d_reg[10]/CLK (1.3605 1.3815) RiseTrig slew=(0.113 0.0964)

tx_core/axi_slave/burst_addr_d_reg[12]/CLK (1.3604 1.3814) RiseTrig slew=(0.113 0.0964)

tx_core/axi_slave/burst_addr_d_reg[13]/CLK (1.3604 1.3814) RiseTrig slew=(0.113 0.0964)

tx_core/axi_slave/burst_addr_d_reg[11]/CLK (1.361 1.382) RiseTrig slew=(0.113 0.0964)

tx_core/axi_slave/burst_addr_d_reg[9]/CLK (1.3613 1.3823) RiseTrig slew=(0.113 0.0964)

tx_core/axi_slave/burst_addr_d_reg[8]/CLK (1.3609 1.3819) RiseTrig slew=(0.113 0.0964)

tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/U2/A (1.3603 1.3813) slew=(0.113 0.0964)
tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/U2/Y (1.4628 1.4319) load=0.022826(pf) 

tx_core/axi_master/pkt2_fifo/r_ptr_reg[5]/CLK (1.3795 1.4016) RiseTrig slew=(0.1043 0.0897)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[3]/CLK (1.3806 1.4027) RiseTrig slew=(0.1043 0.0897)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[2]/CLK (1.3811 1.4032) RiseTrig slew=(0.1043 0.0897)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[1]/CLK (1.3815 1.4036) RiseTrig slew=(0.1043 0.0897)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[0]/CLK (1.3816 1.4037) RiseTrig slew=(0.1043 0.0897)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[0]/CLK (1.3816 1.4037) RiseTrig slew=(0.1043 0.0897)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[6]/CLK (1.3825 1.4046) RiseTrig slew=(0.1043 0.0897)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[1]/CLK (1.3831 1.4052) RiseTrig slew=(0.1043 0.0897)

tx_core/axi_master/pkt2_fifo/depth_left_reg[0]/CLK (1.3849 1.407) RiseTrig slew=(0.1043 0.0897)

tx_core/axi_master/pkt2_fifo/depth_left_reg[4]/CLK (1.3656 1.3881) RiseTrig slew=(0.0967 0.0835)

tx_core/axi_master/pkt2_fifo/depth_left_reg[5]/CLK (1.3655 1.388) RiseTrig slew=(0.0967 0.0835)

tx_core/axi_master/pkt2_fifo/depth_left_reg[6]/CLK (1.3659 1.3884) RiseTrig slew=(0.0967 0.0835)

tx_core/axi_master/pkt2_fifo/depth_left_reg[3]/CLK (1.3679 1.3904) RiseTrig slew=(0.0967 0.0835)

tx_core/axi_master/pkt2_fifo/depth_left_reg[2]/CLK (1.3678 1.3903) RiseTrig slew=(0.0967 0.0835)

tx_core/axi_master/pkt2_fifo/r_ptr_reg[4]/CLK (1.3712 1.3937) RiseTrig slew=(0.0967 0.0835)

tx_core/axi_master/clk_gate_link_datain_2_d_reg/U2/A (1.3709 1.3934) slew=(0.0967 0.0835)
tx_core/axi_master/clk_gate_link_datain_2_d_reg/U2/Y (1.4711 1.4394) load=0.0229408(pf) 

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[2]/CLK (1.3983 1.4187) RiseTrig slew=(0.1325 0.1126)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[5]/CLK (1.398 1.4184) RiseTrig slew=(0.1325 0.1126)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[3]/CLK (1.3983 1.4187) RiseTrig slew=(0.1325 0.1126)

tx_core/axi_master/pkt2_fifo/depth_left_reg[1]/CLK (1.3986 1.419) RiseTrig slew=(0.1326 0.1127)

tx_core/dma_reg_tx/depth_left_reg[0]/CLK (1.4102 1.4306) RiseTrig slew=(0.1325 0.1127)

tx_core/dma_reg_tx/r_ptr_reg[2]/CLK (1.3837 1.4044) RiseTrig slew=(0.1253 0.1068)

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[1]/CLK (1.3899 1.4106) RiseTrig slew=(0.1253 0.1068)

tx_core/dma_reg_tx/r_ptr_reg[1]/CLK (1.3856 1.4063) RiseTrig slew=(0.1253 0.1068)

tx_core/dma_reg_tx/r_ptr_reg[3]/CLK (1.3863 1.407) RiseTrig slew=(0.1253 0.1068)

tx_core/dma_reg_tx/r_ptr_reg[0]/CLK (1.3862 1.4069) RiseTrig slew=(0.1253 0.1068)

tx_core/axi_master/ch_gnt_2d_reg[1]/CLK (1.387 1.4077) RiseTrig slew=(0.1253 0.1068)

tx_core/axi_master/ch_gnt_2d_reg[0]/CLK (1.3871 1.4078) RiseTrig slew=(0.1253 0.1068)

tx_core/dma_reg_tx/depth_left_reg[3]/CLK (1.3891 1.4098) RiseTrig slew=(0.1253 0.1068)

tx_core/dma_reg_tx/depth_left_reg[4]/CLK (1.3893 1.41) RiseTrig slew=(0.1253 0.1068)

tx_core/axi_master/arid_d_reg[0]/CLK (1.3894 1.4101) RiseTrig slew=(0.1253 0.1068)

tx_core/dma_reg_tx/depth_left_reg[2]/CLK (1.3895 1.4102) RiseTrig slew=(0.1253 0.1068)

tx_core/axi_master/ch_gnt_2d_reg[2]/CLK (1.3894 1.4101) RiseTrig slew=(0.1253 0.1068)

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/U2/A (1.3837 1.4044) slew=(0.1253 0.1068)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/U2/Y (1.4889 1.4576) load=0.0227112(pf) 

tx_core/axi_master/clk_gate_link_datain_1_d_reg/U2/A (1.3885 1.4092) slew=(0.1253 0.1068)
tx_core/axi_master/clk_gate_link_datain_1_d_reg/U2/Y (1.4976 1.4666) load=0.0246626(pf) 

tx_core/axi_master/pktctrl0_fifo/depth_left_reg[0]/CLK (1.396 1.4162) RiseTrig slew=(0.1344 0.1142)

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/U2/A (1.3909 1.4111) slew=(0.1344 0.1142)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/U2/Y (1.4979 1.4666) load=0.0227112(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/U2/A (1.3898 1.41) slew=(0.1344 0.1142)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/U2/Y (1.4973 1.466) load=0.0229408(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/U2/A (1.3909 1.4111) slew=(0.1344 0.1142)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/U2/Y (1.4986 1.4674) load=0.0230555(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/U2/A (1.3956 1.4158) slew=(0.1344 0.1142)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/U2/Y (1.5024 1.471) load=0.0225964(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/U2/A (1.3911 1.4113) slew=(0.1344 0.1142)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/U2/Y (1.4993 1.4681) load=0.0232851(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/U2/A (1.3956 1.4158) slew=(0.1344 0.1142)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/U2/Y (1.5026 1.4713) load=0.0227112(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/U2/A (1.3954 1.4156) slew=(0.1344 0.1142)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/U2/Y (1.5022 1.4708) load=0.0225964(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/U2/A (1.3953 1.4155) slew=(0.1344 0.1142)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/U2/Y (1.503 1.4718) load=0.0230555(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/U2/A (1.3959 1.4161) slew=(0.1344 0.1142)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/U2/Y (1.5031 1.4718) load=0.0227973(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/U2/A (1.397 1.4172) slew=(0.1344 0.1142)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/U2/Y (1.5038 1.4724) load=0.0225964(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/U2/A (1.3963 1.4165) slew=(0.1344 0.1142)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/U2/Y (1.5037 1.4725) load=0.0229121(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/U2/A (1.3966 1.4168) slew=(0.1344 0.1142)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/U2/Y (1.5041 1.4728) load=0.0229408(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/U2/A (1.3929 1.4131) slew=(0.1344 0.1142)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/U2/Y (1.5014 1.4703) load=0.0234476(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/U2/A (1.3956 1.4158) slew=(0.1344 0.1142)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/U2/Y (1.5055 1.4745) load=0.0241364(pf) 

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/U2/A (1.3969 1.4171) slew=(0.1344 0.1142)
tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/U2/Y (1.5064 1.4755) load=0.0239739(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/U2/A (1.3058 1.3313) slew=(0.0428 0.0394)
tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/U2/Y (1.3958 1.3638) load=0.0232397(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/FECTS_clks_clk___I12/A (1.3061 1.3316) slew=(0.0428 0.0394)

tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/U2/A (1.311 1.3381) slew=(0.0198 0.0207)
tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/U2/Y (1.3956 1.3633) load=0.0224816(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/U2/A (1.306 1.3309) slew=(0.0523 0.0472)
tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/U2/Y (1.3972 1.3653) load=0.022826(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/U2/A (1.3094 1.3343) slew=(0.0523 0.0472)
tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/U2/Y (1.401 1.3691) load=0.0230555(pf) 

tx_core/tx_crc/crcpkt0/load64_d_reg/CLK (1.3664 1.3884) RiseTrig slew=(0.1017 0.0874)

tx_core/tx_crc/crcpkt0/load56_d_reg/CLK (1.3668 1.3888) RiseTrig slew=(0.1017 0.0874)

tx_core/axi_slave/burst_addr_d_reg[20]/CLK (1.3667 1.3887) RiseTrig slew=(0.1017 0.0874)

tx_core/axi_slave/burst_addr_d_reg[22]/CLK (1.367 1.389) RiseTrig slew=(0.1017 0.0874)

tx_core/axi_slave/burst_addr_d_reg[18]/CLK (1.3652 1.3872) RiseTrig slew=(0.1017 0.0874)

tx_core/axi_slave/burst_addr_d_reg[19]/CLK (1.3674 1.3894) RiseTrig slew=(0.1017 0.0874)

tx_core/axi_slave/burst_addr_d_reg[23]/CLK (1.3674 1.3894) RiseTrig slew=(0.1017 0.0874)

tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/U2/A (1.3663 1.3883) slew=(0.1017 0.0874)
tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/U2/Y (1.468 1.4366) load=0.0233436(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/U2/A (1.3667 1.3887) slew=(0.1017 0.0874)
tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/U2/Y (1.4672 1.4358) load=0.0227112(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/U2/A (1.3664 1.3884) slew=(0.1017 0.0874)
tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/U2/Y (1.4683 1.437) load=0.0234584(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/U2/A (1.3667 1.3887) slew=(0.1017 0.0874)
tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/U2/Y (1.4686 1.4373) load=0.0234476(pf) 

tx_core/tx_crc/crcpkt0/data8_d_reg[2]/CLK (1.3813 1.4024) RiseTrig slew=(0.1175 0.1002)

tx_core/tx_crc/crcpkt0/data8_d_reg[1]/CLK (1.3806 1.4017) RiseTrig slew=(0.1175 0.1002)

tx_core/tx_crc/crcpkt0/load8_d_reg/CLK (1.3848 1.4059) RiseTrig slew=(0.1175 0.1002)

tx_core/tx_crc/crcpkt0/load16_d_reg/CLK (1.3851 1.4062) RiseTrig slew=(0.1175 0.1002)

tx_core/tx_crc/crcpkt0/load40_d_reg/CLK (1.3855 1.4066) RiseTrig slew=(0.1175 0.1002)

tx_core/tx_crc/crcpkt0/load24_d_reg/CLK (1.3853 1.4064) RiseTrig slew=(0.1175 0.1002)

tx_core/tx_crc/crcpkt0/load32_d_reg/CLK (1.3869 1.408) RiseTrig slew=(0.1175 0.1002)

tx_core/tx_crc/crcpkt0/load48_d_reg/CLK (1.3871 1.4082) RiseTrig slew=(0.1175 0.1002)

tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/U2/A (1.384 1.4051) slew=(0.1175 0.1002)
tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/U2/Y (1.4871 1.4558) load=0.0224816(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/U2/A (1.3843 1.4054) slew=(0.1175 0.1002)
tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/U2/Y (1.4874 1.4561) load=0.0224816(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/U2/A (1.3837 1.4048) slew=(0.1175 0.1002)
tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/U2/Y (1.4887 1.4575) load=0.0234476(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/U2/A (1.3856 1.4067) slew=(0.1175 0.1002)
tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/U2/Y (1.4897 1.4585) load=0.0229993(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/U2/A (1.3867 1.4078) slew=(0.1175 0.1002)
tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/U2/Y (1.4905 1.4592) load=0.022826(pf) 

tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/U2/A (1.3871 1.4082) slew=(0.1175 0.1002)
tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/U2/Y (1.4911 1.4599) load=0.0229408(pf) 

tx_core/tx_crc/crcpkt0/data8_d_reg[4]/CLK (1.3896 1.4098) RiseTrig slew=(0.1297 0.1102)

tx_core/axi_slave/burst_addr_d_reg[27]/CLK (1.3966 1.4169) RiseTrig slew=(0.1297 0.1103)

tx_core/axi_slave/burst_addr_d_reg[25]/CLK (1.3969 1.4171) RiseTrig slew=(0.1297 0.1103)

tx_core/axi_slave/burst_addr_d_reg[26]/CLK (1.3969 1.4171) RiseTrig slew=(0.1297 0.1103)

tx_core/axi_slave/burst_addr_d_reg[28]/CLK (1.3925 1.4127) RiseTrig slew=(0.1297 0.1103)

tx_core/tx_crc/crcpkt0/data8_d_reg[5]/CLK (1.3934 1.4136) RiseTrig slew=(0.1297 0.1103)

tx_core/tx_crc/crcpkt0/data8_d_reg[6]/CLK (1.3945 1.4147) RiseTrig slew=(0.1297 0.1103)

tx_core/tx_crc/crcpkt0/data8_d_reg[7]/CLK (1.3948 1.415) RiseTrig slew=(0.1297 0.1103)

tx_core/tx_crc/crcpkt0/data8_d_reg[3]/CLK (1.3951 1.4153) RiseTrig slew=(0.1297 0.1103)

tx_core/axi_slave/burst_addr_d_reg[29]/CLK (1.3962 1.4164) RiseTrig slew=(0.1297 0.1103)

tx_core/axi_slave/burst_addr_d_reg[24]/CLK (1.3964 1.4166) RiseTrig slew=(0.1297 0.1103)

tx_core/axi_slave/burst_addr_d_reg[31]/CLK (1.3966 1.4168) RiseTrig slew=(0.1297 0.1103)

tx_core/axi_slave/burst_addr_d_reg[30]/CLK (1.3964 1.4166) RiseTrig slew=(0.1297 0.1103)

tx_core/tx_crc/crcpkt0/data8_d_reg[0]/CLK (1.3967 1.4169) RiseTrig slew=(0.1297 0.1103)

tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/U2/A (1.397 1.4172) slew=(0.1297 0.1103)
tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/U2/Y (1.5049 1.4741) load=0.023792(pf) 

tx_core/axi_master/net7653__L2_I2/A (1.2274 1.2864) slew=(0.1235 0.1044)
tx_core/axi_master/net7653__L2_I2/Y (1.4288 1.4931) load=0.16478(pf) 

tx_core/axi_master/net7653__L2_I1/A (1.2305 1.2895) slew=(0.1234 0.1043)
tx_core/axi_master/net7653__L2_I1/Y (1.4366 1.5005) load=0.175677(pf) 

tx_core/axi_master/net7653__L2_I0/A (1.2296 1.2886) slew=(0.1234 0.1044)
tx_core/axi_master/net7653__L2_I0/Y (1.4366 1.5005) load=0.177863(pf) 

tx_core/axi_master/net7653__L2_I5/A (1.2199 1.2786) slew=(0.1278 0.1077)
tx_core/axi_master/net7653__L2_I5/Y (1.4345 1.4977) load=0.194445(pf) 

tx_core/axi_master/net7653__L2_I4/A (1.2229 1.2816) slew=(0.1278 0.1077)
tx_core/axi_master/net7653__L2_I4/Y (1.4293 1.4932) load=0.175554(pf) 

tx_core/axi_master/net7653__L2_I3/A (1.2276 1.2863) slew=(0.1278 0.1077)
tx_core/axi_master/net7653__L2_I3/Y (1.4325 1.4966) load=0.172175(pf) 

tx_core/tx_crc/crcpkt2/crc_vld_d_reg/CLK (1.3745 1.3987) RiseTrig slew=(0.0794 0.0692)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[7]/CLK (1.3805 1.4047) RiseTrig slew=(0.0794 0.0693)

tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/U2/A (1.3308 1.3588) slew=(0.0191 0.02)
tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/U2/Y (1.4161 1.383) load=0.0224816(pf) 

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[7]/CLK (1.3799 1.4038) RiseTrig slew=(0.0851 0.0738)

tx_core/axi_master/pfifo_frag_cnt_2_d_reg[4]/CLK (1.3905 1.4144) RiseTrig slew=(0.0853 0.0742)

tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/U2/A (1.3323 1.3599) slew=(0.0243 0.0243)
tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/U2/Y (1.4187 1.3857) load=0.0225964(pf) 

tx_core/tx_rs/cnt128_d_reg[5]/CLK (1.3495 1.3714) RiseTrig slew=(0.0969 0.0827)

tx_core/tx_crc/crcfifo1/depth_left_reg[2]/CLK (1.35 1.3719) RiseTrig slew=(0.0969 0.0827)

tx_core/tx_rs/cnt128_d_reg[4]/CLK (1.3493 1.3712) RiseTrig slew=(0.0969 0.0827)

tx_core/tx_crc/crcfifo2/w_ptr_reg[3]/CLK (1.3497 1.3716) RiseTrig slew=(0.0969 0.0827)

tx_core/tx_rs/cnt128_d_reg[1]/CLK (1.3504 1.3723) RiseTrig slew=(0.0969 0.0827)

tx_core/tx_crc/crcfifo1/w_ptr_reg[1]/CLK (1.3512 1.3731) RiseTrig slew=(0.0969 0.0827)

tx_core/tx_crc/crcfifo1/w_ptr_reg[0]/CLK (1.3513 1.3732) RiseTrig slew=(0.0969 0.0827)

tx_core/tx_crc/crcfifo1/w_ptr_reg[2]/CLK (1.3516 1.3735) RiseTrig slew=(0.0969 0.0827)

tx_core/tx_crc/crcfifo1/w_ptr_reg[3]/CLK (1.3516 1.3735) RiseTrig slew=(0.0969 0.0827)

tx_core/tx_crc/crcfifo2/depth_left_reg[0]/CLK (1.3613 1.3817) RiseTrig slew=(0.1199 0.1017)

tx_core/tx_crc/crcfifo1/depth_left_reg[0]/CLK (1.3616 1.382) RiseTrig slew=(0.1199 0.1017)

tx_core/tx_crc/crcfifo1/depth_left_reg[1]/CLK (1.3618 1.3822) RiseTrig slew=(0.1199 0.1017)

tx_core/tx_crc/crcfifo2/depth_left_reg[2]/CLK (1.3637 1.3841) RiseTrig slew=(0.1199 0.1017)

tx_core/tx_crc/crcfifo2/depth_left_reg[3]/CLK (1.3652 1.3856) RiseTrig slew=(0.1199 0.1017)

tx_core/tx_crc/crcfifo0/depth_left_reg[2]/CLK (1.3661 1.3865) RiseTrig slew=(0.1199 0.1017)

tx_core/tx_crc/crcpkt2/crc_vld_2d_reg/CLK (1.3663 1.3867) RiseTrig slew=(0.1199 0.1017)

tx_core/tx_crc/crcfifo0/depth_left_reg[3]/CLK (1.3665 1.3869) RiseTrig slew=(0.1199 0.1017)

tx_core/tx_crc/crcfifo2/depth_left_reg[4]/CLK (1.3668 1.3872) RiseTrig slew=(0.1199 0.1017)

tx_core/tx_crc/crcfifo0/depth_left_reg[4]/CLK (1.3668 1.3872) RiseTrig slew=(0.1199 0.1017)

tx_core/tx_rs/cnt128_d_reg[2]/CLK (1.368 1.3884) RiseTrig slew=(0.1199 0.1017)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[1]/CLK (1.3664 1.3859) RiseTrig slew=(0.1345 0.1135)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[2]/CLK (1.3699 1.3894) RiseTrig slew=(0.1345 0.1135)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[3]/CLK (1.3696 1.3891) RiseTrig slew=(0.1345 0.1135)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[4]/CLK (1.3707 1.3902) RiseTrig slew=(0.1345 0.1135)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[4]/CLK (1.3709 1.3904) RiseTrig slew=(0.1345 0.1135)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[4]/CLK (1.3708 1.3903) RiseTrig slew=(0.1345 0.1135)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[7]/CLK (1.3712 1.3907) RiseTrig slew=(0.1345 0.1135)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[4]/CLK (1.3713 1.3908) RiseTrig slew=(0.1345 0.1135)

tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[0]/CLK (1.3691 1.3886) RiseTrig slew=(0.1345 0.1135)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[3]/CLK (1.3681 1.3876) RiseTrig slew=(0.1345 0.1135)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[5]/CLK (1.3699 1.3894) RiseTrig slew=(0.1345 0.1135)

tx_core/axi_slave/w_rspch_cur_state_reg[0]/CLK (1.37 1.3895) RiseTrig slew=(0.1345 0.1135)

tx_core/tx_crc/crcpkt0/crc_vld_2d_reg/CLK (1.3705 1.39) RiseTrig slew=(0.1345 0.1135)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[0]/CLK (1.3705 1.39) RiseTrig slew=(0.1345 0.1135)

tx_core/tx_crc/crcpkt0/crc_vld_d_reg/CLK (1.3705 1.3899) RiseTrig slew=(0.1345 0.1135)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[1]/CLK (1.3705 1.39) RiseTrig slew=(0.1345 0.1135)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[1]/CLK (1.3763 1.3953) RiseTrig slew=(0.1424 0.12)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[1]/CLK (1.3767 1.3957) RiseTrig slew=(0.1424 0.12)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[2]/CLK (1.3761 1.3951) RiseTrig slew=(0.1424 0.12)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[2]/CLK (1.3767 1.3957) RiseTrig slew=(0.1424 0.12)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[0]/CLK (1.3776 1.3966) RiseTrig slew=(0.1424 0.12)

tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[0]/CLK (1.378 1.397) RiseTrig slew=(0.1424 0.12)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[5]/CLK (1.3781 1.3971) RiseTrig slew=(0.1424 0.12)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[3]/CLK (1.3769 1.3959) RiseTrig slew=(0.1424 0.12)

tx_core/axi_slave/awready_d_reg/CLK (1.3771 1.3961) RiseTrig slew=(0.1424 0.12)

tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[4]/CLK (1.3766 1.3956) RiseTrig slew=(0.1424 0.12)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[0]/CLK (1.3783 1.3973) RiseTrig slew=(0.1424 0.12)

tx_core/axi_slave/w_ach_cur_state_reg[0]/CLK (1.3773 1.3963) RiseTrig slew=(0.1424 0.12)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[3]/CLK (1.3775 1.3965) RiseTrig slew=(0.1424 0.12)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[4]/CLK (1.3777 1.3967) RiseTrig slew=(0.1424 0.12)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[5]/CLK (1.378 1.397) RiseTrig slew=(0.1424 0.12)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[7]/CLK (1.3782 1.3972) RiseTrig slew=(0.1424 0.12)

tx_core/tx_rs/cur_state_reg[2]/CLK (1.3487 1.3703) RiseTrig slew=(0.101 0.0861)

tx_core/tx_rs/cur_state_reg[0]/CLK (1.3493 1.3709) RiseTrig slew=(0.101 0.0861)

tx_core/tx_rs/cnt2_d_reg/CLK (1.3497 1.3713) RiseTrig slew=(0.101 0.0861)

tx_core/tx_rs/cnt128_d_reg[3]/CLK (1.3509 1.3725) RiseTrig slew=(0.101 0.0861)

tx_core/tx_crc/crcfifo2/w_ptr_reg[0]/CLK (1.351 1.3726) RiseTrig slew=(0.101 0.0861)

tx_core/tx_crc/crcfifo2/w_ptr_reg[1]/CLK (1.3512 1.3728) RiseTrig slew=(0.101 0.0861)

tx_core/tx_crc/crcfifo2/w_ptr_reg[2]/CLK (1.3511 1.3727) RiseTrig slew=(0.101 0.0861)

tx_core/tx_rs/clk_gate_crc_left_d_reg/U2/A (1.3496 1.3712) slew=(0.101 0.0861)
tx_core/tx_rs/clk_gate_crc_left_d_reg/U2/Y (1.4493 1.4186) load=0.0227112(pf) 

tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/U2/A (1.3499 1.3715) slew=(0.101 0.0861)
tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/U2/Y (1.451 1.4203) load=0.0234476(pf) 

tx_core/tx_crc/crcpkt2/load48_d_reg/CLK (1.3501 1.3701) RiseTrig slew=(0.1216 0.1027)

tx_core/tx_crc/crcpkt2/load32_d_reg/CLK (1.3513 1.3713) RiseTrig slew=(0.1216 0.1027)

tx_core/tx_crc/crcpkt2/load40_d_reg/CLK (1.3524 1.3724) RiseTrig slew=(0.1216 0.1027)

tx_core/tx_crc/crcpkt2/load56_d_reg/CLK (1.3537 1.3737) RiseTrig slew=(0.1216 0.1027)

tx_core/tx_crc/crcpkt2/load64_d_reg/CLK (1.3541 1.3741) RiseTrig slew=(0.1216 0.1027)

tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/U2/A (1.3498 1.3698) slew=(0.1216 0.1027)
tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/U2/Y (1.4526 1.4224) load=0.0224816(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/U2/A (1.3515 1.3715) slew=(0.1216 0.1027)
tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/U2/Y (1.4543 1.4241) load=0.0224816(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/U2/A (1.3532 1.3732) slew=(0.1216 0.1027)
tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/U2/Y (1.4562 1.4261) load=0.0225964(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/U2/A (1.354 1.374) slew=(0.1216 0.1027)
tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/U2/Y (1.457 1.4269) load=0.0225964(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/U2/A (1.3542 1.3742) slew=(0.1216 0.1027)
tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/U2/Y (1.4574 1.4273) load=0.0227112(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/U2/A (1.35 1.37) slew=(0.1216 0.1027)
tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/U2/Y (1.4574 1.4277) load=0.0248381(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/U2/A (1.3538 1.3738) slew=(0.1216 0.1027)
tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/U2/Y (1.4592 1.4292) load=0.023792(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/U2/A (1.3534 1.3734) slew=(0.1216 0.1027)
tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/U2/Y (1.4613 1.4316) load=0.0251218(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/U2/A (1.3533 1.3733) slew=(0.1216 0.1027)
tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/U2/Y (1.4616 1.4319) load=0.0253514(pf) 

tx_core/tx_crc/crcpkt2/data8_d_reg[0]/CLK (1.3535 1.3729) RiseTrig slew=(0.1325 0.1116)

tx_core/tx_crc/crcpkt2/data8_d_reg[3]/CLK (1.3558 1.3752) RiseTrig slew=(0.1325 0.1116)

tx_core/tx_crc/crcpkt2/load24_d_reg/CLK (1.3559 1.3753) RiseTrig slew=(0.1325 0.1116)

tx_core/tx_crc/crcpkt2/data8_d_reg[1]/CLK (1.3566 1.376) RiseTrig slew=(0.1325 0.1116)

tx_core/tx_crc/crcpkt2/load8_d_reg/CLK (1.3565 1.3759) RiseTrig slew=(0.1325 0.1116)

tx_core/tx_crc/crcpkt2/load16_d_reg/CLK (1.3567 1.3761) RiseTrig slew=(0.1325 0.1116)

tx_core/tx_crc/crcpkt2/data8_d_reg[2]/CLK (1.3569 1.3763) RiseTrig slew=(0.1325 0.1116)

tx_core/tx_crc/crcpkt2/data8_d_reg[6]/CLK (1.3572 1.3766) RiseTrig slew=(0.1325 0.1116)

tx_core/tx_crc/crcpkt2/data8_d_reg[7]/CLK (1.3578 1.3772) RiseTrig slew=(0.1325 0.1116)

tx_core/tx_crc/crcpkt2/data8_d_reg[5]/CLK (1.3579 1.3773) RiseTrig slew=(0.1325 0.1116)

tx_core/tx_crc/crcpkt2/data8_d_reg[4]/CLK (1.3584 1.3777) RiseTrig slew=(0.1325 0.1116)

tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/U2/A (1.3567 1.3761) slew=(0.1325 0.1116)
tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/U2/Y (1.4629 1.4329) load=0.023114(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/U2/A (1.3569 1.3763) slew=(0.1325 0.1116)
tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/U2/Y (1.4625 1.4325) load=0.022826(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/U2/A (1.3586 1.378) slew=(0.1325 0.1116)
tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/U2/Y (1.4653 1.4353) load=0.0233436(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/U2/A (1.3565 1.3759) slew=(0.1325 0.1116)
tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/U2/Y (1.4686 1.4389) load=0.0262178(pf) 

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[5]/CLK (1.3636 1.3823) RiseTrig slew=(0.1428 0.12)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[3]/CLK (1.3636 1.3823) RiseTrig slew=(0.1428 0.12)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[2]/CLK (1.3642 1.3829) RiseTrig slew=(0.1428 0.12)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[4]/CLK (1.3652 1.3839) RiseTrig slew=(0.1428 0.12)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[1]/CLK (1.3652 1.3839) RiseTrig slew=(0.1428 0.12)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[6]/CLK (1.3656 1.3843) RiseTrig slew=(0.1428 0.12)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[1]/CLK (1.3657 1.3844) RiseTrig slew=(0.1428 0.12)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[0]/CLK (1.3656 1.3843) RiseTrig slew=(0.1428 0.12)

tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[0]/CLK (1.3667 1.3853) RiseTrig slew=(0.1428 0.12)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[5]/CLK (1.3673 1.386) RiseTrig slew=(0.1428 0.12)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[2]/CLK (1.3679 1.3866) RiseTrig slew=(0.1428 0.12)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[4]/CLK (1.3679 1.3866) RiseTrig slew=(0.1428 0.12)

tx_core/axi_master/pktctrl2_fifo/depth_left_reg[3]/CLK (1.368 1.3867) RiseTrig slew=(0.1428 0.12)

tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/U2/A (1.3632 1.3819) slew=(0.1428 0.12)
tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/U2/Y (1.4703 1.4403) load=0.0225964(pf) 

tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/U2/A (1.3632 1.3819) slew=(0.1428 0.12)
tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/U2/Y (1.4705 1.4406) load=0.0227112(pf) 

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[4]/CLK (1.354 1.3797) RiseTrig slew=(0.0532 0.0477)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[3]/CLK (1.3539 1.3796) RiseTrig slew=(0.0532 0.0477)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[1]/CLK (1.3544 1.3801) RiseTrig slew=(0.0532 0.0477)

tx_core/axi_slave/wchaddr_fifo/depth_left_reg[2]/CLK (1.3546 1.3803) RiseTrig slew=(0.0532 0.0477)

tx_core/tx_crc/crcpkt1/data8_d_reg[1]/CLK (1.3584 1.3836) RiseTrig slew=(0.0612 0.0543)

tx_core/tx_crc/crcpkt1/data8_d_reg[3]/CLK (1.3589 1.3841) RiseTrig slew=(0.0612 0.0543)

tx_core/tx_crc/crcpkt1/data8_d_reg[0]/CLK (1.3596 1.3848) RiseTrig slew=(0.0612 0.0543)

tx_core/tx_crc/crcpkt1/data8_d_reg[2]/CLK (1.3591 1.3843) RiseTrig slew=(0.0612 0.0543)

tx_core/tx_crc/crcpkt1/data8_d_reg[5]/CLK (1.3602 1.3854) RiseTrig slew=(0.0612 0.0543)

tx_core/tx_crc/crcpkt1/data8_d_reg[6]/CLK (1.3602 1.3854) RiseTrig slew=(0.0612 0.0543)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[0]/CLK (1.4209 1.4416) RiseTrig slew=(0.134 0.1137)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[3]/CLK (1.4176 1.4383) RiseTrig slew=(0.134 0.1136)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[1]/CLK (1.42 1.4407) RiseTrig slew=(0.134 0.1137)

tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[2]/CLK (1.4207 1.4414) RiseTrig slew=(0.134 0.1137)

tx_core/tx_crc/crcfifo0/depth_left_reg[1]/CLK (1.4204 1.4412) RiseTrig slew=(0.134 0.1137)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[4]/CLK (1.4214 1.4421) RiseTrig slew=(0.134 0.1137)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[5]/CLK (1.4216 1.4423) RiseTrig slew=(0.134 0.1137)

tx_core/tx_crc/crcfifo1/depth_left_reg[4]/CLK (1.4217 1.4424) RiseTrig slew=(0.134 0.1137)

tx_core/tx_crc/crcfifo1/depth_left_reg[3]/CLK (1.4217 1.4424) RiseTrig slew=(0.134 0.1137)

tx_core/tx_crc/crcfifo0/depth_left_reg[0]/CLK (1.4212 1.442) RiseTrig slew=(0.134 0.1137)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[3]/CLK (1.4229 1.4436) RiseTrig slew=(0.134 0.1137)

tx_core/tx_crc/crcpkt1/crc_vld_d_reg/CLK (1.4228 1.4435) RiseTrig slew=(0.134 0.1137)

tx_core/tx_crc/crcpkt1/crc_vld_2d_reg/CLK (1.4225 1.4432) RiseTrig slew=(0.134 0.1137)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[4]/CLK (1.4229 1.4437) RiseTrig slew=(0.134 0.1137)

tx_core/axi_slave/wchrsp_fifo/depth_left_reg[2]/CLK (1.4232 1.4439) RiseTrig slew=(0.134 0.1137)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[2]/CLK (1.4348 1.4551) RiseTrig slew=(0.1416 0.1199)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[6]/CLK (1.4348 1.455) RiseTrig slew=(0.1416 0.1199)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[3]/CLK (1.4347 1.4549) RiseTrig slew=(0.1416 0.1199)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[0]/CLK (1.4232 1.4434) RiseTrig slew=(0.1417 0.1199)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[1]/CLK (1.4253 1.4455) RiseTrig slew=(0.1417 0.12)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[6]/CLK (1.428 1.4483) RiseTrig slew=(0.1417 0.12)

tx_core/tx_crc/crcfifo0/w_ptr_reg[0]/CLK (1.4313 1.4516) RiseTrig slew=(0.1417 0.12)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[7]/CLK (1.4314 1.4517) RiseTrig slew=(0.1417 0.12)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[6]/CLK (1.4326 1.4529) RiseTrig slew=(0.1416 0.12)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[5]/CLK (1.4337 1.454) RiseTrig slew=(0.1416 0.1199)

tx_core/QOS_selector/qos/srv_cnt0_d_reg[2]/CLK (1.4339 1.4541) RiseTrig slew=(0.1416 0.1199)

tx_core/tx_crc/crcfifo0/w_ptr_reg[1]/CLK (1.4335 1.4537) RiseTrig slew=(0.1416 0.1199)

tx_core/tx_crc/crcfifo0/w_ptr_reg[2]/CLK (1.4336 1.4539) RiseTrig slew=(0.1416 0.1199)

tx_core/tx_crc/crcfifo0/w_ptr_reg[3]/CLK (1.4337 1.454) RiseTrig slew=(0.1416 0.1199)

tx_core/tx_crc/crcfifo2/depth_left_reg[1]/CLK (1.3864 1.409) RiseTrig slew=(0.103 0.0883)

tx_core/tx_crc/crcpkt1/data8_d_reg[4]/CLK (1.3901 1.4127) RiseTrig slew=(0.103 0.0883)

tx_core/tx_crc/crcpkt1/data8_d_reg[7]/CLK (1.3903 1.4129) RiseTrig slew=(0.103 0.0883)

tx_core/tx_rs/xgmii_txc_d_reg[2]/CLK (1.3906 1.4132) RiseTrig slew=(0.103 0.0883)

tx_core/tx_rs/xgmii_txc_d_reg[1]/CLK (1.3907 1.4132) RiseTrig slew=(0.103 0.0883)

tx_core/tx_rs/xgmii_txc_d_reg[3]/CLK (1.3908 1.4134) RiseTrig slew=(0.103 0.0883)

tx_core/tx_rs/xgmii_txc_d_reg[0]/CLK (1.3908 1.4134) RiseTrig slew=(0.103 0.0883)

tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/U2/A (1.3862 1.4088) slew=(0.103 0.0883)
tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/U2/Y (1.488 1.456) load=0.0229408(pf) 

tx_core/tx_rs/clk_gate_crc_tx_d_reg/U2/A (1.3895 1.4121) slew=(0.103 0.0883)
tx_core/tx_rs/clk_gate_crc_tx_d_reg/U2/Y (1.4939 1.462) load=0.0243183(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/U2/A (1.3898 1.4124) slew=(0.103 0.0883)
tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/U2/Y (1.4954 1.4636) load=0.0249421(pf) 

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[0]/CLK (1.3806 1.4039) RiseTrig slew=(0.0889 0.0767)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[1]/CLK (1.3808 1.4041) RiseTrig slew=(0.0889 0.0767)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[6]/CLK (1.3802 1.4035) RiseTrig slew=(0.0889 0.0767)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[3]/CLK (1.3806 1.4039) RiseTrig slew=(0.0889 0.0767)

tx_core/axi_master/pfifo_frag_cnt_1_d_reg[4]/CLK (1.381 1.4043) RiseTrig slew=(0.0889 0.0767)

tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/U2/A (1.3784 1.4017) slew=(0.0889 0.0767)
tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/U2/Y (1.4784 1.4464) load=0.0235147(pf) 

tx_core/QOS_selector/qos/srv_cnt2_d_reg[2]/CLK (1.3849 1.4066) RiseTrig slew=(0.113 0.0963)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[0]/CLK (1.3845 1.4062) RiseTrig slew=(0.113 0.0963)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[3]/CLK (1.3851 1.4068) RiseTrig slew=(0.113 0.0963)

tx_core/QOS_selector/qos/srv_cnt1_d_reg[1]/CLK (1.3853 1.407) RiseTrig slew=(0.113 0.0963)

tx_core/tx_rs/cnt128_d_reg[6]/CLK (1.3846 1.4063) RiseTrig slew=(0.113 0.0963)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[1]/CLK (1.3846 1.4063) RiseTrig slew=(0.113 0.0963)

tx_core/QOS_selector/qos/srv_cnt2_d_reg[0]/CLK (1.3848 1.4065) RiseTrig slew=(0.113 0.0963)

tx_core/tx_rs/cur_state_clk_reg[0]/CLK (1.386 1.4077) RiseTrig slew=(0.113 0.0963)

tx_core/tx_rs/cur_state_clk_reg[1]/CLK (1.386 1.4077) RiseTrig slew=(0.113 0.0963)

tx_core/tx_rs/gclk_en_d_reg/CLK (1.3867 1.4084) RiseTrig slew=(0.113 0.0963)

tx_core/tx_rs/cnt128_d_reg[0]/CLK (1.3868 1.4085) RiseTrig slew=(0.113 0.0963)

tx_core/tx_rs/div2_d_reg/CLK (1.387 1.4087) RiseTrig slew=(0.113 0.0963)

tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/U2/A (1.385 1.4067) slew=(0.113 0.0963)
tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/U2/Y (1.4875 1.4559) load=0.0224816(pf) 

tx_core/tx_crc/crcpkt1/load48_d_reg/CLK (1.3936 1.4159) RiseTrig slew=(0.1063 0.0908)

tx_core/tx_crc/crcpkt1/load24_d_reg/CLK (1.394 1.4163) RiseTrig slew=(0.1063 0.0908)

tx_core/tx_crc/crcpkt1/load8_d_reg/CLK (1.3935 1.4158) RiseTrig slew=(0.1063 0.0908)

tx_core/tx_crc/crcpkt1/load64_d_reg/CLK (1.3941 1.4164) RiseTrig slew=(0.1063 0.0908)

tx_core/tx_crc/crcpkt1/load32_d_reg/CLK (1.395 1.4173) RiseTrig slew=(0.1063 0.0908)

tx_core/tx_crc/crcpkt1/load56_d_reg/CLK (1.3955 1.4178) RiseTrig slew=(0.1063 0.0908)

tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/U2/A (1.3955 1.4178) slew=(0.1063 0.0908)
tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/U2/Y (1.4969 1.4651) load=0.0224816(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/U2/A (1.3949 1.4172) slew=(0.1063 0.0908)
tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/U2/Y (1.4973 1.4655) load=0.0229993(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/U2/A (1.3956 1.4179) slew=(0.1063 0.0908)
tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/U2/Y (1.498 1.4662) load=0.0229993(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/U2/A (1.3952 1.4175) slew=(0.1063 0.0908)
tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/U2/Y (1.498 1.4663) load=0.0232288(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/U2/A (1.3946 1.4169) slew=(0.1063 0.0908)
tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/U2/Y (1.4987 1.467) load=0.0239068(pf) 

tx_core/tx_crc/crcpkt1/load16_d_reg/CLK (1.3964 1.4188) RiseTrig slew=(0.1029 0.0882)

tx_core/tx_crc/crcpkt1/load40_d_reg/CLK (1.4001 1.4225) RiseTrig slew=(0.1029 0.0882)

tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/U2/A (1.3944 1.4168) slew=(0.1029 0.0881)
tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/U2/Y (1.4951 1.4633) load=0.0224816(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/U2/A (1.3954 1.4178) slew=(0.1029 0.0881)
tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/U2/Y (1.4965 1.4648) load=0.0227112(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/U2/A (1.3957 1.4181) slew=(0.1029 0.0881)
tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/U2/Y (1.497 1.4653) load=0.022826(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/U2/A (1.3973 1.4197) slew=(0.1029 0.0882)
tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/U2/Y (1.498 1.4662) load=0.0224816(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/U2/A (1.3979 1.4203) slew=(0.1029 0.0882)
tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/U2/Y (1.4986 1.4668) load=0.0224816(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/U2/A (1.3994 1.4218) slew=(0.1029 0.0882)
tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/U2/Y (1.5003 1.4685) load=0.0225964(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/U2/A (1.3986 1.421) slew=(0.1029 0.0882)
tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/U2/Y (1.5005 1.4687) load=0.023114(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/U2/A (1.3999 1.4223) slew=(0.1029 0.0882)
tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/U2/Y (1.5036 1.472) load=0.0240887(pf) 

tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/U2/A (1.4 1.4224) slew=(0.1029 0.0882)
tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/U2/Y (1.5041 1.4724) load=0.024262(pf) 

tx_core/tx_crc/crcpkt1/data32_d_reg[2]/CLK (1.4235 1.4689) RiseTrig slew=(0.2773 0.2306)

tx_core/tx_crc/crcpkt1/data32_d_reg[9]/CLK (1.4222 1.4676) RiseTrig slew=(0.2773 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[31]/CLK (1.4228 1.4682) RiseTrig slew=(0.2773 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[4]/CLK (1.4236 1.469) RiseTrig slew=(0.2773 0.2306)

tx_core/tx_crc/crcpkt1/data32_d_reg[10]/CLK (1.4224 1.4678) RiseTrig slew=(0.2773 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[14]/CLK (1.4223 1.4677) RiseTrig slew=(0.2773 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[3]/CLK (1.4239 1.4693) RiseTrig slew=(0.2773 0.2306)

tx_core/tx_crc/crcpkt1/data32_d_reg[8]/CLK (1.4213 1.4667) RiseTrig slew=(0.2774 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[11]/CLK (1.4209 1.4663) RiseTrig slew=(0.2774 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[13]/CLK (1.4202 1.4656) RiseTrig slew=(0.2774 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[15]/CLK (1.4198 1.4652) RiseTrig slew=(0.2774 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[12]/CLK (1.4195 1.4649) RiseTrig slew=(0.2774 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[5]/CLK (1.4378 1.4832) RiseTrig slew=(0.2773 0.2305)

tx_core/tx_crc/crcpkt1/data32_d_reg[23]/CLK (1.419 1.4644) RiseTrig slew=(0.2774 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[18]/CLK (1.4184 1.4638) RiseTrig slew=(0.2774 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[16]/CLK (1.4207 1.4661) RiseTrig slew=(0.2774 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[6]/CLK (1.4376 1.483) RiseTrig slew=(0.2773 0.2306)

tx_core/tx_crc/crcpkt1/data32_d_reg[0]/CLK (1.4373 1.4827) RiseTrig slew=(0.2773 0.2306)

tx_core/tx_crc/crcpkt1/data32_d_reg[25]/CLK (1.4359 1.4813) RiseTrig slew=(0.2773 0.2306)

tx_core/tx_crc/crcpkt1/data32_d_reg[1]/CLK (1.437 1.4824) RiseTrig slew=(0.2773 0.2306)

tx_core/tx_crc/crcpkt1/data32_d_reg[7]/CLK (1.4375 1.4829) RiseTrig slew=(0.2773 0.2306)

tx_core/tx_crc/crcpkt1/data32_d_reg[27]/CLK (1.4355 1.4809) RiseTrig slew=(0.2773 0.2306)

tx_core/tx_crc/crcpkt1/data32_d_reg[29]/CLK (1.4335 1.4789) RiseTrig slew=(0.2773 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[24]/CLK (1.434 1.4794) RiseTrig slew=(0.2773 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[30]/CLK (1.4338 1.4792) RiseTrig slew=(0.2773 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[26]/CLK (1.4323 1.4777) RiseTrig slew=(0.2773 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[21]/CLK (1.4338 1.4792) RiseTrig slew=(0.2773 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[28]/CLK (1.4313 1.4767) RiseTrig slew=(0.2773 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[19]/CLK (1.4216 1.467) RiseTrig slew=(0.2774 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[22]/CLK (1.4213 1.4667) RiseTrig slew=(0.2774 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[20]/CLK (1.4268 1.4722) RiseTrig slew=(0.2773 0.2307)

tx_core/tx_crc/crcpkt1/data32_d_reg[17]/CLK (1.4206 1.466) RiseTrig slew=(0.2774 0.2307)

tx_core/tx_crc/crcpkt1/net6832__L2_I2/A (1.2535 1.3204) slew=(0.0978 0.0832)
tx_core/tx_crc/crcpkt1/net6832__L2_I2/Y (1.4607 1.53) load=0.183269(pf) 

tx_core/tx_crc/crcpkt1/net6832__L2_I1/A (1.2518 1.3187) slew=(0.0978 0.0832)
tx_core/tx_crc/crcpkt1/net6832__L2_I1/Y (1.4478 1.5181) load=0.157443(pf) 

tx_core/tx_crc/crcpkt1/net6832__L2_I0/A (1.2539 1.3208) slew=(0.0978 0.0832)
tx_core/tx_crc/crcpkt1/net6832__L2_I0/Y (1.4484 1.5187) load=0.153794(pf) 

tx_core/tx_crc/crcpkt1/net6832__L2_I5/A (1.2507 1.3179) slew=(0.0952 0.0811)
tx_core/tx_crc/crcpkt1/net6832__L2_I5/Y (1.4471 1.5174) load=0.158871(pf) 

tx_core/tx_crc/crcpkt1/net6832__L2_I4/A (1.2503 1.3175) slew=(0.0952 0.0811)
tx_core/tx_crc/crcpkt1/net6832__L2_I4/Y (1.4435 1.514) load=0.151294(pf) 

tx_core/tx_crc/crcpkt1/net6832__L2_I3/A (1.2504 1.3176) slew=(0.0952 0.0811)
tx_core/tx_crc/crcpkt1/net6832__L2_I3/Y (1.4579 1.5272) load=0.184389(pf) 

tx_core/tx_crc/crcpkt0/net7329__L2_I2/A (1.2149 1.2697) slew=(0.1228 0.1036)
tx_core/tx_crc/crcpkt0/net7329__L2_I2/Y (1.4067 1.4675) load=0.142782(pf) 

tx_core/tx_crc/crcpkt0/net7329__L2_I1/A (1.2102 1.265) slew=(0.1229 0.1036)
tx_core/tx_crc/crcpkt0/net7329__L2_I1/Y (1.4042 1.4649) load=0.147964(pf) 

tx_core/tx_crc/crcpkt0/net7329__L2_I0/A (1.215 1.2698) slew=(0.1228 0.1036)
tx_core/tx_crc/crcpkt0/net7329__L2_I0/Y (1.4091 1.4697) load=0.148142(pf) 

tx_core/tx_crc/crcpkt0/net7344__L2_I3/A (1.2345 1.2883) slew=(0.1394 0.117)
tx_core/tx_crc/crcpkt0/net7344__L2_I3/Y (1.4275 1.4887) load=0.142397(pf) 

tx_core/tx_crc/crcpkt0/net7344__L2_I2/A (1.2352 1.289) slew=(0.1393 0.117)
tx_core/tx_crc/crcpkt0/net7344__L2_I2/Y (1.4233 1.485) load=0.131185(pf) 

tx_core/tx_crc/crcpkt0/net7344__L2_I1/A (1.2344 1.2881) slew=(0.1394 0.117)
tx_core/tx_crc/crcpkt0/net7344__L2_I1/Y (1.4358 1.4962) load=0.161821(pf) 

tx_core/tx_crc/crcpkt0/net7344__L2_I0/A (1.2351 1.2889) slew=(0.1393 0.117)
tx_core/tx_crc/crcpkt0/net7344__L2_I0/Y (1.4227 1.4844) load=0.129955(pf) 

tx_core/axi_master/FECTS_link_addr_1_fifo_net7728___L2_I2/A (1.2274 1.2898) slew=(0.0985 0.084)
tx_core/axi_master/FECTS_link_addr_1_fifo_net7728___L2_I2/Y (1.4167 1.4831) load=0.141761(pf) 

tx_core/axi_master/FECTS_link_addr_1_fifo_net7728___L2_I1/A (1.2274 1.2898) slew=(0.0985 0.084)
tx_core/axi_master/FECTS_link_addr_1_fifo_net7728___L2_I1/Y (1.428 1.4935) load=0.167822(pf) 

tx_core/axi_master/FECTS_link_addr_1_fifo_net7728___L2_I0/A (1.2274 1.2898) slew=(0.0985 0.084)
tx_core/axi_master/FECTS_link_addr_1_fifo_net7728___L2_I0/Y (1.4307 1.4959) load=0.173987(pf) 

tx_core/axi_master/FECTS_link_addr_1_fifo_net7728___L2_I5/A (1.221 1.2837) slew=(0.092 0.0787)
tx_core/axi_master/FECTS_link_addr_1_fifo_net7728___L2_I5/Y (1.4306 1.495) load=0.189866(pf) 

tx_core/axi_master/FECTS_link_addr_1_fifo_net7728___L2_I4/A (1.2206 1.2833) slew=(0.092 0.0787)
tx_core/axi_master/FECTS_link_addr_1_fifo_net7728___L2_I4/Y (1.4371 1.501) load=0.205883(pf) 

tx_core/axi_master/FECTS_link_addr_1_fifo_net7728___L2_I3/A (1.221 1.2837) slew=(0.092 0.0787)
tx_core/axi_master/FECTS_link_addr_1_fifo_net7728___L2_I3/Y (1.4338 1.498) load=0.19738(pf) 

tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I2/A (1.2142 1.2772) slew=(0.0866 0.0742)
tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I2/Y (1.4199 1.4845) load=0.181984(pf) 

tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I1/A (1.2138 1.2768) slew=(0.0866 0.0742)
tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I1/Y (1.4341 1.4974) load=0.21571(pf) 

tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I0/A (1.214 1.277) slew=(0.0866 0.0742)
tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I0/Y (1.4299 1.4936) load=0.205684(pf) 

tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I5/A (1.2316 1.2936) slew=(0.1041 0.0885)
tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I5/Y (1.4317 1.4973) load=0.165566(pf) 

tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I4/A (1.2286 1.2906) slew=(0.1041 0.0885)
tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I4/Y (1.4273 1.493) load=0.162365(pf) 

tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I3/A (1.23 1.292) slew=(0.1041 0.0885)
tx_core/axi_master/FECTS_link_addr_1_fifo_net7723___L2_I3/Y (1.435 1.5002) load=0.176978(pf) 

tx_core/tx_crc/crcpkt0/net7339__L2_I2/A (1.2203 1.275) slew=(0.0987 0.084)
tx_core/tx_crc/crcpkt0/net7339__L2_I2/Y (1.4437 1.4996) load=0.220563(pf) 

tx_core/tx_crc/crcpkt0/net7339__L2_I1/A (1.2196 1.2743) slew=(0.0987 0.084)
tx_core/tx_crc/crcpkt0/net7339__L2_I1/Y (1.4425 1.4984) load=0.219407(pf) 

tx_core/tx_crc/crcpkt0/net7339__L2_I0/A (1.2204 1.2751) slew=(0.0987 0.084)
tx_core/tx_crc/crcpkt0/net7339__L2_I0/Y (1.4411 1.4972) load=0.214397(pf) 

FECTS_tx_core_tx_rs_net6817___L2_I2/A (1.2397 1.2945) slew=(0.1066 0.0903)
FECTS_tx_core_tx_rs_net6817___L2_I2/Y (1.4517 1.5093) load=0.192719(pf) 

FECTS_tx_core_tx_rs_net6817___L2_I1/A (1.2376 1.2924) slew=(0.1066 0.0903)
FECTS_tx_core_tx_rs_net6817___L2_I1/Y (1.4618 1.5184) load=0.220795(pf) 

FECTS_tx_core_tx_rs_net6817___L2_I0/A (1.2396 1.2944) slew=(0.1066 0.0903)
FECTS_tx_core_tx_rs_net6817___L2_I0/Y (1.4514 1.5091) load=0.192235(pf) 

tx_core/tx_crc/crcpkt0/net6832__L2_I2/A (1.1718 1.236) slew=(0.092 0.0783)
tx_core/tx_crc/crcpkt0/net6832__L2_I2/Y (1.3762 1.4425) load=0.177862(pf) 

tx_core/tx_crc/crcpkt0/net6832__L2_I1/A (1.173 1.2372) slew=(0.092 0.0783)
tx_core/tx_crc/crcpkt0/net6832__L2_I1/Y (1.3655 1.4328) load=0.150362(pf) 

tx_core/tx_crc/crcpkt0/net6832__L2_I0/A (1.1732 1.2374) slew=(0.092 0.0783)
tx_core/tx_crc/crcpkt0/net6832__L2_I0/Y (1.3663 1.4335) load=0.151784(pf) 

tx_core/tx_crc/crcpkt0/net6832__L2_I5/A (1.1712 1.2354) slew=(0.0938 0.0798)
tx_core/tx_crc/crcpkt0/net6832__L2_I5/Y (1.3621 1.4297) load=0.146274(pf) 

tx_core/tx_crc/crcpkt0/net6832__L2_I4/A (1.1716 1.2358) slew=(0.0938 0.0798)
tx_core/tx_crc/crcpkt0/net6832__L2_I4/Y (1.3626 1.4302) load=0.146634(pf) 

tx_core/tx_crc/crcpkt0/net6832__L2_I3/A (1.1724 1.2366) slew=(0.0938 0.0798)
tx_core/tx_crc/crcpkt0/net6832__L2_I3/Y (1.3791 1.4454) load=0.182849(pf) 

tx_core/axi_master/net7708__L2_I2/A (1.1486 1.2043) slew=(0.1275 0.1074)
tx_core/axi_master/net7708__L2_I2/Y (1.3619 1.4222) load=0.191558(pf) 

tx_core/axi_master/net7708__L2_I1/A (1.145 1.2006) slew=(0.1274 0.1075)
tx_core/axi_master/net7708__L2_I1/Y (1.3846 1.4426) load=0.25224(pf) 

tx_core/axi_master/net7708__L2_I0/A (1.1486 1.2042) slew=(0.1275 0.1074)
tx_core/axi_master/net7708__L2_I0/Y (1.3678 1.4276) load=0.205297(pf) 

tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I2/A (1.1809 1.2449) slew=(0.1023 0.0869)
tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I2/Y (1.383 1.4503) load=0.170649(pf) 

tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I1/A (1.1806 1.2446) slew=(0.1023 0.0869)
tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I1/Y (1.383 1.4502) load=0.171249(pf) 

tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I0/A (1.1808 1.2448) slew=(0.1023 0.0869)
tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I0/Y (1.3801 1.4476) load=0.164151(pf) 

tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I5/A (1.1724 1.237) slew=(0.0937 0.0799)
tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I5/Y (1.3792 1.4459) load=0.183214(pf) 

tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I4/A (1.1727 1.2373) slew=(0.0937 0.0799)
tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I4/Y (1.3879 1.4539) load=0.202567(pf) 

tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I3/A (1.1728 1.2374) slew=(0.0937 0.0799)
tx_core/axi_master/FECTS_link_addr_2_fifo_net7728___L2_I3/Y (1.381 1.4476) load=0.186338(pf) 

tx_core/axi_master/net7667__L2_I2/A (1.162 1.2172) slew=(0.134 0.1126)
tx_core/axi_master/net7667__L2_I2/Y (1.3759 1.4362) load=0.191635(pf) 

tx_core/axi_master/net7667__L2_I1/A (1.1604 1.2157) slew=(0.134 0.1127)
tx_core/axi_master/net7667__L2_I1/Y (1.3773 1.4376) load=0.198715(pf) 

tx_core/axi_master/net7667__L2_I0/A (1.1514 1.2067) slew=(0.1339 0.1127)
tx_core/axi_master/net7667__L2_I0/Y (1.3855 1.4443) load=0.23843(pf) 

tx_core/axi_master/net7703__L2_I3/A (1.1901 1.2423) slew=(0.1663 0.1392)
tx_core/axi_master/net7703__L2_I3/Y (1.3655 1.4292) load=0.0966563(pf) 

tx_core/axi_master/net7703__L2_I2/A (1.1937 1.2459) slew=(0.1663 0.1393)
tx_core/axi_master/net7703__L2_I2/Y (1.3855 1.4478) load=0.134468(pf) 

tx_core/axi_master/net7703__L2_I1/A (1.197 1.2492) slew=(0.1663 0.1392)
tx_core/axi_master/net7703__L2_I1/Y (1.394 1.4558) load=0.146298(pf) 

tx_core/axi_master/net7703__L2_I0/A (1.1978 1.25) slew=(0.1663 0.1392)
tx_core/axi_master/net7703__L2_I0/Y (1.3984 1.4599) load=0.154826(pf) 

tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I2/A (1.1759 1.2412) slew=(0.0875 0.0749)
tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I2/Y (1.3839 1.4506) load=0.187103(pf) 

tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I1/A (1.1755 1.2408) slew=(0.0875 0.0749)
tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I1/Y (1.3815 1.4484) load=0.182523(pf) 

tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I0/A (1.1743 1.2396) slew=(0.0875 0.0749)
tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I0/Y (1.3921 1.458) load=0.209745(pf) 

tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I5/A (1.1751 1.2404) slew=(0.0869 0.0744)
tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I5/Y (1.3798 1.4467) load=0.179527(pf) 

tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I4/A (1.176 1.2413) slew=(0.0869 0.0744)
tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I4/Y (1.3848 1.4515) load=0.1892(pf) 

tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I3/A (1.1759 1.2412) slew=(0.0869 0.0744)
tx_core/axi_master/FECTS_link_addr_2_fifo_net7723___L2_I3/Y (1.3877 1.4541) load=0.196115(pf) 

tx_core/axi_master/net7680__L2_I2/A (1.172 1.2266) slew=(0.1423 0.1194)
tx_core/axi_master/net7680__L2_I2/Y (1.3982 1.4577) load=0.218427(pf) 

tx_core/axi_master/net7680__L2_I1/A (1.165 1.2196) slew=(0.1422 0.1194)
tx_core/axi_master/net7680__L2_I1/Y (1.3711 1.4323) load=0.17204(pf) 

tx_core/axi_master/net7680__L2_I0/A (1.172 1.2266) slew=(0.1423 0.1194)
tx_core/axi_master/net7680__L2_I0/Y (1.4042 1.4631) load=0.232209(pf) 

tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L2_I2/A (1.2017 1.2669) slew=(0.0967 0.0826)
tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L2_I2/Y (1.4086 1.4762) load=0.18286(pf) 

tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L2_I1/A (1.202 1.2672) slew=(0.0967 0.0826)
tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L2_I1/Y (1.4164 1.4834) load=0.200161(pf) 

tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L2_I0/A (1.2016 1.2668) slew=(0.0967 0.0826)
tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L2_I0/Y (1.4084 1.476) load=0.182592(pf) 

tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L2_I5/A (1.1946 1.2605) slew=(0.0876 0.0752)
tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L2_I5/Y (1.3884 1.4569) load=0.154142(pf) 

tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L2_I4/A (1.1947 1.2606) slew=(0.0876 0.0752)
tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L2_I4/Y (1.3962 1.4641) load=0.172087(pf) 

tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L2_I3/A (1.1939 1.2598) slew=(0.0876 0.0752)
tx_core/axi_master/FECTS_link_addr_0_fifo_net7728___L2_I3/Y (1.4068 1.4738) load=0.198523(pf) 

tx_core/dma_reg_tx/net7768__L2_I2/A (1.1596 1.215) slew=(0.1295 0.1094)
tx_core/dma_reg_tx/net7768__L2_I2/Y (1.3958 1.4541) load=0.243979(pf) 

tx_core/dma_reg_tx/net7768__L2_I1/A (1.1666 1.222) slew=(0.1296 0.1092)
tx_core/dma_reg_tx/net7768__L2_I1/Y (1.3974 1.4561) load=0.231514(pf) 

tx_core/dma_reg_tx/net7768__L2_I0/A (1.1664 1.2218) slew=(0.1296 0.1092)
tx_core/dma_reg_tx/net7768__L2_I0/Y (1.401 1.4594) load=0.240284(pf) 

tx_core/axi_master/FECTS_link_addr_0_fifo_net7723___L2_I2/A (1.2122 1.2767) slew=(0.1087 0.0924)
tx_core/axi_master/FECTS_link_addr_0_fifo_net7723___L2_I2/Y (1.4218 1.4896) load=0.186719(pf) 

tx_core/axi_master/FECTS_link_addr_0_fifo_net7723___L2_I1/A (1.2122 1.2766) slew=(0.1087 0.0924)
tx_core/axi_master/FECTS_link_addr_0_fifo_net7723___L2_I1/Y (1.4134 1.4818) load=0.167168(pf) 

tx_core/axi_master/FECTS_link_addr_0_fifo_net7723___L2_I0/A (1.2104 1.2749) slew=(0.1087 0.0924)
tx_core/axi_master/FECTS_link_addr_0_fifo_net7723___L2_I0/Y (1.424 1.4915) load=0.195929(pf) 

tx_core/axi_master/FECTS_link_addr_0_fifo_net7723___L2_I5/A (1.2115 1.276) slew=(0.1085 0.0923)
tx_core/axi_master/FECTS_link_addr_0_fifo_net7723___L2_I5/Y (1.4118 1.4803) load=0.16512(pf) 

tx_core/axi_master/FECTS_link_addr_0_fifo_net7723___L2_I4/A (1.2094 1.2739) slew=(0.1085 0.0923)
tx_core/axi_master/FECTS_link_addr_0_fifo_net7723___L2_I4/Y (1.4176 1.4855) load=0.183372(pf) 

tx_core/axi_master/FECTS_link_addr_0_fifo_net7723___L2_I3/A (1.2125 1.277) slew=(0.1085 0.0923)
tx_core/axi_master/FECTS_link_addr_0_fifo_net7723___L2_I3/Y (1.4147 1.4831) load=0.169636(pf) 

tx_core/dma_reg_tx/net7788__L2_I2/A (1.172 1.2269) slew=(0.1388 0.1168)
tx_core/dma_reg_tx/net7788__L2_I2/Y (1.3978 1.4573) load=0.218164(pf) 

tx_core/dma_reg_tx/net7788__L2_I1/A (1.1759 1.2307) slew=(0.1389 0.1169)
tx_core/dma_reg_tx/net7788__L2_I1/Y (1.4206 1.4785) load=0.26179(pf) 

tx_core/dma_reg_tx/net7788__L2_I0/A (1.1718 1.2267) slew=(0.1388 0.1168)
tx_core/dma_reg_tx/net7788__L2_I0/Y (1.4099 1.4684) load=0.246675(pf) 

tx_core/axi_master/net7569__L2_I2/A (1.2469 1.3096) slew=(0.1355 0.1147)
tx_core/axi_master/net7569__L2_I2/Y (1.4575 1.5259) load=0.183758(pf) 

tx_core/axi_master/net7569__L2_I1/A (1.2491 1.3118) slew=(0.1355 0.1146)
tx_core/axi_master/net7569__L2_I1/Y (1.4573 1.5259) load=0.178226(pf) 

tx_core/axi_master/net7569__L2_I0/A (1.2528 1.3155) slew=(0.1355 0.1146)
tx_core/axi_master/net7569__L2_I0/Y (1.4659 1.5341) load=0.189569(pf) 

tx_core/axi_master/net7569__L2_I6/A (1.2648 1.3258) slew=(0.1629 0.1367)
tx_core/axi_master/net7569__L2_I6/Y (1.4373 1.5097) load=0.0905287(pf) 

tx_core/axi_master/net7569__L2_I5/A (1.2585 1.3195) slew=(0.1629 0.1367)
tx_core/axi_master/net7569__L2_I5/Y (1.4669 1.5363) load=0.173388(pf) 

tx_core/axi_master/net7569__L2_I4/A (1.2574 1.3184) slew=(0.1629 0.1367)
tx_core/axi_master/net7569__L2_I4/Y (1.4571 1.5272) load=0.153342(pf) 

tx_core/axi_master/net7569__L2_I3/A (1.2647 1.3257) slew=(0.1629 0.1367)
tx_core/axi_master/net7569__L2_I3/Y (1.4499 1.5213) load=0.119907(pf) 

tx_core/axi_master/net7698__L2_I3/A (1.1593 1.2113) slew=(0.1605 0.135)
tx_core/axi_master/net7698__L2_I3/Y (1.3569 1.4181) load=0.148985(pf) 

tx_core/axi_master/net7698__L2_I2/A (1.1706 1.2225) slew=(0.1608 0.1353)
tx_core/axi_master/net7698__L2_I2/Y (1.3648 1.4262) load=0.141072(pf) 

tx_core/axi_master/net7698__L2_I1/A (1.1605 1.2124) slew=(0.1606 0.135)
tx_core/axi_master/net7698__L2_I1/Y (1.3587 1.4197) load=0.150334(pf) 

tx_core/axi_master/net7698__L2_I0/A (1.1707 1.2226) slew=(0.1608 0.1353)
tx_core/axi_master/net7698__L2_I0/Y (1.3627 1.4243) load=0.136046(pf) 

tx_core/dma_reg_tx/net7778__L2_I2/A (1.1768 1.2307) slew=(0.135 0.1136)
tx_core/dma_reg_tx/net7778__L2_I2/Y (1.4115 1.4689) load=0.239504(pf) 

tx_core/dma_reg_tx/net7778__L2_I1/A (1.1747 1.2285) slew=(0.1349 0.1135)
tx_core/dma_reg_tx/net7778__L2_I1/Y (1.4045 1.4622) load=0.228178(pf) 

tx_core/dma_reg_tx/net7778__L2_I0/A (1.171 1.2249) slew=(0.1349 0.1136)
tx_core/dma_reg_tx/net7778__L2_I0/Y (1.3994 1.4574) load=0.225082(pf) 

tx_core/tx_crc/crcpkt0/net7334__L2_I3/A (1.2347 1.2962) slew=(0.129 0.1091)
tx_core/tx_crc/crcpkt0/net7334__L2_I3/Y (1.4066 1.4764) load=0.0955286(pf) 

tx_core/tx_crc/crcpkt0/net7334__L2_I2/A (1.2346 1.2961) slew=(0.129 0.1091)
tx_core/tx_crc/crcpkt0/net7334__L2_I2/Y (1.4026 1.4728) load=0.0866171(pf) 

tx_core/tx_crc/crcpkt0/net7334__L2_I1/A (1.2346 1.2961) slew=(0.129 0.1091)
tx_core/tx_crc/crcpkt0/net7334__L2_I1/Y (1.4035 1.4736) load=0.0886713(pf) 

tx_core/tx_crc/crcpkt0/net7334__L2_I0/A (1.2351 1.2966) slew=(0.129 0.1091)
tx_core/tx_crc/crcpkt0/net7334__L2_I0/Y (1.4064 1.4762) load=0.0941393(pf) 

tx_core/tx_crc/crcpkt0/net7334__L2_I7/A (1.2141 1.2767) slew=(0.1115 0.0946)
tx_core/tx_crc/crcpkt0/net7334__L2_I7/Y (1.3854 1.4547) load=0.0975246(pf) 

tx_core/tx_crc/crcpkt0/net7334__L2_I6/A (1.2137 1.2763) slew=(0.1115 0.0946)
tx_core/tx_crc/crcpkt0/net7334__L2_I6/Y (1.393 1.4617) load=0.116123(pf) 

tx_core/tx_crc/crcpkt0/net7334__L2_I5/A (1.2138 1.2764) slew=(0.1115 0.0946)
tx_core/tx_crc/crcpkt0/net7334__L2_I5/Y (1.402 1.4699) load=0.136612(pf) 

tx_core/tx_crc/crcpkt0/net7334__L2_I4/A (1.2138 1.2764) slew=(0.1115 0.0946)
tx_core/tx_crc/crcpkt0/net7334__L2_I4/Y (1.4073 1.4748) load=0.148934(pf) 

tx_core/dma_reg_tx/net7748__L2_I2/A (1.1759 1.2295) slew=(0.1353 0.1142)
tx_core/dma_reg_tx/net7748__L2_I2/Y (1.4149 1.4718) load=0.249385(pf) 

tx_core/dma_reg_tx/net7748__L2_I1/A (1.1834 1.2369) slew=(0.1355 0.1146)
tx_core/dma_reg_tx/net7748__L2_I1/Y (1.4092 1.4672) load=0.218989(pf) 

tx_core/dma_reg_tx/net7748__L2_I0/A (1.1829 1.2365) slew=(0.1355 0.1146)
tx_core/dma_reg_tx/net7748__L2_I0/Y (1.417 1.4743) load=0.237967(pf) 

tx_core/dma_reg_tx/net7793__L2_I2/A (1.185 1.2386) slew=(0.1339 0.1129)
tx_core/dma_reg_tx/net7793__L2_I2/Y (1.4064 1.4646) load=0.209058(pf) 

tx_core/dma_reg_tx/net7793__L2_I1/A (1.1839 1.2376) slew=(0.1339 0.1128)
tx_core/dma_reg_tx/net7793__L2_I1/Y (1.4179 1.4751) load=0.238172(pf) 

tx_core/dma_reg_tx/net7793__L2_I0/A (1.1765 1.2302) slew=(0.1337 0.1128)
tx_core/dma_reg_tx/net7793__L2_I0/Y (1.4185 1.4751) load=0.256687(pf) 

tx_core/dma_reg_tx/net7758__L2_I2/A (1.19 1.2431) slew=(0.1437 0.1209)
tx_core/dma_reg_tx/net7758__L2_I2/Y (1.4178 1.4759) load=0.221888(pf) 

tx_core/dma_reg_tx/net7758__L2_I1/A (1.1855 1.2386) slew=(0.1436 0.1208)
tx_core/dma_reg_tx/net7758__L2_I1/Y (1.4201 1.4776) load=0.237624(pf) 

tx_core/dma_reg_tx/net7758__L2_I0/A (1.1818 1.2349) slew=(0.1436 0.1207)
tx_core/dma_reg_tx/net7758__L2_I0/Y (1.4172 1.4746) load=0.239531(pf) 

tx_core/dma_reg_tx/net7783__L2_I2/A (1.1891 1.2427) slew=(0.1395 0.1177)
tx_core/dma_reg_tx/net7783__L2_I2/Y (1.4129 1.4714) load=0.213403(pf) 

tx_core/dma_reg_tx/net7783__L2_I1/A (1.1862 1.2398) slew=(0.1395 0.1177)
tx_core/dma_reg_tx/net7783__L2_I1/Y (1.4302 1.4871) load=0.260221(pf) 

tx_core/dma_reg_tx/net7783__L2_I0/A (1.1798 1.2335) slew=(0.1393 0.1173)
tx_core/dma_reg_tx/net7783__L2_I0/Y (1.42 1.4772) load=0.25129(pf) 

tx_core/dma_reg_tx/net7803__L2_I2/A (1.1934 1.2466) slew=(0.14 0.118)
tx_core/dma_reg_tx/net7803__L2_I2/Y (1.4223 1.4801) load=0.225168(pf) 

tx_core/dma_reg_tx/net7803__L2_I1/A (1.1911 1.2444) slew=(0.14 0.1179)
tx_core/dma_reg_tx/net7803__L2_I1/Y (1.4251 1.4825) load=0.236907(pf) 

tx_core/dma_reg_tx/net7803__L2_I0/A (1.1825 1.2358) slew=(0.1397 0.1177)
tx_core/dma_reg_tx/net7803__L2_I0/Y (1.4246 1.4813) load=0.25558(pf) 

tx_core/dma_reg_tx/net7813__L2_I2/A (1.1918 1.245) slew=(0.1363 0.1149)
tx_core/dma_reg_tx/net7813__L2_I2/Y (1.4186 1.4762) load=0.221014(pf) 

tx_core/dma_reg_tx/net7813__L2_I1/A (1.1912 1.2444) slew=(0.1363 0.1149)
tx_core/dma_reg_tx/net7813__L2_I1/Y (1.427 1.4839) load=0.241917(pf) 

tx_core/dma_reg_tx/net7813__L2_I0/A (1.1861 1.2392) slew=(0.1362 0.1148)
tx_core/dma_reg_tx/net7813__L2_I0/Y (1.4264 1.4827) load=0.252258(pf) 

tx_core/dma_reg_tx/net7753__L2_I2/A (1.1989 1.2518) slew=(0.145 0.1223)
tx_core/dma_reg_tx/net7753__L2_I2/Y (1.4152 1.4742) load=0.195051(pf) 

tx_core/dma_reg_tx/net7753__L2_I1/A (1.1967 1.2496) slew=(0.145 0.1222)
tx_core/dma_reg_tx/net7753__L2_I1/Y (1.4352 1.4924) load=0.246431(pf) 

tx_core/dma_reg_tx/net7753__L2_I0/A (1.1912 1.2441) slew=(0.1449 0.122)
tx_core/dma_reg_tx/net7753__L2_I0/Y (1.439 1.4953) load=0.267891(pf) 

tx_core/dma_reg_tx/net7773__L2_I2/A (1.2019 1.2548) slew=(0.1453 0.1227)
tx_core/dma_reg_tx/net7773__L2_I2/Y (1.4146 1.474) load=0.186667(pf) 

tx_core/dma_reg_tx/net7773__L2_I1/A (1.199 1.2519) slew=(0.1453 0.1226)
tx_core/dma_reg_tx/net7773__L2_I1/Y (1.4361 1.4934) load=0.24301(pf) 

tx_core/dma_reg_tx/net7773__L2_I0/A (1.1903 1.2433) slew=(0.145 0.1221)
tx_core/dma_reg_tx/net7773__L2_I0/Y (1.443 1.499) load=0.279178(pf) 

tx_core/dma_reg_tx/net7808__L2_I2/A (1.1953 1.2484) slew=(0.1403 0.1185)
tx_core/dma_reg_tx/net7808__L2_I2/Y (1.4479 1.5036) load=0.279775(pf) 

tx_core/dma_reg_tx/net7808__L2_I1/A (1.1928 1.246) slew=(0.1403 0.1185)
tx_core/dma_reg_tx/net7808__L2_I1/Y (1.4208 1.4787) load=0.222955(pf) 

tx_core/dma_reg_tx/net7808__L2_I0/A (1.1928 1.246) slew=(0.1403 0.1185)
tx_core/dma_reg_tx/net7808__L2_I0/Y (1.42 1.4779) load=0.221062(pf) 

tx_core/dma_reg_tx/net7818__L2_I2/A (1.1847 1.2378) slew=(0.1438 0.1211)
tx_core/dma_reg_tx/net7818__L2_I2/Y (1.4302 1.4868) load=0.262694(pf) 

tx_core/dma_reg_tx/net7818__L2_I1/A (1.18 1.2331) slew=(0.1437 0.1209)
tx_core/dma_reg_tx/net7818__L2_I1/Y (1.4163 1.4736) load=0.241442(pf) 

tx_core/dma_reg_tx/net7818__L2_I0/A (1.1801 1.2333) slew=(0.1438 0.1209)
tx_core/dma_reg_tx/net7818__L2_I0/Y (1.4153 1.4729) load=0.239036(pf) 

tx_core/dma_reg_tx/net7763__L2_I2/A (1.1979 1.2508) slew=(0.1461 0.1234)
tx_core/dma_reg_tx/net7763__L2_I2/Y (1.4185 1.4773) load=0.204746(pf) 

tx_core/dma_reg_tx/net7763__L2_I1/A (1.1942 1.2472) slew=(0.1461 0.1233)
tx_core/dma_reg_tx/net7763__L2_I1/Y (1.4314 1.4889) load=0.243155(pf) 

tx_core/dma_reg_tx/net7763__L2_I0/A (1.188 1.241) slew=(0.146 0.123)
tx_core/dma_reg_tx/net7763__L2_I0/Y (1.437 1.4934) load=0.270399(pf) 

tx_core/dma_reg_tx/net7743__L2_I2/A (1.1987 1.2516) slew=(0.1458 0.1232)
tx_core/dma_reg_tx/net7743__L2_I2/Y (1.4201 1.4788) load=0.206691(pf) 

tx_core/dma_reg_tx/net7743__L2_I1/A (1.1968 1.2498) slew=(0.1458 0.1232)
tx_core/dma_reg_tx/net7743__L2_I1/Y (1.437 1.4943) load=0.250204(pf) 

tx_core/dma_reg_tx/net7743__L2_I0/A (1.1892 1.2422) slew=(0.1457 0.1228)
tx_core/dma_reg_tx/net7743__L2_I0/Y (1.4444 1.5003) load=0.284655(pf) 

tx_core/dma_reg_tx/net7798__L2_I2/A (1.1933 1.2465) slew=(0.1432 0.1206)
tx_core/dma_reg_tx/net7798__L2_I2/Y (1.4417 1.4981) load=0.269427(pf) 

tx_core/dma_reg_tx/net7798__L2_I1/A (1.1887 1.2419) slew=(0.1431 0.1205)
tx_core/dma_reg_tx/net7798__L2_I1/Y (1.4256 1.4829) load=0.242964(pf) 

tx_core/dma_reg_tx/net7798__L2_I0/A (1.1889 1.2421) slew=(0.1431 0.1205)
tx_core/dma_reg_tx/net7798__L2_I0/Y (1.4257 1.4831) load=0.242854(pf) 

tx_core/tx_crc/crcpkt2/net7329__L2_I2/A (1.284 1.345) slew=(0.0387 0.0345)
tx_core/tx_crc/crcpkt2/net7329__L2_I2/Y (1.465 1.5251) load=0.134051(pf) 

tx_core/tx_crc/crcpkt2/data32_d_reg[24]/CLK (1.36 1.4154) RiseTrig slew=(0.1304 0.1097)

tx_core/tx_crc/crcpkt2/data32_d_reg[29]/CLK (1.3599 1.4153) RiseTrig slew=(0.1304 0.1097)

tx_core/tx_crc/crcpkt2/data32_d_reg[21]/CLK (1.3596 1.4149) RiseTrig slew=(0.1304 0.1097)

tx_core/tx_crc/crcpkt2/data32_d_reg[17]/CLK (1.3594 1.4147) RiseTrig slew=(0.1304 0.1097)

tx_core/tx_crc/crcpkt2/data32_d_reg[23]/CLK (1.3582 1.4136) RiseTrig slew=(0.1304 0.1097)

tx_core/tx_crc/crcpkt2/data32_d_reg[22]/CLK (1.361 1.4164) RiseTrig slew=(0.1304 0.1097)

tx_core/tx_crc/crcpkt2/data32_d_reg[18]/CLK (1.3614 1.4168) RiseTrig slew=(0.1304 0.1097)

tx_core/tx_crc/crcpkt2/data32_d_reg[16]/CLK (1.361 1.4164) RiseTrig slew=(0.1304 0.1097)

tx_core/tx_crc/crcpkt2/data32_d_reg[30]/CLK (1.3604 1.4158) RiseTrig slew=(0.1304 0.1097)

tx_core/tx_crc/crcpkt2/data32_d_reg[26]/CLK (1.3598 1.4152) RiseTrig slew=(0.1304 0.1097)

tx_core/tx_crc/crcpkt2/data32_d_reg[20]/CLK (1.3585 1.4139) RiseTrig slew=(0.1304 0.1097)

tx_core/tx_crc/crcpkt2/net7329__I11/A (1.36 1.4154) slew=(0.1304 0.1097)

tx_core/tx_crc/crcpkt2/net7329__L2_I0/A (1.2876 1.3485) slew=(0.0386 0.0344)
tx_core/tx_crc/crcpkt2/net7329__L2_I0/Y (1.4752 1.5346) load=0.149395(pf) 

tx_core/tx_crc/crcpkt2/data40_d_reg[16]/CLK (1.3702 1.4281) RiseTrig slew=(0.0998 0.085)

tx_core/tx_crc/crcpkt2/data40_d_reg[28]/CLK (1.3666 1.4245) RiseTrig slew=(0.0998 0.085)

tx_core/tx_crc/crcpkt2/data40_d_reg[22]/CLK (1.3665 1.4244) RiseTrig slew=(0.0998 0.085)

tx_core/tx_crc/crcpkt2/data40_d_reg[17]/CLK (1.3664 1.4243) RiseTrig slew=(0.0998 0.085)

tx_core/tx_crc/crcpkt2/data40_d_reg[23]/CLK (1.3666 1.4245) RiseTrig slew=(0.0998 0.085)

tx_core/tx_crc/crcpkt2/data40_d_reg[36]/CLK (1.3702 1.4281) RiseTrig slew=(0.0998 0.085)

tx_core/tx_crc/crcpkt2/data40_d_reg[35]/CLK (1.369 1.4269) RiseTrig slew=(0.0998 0.085)

tx_core/tx_crc/crcpkt2/data40_d_reg[32]/CLK (1.3693 1.4272) RiseTrig slew=(0.0998 0.085)

tx_core/tx_crc/crcpkt2/data40_d_reg[33]/CLK (1.3699 1.4278) RiseTrig slew=(0.0998 0.085)

tx_core/tx_crc/crcpkt2/data40_d_reg[39]/CLK (1.3701 1.428) RiseTrig slew=(0.0998 0.085)

tx_core/tx_crc/crcpkt2/data40_d_reg[19]/CLK (1.3701 1.428) RiseTrig slew=(0.0998 0.085)

tx_core/tx_crc/crcpkt2/data40_d_reg[7]/CLK (1.3484 1.4076) RiseTrig slew=(0.0803 0.069)

tx_core/tx_crc/crcpkt2/data40_d_reg[12]/CLK (1.348 1.4072) RiseTrig slew=(0.0803 0.069)

tx_core/tx_crc/crcpkt2/data40_d_reg[13]/CLK (1.3492 1.4084) RiseTrig slew=(0.0803 0.069)

tx_core/tx_crc/crcpkt2/data40_d_reg[0]/CLK (1.3484 1.4076) RiseTrig slew=(0.0803 0.069)

tx_core/tx_crc/crcpkt2/data40_d_reg[4]/CLK (1.348 1.4072) RiseTrig slew=(0.0803 0.069)

tx_core/tx_crc/crcpkt2/data40_d_reg[1]/CLK (1.3482 1.4074) RiseTrig slew=(0.0803 0.069)

tx_core/tx_crc/crcpkt2/data40_d_reg[5]/CLK (1.3489 1.4081) RiseTrig slew=(0.0803 0.069)

tx_core/tx_crc/crcpkt2/data40_d_reg[2]/CLK (1.349 1.4082) RiseTrig slew=(0.0803 0.069)

tx_core/tx_crc/crcpkt2/data40_d_reg[6]/CLK (1.3485 1.4077) RiseTrig slew=(0.0803 0.069)

tx_core/tx_crc/crcpkt2/data40_d_reg[25]/CLK (1.3674 1.4252) RiseTrig slew=(0.1029 0.0875)

tx_core/tx_crc/crcpkt2/data40_d_reg[20]/CLK (1.3676 1.4254) RiseTrig slew=(0.1029 0.0875)

tx_core/tx_crc/crcpkt2/data40_d_reg[24]/CLK (1.3722 1.43) RiseTrig slew=(0.1029 0.0875)

tx_core/tx_crc/crcpkt2/data40_d_reg[26]/CLK (1.369 1.4268) RiseTrig slew=(0.1029 0.0875)

tx_core/tx_crc/crcpkt2/data40_d_reg[27]/CLK (1.3677 1.4255) RiseTrig slew=(0.1029 0.0875)

tx_core/tx_crc/crcpkt2/data40_d_reg[29]/CLK (1.3723 1.43) RiseTrig slew=(0.1029 0.0875)

tx_core/tx_crc/crcpkt2/data40_d_reg[30]/CLK (1.372 1.4298) RiseTrig slew=(0.1029 0.0875)

tx_core/tx_crc/crcpkt2/data40_d_reg[34]/CLK (1.371 1.4288) RiseTrig slew=(0.1029 0.0875)

tx_core/tx_crc/crcpkt2/data40_d_reg[37]/CLK (1.3712 1.429) RiseTrig slew=(0.1029 0.0875)

tx_core/tx_crc/crcpkt2/data40_d_reg[38]/CLK (1.3702 1.428) RiseTrig slew=(0.1029 0.0875)

tx_core/tx_crc/crcpkt2/data40_d_reg[31]/CLK (1.3708 1.4286) RiseTrig slew=(0.1029 0.0875)

tx_core/tx_crc/crcpkt2/data40_d_reg[10]/CLK (1.3578 1.4162) RiseTrig slew=(0.0937 0.08)

tx_core/tx_crc/crcpkt2/data40_d_reg[3]/CLK (1.3577 1.4161) RiseTrig slew=(0.0937 0.08)

tx_core/tx_crc/crcpkt2/data40_d_reg[9]/CLK (1.3574 1.4158) RiseTrig slew=(0.0937 0.08)

tx_core/tx_crc/crcpkt2/data40_d_reg[8]/CLK (1.359 1.4174) RiseTrig slew=(0.0937 0.08)

tx_core/tx_crc/crcpkt2/data40_d_reg[18]/CLK (1.3584 1.4168) RiseTrig slew=(0.0937 0.08)

tx_core/tx_crc/crcpkt2/data40_d_reg[14]/CLK (1.3578 1.4162) RiseTrig slew=(0.0937 0.08)

tx_core/tx_crc/crcpkt2/data40_d_reg[11]/CLK (1.3578 1.4162) RiseTrig slew=(0.0937 0.08)

tx_core/tx_crc/crcpkt2/data40_d_reg[15]/CLK (1.3565 1.4149) RiseTrig slew=(0.0937 0.08)

tx_core/tx_crc/crcpkt2/data40_d_reg[21]/CLK (1.3589 1.4173) RiseTrig slew=(0.0937 0.08)

tx_core/tx_crc/crcpkt1/data40_d_reg[9]/CLK (1.3538 1.4084) RiseTrig slew=(0.0959 0.0814)

tx_core/tx_crc/crcpkt1/data40_d_reg[31]/CLK (1.3568 1.4114) RiseTrig slew=(0.0959 0.0814)

tx_core/tx_crc/crcpkt1/data40_d_reg[37]/CLK (1.3584 1.413) RiseTrig slew=(0.0959 0.0814)

tx_core/tx_crc/crcpkt1/data40_d_reg[30]/CLK (1.3579 1.4125) RiseTrig slew=(0.0959 0.0814)

tx_core/tx_crc/crcpkt1/data40_d_reg[32]/CLK (1.3585 1.4131) RiseTrig slew=(0.0959 0.0814)

tx_core/tx_crc/crcpkt1/data40_d_reg[26]/CLK (1.358 1.4126) RiseTrig slew=(0.0959 0.0814)

tx_core/tx_crc/crcpkt1/data40_d_reg[27]/CLK (1.3579 1.4125) RiseTrig slew=(0.0959 0.0814)

tx_core/tx_crc/crcpkt1/data40_d_reg[36]/CLK (1.3586 1.4132) RiseTrig slew=(0.0959 0.0814)

tx_core/tx_crc/crcpkt1/data40_d_reg[38]/CLK (1.3583 1.4129) RiseTrig slew=(0.0959 0.0814)

tx_core/tx_crc/crcpkt1/data40_d_reg[25]/CLK (1.3584 1.413) RiseTrig slew=(0.0959 0.0814)

tx_core/tx_crc/crcpkt1/data40_d_reg[5]/CLK (1.3606 1.4149) RiseTrig slew=(0.1007 0.0853)

tx_core/tx_crc/crcpkt1/data40_d_reg[2]/CLK (1.3609 1.4152) RiseTrig slew=(0.1007 0.0853)

tx_core/tx_crc/crcpkt1/data40_d_reg[0]/CLK (1.3605 1.4148) RiseTrig slew=(0.1007 0.0853)

tx_core/tx_crc/crcpkt1/data40_d_reg[7]/CLK (1.3608 1.4151) RiseTrig slew=(0.1007 0.0853)

tx_core/tx_crc/crcpkt1/data40_d_reg[39]/CLK (1.3593 1.4136) RiseTrig slew=(0.1007 0.0853)

tx_core/tx_crc/crcpkt1/data40_d_reg[10]/CLK (1.3605 1.4148) RiseTrig slew=(0.1007 0.0853)

tx_core/tx_crc/crcpkt1/data40_d_reg[4]/CLK (1.361 1.4153) RiseTrig slew=(0.1007 0.0853)

tx_core/tx_crc/crcpkt1/data40_d_reg[3]/CLK (1.3612 1.4155) RiseTrig slew=(0.1007 0.0853)

tx_core/tx_crc/crcpkt1/data40_d_reg[12]/CLK (1.362 1.4163) RiseTrig slew=(0.1007 0.0853)

tx_core/tx_crc/crcpkt1/data40_d_reg[1]/CLK (1.3619 1.4162) RiseTrig slew=(0.1007 0.0853)

tx_core/tx_crc/crcpkt1/data40_d_reg[22]/CLK (1.3624 1.4167) RiseTrig slew=(0.1007 0.0853)

tx_core/tx_crc/crcpkt1/data40_d_reg[20]/CLK (1.36 1.4146) RiseTrig slew=(0.0967 0.082)

tx_core/tx_crc/crcpkt1/data40_d_reg[15]/CLK (1.3599 1.4145) RiseTrig slew=(0.0967 0.082)

tx_core/tx_crc/crcpkt1/data40_d_reg[24]/CLK (1.3591 1.4137) RiseTrig slew=(0.0967 0.082)

tx_core/tx_crc/crcpkt1/data40_d_reg[28]/CLK (1.3591 1.4137) RiseTrig slew=(0.0967 0.082)

tx_core/tx_crc/crcpkt1/data40_d_reg[29]/CLK (1.3584 1.413) RiseTrig slew=(0.0967 0.082)

tx_core/tx_crc/crcpkt1/data40_d_reg[33]/CLK (1.3588 1.4134) RiseTrig slew=(0.0967 0.082)

tx_core/tx_crc/crcpkt1/data40_d_reg[8]/CLK (1.3594 1.414) RiseTrig slew=(0.0967 0.082)

tx_core/tx_crc/crcpkt1/data40_d_reg[35]/CLK (1.3583 1.4129) RiseTrig slew=(0.0967 0.082)

tx_core/tx_crc/crcpkt1/data40_d_reg[34]/CLK (1.3593 1.4139) RiseTrig slew=(0.0967 0.082)

tx_core/tx_crc/crcpkt1/data40_d_reg[6]/CLK (1.3548 1.4096) RiseTrig slew=(0.0934 0.0793)

tx_core/tx_crc/crcpkt1/data40_d_reg[19]/CLK (1.3578 1.4126) RiseTrig slew=(0.0934 0.0793)

tx_core/tx_crc/crcpkt1/data40_d_reg[23]/CLK (1.3579 1.4127) RiseTrig slew=(0.0934 0.0793)

tx_core/tx_crc/crcpkt1/data40_d_reg[21]/CLK (1.3582 1.413) RiseTrig slew=(0.0934 0.0793)

tx_core/tx_crc/crcpkt1/data40_d_reg[18]/CLK (1.3567 1.4115) RiseTrig slew=(0.0934 0.0793)

tx_core/tx_crc/crcpkt1/data40_d_reg[17]/CLK (1.3552 1.41) RiseTrig slew=(0.0934 0.0793)

tx_core/tx_crc/crcpkt1/data40_d_reg[16]/CLK (1.3547 1.4095) RiseTrig slew=(0.0934 0.0793)

tx_core/tx_crc/crcpkt1/data40_d_reg[14]/CLK (1.3584 1.4132) RiseTrig slew=(0.0934 0.0793)

tx_core/tx_crc/crcpkt1/data40_d_reg[13]/CLK (1.3584 1.4132) RiseTrig slew=(0.0934 0.0793)

tx_core/tx_crc/crcpkt1/data40_d_reg[11]/CLK (1.3577 1.4125) RiseTrig slew=(0.0934 0.0793)

tx_core/tx_crc/crcpkt2/data48_d_reg[26]/CLK (1.395 1.4526) RiseTrig slew=(0.1175 0.0996)

tx_core/tx_crc/crcpkt2/data48_d_reg[27]/CLK (1.3957 1.4533) RiseTrig slew=(0.1175 0.0996)

tx_core/tx_crc/crcpkt2/data48_d_reg[20]/CLK (1.3951 1.4527) RiseTrig slew=(0.1175 0.0996)

tx_core/tx_crc/crcpkt2/data48_d_reg[43]/CLK (1.395 1.4526) RiseTrig slew=(0.1175 0.0996)

tx_core/tx_crc/crcpkt2/data48_d_reg[40]/CLK (1.3942 1.4518) RiseTrig slew=(0.1175 0.0996)

tx_core/tx_crc/crcpkt2/data48_d_reg[28]/CLK (1.3948 1.4524) RiseTrig slew=(0.1175 0.0996)

tx_core/tx_crc/crcpkt2/data48_d_reg[24]/CLK (1.3956 1.4532) RiseTrig slew=(0.1175 0.0996)

tx_core/tx_crc/crcpkt2/data48_d_reg[22]/CLK (1.3939 1.4515) RiseTrig slew=(0.1175 0.0996)

tx_core/tx_crc/crcpkt2/data48_d_reg[19]/CLK (1.3946 1.4522) RiseTrig slew=(0.1175 0.0996)

tx_core/tx_crc/crcpkt2/data48_d_reg[16]/CLK (1.3938 1.4514) RiseTrig slew=(0.1175 0.0996)

tx_core/tx_crc/crcpkt2/data48_d_reg[13]/CLK (1.3952 1.4528) RiseTrig slew=(0.1175 0.0996)

tx_core/tx_crc/crcpkt2/data48_d_reg[12]/CLK (1.3944 1.452) RiseTrig slew=(0.1175 0.0996)

tx_core/tx_crc/crcpkt2/data48_d_reg[10]/CLK (1.3954 1.453) RiseTrig slew=(0.1175 0.0996)

tx_core/tx_crc/crcpkt2/data48_d_reg[9]/CLK (1.3953 1.4529) RiseTrig slew=(0.1175 0.0996)

tx_core/tx_crc/crcpkt2/data48_d_reg[17]/CLK (1.3948 1.4525) RiseTrig slew=(0.1161 0.0984)

tx_core/tx_crc/crcpkt2/data48_d_reg[46]/CLK (1.3932 1.4509) RiseTrig slew=(0.1161 0.0984)

tx_core/tx_crc/crcpkt2/data48_d_reg[29]/CLK (1.3944 1.4521) RiseTrig slew=(0.1161 0.0984)

tx_core/tx_crc/crcpkt2/data48_d_reg[45]/CLK (1.3948 1.4525) RiseTrig slew=(0.1161 0.0984)

tx_core/tx_crc/crcpkt2/data48_d_reg[4]/CLK (1.3938 1.4515) RiseTrig slew=(0.1161 0.0984)

tx_core/tx_crc/crcpkt2/data48_d_reg[42]/CLK (1.3931 1.4508) RiseTrig slew=(0.1161 0.0984)

tx_core/tx_crc/crcpkt2/data48_d_reg[11]/CLK (1.3948 1.4525) RiseTrig slew=(0.1161 0.0984)

tx_core/tx_crc/crcpkt2/data48_d_reg[36]/CLK (1.3945 1.4522) RiseTrig slew=(0.1161 0.0984)

tx_core/tx_crc/crcpkt2/data48_d_reg[1]/CLK (1.3946 1.4523) RiseTrig slew=(0.1161 0.0984)

tx_core/tx_crc/crcpkt2/data48_d_reg[18]/CLK (1.3941 1.4518) RiseTrig slew=(0.1161 0.0984)

tx_core/tx_crc/crcpkt2/data48_d_reg[38]/CLK (1.3943 1.452) RiseTrig slew=(0.1161 0.0984)

tx_core/tx_crc/crcpkt2/data48_d_reg[3]/CLK (1.3938 1.4515) RiseTrig slew=(0.1161 0.0984)

tx_core/tx_crc/crcpkt2/data48_d_reg[37]/CLK (1.3948 1.4525) RiseTrig slew=(0.1161 0.0984)

tx_core/tx_crc/crcpkt2/data48_d_reg[30]/CLK (1.3886 1.4466) RiseTrig slew=(0.1084 0.0921)

tx_core/tx_crc/crcpkt2/data48_d_reg[7]/CLK (1.3885 1.4465) RiseTrig slew=(0.1084 0.0921)

tx_core/tx_crc/crcpkt2/data48_d_reg[23]/CLK (1.3885 1.4465) RiseTrig slew=(0.1084 0.0921)

tx_core/tx_crc/crcpkt2/data48_d_reg[0]/CLK (1.3896 1.4476) RiseTrig slew=(0.1084 0.0921)

tx_core/tx_crc/crcpkt2/data48_d_reg[25]/CLK (1.3906 1.4486) RiseTrig slew=(0.1084 0.0921)

tx_core/tx_crc/crcpkt2/data48_d_reg[34]/CLK (1.3901 1.4481) RiseTrig slew=(0.1084 0.0921)

tx_core/tx_crc/crcpkt2/data48_d_reg[35]/CLK (1.3912 1.4492) RiseTrig slew=(0.1084 0.0921)

tx_core/tx_crc/crcpkt2/data48_d_reg[39]/CLK (1.3908 1.4488) RiseTrig slew=(0.1084 0.0921)

tx_core/tx_crc/crcpkt2/data48_d_reg[5]/CLK (1.3915 1.4495) RiseTrig slew=(0.1084 0.0921)

tx_core/tx_crc/crcpkt2/data48_d_reg[6]/CLK (1.3906 1.4486) RiseTrig slew=(0.1084 0.0921)

tx_core/tx_crc/crcpkt2/data48_d_reg[2]/CLK (1.3916 1.4496) RiseTrig slew=(0.1084 0.0921)

tx_core/tx_crc/crcpkt2/data48_d_reg[32]/CLK (1.3884 1.4464) RiseTrig slew=(0.1084 0.0921)

tx_core/tx_crc/crcpkt2/data48_d_reg[21]/CLK (1.3842 1.4426) RiseTrig slew=(0.1027 0.0875)

tx_core/tx_crc/crcpkt2/data48_d_reg[8]/CLK (1.3825 1.4409) RiseTrig slew=(0.1027 0.0875)

tx_core/tx_crc/crcpkt2/data48_d_reg[47]/CLK (1.3844 1.4428) RiseTrig slew=(0.1027 0.0875)

tx_core/tx_crc/crcpkt2/data48_d_reg[44]/CLK (1.3843 1.4427) RiseTrig slew=(0.1027 0.0875)

tx_core/tx_crc/crcpkt2/data48_d_reg[41]/CLK (1.384 1.4424) RiseTrig slew=(0.1027 0.0875)

tx_core/tx_crc/crcpkt2/data48_d_reg[33]/CLK (1.3835 1.4419) RiseTrig slew=(0.1027 0.0875)

tx_core/tx_crc/crcpkt2/data48_d_reg[31]/CLK (1.3838 1.4422) RiseTrig slew=(0.1027 0.0875)

tx_core/tx_crc/crcpkt2/data48_d_reg[15]/CLK (1.3815 1.4399) RiseTrig slew=(0.1027 0.0875)

tx_core/tx_crc/crcpkt2/data48_d_reg[14]/CLK (1.3813 1.4397) RiseTrig slew=(0.1027 0.0875)

tx_core/tx_crc/crcpkt2/data64_d_reg[0]/CLK (1.4036 1.469) RiseTrig slew=(0.0905 0.0768)

tx_core/tx_crc/crcpkt2/data64_d_reg[8]/CLK (1.4035 1.4689) RiseTrig slew=(0.0905 0.0768)

tx_core/tx_crc/crcpkt2/data64_d_reg[12]/CLK (1.4026 1.468) RiseTrig slew=(0.0905 0.0768)

tx_core/tx_crc/crcpkt2/data64_d_reg[18]/CLK (1.4031 1.4685) RiseTrig slew=(0.0905 0.0768)

tx_core/tx_crc/crcpkt2/data64_d_reg[30]/CLK (1.4026 1.468) RiseTrig slew=(0.0905 0.0768)

tx_core/tx_crc/crcpkt2/data64_d_reg[17]/CLK (1.4031 1.4685) RiseTrig slew=(0.0905 0.0768)

tx_core/tx_crc/crcpkt2/data64_d_reg[9]/CLK (1.4022 1.4676) RiseTrig slew=(0.0905 0.0768)

tx_core/tx_crc/crcpkt2/data64_d_reg[29]/CLK (1.4024 1.4678) RiseTrig slew=(0.0905 0.0768)

tx_core/tx_crc/crcpkt2/data64_d_reg[23]/CLK (1.4022 1.4676) RiseTrig slew=(0.0905 0.0768)

tx_core/tx_crc/crcpkt2/data64_d_reg[21]/CLK (1.4027 1.4681) RiseTrig slew=(0.0905 0.0768)

tx_core/tx_crc/crcpkt2/data64_d_reg[19]/CLK (1.4015 1.4669) RiseTrig slew=(0.0905 0.0768)

tx_core/tx_crc/crcpkt2/data64_d_reg[42]/CLK (1.4134 1.4783) RiseTrig slew=(0.0985 0.0833)

tx_core/tx_crc/crcpkt2/data64_d_reg[49]/CLK (1.4122 1.4772) RiseTrig slew=(0.0985 0.0833)

tx_core/tx_crc/crcpkt2/data64_d_reg[48]/CLK (1.4123 1.4773) RiseTrig slew=(0.0985 0.0833)

tx_core/tx_crc/crcpkt2/data64_d_reg[53]/CLK (1.412 1.477) RiseTrig slew=(0.0985 0.0833)

tx_core/tx_crc/crcpkt2/data64_d_reg[54]/CLK (1.4121 1.4771) RiseTrig slew=(0.0985 0.0833)

tx_core/tx_crc/crcpkt2/data64_d_reg[55]/CLK (1.4131 1.4781) RiseTrig slew=(0.0985 0.0833)

tx_core/tx_crc/crcpkt2/data64_d_reg[60]/CLK (1.4134 1.4783) RiseTrig slew=(0.0985 0.0833)

tx_core/tx_crc/crcpkt2/data64_d_reg[62]/CLK (1.4141 1.4791) RiseTrig slew=(0.0985 0.0833)

tx_core/tx_crc/crcpkt2/data64_d_reg[63]/CLK (1.414 1.479) RiseTrig slew=(0.0985 0.0833)

tx_core/tx_crc/crcpkt2/data64_d_reg[57]/CLK (1.4115 1.4765) RiseTrig slew=(0.0967 0.0818)

tx_core/tx_crc/crcpkt2/data64_d_reg[47]/CLK (1.4119 1.4769) RiseTrig slew=(0.0967 0.0818)

tx_core/tx_crc/crcpkt2/data64_d_reg[34]/CLK (1.4113 1.4763) RiseTrig slew=(0.0967 0.0818)

tx_core/tx_crc/crcpkt2/data64_d_reg[52]/CLK (1.4111 1.4761) RiseTrig slew=(0.0967 0.0818)

tx_core/tx_crc/crcpkt2/data64_d_reg[58]/CLK (1.4116 1.4766) RiseTrig slew=(0.0967 0.0818)

tx_core/tx_crc/crcpkt2/data64_d_reg[51]/CLK (1.4107 1.4757) RiseTrig slew=(0.0967 0.0818)

tx_core/tx_crc/crcpkt2/data64_d_reg[41]/CLK (1.4118 1.4768) RiseTrig slew=(0.0967 0.0818)

tx_core/tx_crc/crcpkt2/data64_d_reg[56]/CLK (1.4095 1.4745) RiseTrig slew=(0.0967 0.0818)

tx_core/tx_crc/crcpkt2/data64_d_reg[50]/CLK (1.4102 1.4751) RiseTrig slew=(0.0967 0.0818)

tx_core/tx_crc/crcpkt2/data64_d_reg[59]/CLK (1.4084 1.4734) RiseTrig slew=(0.0967 0.0818)

tx_core/tx_crc/crcpkt2/data64_d_reg[38]/CLK (1.415 1.4782) RiseTrig slew=(0.1186 0.0998)

tx_core/tx_crc/crcpkt2/data64_d_reg[32]/CLK (1.415 1.4782) RiseTrig slew=(0.1186 0.0998)

tx_core/tx_crc/crcpkt2/data64_d_reg[35]/CLK (1.4144 1.4776) RiseTrig slew=(0.1187 0.0998)

tx_core/tx_crc/crcpkt2/data64_d_reg[39]/CLK (1.4127 1.4759) RiseTrig slew=(0.1187 0.0998)

tx_core/tx_crc/crcpkt2/data64_d_reg[37]/CLK (1.415 1.4782) RiseTrig slew=(0.1186 0.0998)

tx_core/tx_crc/crcpkt2/data64_d_reg[45]/CLK (1.4133 1.4765) RiseTrig slew=(0.1187 0.0998)

tx_core/tx_crc/crcpkt2/data64_d_reg[33]/CLK (1.4144 1.4776) RiseTrig slew=(0.1187 0.0998)

tx_core/tx_crc/crcpkt2/data64_d_reg[43]/CLK (1.4085 1.4717) RiseTrig slew=(0.1187 0.0997)

tx_core/tx_crc/crcpkt2/data64_d_reg[40]/CLK (1.4084 1.4716) RiseTrig slew=(0.1187 0.0997)

tx_core/tx_crc/crcpkt2/data64_d_reg[44]/CLK (1.4086 1.4718) RiseTrig slew=(0.1187 0.0997)

tx_core/tx_crc/crcpkt2/data64_d_reg[46]/CLK (1.4095 1.4727) RiseTrig slew=(0.1187 0.0997)

tx_core/tx_crc/crcpkt2/data64_d_reg[6]/CLK (1.4101 1.4734) RiseTrig slew=(0.1173 0.0985)

tx_core/tx_crc/crcpkt2/data64_d_reg[14]/CLK (1.4084 1.4717) RiseTrig slew=(0.1173 0.0985)

tx_core/tx_crc/crcpkt2/data64_d_reg[10]/CLK (1.4097 1.473) RiseTrig slew=(0.1173 0.0985)

tx_core/tx_crc/crcpkt2/data64_d_reg[26]/CLK (1.4084 1.4717) RiseTrig slew=(0.1173 0.0985)

tx_core/tx_crc/crcpkt2/data64_d_reg[13]/CLK (1.4101 1.4735) RiseTrig slew=(0.1173 0.0985)

tx_core/tx_crc/crcpkt2/data64_d_reg[5]/CLK (1.4117 1.475) RiseTrig slew=(0.1173 0.0985)

tx_core/tx_crc/crcpkt2/data64_d_reg[15]/CLK (1.4102 1.4735) RiseTrig slew=(0.1173 0.0985)

tx_core/tx_crc/crcpkt2/data64_d_reg[3]/CLK (1.4123 1.4756) RiseTrig slew=(0.1173 0.0985)

tx_core/tx_crc/crcpkt2/data64_d_reg[4]/CLK (1.4121 1.4754) RiseTrig slew=(0.1173 0.0985)

tx_core/tx_crc/crcpkt2/data64_d_reg[7]/CLK (1.4122 1.4755) RiseTrig slew=(0.1173 0.0985)

tx_core/tx_crc/crcpkt2/data64_d_reg[2]/CLK (1.4122 1.4755) RiseTrig slew=(0.1173 0.0985)

tx_core/tx_crc/crcpkt2/data64_d_reg[1]/CLK (1.4121 1.4754) RiseTrig slew=(0.1173 0.0985)

tx_core/tx_crc/crcpkt2/data64_d_reg[11]/CLK (1.4039 1.4675) RiseTrig slew=(0.1111 0.0934)

tx_core/tx_crc/crcpkt2/data64_d_reg[28]/CLK (1.3999 1.4636) RiseTrig slew=(0.1111 0.0934)

tx_core/tx_crc/crcpkt2/data64_d_reg[24]/CLK (1.4037 1.4674) RiseTrig slew=(0.1111 0.0934)

tx_core/tx_crc/crcpkt2/data64_d_reg[31]/CLK (1.4036 1.4672) RiseTrig slew=(0.1111 0.0934)

tx_core/tx_crc/crcpkt2/data64_d_reg[20]/CLK (1.4039 1.4676) RiseTrig slew=(0.1111 0.0934)

tx_core/tx_crc/crcpkt2/data64_d_reg[16]/CLK (1.4039 1.4676) RiseTrig slew=(0.1111 0.0934)

tx_core/tx_crc/crcpkt2/data64_d_reg[25]/CLK (1.4026 1.4663) RiseTrig slew=(0.1111 0.0934)

tx_core/tx_crc/crcpkt2/data64_d_reg[27]/CLK (1.4029 1.4666) RiseTrig slew=(0.1111 0.0934)

tx_core/tx_crc/crcpkt2/data64_d_reg[61]/CLK (1.4041 1.4678) RiseTrig slew=(0.1111 0.0934)

tx_core/tx_crc/crcpkt2/data64_d_reg[36]/CLK (1.4039 1.4676) RiseTrig slew=(0.1111 0.0934)

tx_core/tx_crc/crcpkt2/data64_d_reg[22]/CLK (1.4039 1.4676) RiseTrig slew=(0.1111 0.0934)

tx_core/axi_master/pfifo_datain_2_d_reg[50]/CLK (1.4136 1.4773) RiseTrig slew=(0.1123 0.0948)

tx_core/axi_master/pfifo_datain_2_d_reg[20]/CLK (1.4108 1.4745) RiseTrig slew=(0.1123 0.0948)

tx_core/axi_master/pfifo_datain_2_d_reg[25]/CLK (1.4121 1.4758) RiseTrig slew=(0.1123 0.0948)

tx_core/axi_master/pfifo_datain_2_d_reg[61]/CLK (1.4127 1.4764) RiseTrig slew=(0.1123 0.0948)

tx_core/axi_master/pfifo_datain_2_d_reg[41]/CLK (1.415 1.4787) RiseTrig slew=(0.1123 0.0948)

tx_core/axi_master/pfifo_datain_2_d_reg[47]/CLK (1.4171 1.4808) RiseTrig slew=(0.1123 0.0948)

tx_core/axi_master/pfifo_datain_2_d_reg[29]/CLK (1.4176 1.4813) RiseTrig slew=(0.1123 0.0948)

tx_core/axi_master/pfifo_datain_2_d_reg[45]/CLK (1.416 1.4797) RiseTrig slew=(0.1123 0.0948)

tx_core/axi_master/pfifo_datain_2_d_reg[57]/CLK (1.4168 1.4805) RiseTrig slew=(0.1123 0.0948)

tx_core/axi_master/pfifo_datain_2_d_reg[26]/CLK (1.4186 1.4823) RiseTrig slew=(0.1123 0.0948)

tx_core/axi_master/pfifo_datain_2_d_reg[28]/CLK (1.4186 1.4823) RiseTrig slew=(0.1123 0.0948)

tx_core/axi_master/pfifo_datain_2_d_reg[30]/CLK (1.4166 1.4798) RiseTrig slew=(0.1203 0.1015)

tx_core/axi_master/pfifo_datain_2_d_reg[2]/CLK (1.4284 1.4916) RiseTrig slew=(0.1203 0.1017)

tx_core/axi_master/pfifo_datain_2_d_reg[5]/CLK (1.4288 1.492) RiseTrig slew=(0.1203 0.1017)

tx_core/axi_master/pfifo_datain_2_d_reg[4]/CLK (1.4289 1.492) RiseTrig slew=(0.1203 0.1017)

tx_core/axi_master/pfifo_datain_2_d_reg[12]/CLK (1.4283 1.4915) RiseTrig slew=(0.1203 0.1017)

tx_core/axi_master/pfifo_datain_2_d_reg[3]/CLK (1.4287 1.4919) RiseTrig slew=(0.1203 0.1017)

tx_core/axi_master/pfifo_datain_2_d_reg[9]/CLK (1.4269 1.49) RiseTrig slew=(0.1204 0.1017)

tx_core/axi_master/pfifo_datain_2_d_reg[0]/CLK (1.4281 1.4913) RiseTrig slew=(0.1203 0.1017)

tx_core/axi_master/pfifo_datain_2_d_reg[1]/CLK (1.4282 1.4914) RiseTrig slew=(0.1203 0.1017)

tx_core/axi_master/pfifo_datain_2_d_reg[11]/CLK (1.4284 1.4916) RiseTrig slew=(0.1203 0.1017)

tx_core/axi_master/pfifo_datain_2_d_reg[18]/CLK (1.4203 1.4835) RiseTrig slew=(0.1204 0.1016)

tx_core/axi_master/pfifo_datain_2_d_reg[24]/CLK (1.3957 1.4609) RiseTrig slew=(0.0898 0.0764)

tx_core/axi_master/pfifo_datain_2_d_reg[31]/CLK (1.3971 1.4623) RiseTrig slew=(0.0898 0.0764)

tx_core/axi_master/pfifo_datain_2_d_reg[16]/CLK (1.3981 1.4633) RiseTrig slew=(0.0898 0.0764)

tx_core/axi_master/pfifo_datain_2_d_reg[27]/CLK (1.398 1.4632) RiseTrig slew=(0.0898 0.0764)

tx_core/axi_master/pfifo_datain_2_d_reg[34]/CLK (1.3982 1.4634) RiseTrig slew=(0.0898 0.0764)

tx_core/axi_master/pfifo_datain_2_d_reg[22]/CLK (1.3979 1.4631) RiseTrig slew=(0.0898 0.0764)

tx_core/axi_master/pfifo_datain_2_d_reg[52]/CLK (1.3982 1.4634) RiseTrig slew=(0.0898 0.0764)

tx_core/axi_master/pfifo_datain_2_d_reg[58]/CLK (1.3984 1.4636) RiseTrig slew=(0.0898 0.0764)

tx_core/axi_master/pfifo_datain_2_d_reg[51]/CLK (1.3986 1.4638) RiseTrig slew=(0.0898 0.0764)

tx_core/axi_master/pfifo_datain_2_d_reg[62]/CLK (1.3987 1.4639) RiseTrig slew=(0.0898 0.0764)

tx_core/axi_master/pfifo_datain_2_d_reg[7]/CLK (1.4199 1.4836) RiseTrig slew=(0.1127 0.0953)

tx_core/axi_master/pfifo_datain_2_d_reg[6]/CLK (1.4194 1.4831) RiseTrig slew=(0.1127 0.0953)

tx_core/axi_master/pfifo_datain_2_d_reg[8]/CLK (1.4188 1.4825) RiseTrig slew=(0.1127 0.0953)

tx_core/axi_master/pfifo_datain_2_d_reg[15]/CLK (1.418 1.4817) RiseTrig slew=(0.1127 0.0953)

tx_core/axi_master/pfifo_datain_2_d_reg[14]/CLK (1.4181 1.4818) RiseTrig slew=(0.1127 0.0953)

tx_core/axi_master/pfifo_datain_2_d_reg[13]/CLK (1.4181 1.4818) RiseTrig slew=(0.1127 0.0953)

tx_core/axi_master/pfifo_datain_2_d_reg[17]/CLK (1.4162 1.4799) RiseTrig slew=(0.1127 0.0953)

tx_core/axi_master/pfifo_datain_2_d_reg[19]/CLK (1.4133 1.477) RiseTrig slew=(0.1127 0.0952)

tx_core/axi_master/pfifo_datain_2_d_reg[21]/CLK (1.4147 1.4784) RiseTrig slew=(0.1127 0.0953)

tx_core/axi_master/pfifo_datain_2_d_reg[23]/CLK (1.4115 1.4752) RiseTrig slew=(0.1127 0.0952)

tx_core/axi_master/pfifo_datain_2_d_reg[32]/CLK (1.4257 1.489) RiseTrig slew=(0.1196 0.1014)

tx_core/axi_master/pfifo_datain_2_d_reg[44]/CLK (1.4256 1.4889) RiseTrig slew=(0.1196 0.1014)

tx_core/axi_master/pfifo_datain_2_d_reg[56]/CLK (1.4227 1.486) RiseTrig slew=(0.1197 0.1014)

tx_core/axi_master/pfifo_datain_2_d_reg[35]/CLK (1.424 1.4873) RiseTrig slew=(0.1196 0.1014)

tx_core/axi_master/pfifo_datain_2_d_reg[37]/CLK (1.4264 1.4896) RiseTrig slew=(0.1196 0.1014)

tx_core/axi_master/pfifo_datain_2_d_reg[42]/CLK (1.4271 1.4903) RiseTrig slew=(0.1196 0.1013)

tx_core/axi_master/pfifo_datain_2_d_reg[60]/CLK (1.4282 1.4914) RiseTrig slew=(0.1196 0.1013)

tx_core/axi_master/pfifo_datain_2_d_reg[43]/CLK (1.4282 1.4914) RiseTrig slew=(0.1196 0.1013)

tx_core/axi_master/pfifo_datain_2_d_reg[38]/CLK (1.4288 1.492) RiseTrig slew=(0.1196 0.1013)

tx_core/axi_master/pfifo_datain_2_d_reg[40]/CLK (1.4288 1.492) RiseTrig slew=(0.1196 0.1013)

tx_core/axi_master/pfifo_datain_2_d_reg[63]/CLK (1.4286 1.4919) RiseTrig slew=(0.1196 0.1013)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[7]/CLK (1.4128 1.4765) RiseTrig slew=(0.1124 0.0951)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[2]/CLK (1.4169 1.4806) RiseTrig slew=(0.1124 0.0951)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[5]/CLK (1.4173 1.481) RiseTrig slew=(0.1124 0.0951)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[4]/CLK (1.4172 1.4809) RiseTrig slew=(0.1124 0.0951)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[3]/CLK (1.4175 1.4813) RiseTrig slew=(0.1124 0.0951)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[1]/CLK (1.4174 1.4811) RiseTrig slew=(0.1124 0.0951)

tx_core/axi_master/pfifo_datain_2_d_reg[10]/CLK (1.409 1.4727) RiseTrig slew=(0.1123 0.095)

tx_core/axi_master/pkt2_fifo/w_ptr_reg[0]/CLK (1.4177 1.4814) RiseTrig slew=(0.1124 0.0951)

tx_core/axi_master/pfifo_datain_2_d_reg[36]/CLK (1.4136 1.4777) RiseTrig slew=(0.1066 0.0904)

tx_core/axi_master/pfifo_datain_2_d_reg[33]/CLK (1.412 1.4761) RiseTrig slew=(0.1066 0.0904)

tx_core/axi_master/pfifo_datain_2_d_reg[46]/CLK (1.4101 1.4742) RiseTrig slew=(0.1066 0.0904)

tx_core/axi_master/pfifo_datain_2_d_reg[59]/CLK (1.4135 1.4776) RiseTrig slew=(0.1066 0.0904)

tx_core/axi_master/pfifo_datain_2_d_reg[39]/CLK (1.4137 1.4778) RiseTrig slew=(0.1066 0.0904)

tx_core/axi_master/pfifo_datain_2_d_reg[53]/CLK (1.4137 1.4778) RiseTrig slew=(0.1066 0.0904)

tx_core/axi_master/pfifo_datain_2_d_reg[49]/CLK (1.4136 1.4777) RiseTrig slew=(0.1066 0.0904)

tx_core/axi_master/pfifo_datain_2_d_reg[54]/CLK (1.4115 1.4756) RiseTrig slew=(0.1066 0.0904)

tx_core/axi_master/pfifo_datain_2_d_reg[55]/CLK (1.4115 1.4756) RiseTrig slew=(0.1066 0.0904)

tx_core/axi_master/pfifo_datain_2_d_reg[48]/CLK (1.4127 1.4768) RiseTrig slew=(0.1066 0.0904)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[4]/CLK (1.4007 1.4658) RiseTrig slew=(0.0909 0.0774)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[2]/CLK (1.4 1.4651) RiseTrig slew=(0.0909 0.0774)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[6]/CLK (1.4008 1.4659) RiseTrig slew=(0.0909 0.0774)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[3]/CLK (1.4007 1.4658) RiseTrig slew=(0.0909 0.0774)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[5]/CLK (1.4001 1.4652) RiseTrig slew=(0.0909 0.0774)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[1]/CLK (1.4001 1.4652) RiseTrig slew=(0.0909 0.0774)

tx_core/axi_master/pfifo_datain_ctrl2_d_reg[0]/CLK (1.4006 1.4657) RiseTrig slew=(0.0909 0.0774)

tx_core/axi_master/link_datain_2_d_reg[30]/CLK (1.3782 1.4294) RiseTrig slew=(0.1146 0.0975)

tx_core/axi_master/link_datain_2_d_reg[10]/CLK (1.3772 1.4284) RiseTrig slew=(0.1146 0.0975)

tx_core/axi_master/link_datain_2_d_reg[13]/CLK (1.3769 1.4281) RiseTrig slew=(0.1146 0.0975)

tx_core/axi_master/link_datain_2_d_reg[14]/CLK (1.3769 1.4281) RiseTrig slew=(0.1146 0.0975)

tx_core/axi_master/link_datain_2_d_reg[15]/CLK (1.3767 1.4279) RiseTrig slew=(0.1146 0.0975)

tx_core/axi_master/link_datain_2_d_reg[6]/CLK (1.3774 1.4286) RiseTrig slew=(0.1146 0.0975)

tx_core/axi_master/link_datain_2_d_reg[8]/CLK (1.3763 1.4275) RiseTrig slew=(0.1146 0.0975)

tx_core/axi_master/link_datain_2_d_reg[19]/CLK (1.3791 1.4303) RiseTrig slew=(0.1146 0.0975)

tx_core/axi_master/link_datain_2_d_reg[23]/CLK (1.3788 1.43) RiseTrig slew=(0.1146 0.0975)

tx_core/axi_master/link_datain_2_d_reg[7]/CLK (1.3798 1.4312) RiseTrig slew=(0.1131 0.0962)

tx_core/axi_master/link_datain_2_d_reg[2]/CLK (1.3798 1.4312) RiseTrig slew=(0.1131 0.0962)

tx_core/axi_master/link_datain_2_d_reg[0]/CLK (1.379 1.4304) RiseTrig slew=(0.1131 0.0962)

tx_core/axi_master/link_datain_2_d_reg[5]/CLK (1.3792 1.4306) RiseTrig slew=(0.1131 0.0962)

tx_core/axi_master/link_datain_2_d_reg[4]/CLK (1.3795 1.4309) RiseTrig slew=(0.1131 0.0962)

tx_core/axi_master/link_datain_2_d_reg[3]/CLK (1.3782 1.4296) RiseTrig slew=(0.1131 0.0962)

tx_core/axi_master/link_datain_2_d_reg[1]/CLK (1.3789 1.4303) RiseTrig slew=(0.1131 0.0962)

tx_core/axi_master/link_datain_2_d_reg[11]/CLK (1.3782 1.4296) RiseTrig slew=(0.1131 0.0962)

tx_core/axi_master/link_addr_2_fifo/w_ptr_reg[0]/CLK (1.3791 1.4305) RiseTrig slew=(0.1131 0.0962)

tx_core/axi_master/link_datain_2_d_reg[12]/CLK (1.3777 1.4291) RiseTrig slew=(0.1131 0.0962)

tx_core/axi_master/link_datain_2_d_reg[9]/CLK (1.3782 1.4296) RiseTrig slew=(0.1131 0.0962)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[1]/CLK (1.3566 1.4081) RiseTrig slew=(0.1069 0.0912)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[2]/CLK (1.3565 1.408) RiseTrig slew=(0.1069 0.0912)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[3]/CLK (1.3558 1.4073) RiseTrig slew=(0.1069 0.0912)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[4]/CLK (1.3568 1.4082) RiseTrig slew=(0.1069 0.0912)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[5]/CLK (1.3567 1.4082) RiseTrig slew=(0.1069 0.0912)

tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[0]/CLK (1.3566 1.4081) RiseTrig slew=(0.1069 0.0912)

tx_core/axi_master/link_datain_2_d_reg[21]/CLK (1.3535 1.405) RiseTrig slew=(0.1069 0.0912)

tx_core/axi_master/link_datain_2_d_reg[17]/CLK (1.3533 1.4048) RiseTrig slew=(0.1069 0.0912)

tx_core/axi_master/link_datain_2_d_reg[18]/CLK (1.3699 1.4217) RiseTrig slew=(0.1053 0.0899)

tx_core/axi_master/link_datain_2_d_reg[20]/CLK (1.3706 1.4224) RiseTrig slew=(0.1053 0.0899)

tx_core/axi_master/link_datain_2_d_reg[22]/CLK (1.3714 1.4232) RiseTrig slew=(0.1053 0.0899)

tx_core/axi_master/link_datain_2_d_reg[24]/CLK (1.3712 1.423) RiseTrig slew=(0.1053 0.0899)

tx_core/axi_master/link_datain_2_d_reg[25]/CLK (1.371 1.4228) RiseTrig slew=(0.1053 0.0899)

tx_core/axi_master/link_datain_2_d_reg[26]/CLK (1.37 1.4218) RiseTrig slew=(0.1053 0.0899)

tx_core/axi_master/link_datain_2_d_reg[27]/CLK (1.3708 1.4226) RiseTrig slew=(0.1053 0.0899)

tx_core/axi_master/link_datain_2_d_reg[28]/CLK (1.3701 1.4219) RiseTrig slew=(0.1053 0.0899)

tx_core/axi_master/link_datain_2_d_reg[29]/CLK (1.3692 1.421) RiseTrig slew=(0.1053 0.0899)

tx_core/axi_master/link_datain_2_d_reg[31]/CLK (1.3713 1.4231) RiseTrig slew=(0.1053 0.0899)

tx_core/axi_master/link_datain_2_d_reg[16]/CLK (1.3709 1.4227) RiseTrig slew=(0.1053 0.0899)

tx_core/tx_rs/xgmii_tx_hold_reg[51]/CLK (1.397 1.4535) RiseTrig slew=(0.1273 0.1071)

tx_core/tx_rs/xgmii_tx_hold_reg[55]/CLK (1.397 1.4535) RiseTrig slew=(0.1273 0.1071)

tx_core/tx_rs/xgmii_tx_hold_reg[52]/CLK (1.3963 1.4528) RiseTrig slew=(0.1273 0.1071)

tx_core/tx_rs/xgmii_tx_hold_reg[54]/CLK (1.3958 1.4523) RiseTrig slew=(0.1273 0.1071)

tx_core/tx_rs/xgmii_tx_hold_reg[8]/CLK (1.3959 1.4524) RiseTrig slew=(0.1273 0.1071)

tx_core/tx_rs/xgmii_tx_hold_reg[63]/CLK (1.3949 1.4514) RiseTrig slew=(0.1273 0.1071)

tx_core/tx_rs/xgmii_tx_hold_reg[48]/CLK (1.3949 1.4514) RiseTrig slew=(0.1273 0.1071)

tx_core/tx_rs/xgmii_tx_hold_reg[59]/CLK (1.3947 1.4511) RiseTrig slew=(0.1273 0.1071)

tx_core/tx_rs/xgmii_tx_hold_reg[16]/CLK (1.3942 1.4507) RiseTrig slew=(0.1273 0.1071)

tx_core/tx_rs/xgmii_tx_hold_reg[22]/CLK (1.3953 1.4517) RiseTrig slew=(0.1273 0.1071)

tx_core/tx_rs/xgmii_tx_hold_reg[20]/CLK (1.3952 1.4517) RiseTrig slew=(0.1273 0.1071)

tx_core/tx_rs/xgmii_tx_hold_reg[23]/CLK (1.397 1.4535) RiseTrig slew=(0.1273 0.1071)

tx_core/tx_rs/xgmii_tx_hold_reg[61]/CLK (1.395 1.4515) RiseTrig slew=(0.1273 0.1071)

tx_core/tx_rs/xgmii_tx_hold_reg[27]/CLK (1.3952 1.4517) RiseTrig slew=(0.1273 0.1071)

tx_core/tx_rs/xgmii_tx_hold_reg[15]/CLK (1.4077 1.4633) RiseTrig slew=(0.1424 0.1195)

tx_core/tx_rs/xgmii_tx_hold_reg[11]/CLK (1.4077 1.4633) RiseTrig slew=(0.1424 0.1195)

tx_core/tx_rs/xgmii_tx_hold_reg[43]/CLK (1.4078 1.4634) RiseTrig slew=(0.1424 0.1195)

tx_core/tx_rs/pkt_ctrl_d_reg[5]/CLK (1.4065 1.4621) RiseTrig slew=(0.1424 0.1195)

tx_core/tx_rs/xgmii_tx_hold_reg[53]/CLK (1.406 1.4616) RiseTrig slew=(0.1424 0.1195)

tx_core/tx_rs/xgmii_tx_hold_reg[47]/CLK (1.4076 1.4632) RiseTrig slew=(0.1424 0.1195)

tx_core/tx_rs/xgmii_tx_hold_reg[45]/CLK (1.4073 1.463) RiseTrig slew=(0.1424 0.1195)

tx_core/tx_rs/xgmii_tx_hold_reg[3]/CLK (1.4078 1.4634) RiseTrig slew=(0.1424 0.1195)

tx_core/tx_rs/xgmii_tx_hold_reg[21]/CLK (1.408 1.4636) RiseTrig slew=(0.1424 0.1195)

tx_core/tx_rs/xgmii_tx_hold_reg[19]/CLK (1.4079 1.4636) RiseTrig slew=(0.1424 0.1195)

tx_core/tx_rs/xgmii_tx_hold_reg[13]/CLK (1.4077 1.4633) RiseTrig slew=(0.1424 0.1195)

tx_core/tx_rs/pkt_ctrl_d_reg[7]/CLK (1.405 1.4606) RiseTrig slew=(0.1424 0.1195)

tx_core/tx_rs/pkt_ctrl_d_reg[6]/CLK (1.4066 1.4622) RiseTrig slew=(0.1424 0.1195)

tx_core/tx_rs/pkt_ctrl_d_reg[4]/CLK (1.4065 1.4621) RiseTrig slew=(0.1424 0.1195)

tx_core/tx_rs/pkt_ctrl_d_reg[3]/CLK (1.4059 1.4615) RiseTrig slew=(0.1424 0.1195)

tx_core/tx_rs/pkt_ctrl_d_reg[2]/CLK (1.4062 1.4618) RiseTrig slew=(0.1424 0.1195)

tx_core/tx_rs/pkt_ctrl_d_reg[1]/CLK (1.4064 1.462) RiseTrig slew=(0.1424 0.1195)

tx_core/tx_rs/pkt_ctrl_d_reg[0]/CLK (1.4062 1.4618) RiseTrig slew=(0.1424 0.1195)

tx_core/tx_rs/xgmii_tx_hold_reg[14]/CLK (1.4117 1.4672) RiseTrig slew=(0.1447 0.1214)

tx_core/tx_rs/xgmii_tx_hold_reg[12]/CLK (1.4116 1.4671) RiseTrig slew=(0.1447 0.1214)

tx_core/tx_rs/xgmii_tx_hold_reg[37]/CLK (1.4118 1.4672) RiseTrig slew=(0.1447 0.1214)

tx_core/tx_rs/xgmii_tx_hold_reg[0]/CLK (1.4131 1.4686) RiseTrig slew=(0.1447 0.1214)

tx_core/tx_rs/xgmii_tx_hold_reg[7]/CLK (1.4105 1.466) RiseTrig slew=(0.1447 0.1214)

tx_core/tx_rs/xgmii_tx_hold_reg[6]/CLK (1.4128 1.4683) RiseTrig slew=(0.1447 0.1214)

tx_core/tx_rs/xgmii_tx_hold_reg[5]/CLK (1.4103 1.4658) RiseTrig slew=(0.1447 0.1214)

tx_core/tx_rs/xgmii_tx_hold_reg[4]/CLK (1.4112 1.4667) RiseTrig slew=(0.1447 0.1214)

tx_core/tx_rs/xgmii_tx_hold_reg[46]/CLK (1.4102 1.4657) RiseTrig slew=(0.1447 0.1214)

tx_core/tx_rs/xgmii_tx_hold_reg[44]/CLK (1.4102 1.4657) RiseTrig slew=(0.1447 0.1214)

tx_core/tx_rs/xgmii_tx_hold_reg[39]/CLK (1.4112 1.4667) RiseTrig slew=(0.1447 0.1214)

tx_core/tx_rs/xgmii_tx_hold_reg[38]/CLK (1.4112 1.4667) RiseTrig slew=(0.1447 0.1214)

tx_core/tx_rs/xgmii_tx_hold_reg[36]/CLK (1.4104 1.4659) RiseTrig slew=(0.1447 0.1214)

tx_core/tx_rs/xgmii_tx_hold_reg[35]/CLK (1.4109 1.4664) RiseTrig slew=(0.1447 0.1214)

tx_core/tx_rs/xgmii_tx_hold_reg[33]/CLK (1.4135 1.469) RiseTrig slew=(0.1447 0.1214)

tx_core/tx_rs/xgmii_tx_hold_reg[32]/CLK (1.4124 1.4679) RiseTrig slew=(0.1447 0.1214)

tx_core/tx_rs/xgmii_tx_hold_reg[1]/CLK (1.4134 1.4689) RiseTrig slew=(0.1447 0.1214)

tx_core/tx_rs/xgmii_tx_hold_reg[29]/CLK (1.3897 1.4467) RiseTrig slew=(0.1211 0.102)

tx_core/tx_rs/xgmii_tx_hold_reg[31]/CLK (1.3897 1.4467) RiseTrig slew=(0.1211 0.102)

tx_core/tx_rs/xgmii_tx_hold_reg[30]/CLK (1.3873 1.4443) RiseTrig slew=(0.1211 0.102)

tx_core/tx_rs/xgmii_tx_hold_reg[17]/CLK (1.3894 1.4464) RiseTrig slew=(0.1211 0.102)

tx_core/tx_rs/xgmii_tx_hold_reg[18]/CLK (1.3893 1.4463) RiseTrig slew=(0.1211 0.102)

tx_core/tx_rs/xgmii_tx_hold_reg[26]/CLK (1.3892 1.4462) RiseTrig slew=(0.1211 0.102)

tx_core/tx_rs/xgmii_tx_hold_reg[28]/CLK (1.3874 1.4444) RiseTrig slew=(0.1211 0.102)

tx_core/tx_rs/xgmii_tx_hold_reg[49]/CLK (1.3895 1.4465) RiseTrig slew=(0.1211 0.102)

tx_core/tx_rs/xgmii_tx_hold_reg[56]/CLK (1.3893 1.4463) RiseTrig slew=(0.1211 0.102)

tx_core/tx_rs/xgmii_tx_hold_reg[58]/CLK (1.3895 1.4465) RiseTrig slew=(0.1211 0.102)

tx_core/tx_rs/xgmii_tx_hold_reg[25]/CLK (1.3884 1.4454) RiseTrig slew=(0.1211 0.102)

tx_core/tx_rs/xgmii_tx_hold_reg[60]/CLK (1.3886 1.4456) RiseTrig slew=(0.1211 0.102)

tx_core/tx_rs/xgmii_tx_hold_reg[62]/CLK (1.389 1.446) RiseTrig slew=(0.1211 0.102)

tx_core/tx_rs/xgmii_tx_hold_reg[57]/CLK (1.3893 1.4463) RiseTrig slew=(0.1211 0.102)

tx_core/tx_rs/xgmii_tx_hold_reg[24]/CLK (1.3886 1.4456) RiseTrig slew=(0.1211 0.102)

tx_core/tx_crc/crcfifo2/r_ptr_reg[0]/CLK (1.3962 1.4533) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_crc/crcfifo2/r_ptr_reg[1]/CLK (1.3958 1.4529) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_crc/crcfifo2/r_ptr_reg[2]/CLK (1.3963 1.4534) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_crc/crcfifo2/r_ptr_reg[3]/CLK (1.3973 1.4544) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_rs/bvalid_reg[5]/CLK (1.3976 1.4547) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_rs/bvalid_reg[7]/CLK (1.3974 1.4545) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_rs/xgmii_tx_hold_reg[10]/CLK (1.3976 1.4547) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_rs/xgmii_tx_hold_reg[34]/CLK (1.3955 1.4526) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_rs/xgmii_tx_hold_reg[41]/CLK (1.3955 1.4526) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_rs/xgmii_tx_hold_reg[9]/CLK (1.3954 1.4525) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_rs/xgmii_tx_hold_reg[42]/CLK (1.3978 1.4549) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_rs/bvalid_reg[2]/CLK (1.3978 1.4549) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_rs/bvalid_reg[1]/CLK (1.3976 1.4547) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_rs/xgmii_tx_hold_reg[2]/CLK (1.3963 1.4534) RiseTrig slew=(0.1189 0.1002)

tx_core/tx_rs/bvalid_reg[3]/CLK (1.4012 1.4578) RiseTrig slew=(0.1274 0.1072)

tx_core/tx_rs/bvalid_reg[0]/CLK (1.4009 1.4575) RiseTrig slew=(0.1274 0.1072)

tx_core/tx_crc/crcfifo1/r_ptr_reg[3]/CLK (1.4027 1.4593) RiseTrig slew=(0.1274 0.1072)

tx_core/tx_crc/crcfifo1/r_ptr_reg[2]/CLK (1.4017 1.4583) RiseTrig slew=(0.1274 0.1072)

tx_core/tx_crc/crcfifo1/r_ptr_reg[1]/CLK (1.4029 1.4595) RiseTrig slew=(0.1274 0.1072)

tx_core/tx_crc/crcfifo1/r_ptr_reg[0]/CLK (1.4014 1.458) RiseTrig slew=(0.1274 0.1072)

tx_core/tx_crc/crcfifo0/r_ptr_reg[2]/CLK (1.4024 1.459) RiseTrig slew=(0.1274 0.1072)

tx_core/tx_crc/crcfifo0/r_ptr_reg[1]/CLK (1.4022 1.4588) RiseTrig slew=(0.1274 0.1072)

tx_core/tx_crc/crcfifo0/r_ptr_reg[0]/CLK (1.402 1.4586) RiseTrig slew=(0.1274 0.1072)

tx_core/tx_crc/crcfifo0/r_ptr_reg[3]/CLK (1.4025 1.4591) RiseTrig slew=(0.1274 0.1072)

tx_core/tx_rs/bvalid_reg[6]/CLK (1.4014 1.458) RiseTrig slew=(0.1274 0.1072)

tx_core/tx_rs/bvalid_reg[4]/CLK (1.4017 1.4583) RiseTrig slew=(0.1274 0.1072)

tx_core/tx_rs/xgmii_tx_hold_reg[40]/CLK (1.4022 1.4588) RiseTrig slew=(0.1274 0.1072)

tx_core/tx_rs/xgmii_tx_hold_reg[50]/CLK (1.4023 1.4589) RiseTrig slew=(0.1274 0.1072)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[16]/CLK (1.4762 1.5354) RiseTrig slew=(0.1473 0.1227)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[28]/CLK (1.4761 1.5353) RiseTrig slew=(0.1473 0.1227)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[17]/CLK (1.4784 1.5376) RiseTrig slew=(0.1473 0.1227)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[19]/CLK (1.4784 1.5375) RiseTrig slew=(0.1473 0.1227)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[9]/CLK (1.478 1.5372) RiseTrig slew=(0.1473 0.1227)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[0]/CLK (1.4756 1.5348) RiseTrig slew=(0.1473 0.1227)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[23]/CLK (1.4782 1.5374) RiseTrig slew=(0.1473 0.1227)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[20]/CLK (1.477 1.5362) RiseTrig slew=(0.1473 0.1227)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[15]/CLK (1.4779 1.5371) RiseTrig slew=(0.1473 0.1227)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[18]/CLK (1.4776 1.5368) RiseTrig slew=(0.1473 0.1227)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[11]/CLK (1.476 1.5352) RiseTrig slew=(0.1473 0.1227)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[14]/CLK (1.4772 1.5364) RiseTrig slew=(0.1473 0.1227)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[12]/CLK (1.4771 1.5363) RiseTrig slew=(0.1473 0.1227)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[21]/CLK (1.4777 1.5369) RiseTrig slew=(0.1473 0.1227)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[8]/CLK (1.4767 1.5359) RiseTrig slew=(0.1473 0.1227)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[22]/CLK (1.4777 1.5369) RiseTrig slew=(0.1473 0.1227)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[6]/CLK (1.4715 1.531) RiseTrig slew=(0.1433 0.1195)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[10]/CLK (1.4727 1.5322) RiseTrig slew=(0.1433 0.1195)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[4]/CLK (1.4726 1.5321) RiseTrig slew=(0.1433 0.1195)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[7]/CLK (1.4734 1.5329) RiseTrig slew=(0.1433 0.1195)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[27]/CLK (1.4763 1.5358) RiseTrig slew=(0.1433 0.1195)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[24]/CLK (1.4763 1.5358) RiseTrig slew=(0.1433 0.1195)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[13]/CLK (1.4756 1.5351) RiseTrig slew=(0.1433 0.1195)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[5]/CLK (1.4772 1.5367) RiseTrig slew=(0.1433 0.1195)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[26]/CLK (1.4773 1.5368) RiseTrig slew=(0.1433 0.1195)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[29]/CLK (1.4779 1.5375) RiseTrig slew=(0.1433 0.1195)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[31]/CLK (1.4786 1.5382) RiseTrig slew=(0.1433 0.1195)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[30]/CLK (1.479 1.5385) RiseTrig slew=(0.1433 0.1195)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[25]/CLK (1.4795 1.539) RiseTrig slew=(0.1433 0.1195)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[3]/CLK (1.4805 1.54) RiseTrig slew=(0.1433 0.1195)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[1]/CLK (1.4799 1.5394) RiseTrig slew=(0.1433 0.1195)

tx_core/tx_crc/crcpkt2/crcin24_d_reg[2]/CLK (1.4805 1.54) RiseTrig slew=(0.1433 0.1195)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[0]/CLK (1.4745 1.5448) RiseTrig slew=(0.1414 0.1178)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[5]/CLK (1.4744 1.5446) RiseTrig slew=(0.1414 0.1178)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[6]/CLK (1.4742 1.5444) RiseTrig slew=(0.1414 0.1178)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[27]/CLK (1.4756 1.5458) RiseTrig slew=(0.1414 0.1178)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[15]/CLK (1.4756 1.5459) RiseTrig slew=(0.1414 0.1178)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[24]/CLK (1.4764 1.5466) RiseTrig slew=(0.1414 0.1178)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[3]/CLK (1.4743 1.5445) RiseTrig slew=(0.1414 0.1178)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[22]/CLK (1.4744 1.5447) RiseTrig slew=(0.1414 0.1178)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[29]/CLK (1.4763 1.5465) RiseTrig slew=(0.1414 0.1178)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[25]/CLK (1.4762 1.5464) RiseTrig slew=(0.1414 0.1178)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[7]/CLK (1.4743 1.5446) RiseTrig slew=(0.1414 0.1178)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[1]/CLK (1.473 1.5432) RiseTrig slew=(0.1414 0.1178)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[30]/CLK (1.471 1.5412) RiseTrig slew=(0.1414 0.1178)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[21]/CLK (1.4709 1.5412) RiseTrig slew=(0.1414 0.1178)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[4]/CLK (1.4701 1.5403) RiseTrig slew=(0.1414 0.1178)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[2]/CLK (1.4702 1.5404) RiseTrig slew=(0.1414 0.1178)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[18]/CLK (1.4731 1.543) RiseTrig slew=(0.1443 0.1203)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[13]/CLK (1.4729 1.5429) RiseTrig slew=(0.1443 0.1203)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[23]/CLK (1.4717 1.5417) RiseTrig slew=(0.1443 0.1203)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[26]/CLK (1.4724 1.5424) RiseTrig slew=(0.1443 0.1203)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[16]/CLK (1.4709 1.5409) RiseTrig slew=(0.1443 0.1203)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[12]/CLK (1.471 1.541) RiseTrig slew=(0.1443 0.1203)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[28]/CLK (1.4718 1.5417) RiseTrig slew=(0.1443 0.1203)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[31]/CLK (1.4722 1.5422) RiseTrig slew=(0.1443 0.1203)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[20]/CLK (1.4729 1.5429) RiseTrig slew=(0.1443 0.1203)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[19]/CLK (1.473 1.543) RiseTrig slew=(0.1443 0.1203)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[11]/CLK (1.4726 1.5426) RiseTrig slew=(0.1443 0.1203)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[17]/CLK (1.4726 1.5426) RiseTrig slew=(0.1443 0.1203)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[8]/CLK (1.4727 1.5427) RiseTrig slew=(0.1443 0.1203)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[9]/CLK (1.4728 1.5428) RiseTrig slew=(0.1443 0.1203)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[10]/CLK (1.4725 1.5425) RiseTrig slew=(0.1443 0.1203)

tx_core/tx_crc/crcpkt1/crcin64_d_reg[14]/CLK (1.4727 1.5427) RiseTrig slew=(0.1443 0.1203)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[1]/CLK (1.4737 1.5437) RiseTrig slew=(0.1391 0.116)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[4]/CLK (1.4749 1.5449) RiseTrig slew=(0.1391 0.116)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[20]/CLK (1.475 1.545) RiseTrig slew=(0.1391 0.116)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[26]/CLK (1.476 1.546) RiseTrig slew=(0.1391 0.116)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[31]/CLK (1.4765 1.5465) RiseTrig slew=(0.1391 0.116)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[13]/CLK (1.4764 1.5464) RiseTrig slew=(0.1391 0.116)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[9]/CLK (1.4766 1.5466) RiseTrig slew=(0.1391 0.116)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[0]/CLK (1.4728 1.5428) RiseTrig slew=(0.1391 0.116)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[2]/CLK (1.4722 1.5422) RiseTrig slew=(0.1391 0.116)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[5]/CLK (1.4715 1.5415) RiseTrig slew=(0.1391 0.116)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[22]/CLK (1.4714 1.5414) RiseTrig slew=(0.1391 0.116)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[18]/CLK (1.471 1.541) RiseTrig slew=(0.1391 0.116)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[24]/CLK (1.4715 1.5415) RiseTrig slew=(0.1391 0.116)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[6]/CLK (1.4716 1.5416) RiseTrig slew=(0.1391 0.116)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[3]/CLK (1.4716 1.5416) RiseTrig slew=(0.1391 0.116)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[15]/CLK (1.47 1.54) RiseTrig slew=(0.1391 0.116)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[21]/CLK (1.4668 1.5371) RiseTrig slew=(0.1341 0.1118)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[7]/CLK (1.4666 1.5369) RiseTrig slew=(0.1341 0.1118)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[25]/CLK (1.4665 1.5368) RiseTrig slew=(0.1341 0.1118)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[11]/CLK (1.4666 1.5369) RiseTrig slew=(0.1341 0.1118)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[10]/CLK (1.4668 1.5371) RiseTrig slew=(0.1341 0.1118)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[29]/CLK (1.4665 1.5368) RiseTrig slew=(0.1341 0.1118)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[30]/CLK (1.467 1.5373) RiseTrig slew=(0.1341 0.1118)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[8]/CLK (1.4658 1.5361) RiseTrig slew=(0.1341 0.1118)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[19]/CLK (1.4671 1.5374) RiseTrig slew=(0.1341 0.1118)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[16]/CLK (1.467 1.5373) RiseTrig slew=(0.1341 0.1118)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[17]/CLK (1.4677 1.538) RiseTrig slew=(0.1341 0.1118)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[27]/CLK (1.4677 1.538) RiseTrig slew=(0.1341 0.1118)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[14]/CLK (1.4674 1.5377) RiseTrig slew=(0.1341 0.1118)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[23]/CLK (1.4669 1.5372) RiseTrig slew=(0.1341 0.1118)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[12]/CLK (1.4676 1.5379) RiseTrig slew=(0.1341 0.1118)

tx_core/tx_crc/crcpkt0/crcin64_d_reg[28]/CLK (1.4676 1.5379) RiseTrig slew=(0.1341 0.1118)

tx_core/tx_crc/crcpkt1/data56_d_reg[45]/CLK (1.362 1.4126) RiseTrig slew=(0.1254 0.1051)

tx_core/tx_crc/crcpkt1/data56_d_reg[12]/CLK (1.3626 1.4132) RiseTrig slew=(0.1254 0.1051)

tx_core/tx_crc/crcpkt1/data56_d_reg[20]/CLK (1.3625 1.4131) RiseTrig slew=(0.1254 0.1051)

tx_core/tx_crc/crcpkt1/data56_d_reg[9]/CLK (1.362 1.4126) RiseTrig slew=(0.1254 0.1051)

tx_core/tx_crc/crcpkt1/data56_d_reg[8]/CLK (1.3623 1.4129) RiseTrig slew=(0.1254 0.1051)

tx_core/tx_crc/crcpkt1/data56_d_reg[33]/CLK (1.3611 1.4117) RiseTrig slew=(0.1254 0.1051)

tx_core/tx_crc/crcpkt1/data56_d_reg[31]/CLK (1.3611 1.4117) RiseTrig slew=(0.1254 0.1051)

tx_core/tx_crc/crcpkt1/data56_d_reg[16]/CLK (1.3623 1.4129) RiseTrig slew=(0.1254 0.1051)

tx_core/tx_crc/crcpkt1/data56_d_reg[14]/CLK (1.3619 1.4125) RiseTrig slew=(0.1254 0.1051)

tx_core/tx_crc/crcpkt1/data56_d_reg[11]/CLK (1.3621 1.4127) RiseTrig slew=(0.1254 0.1051)

tx_core/tx_crc/crcpkt1/data56_d_reg[15]/CLK (1.3624 1.413) RiseTrig slew=(0.1254 0.1051)

tx_core/tx_crc/crcpkt1/data56_d_reg[25]/CLK (1.3612 1.4118) RiseTrig slew=(0.1254 0.1051)

tx_core/tx_crc/crcpkt1/data56_d_reg[30]/CLK (1.3619 1.4125) RiseTrig slew=(0.1254 0.1051)

tx_core/tx_crc/crcpkt1/data56_d_reg[29]/CLK (1.3617 1.4123) RiseTrig slew=(0.1254 0.1051)

tx_core/tx_crc/crcpkt1/data56_d_reg[0]/CLK (1.3693 1.4196) RiseTrig slew=(0.1294 0.1084)

tx_core/tx_crc/crcpkt1/data56_d_reg[10]/CLK (1.3694 1.4197) RiseTrig slew=(0.1294 0.1084)

tx_core/tx_crc/crcpkt1/data56_d_reg[13]/CLK (1.3692 1.4195) RiseTrig slew=(0.1294 0.1084)

tx_core/tx_crc/crcpkt1/data56_d_reg[17]/CLK (1.3678 1.4181) RiseTrig slew=(0.1294 0.1084)

tx_core/tx_crc/crcpkt1/data56_d_reg[19]/CLK (1.3695 1.4198) RiseTrig slew=(0.1294 0.1084)

tx_core/tx_crc/crcpkt1/data56_d_reg[1]/CLK (1.3684 1.4187) RiseTrig slew=(0.1294 0.1084)

tx_core/tx_crc/crcpkt1/data56_d_reg[21]/CLK (1.3693 1.4196) RiseTrig slew=(0.1294 0.1084)

tx_core/tx_crc/crcpkt1/data56_d_reg[22]/CLK (1.3648 1.4151) RiseTrig slew=(0.1294 0.1084)

tx_core/tx_crc/crcpkt1/data56_d_reg[24]/CLK (1.3678 1.4181) RiseTrig slew=(0.1294 0.1084)

tx_core/tx_crc/crcpkt1/data56_d_reg[2]/CLK (1.3654 1.4157) RiseTrig slew=(0.1294 0.1084)

tx_core/tx_crc/crcpkt1/data56_d_reg[3]/CLK (1.3652 1.4155) RiseTrig slew=(0.1294 0.1084)

tx_core/tx_crc/crcpkt1/data56_d_reg[44]/CLK (1.3678 1.4181) RiseTrig slew=(0.1294 0.1084)

tx_core/tx_crc/crcpkt1/data56_d_reg[4]/CLK (1.3678 1.4181) RiseTrig slew=(0.1294 0.1084)

tx_core/tx_crc/crcpkt1/data56_d_reg[6]/CLK (1.3654 1.4157) RiseTrig slew=(0.1294 0.1084)

tx_core/tx_crc/crcpkt1/data56_d_reg[7]/CLK (1.3684 1.4187) RiseTrig slew=(0.1294 0.1084)

tx_core/tx_crc/crcpkt1/data56_d_reg[5]/CLK (1.3686 1.4189) RiseTrig slew=(0.1294 0.1084)

tx_core/tx_crc/crcpkt1/data56_d_reg[23]/CLK (1.3493 1.4004) RiseTrig slew=(0.1156 0.097)

tx_core/tx_crc/crcpkt1/data56_d_reg[18]/CLK (1.3489 1.4) RiseTrig slew=(0.1156 0.097)

tx_core/tx_crc/crcpkt1/data56_d_reg[26]/CLK (1.3523 1.4034) RiseTrig slew=(0.1156 0.097)

tx_core/tx_crc/crcpkt1/data56_d_reg[27]/CLK (1.3528 1.4039) RiseTrig slew=(0.1156 0.097)

tx_core/tx_crc/crcpkt1/data56_d_reg[28]/CLK (1.3514 1.4025) RiseTrig slew=(0.1156 0.097)

tx_core/tx_crc/crcpkt1/data56_d_reg[49]/CLK (1.3528 1.4039) RiseTrig slew=(0.1156 0.097)

tx_core/tx_crc/crcpkt1/data56_d_reg[50]/CLK (1.3525 1.4036) RiseTrig slew=(0.1156 0.097)

tx_core/tx_crc/crcpkt1/data56_d_reg[51]/CLK (1.3527 1.4038) RiseTrig slew=(0.1156 0.097)

tx_core/tx_crc/crcpkt1/data56_d_reg[52]/CLK (1.3527 1.4038) RiseTrig slew=(0.1156 0.097)

tx_core/tx_crc/crcpkt1/data56_d_reg[55]/CLK (1.3523 1.4034) RiseTrig slew=(0.1156 0.097)

tx_core/tx_crc/crcpkt1/data56_d_reg[48]/CLK (1.3503 1.4014) RiseTrig slew=(0.1156 0.097)

tx_core/tx_crc/crcpkt1/data56_d_reg[54]/CLK (1.3596 1.4099) RiseTrig slew=(0.1278 0.1071)

tx_core/tx_crc/crcpkt1/data56_d_reg[46]/CLK (1.3591 1.4094) RiseTrig slew=(0.1278 0.1071)

tx_core/tx_crc/crcpkt1/data56_d_reg[42]/CLK (1.3591 1.4094) RiseTrig slew=(0.1278 0.1071)

tx_core/tx_crc/crcpkt1/data56_d_reg[34]/CLK (1.3603 1.4106) RiseTrig slew=(0.1278 0.1071)

tx_core/tx_crc/crcpkt1/data56_d_reg[53]/CLK (1.36 1.4103) RiseTrig slew=(0.1278 0.1071)

tx_core/tx_crc/crcpkt1/data56_d_reg[47]/CLK (1.36 1.4103) RiseTrig slew=(0.1278 0.1071)

tx_core/tx_crc/crcpkt1/data56_d_reg[43]/CLK (1.3598 1.4101) RiseTrig slew=(0.1278 0.1071)

tx_core/tx_crc/crcpkt1/data56_d_reg[41]/CLK (1.3586 1.4089) RiseTrig slew=(0.1278 0.1071)

tx_core/tx_crc/crcpkt1/data56_d_reg[40]/CLK (1.3599 1.4102) RiseTrig slew=(0.1278 0.1071)

tx_core/tx_crc/crcpkt1/data56_d_reg[39]/CLK (1.3594 1.4097) RiseTrig slew=(0.1278 0.1071)

tx_core/tx_crc/crcpkt1/data56_d_reg[38]/CLK (1.3598 1.4101) RiseTrig slew=(0.1278 0.1071)

tx_core/tx_crc/crcpkt1/data56_d_reg[37]/CLK (1.3594 1.4097) RiseTrig slew=(0.1278 0.1071)

tx_core/tx_crc/crcpkt1/data56_d_reg[36]/CLK (1.3601 1.4104) RiseTrig slew=(0.1278 0.1071)

tx_core/tx_crc/crcpkt1/data56_d_reg[35]/CLK (1.3594 1.4097) RiseTrig slew=(0.1278 0.1071)

tx_core/tx_crc/crcpkt1/data56_d_reg[32]/CLK (1.3602 1.4105) RiseTrig slew=(0.1278 0.1071)

tx_core/tx_rs/crc_left_d_reg[27]/CLK (1.3745 1.4169) RiseTrig slew=(0.126 0.1058)

tx_core/tx_rs/crc_left_d_reg[31]/CLK (1.3747 1.4171) RiseTrig slew=(0.126 0.1058)

tx_core/tx_rs/crc_left_d_reg[24]/CLK (1.3741 1.4165) RiseTrig slew=(0.126 0.1058)

tx_core/tx_rs/crc_left_d_reg[29]/CLK (1.3748 1.4172) RiseTrig slew=(0.126 0.1058)

tx_core/tx_rs/crc_left_d_reg[28]/CLK (1.3745 1.4169) RiseTrig slew=(0.126 0.1058)

tx_core/tx_rs/crc_left_d_reg[30]/CLK (1.3746 1.417) RiseTrig slew=(0.126 0.1058)

tx_core/tx_rs/crc_left_d_reg[16]/CLK (1.3725 1.4149) RiseTrig slew=(0.126 0.1058)

tx_core/tx_rs/crc_left_d_reg[21]/CLK (1.3725 1.4149) RiseTrig slew=(0.126 0.1058)

tx_core/tx_rs/crc_left_d_reg[23]/CLK (1.3729 1.4153) RiseTrig slew=(0.126 0.1058)

tx_core/tx_rs/crc_left_d_reg[15]/CLK (1.3734 1.4158) RiseTrig slew=(0.126 0.1058)

tx_core/tx_rs/crc_left_d_reg[5]/CLK (1.3732 1.4156) RiseTrig slew=(0.126 0.1058)

tx_core/tx_rs/crc_left_d_reg[13]/CLK (1.3735 1.4159) RiseTrig slew=(0.126 0.1058)

tx_core/tx_rs/crc_left_d_reg[17]/CLK (1.3726 1.415) RiseTrig slew=(0.126 0.1058)

tx_core/tx_rs/crc_left_d_reg[0]/CLK (1.3642 1.4076) RiseTrig slew=(0.1103 0.0929)

tx_core/tx_rs/crc_left_d_reg[22]/CLK (1.3616 1.405) RiseTrig slew=(0.1103 0.0929)

tx_core/tx_rs/crc_left_d_reg[8]/CLK (1.3642 1.4076) RiseTrig slew=(0.1103 0.0929)

tx_core/tx_rs/crc_left_d_reg[20]/CLK (1.3614 1.4048) RiseTrig slew=(0.1103 0.0929)

tx_core/tx_rs/crc_left_d_reg[12]/CLK (1.3642 1.4076) RiseTrig slew=(0.1103 0.0929)

tx_core/tx_rs/crc_left_d_reg[14]/CLK (1.3649 1.4083) RiseTrig slew=(0.1103 0.0929)

tx_core/tx_rs/crc_left_d_reg[4]/CLK (1.3648 1.4082) RiseTrig slew=(0.1103 0.0929)

tx_core/tx_rs/crc_left_d_reg[19]/CLK (1.3609 1.4043) RiseTrig slew=(0.1103 0.0929)

tx_core/tx_rs/crc_left_d_reg[3]/CLK (1.3655 1.4089) RiseTrig slew=(0.1103 0.0929)

tx_core/tx_rs/crc_left_d_reg[6]/CLK (1.3652 1.4086) RiseTrig slew=(0.1103 0.0929)

tx_core/tx_rs/crc_left_d_reg[11]/CLK (1.3654 1.4088) RiseTrig slew=(0.1103 0.0929)

tx_core/tx_rs/crc_left_d_reg[7]/CLK (1.3656 1.409) RiseTrig slew=(0.1103 0.0929)

tx_core/tx_rs/crc_left_d_reg[26]/CLK (1.3535 1.3975) RiseTrig slew=(0.1016 0.0857)

tx_core/tx_rs/crc_left_d_reg[25]/CLK (1.3536 1.3976) RiseTrig slew=(0.1016 0.0857)

tx_core/tx_rs/crc_bvalid_d_reg[0]/CLK (1.3529 1.3969) RiseTrig slew=(0.1016 0.0857)

tx_core/tx_rs/crc_bvalid_d_reg[1]/CLK (1.3527 1.3967) RiseTrig slew=(0.1016 0.0857)

tx_core/tx_rs/crc_left_d_reg[18]/CLK (1.3532 1.3972) RiseTrig slew=(0.1016 0.0857)

tx_core/tx_rs/crc_left_d_reg[1]/CLK (1.3541 1.3981) RiseTrig slew=(0.1016 0.0857)

tx_core/tx_rs/crc_left_d_reg[9]/CLK (1.3542 1.3983) RiseTrig slew=(0.1016 0.0857)

tx_core/tx_rs/crc_left_d_reg[10]/CLK (1.3532 1.3972) RiseTrig slew=(0.1016 0.0857)

tx_core/tx_rs/crc_left_d_reg[2]/CLK (1.354 1.398) RiseTrig slew=(0.1016 0.0857)

tx_core/tx_crc/crcpkt1/data64_d_reg[63]/CLK (1.3655 1.4171) RiseTrig slew=(0.1135 0.0954)

tx_core/tx_crc/crcpkt1/data64_d_reg[40]/CLK (1.366 1.4176) RiseTrig slew=(0.1135 0.0954)

tx_core/tx_crc/crcpkt1/data64_d_reg[41]/CLK (1.3662 1.4178) RiseTrig slew=(0.1135 0.0954)

tx_core/tx_crc/crcpkt1/data64_d_reg[51]/CLK (1.3649 1.4165) RiseTrig slew=(0.1135 0.0954)

tx_core/tx_crc/crcpkt1/data64_d_reg[58]/CLK (1.3634 1.415) RiseTrig slew=(0.1135 0.0954)

tx_core/tx_crc/crcpkt1/data64_d_reg[52]/CLK (1.3646 1.4162) RiseTrig slew=(0.1135 0.0954)

tx_core/tx_crc/crcpkt1/data64_d_reg[34]/CLK (1.3614 1.413) RiseTrig slew=(0.1135 0.0954)

tx_core/tx_crc/crcpkt1/data64_d_reg[56]/CLK (1.3614 1.413) RiseTrig slew=(0.1135 0.0954)

tx_core/tx_crc/crcpkt1/data64_d_reg[50]/CLK (1.3632 1.4148) RiseTrig slew=(0.1135 0.0954)

tx_core/tx_crc/crcpkt1/data64_d_reg[45]/CLK (1.3615 1.4131) RiseTrig slew=(0.1135 0.0954)

tx_core/tx_crc/crcpkt1/data64_d_reg[36]/CLK (1.3616 1.4132) RiseTrig slew=(0.1135 0.0954)

tx_core/tx_crc/crcpkt1/data64_d_reg[54]/CLK (1.36 1.4118) RiseTrig slew=(0.1113 0.0936)

tx_core/tx_crc/crcpkt1/data64_d_reg[55]/CLK (1.363 1.4148) RiseTrig slew=(0.1113 0.0937)

tx_core/tx_crc/crcpkt1/data64_d_reg[53]/CLK (1.3639 1.4157) RiseTrig slew=(0.1113 0.0937)

tx_core/tx_crc/crcpkt1/data64_d_reg[44]/CLK (1.3619 1.4137) RiseTrig slew=(0.1113 0.0936)

tx_core/tx_crc/crcpkt1/data64_d_reg[62]/CLK (1.3643 1.4161) RiseTrig slew=(0.1113 0.0937)

tx_core/tx_crc/crcpkt1/data64_d_reg[48]/CLK (1.3647 1.4165) RiseTrig slew=(0.1113 0.0937)

tx_core/tx_crc/crcpkt1/data64_d_reg[60]/CLK (1.365 1.4168) RiseTrig slew=(0.1113 0.0937)

tx_core/tx_crc/crcpkt1/data64_d_reg[49]/CLK (1.3665 1.4183) RiseTrig slew=(0.1113 0.0937)

tx_core/tx_crc/crcpkt1/data64_d_reg[46]/CLK (1.3668 1.4186) RiseTrig slew=(0.1113 0.0937)

tx_core/tx_crc/crcpkt1/data64_d_reg[43]/CLK (1.3673 1.4191) RiseTrig slew=(0.1113 0.0937)

tx_core/tx_crc/crcpkt1/data64_d_reg[42]/CLK (1.3673 1.4191) RiseTrig slew=(0.1113 0.0937)

tx_core/tx_crc/crcpkt1/data64_d_reg[18]/CLK (1.3632 1.4151) RiseTrig slew=(0.1085 0.0913)

tx_core/tx_crc/crcpkt1/data64_d_reg[29]/CLK (1.3632 1.4151) RiseTrig slew=(0.1085 0.0913)

tx_core/tx_crc/crcpkt1/data64_d_reg[4]/CLK (1.3633 1.4152) RiseTrig slew=(0.1085 0.0913)

tx_core/tx_crc/crcpkt1/data64_d_reg[8]/CLK (1.3626 1.4145) RiseTrig slew=(0.1085 0.0913)

tx_core/tx_crc/crcpkt1/data64_d_reg[1]/CLK (1.3633 1.4152) RiseTrig slew=(0.1085 0.0913)

tx_core/tx_crc/crcpkt1/data64_d_reg[0]/CLK (1.3631 1.4151) RiseTrig slew=(0.1085 0.0913)

tx_core/tx_crc/crcpkt1/data64_d_reg[7]/CLK (1.3625 1.4145) RiseTrig slew=(0.1085 0.0913)

tx_core/tx_crc/crcpkt1/data64_d_reg[26]/CLK (1.3609 1.4129) RiseTrig slew=(0.1085 0.0913)

tx_core/tx_crc/crcpkt1/data64_d_reg[5]/CLK (1.3602 1.4121) RiseTrig slew=(0.1085 0.0913)

tx_core/tx_crc/crcpkt1/data64_d_reg[12]/CLK (1.3598 1.4117) RiseTrig slew=(0.1085 0.0913)

tx_core/tx_crc/crcpkt1/data64_d_reg[2]/CLK (1.3595 1.4114) RiseTrig slew=(0.1085 0.0913)

tx_core/tx_crc/crcpkt1/data64_d_reg[27]/CLK (1.3645 1.4174) RiseTrig slew=(0.0973 0.0822)

tx_core/tx_crc/crcpkt1/data64_d_reg[30]/CLK (1.3634 1.4163) RiseTrig slew=(0.0973 0.0822)

tx_core/tx_crc/crcpkt1/data64_d_reg[24]/CLK (1.3644 1.4173) RiseTrig slew=(0.0973 0.0822)

tx_core/tx_crc/crcpkt1/data64_d_reg[21]/CLK (1.3651 1.418) RiseTrig slew=(0.0973 0.0822)

tx_core/tx_crc/crcpkt1/data64_d_reg[14]/CLK (1.3656 1.4185) RiseTrig slew=(0.0973 0.0822)

tx_core/tx_crc/crcpkt1/data64_d_reg[13]/CLK (1.366 1.4189) RiseTrig slew=(0.0973 0.0822)

tx_core/tx_crc/crcpkt1/data64_d_reg[10]/CLK (1.366 1.4189) RiseTrig slew=(0.0973 0.0822)

tx_core/tx_crc/crcpkt1/data64_d_reg[15]/CLK (1.3669 1.4197) RiseTrig slew=(0.0973 0.0822)

tx_core/tx_crc/crcpkt1/data64_d_reg[3]/CLK (1.3664 1.4193) RiseTrig slew=(0.0973 0.0822)

tx_core/tx_crc/crcpkt1/data64_d_reg[9]/CLK (1.3668 1.4197) RiseTrig slew=(0.0973 0.0822)

tx_core/tx_crc/crcpkt1/data64_d_reg[6]/CLK (1.3666 1.4195) RiseTrig slew=(0.0973 0.0822)

tx_core/tx_crc/crcpkt1/data64_d_reg[22]/CLK (1.3594 1.4128) RiseTrig slew=(0.0907 0.0769)

tx_core/tx_crc/crcpkt1/data64_d_reg[17]/CLK (1.3607 1.4141) RiseTrig slew=(0.0907 0.0769)

tx_core/tx_crc/crcpkt1/data64_d_reg[16]/CLK (1.3597 1.4131) RiseTrig slew=(0.0907 0.0769)

tx_core/tx_crc/crcpkt1/data64_d_reg[23]/CLK (1.3597 1.4131) RiseTrig slew=(0.0907 0.0769)

tx_core/tx_crc/crcpkt1/data64_d_reg[19]/CLK (1.3606 1.414) RiseTrig slew=(0.0907 0.0769)

tx_core/tx_crc/crcpkt1/data64_d_reg[20]/CLK (1.3602 1.4136) RiseTrig slew=(0.0907 0.0769)

tx_core/tx_crc/crcpkt1/data64_d_reg[11]/CLK (1.3598 1.4132) RiseTrig slew=(0.0907 0.0769)

tx_core/tx_crc/crcpkt1/data64_d_reg[28]/CLK (1.3591 1.4125) RiseTrig slew=(0.0907 0.0769)

tx_core/tx_crc/crcpkt1/data64_d_reg[31]/CLK (1.3612 1.4146) RiseTrig slew=(0.0907 0.0769)

tx_core/tx_crc/crcpkt1/data64_d_reg[25]/CLK (1.3611 1.4145) RiseTrig slew=(0.0907 0.0769)

tx_core/tx_crc/crcpkt1/data64_d_reg[39]/CLK (1.3706 1.4231) RiseTrig slew=(0.1048 0.0884)

tx_core/tx_crc/crcpkt1/data64_d_reg[37]/CLK (1.3704 1.4229) RiseTrig slew=(0.1048 0.0884)

tx_core/tx_crc/crcpkt1/data64_d_reg[38]/CLK (1.3704 1.4229) RiseTrig slew=(0.1048 0.0884)

tx_core/tx_crc/crcpkt1/data64_d_reg[32]/CLK (1.3698 1.4223) RiseTrig slew=(0.1048 0.0884)

tx_core/tx_crc/crcpkt1/data64_d_reg[33]/CLK (1.3701 1.4226) RiseTrig slew=(0.1048 0.0884)

tx_core/tx_crc/crcpkt1/data64_d_reg[59]/CLK (1.3697 1.4222) RiseTrig slew=(0.1048 0.0884)

tx_core/tx_crc/crcpkt1/data64_d_reg[35]/CLK (1.3702 1.4227) RiseTrig slew=(0.1048 0.0884)

tx_core/tx_crc/crcpkt1/data64_d_reg[61]/CLK (1.3669 1.4194) RiseTrig slew=(0.1048 0.0884)

tx_core/tx_crc/crcpkt1/data64_d_reg[47]/CLK (1.3681 1.4206) RiseTrig slew=(0.1048 0.0884)

tx_core/tx_crc/crcpkt1/data64_d_reg[57]/CLK (1.3668 1.4193) RiseTrig slew=(0.1048 0.0884)

tx_core/tx_crc/crcpkt1/data48_d_reg[40]/CLK (1.3792 1.4208) RiseTrig slew=(0.1451 0.1216)

tx_core/tx_crc/crcpkt1/data48_d_reg[20]/CLK (1.3769 1.4185) RiseTrig slew=(0.1451 0.1216)

tx_core/tx_crc/crcpkt1/data48_d_reg[34]/CLK (1.3791 1.4207) RiseTrig slew=(0.1451 0.1216)

tx_core/tx_crc/crcpkt1/data48_d_reg[35]/CLK (1.3789 1.4205) RiseTrig slew=(0.1451 0.1216)

tx_core/tx_crc/crcpkt1/data48_d_reg[18]/CLK (1.3769 1.4185) RiseTrig slew=(0.1451 0.1216)

tx_core/tx_crc/crcpkt1/data48_d_reg[38]/CLK (1.3774 1.419) RiseTrig slew=(0.1451 0.1216)

tx_core/tx_crc/crcpkt1/data48_d_reg[45]/CLK (1.3771 1.4186) RiseTrig slew=(0.1451 0.1216)

tx_core/tx_crc/crcpkt1/data48_d_reg[39]/CLK (1.3788 1.4204) RiseTrig slew=(0.1451 0.1216)

tx_core/tx_crc/crcpkt1/data48_d_reg[17]/CLK (1.3751 1.4167) RiseTrig slew=(0.1451 0.1216)

tx_core/tx_crc/crcpkt1/data48_d_reg[47]/CLK (1.3739 1.4155) RiseTrig slew=(0.1451 0.1216)

tx_core/tx_crc/crcpkt1/data48_d_reg[41]/CLK (1.374 1.4156) RiseTrig slew=(0.1451 0.1216)

tx_core/tx_crc/crcpkt1/data48_d_reg[25]/CLK (1.3746 1.4162) RiseTrig slew=(0.1451 0.1216)

tx_core/tx_crc/crcpkt1/data48_d_reg[36]/CLK (1.3739 1.4154) RiseTrig slew=(0.1451 0.1216)

tx_core/tx_crc/crcpkt1/data48_d_reg[37]/CLK (1.3751 1.4167) RiseTrig slew=(0.1451 0.1216)

tx_core/tx_crc/crcpkt1/data48_d_reg[43]/CLK (1.3741 1.4157) RiseTrig slew=(0.1451 0.1216)

tx_core/tx_crc/crcpkt1/data48_d_reg[7]/CLK (1.3752 1.4168) RiseTrig slew=(0.1451 0.1216)

tx_core/tx_crc/crcpkt1/data48_d_reg[46]/CLK (1.3752 1.4167) RiseTrig slew=(0.1465 0.1227)

tx_core/tx_crc/crcpkt1/data48_d_reg[44]/CLK (1.3748 1.4163) RiseTrig slew=(0.1465 0.1227)

tx_core/tx_crc/crcpkt1/data48_d_reg[33]/CLK (1.3749 1.4164) RiseTrig slew=(0.1465 0.1227)

tx_core/tx_crc/crcpkt1/data48_d_reg[30]/CLK (1.374 1.4155) RiseTrig slew=(0.1465 0.1227)

tx_core/tx_crc/crcpkt1/data48_d_reg[8]/CLK (1.3736 1.4151) RiseTrig slew=(0.1465 0.1227)

tx_core/tx_crc/crcpkt1/data48_d_reg[15]/CLK (1.3734 1.4149) RiseTrig slew=(0.1465 0.1227)

tx_core/tx_crc/crcpkt1/data48_d_reg[42]/CLK (1.3728 1.4143) RiseTrig slew=(0.1465 0.1227)

tx_core/tx_crc/crcpkt1/data48_d_reg[10]/CLK (1.3718 1.4133) RiseTrig slew=(0.1465 0.1227)

tx_core/tx_crc/crcpkt1/data48_d_reg[28]/CLK (1.3744 1.4159) RiseTrig slew=(0.1465 0.1227)

tx_core/tx_crc/crcpkt1/data48_d_reg[31]/CLK (1.3756 1.4171) RiseTrig slew=(0.1465 0.1227)

tx_core/tx_crc/crcpkt1/data48_d_reg[29]/CLK (1.376 1.4175) RiseTrig slew=(0.1465 0.1227)

tx_core/tx_crc/crcpkt1/data48_d_reg[13]/CLK (1.3773 1.4188) RiseTrig slew=(0.1465 0.1227)

tx_core/tx_crc/crcpkt1/data48_d_reg[14]/CLK (1.3774 1.4188) RiseTrig slew=(0.1465 0.1227)

tx_core/tx_crc/crcpkt1/data48_d_reg[9]/CLK (1.3769 1.4184) RiseTrig slew=(0.1465 0.1227)

tx_core/tx_crc/crcpkt1/data48_d_reg[11]/CLK (1.3769 1.4184) RiseTrig slew=(0.1465 0.1227)

tx_core/tx_crc/crcpkt1/data48_d_reg[27]/CLK (1.3764 1.4179) RiseTrig slew=(0.1465 0.1227)

tx_core/tx_crc/crcpkt1/data48_d_reg[2]/CLK (1.3719 1.414) RiseTrig slew=(0.1383 0.116)

tx_core/tx_crc/crcpkt1/data48_d_reg[3]/CLK (1.3726 1.4146) RiseTrig slew=(0.1383 0.116)

tx_core/tx_crc/crcpkt1/data48_d_reg[5]/CLK (1.3744 1.4164) RiseTrig slew=(0.1383 0.116)

tx_core/tx_crc/crcpkt1/data48_d_reg[4]/CLK (1.3771 1.4192) RiseTrig slew=(0.1382 0.116)

tx_core/tx_crc/crcpkt1/data48_d_reg[0]/CLK (1.3771 1.4192) RiseTrig slew=(0.1382 0.116)

tx_core/tx_crc/crcpkt1/data48_d_reg[24]/CLK (1.371 1.413) RiseTrig slew=(0.1383 0.116)

tx_core/tx_crc/crcpkt1/data48_d_reg[6]/CLK (1.3758 1.4178) RiseTrig slew=(0.1383 0.116)

tx_core/tx_crc/crcpkt1/data48_d_reg[32]/CLK (1.3765 1.4185) RiseTrig slew=(0.1382 0.116)

tx_core/tx_crc/crcpkt1/data48_d_reg[16]/CLK (1.3783 1.4204) RiseTrig slew=(0.1382 0.116)

tx_core/tx_crc/crcpkt1/data48_d_reg[26]/CLK (1.3791 1.4211) RiseTrig slew=(0.1382 0.116)

tx_core/tx_crc/crcpkt1/data48_d_reg[23]/CLK (1.3798 1.4218) RiseTrig slew=(0.1382 0.116)

tx_core/tx_crc/crcpkt1/data48_d_reg[12]/CLK (1.3797 1.4218) RiseTrig slew=(0.1382 0.116)

tx_core/tx_crc/crcpkt1/data48_d_reg[19]/CLK (1.3798 1.4219) RiseTrig slew=(0.1382 0.116)

tx_core/tx_crc/crcpkt1/data48_d_reg[22]/CLK (1.3798 1.4218) RiseTrig slew=(0.1382 0.116)

tx_core/tx_crc/crcpkt1/data48_d_reg[21]/CLK (1.3794 1.4214) RiseTrig slew=(0.1382 0.116)

tx_core/tx_crc/crcpkt1/data48_d_reg[1]/CLK (1.3769 1.4189) RiseTrig slew=(0.1382 0.116)

tx_core/tx_rs/crc_tx_d_reg[10]/CLK (1.3906 1.4322) RiseTrig slew=(0.1264 0.106)

tx_core/tx_rs/crc_tx_d_reg[2]/CLK (1.3899 1.4314) RiseTrig slew=(0.1264 0.106)

tx_core/tx_rs/crc_tx_d_reg[1]/CLK (1.3891 1.4307) RiseTrig slew=(0.1264 0.106)

tx_core/tx_rs/crc_tx_d_reg[0]/CLK (1.3881 1.4297) RiseTrig slew=(0.1264 0.106)

tx_core/tx_rs/crc_tx_d_reg[4]/CLK (1.3917 1.4333) RiseTrig slew=(0.1264 0.106)

tx_core/tx_rs/crc_tx_d_reg[6]/CLK (1.3917 1.4333) RiseTrig slew=(0.1264 0.106)

tx_core/tx_rs/crc_tx_d_reg[3]/CLK (1.3916 1.4331) RiseTrig slew=(0.1264 0.106)

tx_core/tx_rs/crc_tx_d_reg[5]/CLK (1.3911 1.4326) RiseTrig slew=(0.1264 0.106)

tx_core/tx_rs/crc_tx_d_reg[22]/CLK (1.3902 1.4317) RiseTrig slew=(0.1264 0.106)

tx_core/tx_rs/crc_tx_d_reg[7]/CLK (1.3905 1.4321) RiseTrig slew=(0.1264 0.106)

tx_core/tx_rs/crc_tx_d_reg[25]/CLK (1.3915 1.433) RiseTrig slew=(0.1264 0.106)

tx_core/tx_rs/crc_tx_d_reg[20]/CLK (1.3904 1.432) RiseTrig slew=(0.1264 0.106)

tx_core/tx_rs/crc_tx_d_reg[23]/CLK (1.3822 1.4243) RiseTrig slew=(0.1175 0.0987)

tx_core/tx_rs/crc_tx_d_reg[21]/CLK (1.3831 1.4252) RiseTrig slew=(0.1175 0.0987)

tx_core/tx_rs/crc_tx_d_reg[27]/CLK (1.383 1.4251) RiseTrig slew=(0.1175 0.0987)

tx_core/tx_rs/crc_tx_d_reg[29]/CLK (1.3828 1.4249) RiseTrig slew=(0.1175 0.0987)

tx_core/tx_rs/crc_tx_d_reg[31]/CLK (1.3828 1.4249) RiseTrig slew=(0.1175 0.0987)

tx_core/tx_rs/crc_tx_d_reg[17]/CLK (1.3846 1.4267) RiseTrig slew=(0.1175 0.0987)

tx_core/tx_rs/crc_tx_d_reg[26]/CLK (1.3841 1.4261) RiseTrig slew=(0.1175 0.0987)

tx_core/tx_rs/crc_tx_d_reg[18]/CLK (1.384 1.4261) RiseTrig slew=(0.1175 0.0987)

tx_core/tx_rs/crc_tx_d_reg[16]/CLK (1.3824 1.4245) RiseTrig slew=(0.1175 0.0987)

tx_core/tx_rs/crc_tx_d_reg[19]/CLK (1.3822 1.4247) RiseTrig slew=(0.1109 0.0934)

tx_core/tx_rs/crc_tx_d_reg[9]/CLK (1.3843 1.4268) RiseTrig slew=(0.1109 0.0934)

tx_core/tx_rs/crc_tx_d_reg[13]/CLK (1.382 1.4245) RiseTrig slew=(0.1109 0.0934)

tx_core/tx_rs/crc_tx_d_reg[28]/CLK (1.3822 1.4247) RiseTrig slew=(0.1109 0.0934)

tx_core/tx_rs/crc_tx_d_reg[15]/CLK (1.382 1.4245) RiseTrig slew=(0.1109 0.0934)

tx_core/tx_rs/crc_tx_d_reg[30]/CLK (1.3831 1.4256) RiseTrig slew=(0.1109 0.0934)

tx_core/tx_rs/crc_tx_d_reg[11]/CLK (1.3831 1.4256) RiseTrig slew=(0.1109 0.0934)

tx_core/tx_rs/crc_tx_d_reg[12]/CLK (1.3841 1.4266) RiseTrig slew=(0.1109 0.0934)

tx_core/tx_rs/crc_tx_d_reg[8]/CLK (1.3841 1.4266) RiseTrig slew=(0.1109 0.0934)

tx_core/tx_rs/crc_tx_d_reg[14]/CLK (1.3838 1.4263) RiseTrig slew=(0.1109 0.0934)

tx_core/tx_rs/crc_tx_d_reg[24]/CLK (1.3835 1.426) RiseTrig slew=(0.1109 0.0934)

tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/latch/CLK (1.4689 1.4378) FallTrig slew=(0.0751 0.069)

tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/latch/CLK (1.4684 1.4373) FallTrig slew=(0.0751 0.069)

tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/latch/CLK (1.4697 1.4387) FallTrig slew=(0.0761 0.0698)

tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/latch/CLK (1.4703 1.4393) FallTrig slew=(0.0762 0.0699)

tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/latch/CLK (1.4715 1.441) FallTrig slew=(0.0792 0.0743)

tx_core/axi_master/clk_gate_haddr1_d_reg/latch/CLK (1.4721 1.4416) FallTrig slew=(0.0792 0.0743)

tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/latch/CLK (1.4741 1.4435) FallTrig slew=(0.0786 0.0738)

tx_core/axi_master/clk_gate_haddr0_d_reg/latch/CLK (1.4746 1.4445) FallTrig slew=(0.0821 0.0768)

tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/latch/CLK (1.4755 1.4451) FallTrig slew=(0.0794 0.0745)

tx_core/axi_master/clk_gate_link_datain_0_d_reg/latch/CLK (1.4806 1.4497) FallTrig slew=(0.0773 0.0709)

tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/latch/CLK (1.4523 1.4212) FallTrig slew=(0.0717 0.064)

tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/latch/CLK (1.4626 1.4317) FallTrig slew=(0.0759 0.0691)

tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/latch/CLK (1.4628 1.4319) FallTrig slew=(0.0753 0.0689)

tx_core/axi_master/clk_gate_link_datain_2_d_reg/latch/CLK (1.4711 1.4394) FallTrig slew=(0.0728 0.065)

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/latch/CLK (1.4889 1.4576) FallTrig slew=(0.0773 0.0717)

tx_core/axi_master/clk_gate_link_datain_1_d_reg/latch/CLK (1.4981 1.4671) FallTrig slew=(0.0807 0.0748)

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/latch/CLK (1.4979 1.4666) FallTrig slew=(0.0789 0.074)

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/latch/CLK (1.4973 1.466) FallTrig slew=(0.0793 0.0743)

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/latch/CLK (1.4986 1.4674) FallTrig slew=(0.0794 0.0745)

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/latch/CLK (1.5024 1.471) FallTrig slew=(0.0787 0.0738)

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/latch/CLK (1.4997 1.4685) FallTrig slew=(0.0798 0.0749)

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/latch/CLK (1.5026 1.4713) FallTrig slew=(0.0789 0.074)

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/latch/CLK (1.5022 1.4708) FallTrig slew=(0.0787 0.0738)

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/latch/CLK (1.503 1.4718) FallTrig slew=(0.0794 0.0745)

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/latch/CLK (1.5031 1.4718) FallTrig slew=(0.079 0.0741)

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/latch/CLK (1.5038 1.4724) FallTrig slew=(0.0787 0.0738)

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/latch/CLK (1.5037 1.4725) FallTrig slew=(0.0792 0.0743)

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/latch/CLK (1.5045 1.4732) FallTrig slew=(0.0793 0.0743)

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/latch/CLK (1.5016 1.4705) FallTrig slew=(0.0801 0.0751)

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/latch/CLK (1.5061 1.4751) FallTrig slew=(0.0813 0.0761)

tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/latch/CLK (1.5068 1.4759) FallTrig slew=(0.081 0.0759)

tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/latch/CLK (1.3962 1.3642) FallTrig slew=(0.0642 0.0524)

tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/latch/CLK (1.3956 1.3633) FallTrig slew=(0.0586 0.0451)

tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/latch/CLK (1.3972 1.3653) FallTrig slew=(0.0649 0.0539)

tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/latch/CLK (1.401 1.3691) FallTrig slew=(0.0654 0.0543)

tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/latch/CLK (1.4682 1.4368) FallTrig slew=(0.0744 0.067)

tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/latch/CLK (1.4672 1.4358) FallTrig slew=(0.0732 0.0659)

tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/latch/CLK (1.4685 1.4372) FallTrig slew=(0.0746 0.0672)

tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/latch/CLK (1.4688 1.4375) FallTrig slew=(0.0746 0.0671)

tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/latch/CLK (1.4871 1.4558) FallTrig slew=(0.0755 0.0694)

tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/latch/CLK (1.4874 1.4561) FallTrig slew=(0.0755 0.0694)

tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/latch/CLK (1.4889 1.4577) FallTrig slew=(0.0772 0.071)

tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/latch/CLK (1.4899 1.4587) FallTrig slew=(0.0764 0.0703)

tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/latch/CLK (1.4905 1.4592) FallTrig slew=(0.0761 0.07)

tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/latch/CLK (1.4911 1.4599) FallTrig slew=(0.0763 0.0702)

tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/latch/CLK (1.5055 1.4747) FallTrig slew=(0.0799 0.0745)

tx_core/axi_master/pfifo_datain_1_d_reg[16]/CLK (1.4325 1.4968) RiseTrig slew=(0.114 0.0962)

tx_core/axi_master/pfifo_datain_1_d_reg[27]/CLK (1.4326 1.4969) RiseTrig slew=(0.114 0.0962)

tx_core/axi_master/pfifo_datain_1_d_reg[45]/CLK (1.4323 1.4966) RiseTrig slew=(0.114 0.0962)

tx_core/axi_master/pfifo_datain_1_d_reg[31]/CLK (1.4328 1.4971) RiseTrig slew=(0.114 0.0962)

tx_core/axi_master/pfifo_datain_1_d_reg[30]/CLK (1.4315 1.4958) RiseTrig slew=(0.114 0.0962)

tx_core/axi_master/pfifo_datain_1_d_reg[29]/CLK (1.4322 1.4965) RiseTrig slew=(0.114 0.0962)

tx_core/axi_master/pfifo_datain_1_d_reg[25]/CLK (1.4314 1.4957) RiseTrig slew=(0.114 0.0962)

tx_core/axi_master/pfifo_datain_1_d_reg[23]/CLK (1.4322 1.4965) RiseTrig slew=(0.114 0.0962)

tx_core/axi_master/pfifo_datain_1_d_reg[22]/CLK (1.4317 1.496) RiseTrig slew=(0.114 0.0962)

tx_core/axi_master/pfifo_datain_1_d_reg[21]/CLK (1.4321 1.4964) RiseTrig slew=(0.114 0.0962)

tx_core/axi_master/pfifo_datain_1_d_reg[20]/CLK (1.4323 1.4966) RiseTrig slew=(0.114 0.0962)

tx_core/axi_master/pfifo_datain_1_d_reg[19]/CLK (1.4324 1.4968) RiseTrig slew=(0.114 0.0962)

tx_core/axi_master/pfifo_datain_1_d_reg[17]/CLK (1.4325 1.4968) RiseTrig slew=(0.114 0.0962)

tx_core/axi_master/pfifo_datain_1_d_reg[49]/CLK (1.44 1.5039) RiseTrig slew=(0.1206 0.1016)

tx_core/axi_master/pfifo_datain_1_d_reg[54]/CLK (1.4387 1.5026) RiseTrig slew=(0.1206 0.1016)

tx_core/axi_master/pfifo_datain_1_d_reg[55]/CLK (1.4404 1.5043) RiseTrig slew=(0.1206 0.1016)

tx_core/axi_master/pfifo_datain_1_d_reg[60]/CLK (1.4397 1.5036) RiseTrig slew=(0.1206 0.1016)

tx_core/axi_master/pfifo_datain_1_d_reg[63]/CLK (1.4387 1.5026) RiseTrig slew=(0.1206 0.1016)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[1]/CLK (1.4399 1.5038) RiseTrig slew=(0.1206 0.1016)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[2]/CLK (1.44 1.5039) RiseTrig slew=(0.1206 0.1016)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[3]/CLK (1.4399 1.5039) RiseTrig slew=(0.1206 0.1016)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[4]/CLK (1.4403 1.5042) RiseTrig slew=(0.1206 0.1016)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[5]/CLK (1.44 1.5039) RiseTrig slew=(0.1206 0.1016)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[6]/CLK (1.44 1.5039) RiseTrig slew=(0.1206 0.1016)

tx_core/axi_master/pfifo_datain_1_d_reg[62]/CLK (1.4403 1.5042) RiseTrig slew=(0.1206 0.1016)

tx_core/axi_master/pfifo_datain_1_d_reg[33]/CLK (1.4392 1.5031) RiseTrig slew=(0.1206 0.1016)

tx_core/axi_master/pfifo_datain_1_d_reg[46]/CLK (1.439 1.5029) RiseTrig slew=(0.1206 0.1016)

tx_core/axi_master/pfifo_datain_1_d_reg[40]/CLK (1.4394 1.5033) RiseTrig slew=(0.1219 0.1027)

tx_core/axi_master/pfifo_datain_1_d_reg[59]/CLK (1.4391 1.503) RiseTrig slew=(0.1219 0.1027)

tx_core/axi_master/pfifo_datain_1_d_reg[37]/CLK (1.4411 1.505) RiseTrig slew=(0.1219 0.1027)

tx_core/axi_master/pfifo_datain_1_d_reg[53]/CLK (1.4389 1.5028) RiseTrig slew=(0.1219 0.1027)

tx_core/axi_master/pfifo_datain_1_d_reg[48]/CLK (1.4383 1.5022) RiseTrig slew=(0.1219 0.1027)

tx_core/axi_master/pfifo_datain_1_d_reg[47]/CLK (1.4398 1.5037) RiseTrig slew=(0.1219 0.1027)

tx_core/axi_master/pfifo_datain_1_d_reg[44]/CLK (1.4396 1.5035) RiseTrig slew=(0.1219 0.1027)

tx_core/axi_master/pfifo_datain_1_d_reg[43]/CLK (1.4412 1.5051) RiseTrig slew=(0.1219 0.1027)

tx_core/axi_master/pfifo_datain_1_d_reg[42]/CLK (1.4412 1.5051) RiseTrig slew=(0.1219 0.1027)

tx_core/axi_master/pfifo_datain_1_d_reg[39]/CLK (1.441 1.5049) RiseTrig slew=(0.1219 0.1027)

tx_core/axi_master/pfifo_datain_1_d_reg[38]/CLK (1.4412 1.5052) RiseTrig slew=(0.1219 0.1027)

tx_core/axi_master/pfifo_datain_1_d_reg[35]/CLK (1.4401 1.504) RiseTrig slew=(0.1219 0.1027)

tx_core/axi_master/pfifo_datain_1_d_reg[32]/CLK (1.4395 1.5034) RiseTrig slew=(0.1219 0.1027)

tx_core/axi_master/pfifo_datain_1_d_reg[41]/CLK (1.4394 1.5033) RiseTrig slew=(0.1219 0.1027)

tx_core/axi_master/pfifo_datain_1_d_reg[58]/CLK (1.4393 1.5025) RiseTrig slew=(0.1318 0.1109)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[0]/CLK (1.4372 1.5004) RiseTrig slew=(0.1318 0.1109)

tx_core/axi_master/pfifo_datain_1_d_reg[61]/CLK (1.437 1.5002) RiseTrig slew=(0.1318 0.1109)

tx_core/axi_master/pfifo_datain_1_d_reg[50]/CLK (1.4374 1.5006) RiseTrig slew=(0.1318 0.1109)

tx_core/axi_master/pfifo_datain_1_d_reg[36]/CLK (1.4371 1.5003) RiseTrig slew=(0.1318 0.1109)

tx_core/axi_master/pfifo_datain_1_d_reg[34]/CLK (1.4396 1.5028) RiseTrig slew=(0.1318 0.1109)

tx_core/axi_master/pfifo_datain_1_d_reg[26]/CLK (1.437 1.5002) RiseTrig slew=(0.1318 0.1109)

tx_core/axi_master/pfifo_datain_1_d_reg[24]/CLK (1.4368 1.5) RiseTrig slew=(0.1318 0.1109)

tx_core/axi_master/pfifo_datain_1_d_reg[18]/CLK (1.4371 1.5003) RiseTrig slew=(0.1318 0.1109)

tx_core/axi_master/pfifo_datain_1_d_reg[28]/CLK (1.4397 1.5029) RiseTrig slew=(0.1318 0.1109)

tx_core/axi_master/pfifo_datain_1_d_reg[52]/CLK (1.4395 1.5027) RiseTrig slew=(0.1318 0.1109)

tx_core/axi_master/pfifo_datain_1_d_reg[56]/CLK (1.4372 1.5004) RiseTrig slew=(0.1318 0.1109)

tx_core/axi_master/pfifo_datain_1_d_reg[51]/CLK (1.4384 1.5016) RiseTrig slew=(0.1318 0.1109)

tx_core/axi_master/pfifo_datain_1_d_reg[57]/CLK (1.4389 1.5021) RiseTrig slew=(0.1318 0.1109)

tx_core/axi_master/pfifo_datain_1_d_reg[15]/CLK (1.4342 1.4981) RiseTrig slew=(0.1204 0.1015)

tx_core/axi_master/pfifo_datain_1_d_reg[13]/CLK (1.4342 1.4981) RiseTrig slew=(0.1204 0.1015)

tx_core/axi_master/pfifo_datain_1_d_reg[14]/CLK (1.4339 1.4978) RiseTrig slew=(0.1204 0.1015)

tx_core/axi_master/pfifo_datain_ctrl1_d_reg[7]/CLK (1.4342 1.4981) RiseTrig slew=(0.1204 0.1015)

tx_core/axi_master/pfifo_datain_1_d_reg[10]/CLK (1.433 1.4969) RiseTrig slew=(0.1204 0.1015)

tx_core/axi_master/pfifo_datain_1_d_reg[9]/CLK (1.433 1.4969) RiseTrig slew=(0.1204 0.1015)

tx_core/axi_master/pfifo_datain_1_d_reg[6]/CLK (1.4321 1.496) RiseTrig slew=(0.1204 0.1015)

tx_core/axi_master/pfifo_datain_1_d_reg[8]/CLK (1.4316 1.4955) RiseTrig slew=(0.1204 0.1015)

tx_core/axi_master/pfifo_datain_1_d_reg[7]/CLK (1.4321 1.496) RiseTrig slew=(0.1204 0.1015)

tx_core/axi_master/pfifo_datain_1_d_reg[2]/CLK (1.4329 1.4968) RiseTrig slew=(0.1204 0.1015)

tx_core/axi_master/pfifo_datain_1_d_reg[12]/CLK (1.4333 1.4972) RiseTrig slew=(0.1204 0.1015)

tx_core/axi_master/pfifo_datain_1_d_reg[11]/CLK (1.4332 1.4971) RiseTrig slew=(0.1204 0.1015)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[0]/CLK (1.4371 1.5012) RiseTrig slew=(0.1184 0.0999)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[5]/CLK (1.4346 1.4987) RiseTrig slew=(0.1184 0.0999)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[4]/CLK (1.4347 1.4988) RiseTrig slew=(0.1184 0.0999)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[3]/CLK (1.4347 1.4988) RiseTrig slew=(0.1184 0.0999)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[2]/CLK (1.437 1.5011) RiseTrig slew=(0.1184 0.0999)

tx_core/axi_master/pkt1_fifo/w_ptr_reg[1]/CLK (1.4372 1.5013) RiseTrig slew=(0.1184 0.0999)

tx_core/axi_master/pfifo_datain_1_d_reg[5]/CLK (1.4366 1.5007) RiseTrig slew=(0.1184 0.0999)

tx_core/axi_master/pfifo_datain_1_d_reg[4]/CLK (1.4366 1.5007) RiseTrig slew=(0.1184 0.0999)

tx_core/axi_master/pfifo_datain_1_d_reg[0]/CLK (1.4372 1.5013) RiseTrig slew=(0.1184 0.0999)

tx_core/axi_master/pfifo_datain_1_d_reg[3]/CLK (1.4369 1.501) RiseTrig slew=(0.1184 0.0999)

tx_core/axi_master/pfifo_datain_1_d_reg[1]/CLK (1.4375 1.5016) RiseTrig slew=(0.1184 0.0999)

tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/latch/CLK (1.4161 1.383) FallTrig slew=(0.0584 0.0449)

tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/latch/CLK (1.4187 1.3857) FallTrig slew=(0.0596 0.0465)

tx_core/tx_rs/clk_gate_crc_left_d_reg/latch/CLK (1.4497 1.419) FallTrig slew=(0.0729 0.0657)

tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/latch/CLK (1.4512 1.4205) FallTrig slew=(0.0743 0.067)

tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/latch/CLK (1.4526 1.4224) FallTrig slew=(0.076 0.0705)

tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/latch/CLK (1.4543 1.4241) FallTrig slew=(0.076 0.0705)

tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/latch/CLK (1.4562 1.4261) FallTrig slew=(0.0762 0.0706)

tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/latch/CLK (1.457 1.4269) FallTrig slew=(0.0762 0.0706)

tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/latch/CLK (1.4574 1.4273) FallTrig slew=(0.0764 0.0708)

tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/latch/CLK (1.4581 1.4284) FallTrig slew=(0.0802 0.0742)

tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/latch/CLK (1.4598 1.4298) FallTrig slew=(0.0783 0.0725)

tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/latch/CLK (1.4618 1.4321) FallTrig slew=(0.0808 0.0746)

tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/latch/CLK (1.4621 1.4324) FallTrig slew=(0.0812 0.075)

tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/latch/CLK (1.4635 1.4335) FallTrig slew=(0.079 0.0741)

tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/latch/CLK (1.4629 1.4329) FallTrig slew=(0.0785 0.0737)

tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/latch/CLK (1.4655 1.4355) FallTrig slew=(0.0794 0.0745)

tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/latch/CLK (1.4693 1.4396) FallTrig slew=(0.0849 0.0789)

tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/latch/CLK (1.4703 1.4403) FallTrig slew=(0.0799 0.0759)

tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/latch/CLK (1.4705 1.4406) FallTrig slew=(0.0801 0.0761)

tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/latch/CLK (1.488 1.456) FallTrig slew=(0.0738 0.0666)

tx_core/tx_rs/clk_gate_crc_tx_d_reg/latch/CLK (1.4944 1.4625) FallTrig slew=(0.0764 0.0689)

tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/latch/CLK (1.4961 1.4643) FallTrig slew=(0.0775 0.07)

tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/latch/CLK (1.4785 1.4465) FallTrig slew=(0.0725 0.0641)

tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/latch/CLK (1.4875 1.4559) FallTrig slew=(0.0747 0.0683)

tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/latch/CLK (1.4969 1.4651) FallTrig slew=(0.0735 0.0667)

tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/latch/CLK (1.4975 1.4657) FallTrig slew=(0.0744 0.0675)

tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/latch/CLK (1.4982 1.4664) FallTrig slew=(0.0744 0.0675)

tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/latch/CLK (1.4982 1.4665) FallTrig slew=(0.0749 0.0679)

tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/latch/CLK (1.499 1.4673) FallTrig slew=(0.0761 0.069)

tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/latch/CLK (1.4951 1.4633) FallTrig slew=(0.0729 0.0658)

tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/latch/CLK (1.4965 1.4648) FallTrig slew=(0.0733 0.0662)

tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/latch/CLK (1.497 1.4653) FallTrig slew=(0.0736 0.0664)

tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/latch/CLK (1.498 1.4662) FallTrig slew=(0.0729 0.0658)

tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/latch/CLK (1.4986 1.4668) FallTrig slew=(0.0729 0.0658)

tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/latch/CLK (1.5003 1.4685) FallTrig slew=(0.0732 0.066)

tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/latch/CLK (1.5007 1.4689) FallTrig slew=(0.0741 0.0669)

tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/latch/CLK (1.5041 1.4725) FallTrig slew=(0.0759 0.0685)

tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/latch/CLK (1.5048 1.473) FallTrig slew=(0.0762 0.0688)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[10]/CLK (1.464 1.5333) RiseTrig slew=(0.1257 0.1055)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[2]/CLK (1.4642 1.5335) RiseTrig slew=(0.1257 0.1055)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[6]/CLK (1.464 1.5333) RiseTrig slew=(0.1257 0.1055)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[21]/CLK (1.4635 1.5328) RiseTrig slew=(0.1257 0.1055)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[11]/CLK (1.4643 1.5336) RiseTrig slew=(0.1257 0.1055)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[7]/CLK (1.4649 1.5342) RiseTrig slew=(0.1257 0.1055)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[17]/CLK (1.4499 1.5202) RiseTrig slew=(0.1102 0.0928)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[23]/CLK (1.45 1.5203) RiseTrig slew=(0.1102 0.0928)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[22]/CLK (1.4496 1.5199) RiseTrig slew=(0.1102 0.0928)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[20]/CLK (1.4503 1.5206) RiseTrig slew=(0.1102 0.0928)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[18]/CLK (1.4497 1.52) RiseTrig slew=(0.1102 0.0928)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[12]/CLK (1.4503 1.5206) RiseTrig slew=(0.108 0.091)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[14]/CLK (1.4504 1.5207) RiseTrig slew=(0.108 0.091)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[4]/CLK (1.4504 1.5207) RiseTrig slew=(0.108 0.091)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[8]/CLK (1.4501 1.5204) RiseTrig slew=(0.108 0.091)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[1]/CLK (1.4507 1.521) RiseTrig slew=(0.108 0.091)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[15]/CLK (1.4505 1.5208) RiseTrig slew=(0.1111 0.0935)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[30]/CLK (1.4511 1.5214) RiseTrig slew=(0.1111 0.0935)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[0]/CLK (1.4505 1.5208) RiseTrig slew=(0.1111 0.0935)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[3]/CLK (1.4511 1.5214) RiseTrig slew=(0.1111 0.0935)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[5]/CLK (1.4508 1.5211) RiseTrig slew=(0.1111 0.0935)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[13]/CLK (1.4462 1.5167) RiseTrig slew=(0.1066 0.0898)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[16]/CLK (1.4474 1.5179) RiseTrig slew=(0.1066 0.0898)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[19]/CLK (1.4452 1.5157) RiseTrig slew=(0.1066 0.0898)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[31]/CLK (1.4473 1.5178) RiseTrig slew=(0.1066 0.0898)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[9]/CLK (1.446 1.5165) RiseTrig slew=(0.1066 0.0898)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[24]/CLK (1.4602 1.5295) RiseTrig slew=(0.1264 0.1061)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[26]/CLK (1.4587 1.528) RiseTrig slew=(0.1264 0.1061)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[27]/CLK (1.4611 1.5304) RiseTrig slew=(0.1264 0.1061)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[29]/CLK (1.4602 1.5295) RiseTrig slew=(0.1264 0.1061)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[28]/CLK (1.4591 1.5284) RiseTrig slew=(0.1264 0.1061)

tx_core/tx_crc/crcpkt1/crcin8_d_reg[25]/CLK (1.461 1.5303) RiseTrig slew=(0.1264 0.1061)

tx_core/tx_crc/crcpkt0/data32_d_reg[12]/CLK (1.4118 1.4726) RiseTrig slew=(0.1008 0.0854)

tx_core/tx_crc/crcpkt0/data32_d_reg[19]/CLK (1.4118 1.4726) RiseTrig slew=(0.1008 0.0854)

tx_core/tx_crc/crcpkt0/data32_d_reg[29]/CLK (1.4127 1.4735) RiseTrig slew=(0.1008 0.0854)

tx_core/tx_crc/crcpkt0/data32_d_reg[25]/CLK (1.4135 1.4743) RiseTrig slew=(0.1008 0.0854)

tx_core/tx_crc/crcpkt0/data32_d_reg[14]/CLK (1.4158 1.4766) RiseTrig slew=(0.1008 0.0854)

tx_core/tx_crc/crcpkt0/data32_d_reg[15]/CLK (1.4157 1.4765) RiseTrig slew=(0.1008 0.0854)

tx_core/tx_crc/crcpkt0/data32_d_reg[30]/CLK (1.4155 1.4763) RiseTrig slew=(0.1008 0.0854)

tx_core/tx_crc/crcpkt0/data32_d_reg[18]/CLK (1.4156 1.4763) RiseTrig slew=(0.1008 0.0854)

tx_core/tx_crc/crcpkt0/data32_d_reg[27]/CLK (1.4147 1.4755) RiseTrig slew=(0.1008 0.0854)

tx_core/tx_crc/crcpkt0/data32_d_reg[20]/CLK (1.4156 1.4764) RiseTrig slew=(0.1008 0.0854)

tx_core/tx_crc/crcpkt0/data32_d_reg[3]/CLK (1.4099 1.4706) RiseTrig slew=(0.1039 0.088)

tx_core/tx_crc/crcpkt0/data32_d_reg[11]/CLK (1.4063 1.467) RiseTrig slew=(0.1039 0.088)

tx_core/tx_crc/crcpkt0/data32_d_reg[2]/CLK (1.41 1.4707) RiseTrig slew=(0.1039 0.088)

tx_core/tx_crc/crcpkt0/data32_d_reg[7]/CLK (1.41 1.4707) RiseTrig slew=(0.1039 0.088)

tx_core/tx_crc/crcpkt0/data32_d_reg[5]/CLK (1.4093 1.47) RiseTrig slew=(0.1039 0.088)

tx_core/tx_crc/crcpkt0/data32_d_reg[4]/CLK (1.4101 1.4708) RiseTrig slew=(0.1039 0.088)

tx_core/tx_crc/crcpkt0/data32_d_reg[0]/CLK (1.4103 1.471) RiseTrig slew=(0.1039 0.088)

tx_core/tx_crc/crcpkt0/data32_d_reg[1]/CLK (1.4072 1.4679) RiseTrig slew=(0.1039 0.088)

tx_core/tx_crc/crcpkt0/data32_d_reg[13]/CLK (1.4059 1.4666) RiseTrig slew=(0.1039 0.088)

tx_core/tx_crc/crcpkt0/data32_d_reg[8]/CLK (1.4058 1.4665) RiseTrig slew=(0.1039 0.088)

tx_core/tx_crc/crcpkt0/data32_d_reg[6]/CLK (1.4059 1.4666) RiseTrig slew=(0.1039 0.088)

tx_core/tx_crc/crcpkt0/data32_d_reg[23]/CLK (1.4142 1.4748) RiseTrig slew=(0.104 0.0881)

tx_core/tx_crc/crcpkt0/data32_d_reg[24]/CLK (1.4137 1.4743) RiseTrig slew=(0.104 0.0881)

tx_core/tx_crc/crcpkt0/data32_d_reg[22]/CLK (1.414 1.4746) RiseTrig slew=(0.104 0.0881)

tx_core/tx_crc/crcpkt0/data32_d_reg[10]/CLK (1.4142 1.4748) RiseTrig slew=(0.104 0.0881)

tx_core/tx_crc/crcpkt0/data32_d_reg[9]/CLK (1.4132 1.4738) RiseTrig slew=(0.104 0.0881)

tx_core/tx_crc/crcpkt0/data32_d_reg[31]/CLK (1.4129 1.4735) RiseTrig slew=(0.104 0.0881)

tx_core/tx_crc/crcpkt0/data32_d_reg[17]/CLK (1.4122 1.4728) RiseTrig slew=(0.104 0.0881)

tx_core/tx_crc/crcpkt0/data32_d_reg[26]/CLK (1.4107 1.4713) RiseTrig slew=(0.104 0.0881)

tx_core/tx_crc/crcpkt0/data32_d_reg[21]/CLK (1.4117 1.4723) RiseTrig slew=(0.104 0.0881)

tx_core/tx_crc/crcpkt0/data32_d_reg[16]/CLK (1.4118 1.4724) RiseTrig slew=(0.104 0.0881)

tx_core/tx_crc/crcpkt0/data32_d_reg[28]/CLK (1.4118 1.4724) RiseTrig slew=(0.104 0.0881)

tx_core/tx_crc/crcpkt0/data40_d_reg[29]/CLK (1.4294 1.4906) RiseTrig slew=(0.1002 0.0851)

tx_core/tx_crc/crcpkt0/data40_d_reg[26]/CLK (1.4314 1.4926) RiseTrig slew=(0.1002 0.0851)

tx_core/tx_crc/crcpkt0/data40_d_reg[37]/CLK (1.4313 1.4925) RiseTrig slew=(0.1002 0.0851)

tx_core/tx_crc/crcpkt0/data40_d_reg[25]/CLK (1.4315 1.4927) RiseTrig slew=(0.1002 0.0851)

tx_core/tx_crc/crcpkt0/data40_d_reg[17]/CLK (1.4324 1.4936) RiseTrig slew=(0.1002 0.0851)

tx_core/tx_crc/crcpkt0/data40_d_reg[34]/CLK (1.4323 1.4935) RiseTrig slew=(0.1002 0.0851)

tx_core/tx_crc/crcpkt0/data40_d_reg[24]/CLK (1.4324 1.4936) RiseTrig slew=(0.1002 0.0851)

tx_core/tx_crc/crcpkt0/data40_d_reg[27]/CLK (1.433 1.4942) RiseTrig slew=(0.1002 0.0851)

tx_core/tx_crc/crcpkt0/data40_d_reg[36]/CLK (1.4332 1.4944) RiseTrig slew=(0.1002 0.0851)

tx_core/tx_crc/crcpkt0/data40_d_reg[20]/CLK (1.4332 1.4944) RiseTrig slew=(0.1002 0.0851)

tx_core/tx_crc/crcpkt0/data40_d_reg[19]/CLK (1.426 1.4877) RiseTrig slew=(0.0934 0.0796)

tx_core/tx_crc/crcpkt0/data40_d_reg[14]/CLK (1.4256 1.4873) RiseTrig slew=(0.0934 0.0796)

tx_core/tx_crc/crcpkt0/data40_d_reg[23]/CLK (1.4259 1.4876) RiseTrig slew=(0.0934 0.0796)

tx_core/tx_crc/crcpkt0/data40_d_reg[22]/CLK (1.4262 1.4879) RiseTrig slew=(0.0934 0.0796)

tx_core/tx_crc/crcpkt0/data40_d_reg[16]/CLK (1.426 1.4877) RiseTrig slew=(0.0934 0.0796)

tx_core/tx_crc/crcpkt0/data40_d_reg[32]/CLK (1.4262 1.4879) RiseTrig slew=(0.0934 0.0796)

tx_core/tx_crc/crcpkt0/data40_d_reg[35]/CLK (1.4262 1.4879) RiseTrig slew=(0.0934 0.0796)

tx_core/tx_crc/crcpkt0/data40_d_reg[33]/CLK (1.4263 1.488) RiseTrig slew=(0.0934 0.0796)

tx_core/tx_crc/crcpkt0/data40_d_reg[39]/CLK (1.4262 1.4879) RiseTrig slew=(0.0934 0.0796)

tx_core/tx_crc/crcpkt0/data40_d_reg[18]/CLK (1.4264 1.4881) RiseTrig slew=(0.0934 0.0796)

tx_core/tx_crc/crcpkt0/data40_d_reg[10]/CLK (1.4431 1.5035) RiseTrig slew=(0.1119 0.0947)

tx_core/tx_crc/crcpkt0/data40_d_reg[31]/CLK (1.4387 1.4991) RiseTrig slew=(0.1119 0.0947)

tx_core/tx_crc/crcpkt0/data40_d_reg[5]/CLK (1.4431 1.5035) RiseTrig slew=(0.1119 0.0947)

tx_core/tx_crc/crcpkt0/data40_d_reg[7]/CLK (1.443 1.5034) RiseTrig slew=(0.1119 0.0947)

tx_core/tx_crc/crcpkt0/data40_d_reg[28]/CLK (1.4385 1.4989) RiseTrig slew=(0.1119 0.0947)

tx_core/tx_crc/crcpkt0/data40_d_reg[2]/CLK (1.4424 1.5028) RiseTrig slew=(0.1119 0.0947)

tx_core/tx_crc/crcpkt0/data40_d_reg[38]/CLK (1.4385 1.4989) RiseTrig slew=(0.1119 0.0947)

tx_core/tx_crc/crcpkt0/data40_d_reg[3]/CLK (1.4426 1.503) RiseTrig slew=(0.1119 0.0947)

tx_core/tx_crc/crcpkt0/data40_d_reg[30]/CLK (1.4386 1.499) RiseTrig slew=(0.1119 0.0947)

tx_core/tx_crc/crcpkt0/data40_d_reg[1]/CLK (1.4427 1.5031) RiseTrig slew=(0.1119 0.0947)

tx_core/tx_crc/crcpkt0/data40_d_reg[13]/CLK (1.427 1.4887) RiseTrig slew=(0.0927 0.079)

tx_core/tx_crc/crcpkt0/data40_d_reg[8]/CLK (1.4269 1.4886) RiseTrig slew=(0.0927 0.079)

tx_core/tx_crc/crcpkt0/data40_d_reg[12]/CLK (1.4268 1.4885) RiseTrig slew=(0.0927 0.079)

tx_core/tx_crc/crcpkt0/data40_d_reg[4]/CLK (1.4267 1.4884) RiseTrig slew=(0.0927 0.079)

tx_core/tx_crc/crcpkt0/data40_d_reg[0]/CLK (1.4265 1.4882) RiseTrig slew=(0.0927 0.079)

tx_core/tx_crc/crcpkt0/data40_d_reg[15]/CLK (1.4264 1.4881) RiseTrig slew=(0.0927 0.079)

tx_core/tx_crc/crcpkt0/data40_d_reg[9]/CLK (1.4251 1.4868) RiseTrig slew=(0.0927 0.079)

tx_core/tx_crc/crcpkt0/data40_d_reg[6]/CLK (1.4267 1.4884) RiseTrig slew=(0.0927 0.079)

tx_core/tx_crc/crcpkt0/data40_d_reg[21]/CLK (1.4251 1.4868) RiseTrig slew=(0.0927 0.079)

tx_core/tx_crc/crcpkt0/data40_d_reg[11]/CLK (1.4268 1.4885) RiseTrig slew=(0.0927 0.079)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][6]/CLK (1.4199 1.4863) RiseTrig slew=(0.1008 0.0851)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][8]/CLK (1.4205 1.4869) RiseTrig slew=(0.1008 0.0851)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][4]/CLK (1.4195 1.4859) RiseTrig slew=(0.1008 0.0851)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][7]/CLK (1.4191 1.4855) RiseTrig slew=(0.1008 0.0851)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][11]/CLK (1.4313 1.4968) RiseTrig slew=(0.1164 0.0979)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][9]/CLK (1.4325 1.498) RiseTrig slew=(0.1164 0.0979)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][10]/CLK (1.4339 1.4994) RiseTrig slew=(0.1164 0.0979)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][14]/CLK (1.4333 1.4988) RiseTrig slew=(0.1164 0.0979)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][12]/CLK (1.4301 1.4956) RiseTrig slew=(0.1164 0.0979)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][0]/CLK (1.4348 1.5) RiseTrig slew=(0.1201 0.101)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][5]/CLK (1.437 1.5021) RiseTrig slew=(0.1201 0.101)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][1]/CLK (1.4367 1.5019) RiseTrig slew=(0.1201 0.101)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][2]/CLK (1.4349 1.5001) RiseTrig slew=(0.1201 0.101)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][3]/CLK (1.4366 1.5018) RiseTrig slew=(0.1201 0.101)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][30]/CLK (1.4371 1.5015) RiseTrig slew=(0.1297 0.1089)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][21]/CLK (1.4436 1.508) RiseTrig slew=(0.1297 0.1089)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][16]/CLK (1.4434 1.5078) RiseTrig slew=(0.1297 0.1089)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][29]/CLK (1.4393 1.5037) RiseTrig slew=(0.1297 0.1089)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][25]/CLK (1.4424 1.5068) RiseTrig slew=(0.1297 0.1089)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][31]/CLK (1.4404 1.5048) RiseTrig slew=(0.1297 0.1089)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][18]/CLK (1.4416 1.5055) RiseTrig slew=(0.1393 0.1167)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][24]/CLK (1.4453 1.5092) RiseTrig slew=(0.1393 0.1167)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][28]/CLK (1.4444 1.5082) RiseTrig slew=(0.1393 0.1167)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][26]/CLK (1.4437 1.5076) RiseTrig slew=(0.1393 0.1167)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][13]/CLK (1.4374 1.5013) RiseTrig slew=(0.1393 0.1167)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][15]/CLK (1.4396 1.5035) RiseTrig slew=(0.1393 0.1167)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][17]/CLK (1.4413 1.5055) RiseTrig slew=(0.1342 0.1125)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][27]/CLK (1.4392 1.5034) RiseTrig slew=(0.1342 0.1125)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][23]/CLK (1.4407 1.5049) RiseTrig slew=(0.1342 0.1125)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][19]/CLK (1.4391 1.5032) RiseTrig slew=(0.1342 0.1125)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][20]/CLK (1.4392 1.5034) RiseTrig slew=(0.1342 0.1125)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][22]/CLK (1.4414 1.5055) RiseTrig slew=(0.1342 0.1125)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][12]/CLK (1.4271 1.4917) RiseTrig slew=(0.1253 0.1053)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][5]/CLK (1.4352 1.4998) RiseTrig slew=(0.1252 0.1054)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][3]/CLK (1.433 1.4976) RiseTrig slew=(0.1252 0.1054)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][1]/CLK (1.4345 1.4991) RiseTrig slew=(0.1252 0.1054)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][0]/CLK (1.4359 1.5006) RiseTrig slew=(0.1252 0.1054)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][2]/CLK (1.4422 1.5055) RiseTrig slew=(0.1453 0.1217)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][6]/CLK (1.4443 1.5076) RiseTrig slew=(0.1453 0.1217)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][11]/CLK (1.442 1.5054) RiseTrig slew=(0.1453 0.1217)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][7]/CLK (1.4455 1.5088) RiseTrig slew=(0.1453 0.1217)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][4]/CLK (1.4458 1.5092) RiseTrig slew=(0.1453 0.1217)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][9]/CLK (1.4429 1.5062) RiseTrig slew=(0.1453 0.1217)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][8]/CLK (1.4393 1.503) RiseTrig slew=(0.1394 0.1168)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][19]/CLK (1.4401 1.5038) RiseTrig slew=(0.1394 0.1168)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][22]/CLK (1.4442 1.508) RiseTrig slew=(0.1393 0.1167)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][23]/CLK (1.4439 1.5076) RiseTrig slew=(0.1393 0.1167)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][27]/CLK (1.4407 1.5045) RiseTrig slew=(0.1394 0.1168)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][17]/CLK (1.4435 1.5072) RiseTrig slew=(0.1393 0.1167)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][30]/CLK (1.434 1.4995) RiseTrig slew=(0.1149 0.0968)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][16]/CLK (1.4379 1.5035) RiseTrig slew=(0.1149 0.0968)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][21]/CLK (1.4388 1.5044) RiseTrig slew=(0.1149 0.0968)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][31]/CLK (1.4358 1.5014) RiseTrig slew=(0.1149 0.0968)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][25]/CLK (1.4373 1.5029) RiseTrig slew=(0.1149 0.0968)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][15]/CLK (1.4299 1.4956) RiseTrig slew=(0.113 0.0952)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][14]/CLK (1.4321 1.4978) RiseTrig slew=(0.113 0.0952)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][13]/CLK (1.4314 1.4971) RiseTrig slew=(0.113 0.0952)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][10]/CLK (1.4333 1.499) RiseTrig slew=(0.113 0.0952)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][18]/CLK (1.4294 1.4951) RiseTrig slew=(0.113 0.0952)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][20]/CLK (1.4408 1.506) RiseTrig slew=(0.1218 0.1024)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][29]/CLK (1.4403 1.5054) RiseTrig slew=(0.1218 0.1024)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][24]/CLK (1.4414 1.5066) RiseTrig slew=(0.1218 0.1024)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][28]/CLK (1.4405 1.5057) RiseTrig slew=(0.1218 0.1024)

tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][26]/CLK (1.4403 1.5055) RiseTrig slew=(0.1218 0.1024)

tx_core/tx_crc/crcpkt0/data48_d_reg[15]/CLK (1.4533 1.5092) RiseTrig slew=(0.148 0.1239)

tx_core/tx_crc/crcpkt0/data48_d_reg[10]/CLK (1.4531 1.509) RiseTrig slew=(0.148 0.1239)

tx_core/tx_crc/crcpkt0/data48_d_reg[14]/CLK (1.4532 1.5091) RiseTrig slew=(0.148 0.1239)

tx_core/tx_crc/crcpkt0/data48_d_reg[41]/CLK (1.4517 1.5076) RiseTrig slew=(0.148 0.1239)

tx_core/tx_crc/crcpkt0/data48_d_reg[21]/CLK (1.4516 1.5075) RiseTrig slew=(0.148 0.1239)

tx_core/tx_crc/crcpkt0/data48_d_reg[13]/CLK (1.4514 1.5073) RiseTrig slew=(0.148 0.1239)

tx_core/tx_crc/crcpkt0/data48_d_reg[31]/CLK (1.451 1.5069) RiseTrig slew=(0.148 0.1239)

tx_core/tx_crc/crcpkt0/data48_d_reg[9]/CLK (1.451 1.5069) RiseTrig slew=(0.148 0.1239)

tx_core/tx_crc/crcpkt0/data48_d_reg[27]/CLK (1.4501 1.506) RiseTrig slew=(0.148 0.1239)

tx_core/tx_crc/crcpkt0/data48_d_reg[24]/CLK (1.4506 1.5065) RiseTrig slew=(0.148 0.1239)

tx_core/tx_crc/crcpkt0/data48_d_reg[12]/CLK (1.4505 1.5064) RiseTrig slew=(0.148 0.1239)

tx_core/tx_crc/crcpkt0/data48_d_reg[3]/CLK (1.4452 1.5011) RiseTrig slew=(0.148 0.1239)

tx_core/tx_crc/crcpkt0/data48_d_reg[30]/CLK (1.4472 1.5031) RiseTrig slew=(0.148 0.1239)

tx_core/tx_crc/crcpkt0/data48_d_reg[43]/CLK (1.4452 1.5011) RiseTrig slew=(0.148 0.1239)

tx_core/tx_crc/crcpkt0/data48_d_reg[23]/CLK (1.4444 1.5003) RiseTrig slew=(0.148 0.1239)

tx_core/tx_crc/crcpkt0/data48_d_reg[40]/CLK (1.4453 1.5012) RiseTrig slew=(0.148 0.1239)

tx_core/tx_crc/crcpkt0/data48_d_reg[11]/CLK (1.4494 1.5053) RiseTrig slew=(0.1473 0.1233)

tx_core/tx_crc/crcpkt0/data48_d_reg[39]/CLK (1.4506 1.5065) RiseTrig slew=(0.1473 0.1233)

tx_core/tx_crc/crcpkt0/data48_d_reg[32]/CLK (1.4506 1.5065) RiseTrig slew=(0.1473 0.1233)

tx_core/tx_crc/crcpkt0/data48_d_reg[44]/CLK (1.4458 1.5017) RiseTrig slew=(0.1473 0.1233)

tx_core/tx_crc/crcpkt0/data48_d_reg[35]/CLK (1.4469 1.5028) RiseTrig slew=(0.1473 0.1233)

tx_core/tx_crc/crcpkt0/data48_d_reg[46]/CLK (1.447 1.5029) RiseTrig slew=(0.1473 0.1233)

tx_core/tx_crc/crcpkt0/data48_d_reg[34]/CLK (1.4485 1.5044) RiseTrig slew=(0.1473 0.1233)

tx_core/tx_crc/crcpkt0/data48_d_reg[37]/CLK (1.4504 1.5063) RiseTrig slew=(0.1473 0.1233)

tx_core/tx_crc/crcpkt0/data48_d_reg[36]/CLK (1.4521 1.508) RiseTrig slew=(0.1473 0.1233)

tx_core/tx_crc/crcpkt0/data48_d_reg[42]/CLK (1.4516 1.5074) RiseTrig slew=(0.1473 0.1233)

tx_core/tx_crc/crcpkt0/data48_d_reg[2]/CLK (1.4517 1.5076) RiseTrig slew=(0.1473 0.1233)

tx_core/tx_crc/crcpkt0/data48_d_reg[1]/CLK (1.4521 1.5079) RiseTrig slew=(0.1473 0.1233)

tx_core/tx_crc/crcpkt0/data48_d_reg[28]/CLK (1.4472 1.5031) RiseTrig slew=(0.1473 0.1233)

tx_core/tx_crc/crcpkt0/data48_d_reg[8]/CLK (1.4471 1.503) RiseTrig slew=(0.1473 0.1233)

tx_core/tx_crc/crcpkt0/data48_d_reg[38]/CLK (1.4457 1.5016) RiseTrig slew=(0.1473 0.1233)

tx_core/tx_crc/crcpkt0/data48_d_reg[33]/CLK (1.4461 1.502) RiseTrig slew=(0.1473 0.1233)

tx_core/tx_crc/crcpkt0/data48_d_reg[26]/CLK (1.4463 1.5024) RiseTrig slew=(0.1443 0.121)

tx_core/tx_crc/crcpkt0/data48_d_reg[29]/CLK (1.447 1.5031) RiseTrig slew=(0.1443 0.121)

tx_core/tx_crc/crcpkt0/data48_d_reg[16]/CLK (1.4471 1.5032) RiseTrig slew=(0.1443 0.121)

tx_core/tx_crc/crcpkt0/data48_d_reg[47]/CLK (1.4464 1.5025) RiseTrig slew=(0.1443 0.121)

tx_core/tx_crc/crcpkt0/data48_d_reg[20]/CLK (1.4477 1.5038) RiseTrig slew=(0.1443 0.121)

tx_core/tx_crc/crcpkt0/data48_d_reg[45]/CLK (1.447 1.5031) RiseTrig slew=(0.1443 0.121)

tx_core/tx_crc/crcpkt0/data48_d_reg[18]/CLK (1.4469 1.5029) RiseTrig slew=(0.1443 0.121)

tx_core/tx_crc/crcpkt0/data48_d_reg[0]/CLK (1.451 1.5071) RiseTrig slew=(0.1443 0.121)

tx_core/tx_crc/crcpkt0/data48_d_reg[7]/CLK (1.4543 1.5104) RiseTrig slew=(0.1443 0.121)

tx_core/tx_crc/crcpkt0/data48_d_reg[5]/CLK (1.4546 1.5107) RiseTrig slew=(0.1443 0.1209)

tx_core/tx_crc/crcpkt0/data48_d_reg[25]/CLK (1.4549 1.511) RiseTrig slew=(0.1443 0.1209)

tx_core/tx_crc/crcpkt0/data48_d_reg[19]/CLK (1.4533 1.5094) RiseTrig slew=(0.1443 0.121)

tx_core/tx_crc/crcpkt0/data48_d_reg[6]/CLK (1.455 1.5111) RiseTrig slew=(0.1443 0.1209)

tx_core/tx_crc/crcpkt0/data48_d_reg[22]/CLK (1.4552 1.5113) RiseTrig slew=(0.1443 0.1209)

tx_core/tx_crc/crcpkt0/data48_d_reg[4]/CLK (1.4554 1.5115) RiseTrig slew=(0.1443 0.1209)

tx_core/tx_crc/crcpkt0/data48_d_reg[17]/CLK (1.4554 1.5115) RiseTrig slew=(0.1443 0.1209)

tx_core/tx_rs/xgmii_txd_d_reg[4]/CLK (1.4656 1.5232) RiseTrig slew=(0.1311 0.1102)

tx_core/tx_rs/xgmii_txd_d_reg[2]/CLK (1.4655 1.5231) RiseTrig slew=(0.1311 0.1103)

tx_core/tx_rs/xgmii_txd_d_reg[9]/CLK (1.4655 1.5231) RiseTrig slew=(0.1311 0.1102)

tx_core/tx_rs/xgmii_txd_d_reg[6]/CLK (1.4647 1.5223) RiseTrig slew=(0.1311 0.1103)

tx_core/tx_rs/xgmii_txd_d_reg[1]/CLK (1.4651 1.5227) RiseTrig slew=(0.1311 0.1103)

tx_core/tx_rs/xgmii_txd_d_reg[5]/CLK (1.4651 1.5227) RiseTrig slew=(0.1311 0.1103)

tx_core/tx_rs/xgmii_txd_d_reg[16]/CLK (1.4639 1.5215) RiseTrig slew=(0.1311 0.1103)

tx_core/tx_rs/xgmii_txd_d_reg[3]/CLK (1.4637 1.5213) RiseTrig slew=(0.1311 0.1103)

tx_core/tx_rs/xgmii_txd_d_reg[7]/CLK (1.4618 1.5194) RiseTrig slew=(0.1311 0.1103)

tx_core/tx_rs/xgmii_txd_d_reg[8]/CLK (1.4624 1.52) RiseTrig slew=(0.1311 0.1103)

tx_core/tx_rs/xgmii_txd_d_reg[14]/CLK (1.46 1.5176) RiseTrig slew=(0.1312 0.1103)

tx_core/tx_rs/xgmii_txd_d_reg[12]/CLK (1.4583 1.5159) RiseTrig slew=(0.1312 0.1102)

tx_core/tx_rs/xgmii_txd_d_reg[11]/CLK (1.4572 1.5148) RiseTrig slew=(0.1312 0.1102)

tx_core/tx_rs/xgmii_txd_d_reg[15]/CLK (1.4573 1.5149) RiseTrig slew=(0.1312 0.1102)

tx_core/tx_rs/xgmii_txd_d_reg[18]/CLK (1.469 1.5256) RiseTrig slew=(0.148 0.124)

tx_core/tx_rs/xgmii_txd_d_reg[10]/CLK (1.4692 1.5257) RiseTrig slew=(0.148 0.124)

tx_core/tx_rs/xgmii_txd_d_reg[0]/CLK (1.4694 1.526) RiseTrig slew=(0.148 0.124)

tx_core/tx_rs/IDC_cnt_d_reg[1]/CLK (1.4682 1.5248) RiseTrig slew=(0.148 0.124)

tx_core/tx_rs/IDC_cnt_d_reg[0]/CLK (1.4681 1.5247) RiseTrig slew=(0.148 0.124)

tx_core/tx_rs/xgmii_txd_d_reg[17]/CLK (1.4677 1.5243) RiseTrig slew=(0.148 0.124)

tx_core/tx_rs/xgmii_txd_d_reg[26]/CLK (1.4669 1.5235) RiseTrig slew=(0.148 0.124)

tx_core/tx_rs/cur_state_reg[1]/CLK (1.465 1.5216) RiseTrig slew=(0.148 0.124)

tx_core/tx_rs/cur_state_reg[3]/CLK (1.4676 1.5242) RiseTrig slew=(0.148 0.124)

tx_core/QOS_selector/qos/queue_gnt_d_reg[0]/CLK (1.4688 1.5254) RiseTrig slew=(0.148 0.124)

tx_core/QOS_selector/qos/queue_gnt_d_reg[2]/CLK (1.4689 1.5255) RiseTrig slew=(0.148 0.124)

tx_core/tx_rs/idlernd_cnt_d_reg[0]/CLK (1.4665 1.5231) RiseTrig slew=(0.148 0.124)

tx_core/tx_rs/idlernd_cnt_d_reg[1]/CLK (1.4674 1.524) RiseTrig slew=(0.148 0.124)

tx_core/QOS_selector/qos/queue_gnt_d_reg[1]/CLK (1.4684 1.525) RiseTrig slew=(0.148 0.124)

tx_core/tx_rs/xgmii_txd_d_reg[29]/CLK (1.4601 1.5178) RiseTrig slew=(0.1309 0.1099)

tx_core/tx_rs/xgmii_txd_d_reg[31]/CLK (1.4598 1.5175) RiseTrig slew=(0.1309 0.1099)

tx_core/tx_rs/xgmii_txd_d_reg[21]/CLK (1.459 1.5167) RiseTrig slew=(0.1309 0.1099)

tx_core/tx_rs/xgmii_txd_d_reg[19]/CLK (1.4589 1.5166) RiseTrig slew=(0.1309 0.1099)

tx_core/tx_rs/xgmii_txd_d_reg[23]/CLK (1.4588 1.5165) RiseTrig slew=(0.1309 0.1099)

tx_core/tx_rs/xgmii_txd_d_reg[13]/CLK (1.4584 1.5161) RiseTrig slew=(0.1309 0.1099)

tx_core/tx_rs/xgmii_txd_d_reg[30]/CLK (1.4611 1.5188) RiseTrig slew=(0.1309 0.1099)

tx_core/tx_rs/xgmii_txd_d_reg[27]/CLK (1.4601 1.5178) RiseTrig slew=(0.1309 0.1099)

tx_core/tx_rs/xgmii_txd_d_reg[24]/CLK (1.4612 1.5189) RiseTrig slew=(0.1309 0.1099)

tx_core/tx_rs/xgmii_txd_d_reg[28]/CLK (1.4612 1.5189) RiseTrig slew=(0.1309 0.1099)

tx_core/tx_rs/xgmii_txd_d_reg[25]/CLK (1.4614 1.5191) RiseTrig slew=(0.1309 0.1099)

tx_core/tx_rs/xgmii_txd_d_reg[22]/CLK (1.4583 1.516) RiseTrig slew=(0.1309 0.1099)

tx_core/tx_rs/xgmii_txd_d_reg[20]/CLK (1.4582 1.5159) RiseTrig slew=(0.1309 0.1099)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[2]/CLK (1.3794 1.4457) RiseTrig slew=(0.1225 0.1029)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[23]/CLK (1.3781 1.4444) RiseTrig slew=(0.1225 0.1029)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[22]/CLK (1.3794 1.4457) RiseTrig slew=(0.1225 0.1029)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[16]/CLK (1.3784 1.4447) RiseTrig slew=(0.1225 0.1029)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[14]/CLK (1.3794 1.4457) RiseTrig slew=(0.1225 0.1029)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[3]/CLK (1.3798 1.4461) RiseTrig slew=(0.1225 0.1029)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[11]/CLK (1.3681 1.4354) RiseTrig slew=(0.1061 0.0894)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[0]/CLK (1.3677 1.435) RiseTrig slew=(0.1061 0.0894)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[8]/CLK (1.368 1.4353) RiseTrig slew=(0.1061 0.0894)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[1]/CLK (1.3677 1.435) RiseTrig slew=(0.1061 0.0894)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[12]/CLK (1.3655 1.4328) RiseTrig slew=(0.1061 0.0894)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[21]/CLK (1.3676 1.4348) RiseTrig slew=(0.1069 0.0901)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[13]/CLK (1.3676 1.4348) RiseTrig slew=(0.1069 0.0901)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[7]/CLK (1.3676 1.4348) RiseTrig slew=(0.1069 0.0901)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[4]/CLK (1.3676 1.4348) RiseTrig slew=(0.1069 0.0901)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[18]/CLK (1.3663 1.4335) RiseTrig slew=(0.1069 0.0901)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[15]/CLK (1.3653 1.4329) RiseTrig slew=(0.1036 0.0873)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[19]/CLK (1.365 1.4326) RiseTrig slew=(0.1036 0.0873)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[20]/CLK (1.3653 1.4329) RiseTrig slew=(0.1036 0.0873)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[9]/CLK (1.3656 1.4332) RiseTrig slew=(0.1036 0.0873)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[6]/CLK (1.3643 1.4319) RiseTrig slew=(0.1036 0.0873)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[5]/CLK (1.3648 1.4324) RiseTrig slew=(0.1038 0.0875)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[26]/CLK (1.3644 1.432) RiseTrig slew=(0.1038 0.0875)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[25]/CLK (1.3645 1.4321) RiseTrig slew=(0.1038 0.0875)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[17]/CLK (1.3648 1.4324) RiseTrig slew=(0.1038 0.0875)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[10]/CLK (1.365 1.4326) RiseTrig slew=(0.1038 0.0875)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[30]/CLK (1.3809 1.4472) RiseTrig slew=(0.1255 0.1054)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[31]/CLK (1.381 1.4473) RiseTrig slew=(0.1255 0.1054)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[29]/CLK (1.3791 1.4454) RiseTrig slew=(0.1255 0.1054)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[27]/CLK (1.3806 1.4469) RiseTrig slew=(0.1255 0.1054)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[28]/CLK (1.3803 1.4466) RiseTrig slew=(0.1255 0.1054)

tx_core/tx_crc/crcpkt0/crcin8_d_reg[24]/CLK (1.3803 1.4466) RiseTrig slew=(0.1255 0.1054)

tx_core/axi_master/haddr1_d_reg[19]/CLK (1.3739 1.4342) RiseTrig slew=(0.1302 0.11)

tx_core/axi_master/haddr1_d_reg[13]/CLK (1.3753 1.4356) RiseTrig slew=(0.1302 0.11)

tx_core/axi_master/haddr1_d_reg[20]/CLK (1.372 1.4323) RiseTrig slew=(0.1303 0.11)

tx_core/axi_master/haddr1_d_reg[25]/CLK (1.3702 1.4305) RiseTrig slew=(0.1303 0.1099)

tx_core/axi_master/haddr1_d_reg[26]/CLK (1.3685 1.4288) RiseTrig slew=(0.1303 0.1098)

tx_core/axi_master/haddr1_d_reg[21]/CLK (1.3812 1.4415) RiseTrig slew=(0.1303 0.1098)

tx_core/axi_master/haddr1_d_reg[31]/CLK (1.3813 1.4416) RiseTrig slew=(0.1303 0.1098)

tx_core/axi_master/haddr1_d_reg[23]/CLK (1.3812 1.4415) RiseTrig slew=(0.1303 0.1098)

tx_core/axi_master/haddr1_d_reg[16]/CLK (1.3801 1.4404) RiseTrig slew=(0.1303 0.1099)

tx_core/axi_master/haddr1_d_reg[29]/CLK (1.3807 1.441) RiseTrig slew=(0.1303 0.1098)

tx_core/axi_master/haddr1_d_reg[24]/CLK (1.3788 1.4391) RiseTrig slew=(0.1302 0.1099)

tx_core/axi_master/haddr1_d_reg[22]/CLK (1.377 1.4373) RiseTrig slew=(0.1302 0.11)

tx_core/axi_master/haddr1_d_reg[17]/CLK (1.3919 1.4499) RiseTrig slew=(0.1665 0.1394)

tx_core/axi_master/haddr1_d_reg[10]/CLK (1.3909 1.4489) RiseTrig slew=(0.1665 0.1394)

tx_core/axi_master/haddr1_d_reg[11]/CLK (1.3884 1.4464) RiseTrig slew=(0.1665 0.1394)

tx_core/axi_master/haddr1_d_reg[30]/CLK (1.3922 1.4502) RiseTrig slew=(0.1665 0.1394)

tx_core/axi_master/haddr1_d_reg[14]/CLK (1.392 1.45) RiseTrig slew=(0.1665 0.1394)

tx_core/axi_master/haddr1_d_reg[27]/CLK (1.3918 1.4498) RiseTrig slew=(0.1665 0.1394)

tx_core/axi_master/haddr1_d_reg[0]/CLK (1.3976 1.4556) RiseTrig slew=(0.1665 0.1394)

tx_core/axi_master/haddr1_d_reg[1]/CLK (1.3975 1.4555) RiseTrig slew=(0.1665 0.1394)

tx_core/axi_master/haddr1_d_reg[7]/CLK (1.397 1.455) RiseTrig slew=(0.1665 0.1394)

tx_core/axi_master/haddr1_d_reg[8]/CLK (1.3961 1.4541) RiseTrig slew=(0.1665 0.1394)

tx_core/axi_master/haddr1_d_reg[3]/CLK (1.3898 1.4478) RiseTrig slew=(0.1665 0.1394)

tx_core/axi_master/haddr1_d_reg[5]/CLK (1.395 1.453) RiseTrig slew=(0.1665 0.1394)

tx_core/axi_master/haddr1_d_reg[6]/CLK (1.3969 1.4549) RiseTrig slew=(0.1665 0.1394)

tx_core/axi_master/haddr1_d_reg[4]/CLK (1.3969 1.4549) RiseTrig slew=(0.1665 0.1394)

tx_core/axi_master/haddr1_d_reg[12]/CLK (1.3926 1.4506) RiseTrig slew=(0.1665 0.1394)

tx_core/axi_master/haddr1_d_reg[2]/CLK (1.397 1.455) RiseTrig slew=(0.1665 0.1394)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][3]/CLK (1.3816 1.4414) RiseTrig slew=(0.1383 0.1163)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][7]/CLK (1.3826 1.4424) RiseTrig slew=(0.1383 0.1163)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][0]/CLK (1.3823 1.4421) RiseTrig slew=(0.1383 0.1163)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][6]/CLK (1.3816 1.4414) RiseTrig slew=(0.1383 0.1163)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][2]/CLK (1.3812 1.441) RiseTrig slew=(0.1383 0.1163)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][1]/CLK (1.3808 1.4406) RiseTrig slew=(0.1383 0.1163)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][5]/CLK (1.3797 1.4395) RiseTrig slew=(0.1383 0.1164)

tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][4]/CLK (1.3787 1.4385) RiseTrig slew=(0.1383 0.1164)

tx_core/axi_master/haddr1_d_reg[15]/CLK (1.3714 1.4312) RiseTrig slew=(0.1383 0.1162)

tx_core/axi_master/haddr1_d_reg[18]/CLK (1.3709 1.4307) RiseTrig slew=(0.1383 0.1162)

tx_core/axi_master/haddr1_d_reg[9]/CLK (1.3715 1.4313) RiseTrig slew=(0.1383 0.1162)

tx_core/axi_master/haddr1_d_reg[28]/CLK (1.3717 1.4315) RiseTrig slew=(0.1383 0.1162)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][1]/CLK (1.3904 1.4577) RiseTrig slew=(0.118 0.0993)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][4]/CLK (1.3876 1.4549) RiseTrig slew=(0.118 0.0993)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][5]/CLK (1.3873 1.4546) RiseTrig slew=(0.118 0.0993)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][0]/CLK (1.3913 1.4586) RiseTrig slew=(0.118 0.0993)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][3]/CLK (1.3882 1.4555) RiseTrig slew=(0.118 0.0993)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][2]/CLK (1.3915 1.4587) RiseTrig slew=(0.1184 0.0996)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][6]/CLK (1.389 1.4562) RiseTrig slew=(0.1184 0.0996)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][7]/CLK (1.3907 1.4579) RiseTrig slew=(0.1184 0.0996)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][8]/CLK (1.3872 1.4543) RiseTrig slew=(0.1184 0.0996)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][10]/CLK (1.3865 1.4537) RiseTrig slew=(0.1184 0.0996)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][11]/CLK (1.3846 1.4521) RiseTrig slew=(0.1141 0.0961)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][9]/CLK (1.3836 1.4511) RiseTrig slew=(0.1141 0.0961)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][14]/CLK (1.3833 1.4508) RiseTrig slew=(0.1141 0.0961)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][13]/CLK (1.3832 1.4507) RiseTrig slew=(0.1141 0.0961)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][12]/CLK (1.3836 1.4511) RiseTrig slew=(0.1141 0.0961)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][18]/CLK (1.3885 1.4552) RiseTrig slew=(0.1257 0.1055)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][30]/CLK (1.3848 1.4515) RiseTrig slew=(0.1257 0.1055)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][28]/CLK (1.3889 1.4556) RiseTrig slew=(0.1257 0.1055)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][26]/CLK (1.389 1.4557) RiseTrig slew=(0.1257 0.1055)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][15]/CLK (1.3882 1.4549) RiseTrig slew=(0.1257 0.1055)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][20]/CLK (1.3935 1.4595) RiseTrig slew=(0.1373 0.1151)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][19]/CLK (1.3978 1.4638) RiseTrig slew=(0.1373 0.1151)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][22]/CLK (1.3974 1.4634) RiseTrig slew=(0.1373 0.1151)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][23]/CLK (1.3975 1.4635) RiseTrig slew=(0.1373 0.1151)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][27]/CLK (1.3955 1.4615) RiseTrig slew=(0.1373 0.1151)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][17]/CLK (1.3975 1.4635) RiseTrig slew=(0.1373 0.1151)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][24]/CLK (1.3934 1.46) RiseTrig slew=(0.1277 0.1073)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][31]/CLK (1.3936 1.4603) RiseTrig slew=(0.1277 0.1073)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][29]/CLK (1.3892 1.4558) RiseTrig slew=(0.1277 0.1073)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][25]/CLK (1.3914 1.458) RiseTrig slew=(0.1277 0.1073)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][21]/CLK (1.3941 1.4607) RiseTrig slew=(0.1277 0.1073)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][16]/CLK (1.3932 1.4598) RiseTrig slew=(0.1277 0.1073)

tx_core/axi_master/link_datain_0_d_reg[19]/CLK (1.38 1.4403) RiseTrig slew=(0.1299 0.1094)

tx_core/axi_master/link_datain_0_d_reg[22]/CLK (1.3799 1.4402) RiseTrig slew=(0.1299 0.1094)

tx_core/axi_master/link_datain_0_d_reg[18]/CLK (1.3787 1.439) RiseTrig slew=(0.1299 0.1094)

tx_core/axi_master/link_datain_0_d_reg[20]/CLK (1.3797 1.44) RiseTrig slew=(0.1299 0.1094)

tx_core/axi_master/link_datain_0_d_reg[31]/CLK (1.3809 1.4412) RiseTrig slew=(0.1299 0.1094)

tx_core/axi_master/link_datain_0_d_reg[21]/CLK (1.3797 1.44) RiseTrig slew=(0.1299 0.1094)

tx_core/axi_master/link_datain_0_d_reg[30]/CLK (1.3795 1.4398) RiseTrig slew=(0.1299 0.1094)

tx_core/axi_master/link_datain_0_d_reg[16]/CLK (1.3805 1.4408) RiseTrig slew=(0.1299 0.1094)

tx_core/axi_master/link_datain_0_d_reg[26]/CLK (1.3791 1.4394) RiseTrig slew=(0.1299 0.1094)

tx_core/axi_master/link_datain_0_d_reg[29]/CLK (1.38 1.4403) RiseTrig slew=(0.1299 0.1094)

tx_core/axi_master/link_datain_0_d_reg[25]/CLK (1.3809 1.4412) RiseTrig slew=(0.1299 0.1094)

tx_core/axi_master/link_datain_0_d_reg[28]/CLK (1.3792 1.4395) RiseTrig slew=(0.1299 0.1094)

tx_core/axi_master/link_datain_0_d_reg[24]/CLK (1.3792 1.4395) RiseTrig slew=(0.1299 0.1094)

tx_core/axi_master/link_datain_0_d_reg[3]/CLK (1.3849 1.4452) RiseTrig slew=(0.1342 0.1129)

tx_core/axi_master/link_datain_0_d_reg[12]/CLK (1.3847 1.445) RiseTrig slew=(0.1342 0.1129)

tx_core/axi_master/link_datain_0_d_reg[6]/CLK (1.3825 1.4428) RiseTrig slew=(0.1342 0.1129)

tx_core/axi_master/link_datain_0_d_reg[11]/CLK (1.3845 1.4448) RiseTrig slew=(0.1342 0.1129)

tx_core/axi_master/link_datain_0_d_reg[9]/CLK (1.3841 1.4444) RiseTrig slew=(0.1342 0.1129)

tx_core/axi_master/link_datain_0_d_reg[8]/CLK (1.3815 1.4418) RiseTrig slew=(0.1342 0.1129)

tx_core/axi_master/link_datain_0_d_reg[10]/CLK (1.3834 1.4437) RiseTrig slew=(0.1342 0.1129)

tx_core/axi_master/link_datain_0_d_reg[17]/CLK (1.3829 1.4432) RiseTrig slew=(0.1342 0.1129)

tx_core/axi_master/link_datain_0_d_reg[14]/CLK (1.3839 1.4442) RiseTrig slew=(0.1342 0.1129)

tx_core/axi_master/link_datain_0_d_reg[13]/CLK (1.384 1.4443) RiseTrig slew=(0.1342 0.1129)

tx_core/axi_master/link_datain_0_d_reg[23]/CLK (1.3833 1.4435) RiseTrig slew=(0.1342 0.1129)

tx_core/axi_master/link_datain_0_d_reg[27]/CLK (1.3833 1.4436) RiseTrig slew=(0.1342 0.1129)

tx_core/axi_master/link_datain_0_d_reg[15]/CLK (1.3841 1.4444) RiseTrig slew=(0.1342 0.1129)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[3]/CLK (1.3962 1.455) RiseTrig slew=(0.1581 0.1325)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[4]/CLK (1.3958 1.4546) RiseTrig slew=(0.1581 0.1325)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[5]/CLK (1.3963 1.4551) RiseTrig slew=(0.1581 0.1325)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[1]/CLK (1.3955 1.4543) RiseTrig slew=(0.1581 0.1325)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[2]/CLK (1.3964 1.4552) RiseTrig slew=(0.1581 0.1325)

tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[0]/CLK (1.3964 1.4552) RiseTrig slew=(0.1581 0.1325)

tx_core/axi_master/link_addr_0_fifo/w_ptr_reg[0]/CLK (1.3933 1.4521) RiseTrig slew=(0.1581 0.1325)

tx_core/axi_master/link_datain_0_d_reg[7]/CLK (1.3924 1.4512) RiseTrig slew=(0.1581 0.1325)

tx_core/axi_master/link_datain_0_d_reg[0]/CLK (1.3953 1.4541) RiseTrig slew=(0.1581 0.1325)

tx_core/axi_master/link_datain_0_d_reg[5]/CLK (1.3952 1.454) RiseTrig slew=(0.1581 0.1325)

tx_core/axi_master/link_datain_0_d_reg[4]/CLK (1.395 1.4538) RiseTrig slew=(0.1581 0.1325)

tx_core/axi_master/link_datain_0_d_reg[1]/CLK (1.3956 1.4544) RiseTrig slew=(0.1581 0.1325)

tx_core/axi_master/link_datain_0_d_reg[2]/CLK (1.3956 1.4544) RiseTrig slew=(0.1581 0.1325)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][0]/CLK (1.368 1.4317) RiseTrig slew=(0.0719 0.0623)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][1]/CLK (1.368 1.4317) RiseTrig slew=(0.0719 0.0623)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][2]/CLK (1.3656 1.4293) RiseTrig slew=(0.0719 0.0623)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][3]/CLK (1.368 1.4317) RiseTrig slew=(0.0719 0.0623)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][4]/CLK (1.3672 1.4309) RiseTrig slew=(0.0719 0.0623)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][5]/CLK (1.3672 1.4309) RiseTrig slew=(0.0719 0.0623)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][7]/CLK (1.3678 1.4315) RiseTrig slew=(0.0719 0.0623)

tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][6]/CLK (1.3678 1.4315) RiseTrig slew=(0.0719 0.0623)

tx_core/axi_master/haddr0_d_reg[0]/CLK (1.3892 1.4515) RiseTrig slew=(0.0947 0.081)

tx_core/axi_master/haddr0_d_reg[5]/CLK (1.3889 1.4512) RiseTrig slew=(0.0947 0.081)

tx_core/axi_master/haddr0_d_reg[10]/CLK (1.3908 1.4531) RiseTrig slew=(0.0947 0.081)

tx_core/axi_master/haddr0_d_reg[11]/CLK (1.3884 1.4507) RiseTrig slew=(0.0947 0.081)

tx_core/axi_master/haddr0_d_reg[20]/CLK (1.3911 1.4534) RiseTrig slew=(0.0947 0.081)

tx_core/axi_master/haddr0_d_reg[27]/CLK (1.3912 1.4535) RiseTrig slew=(0.0947 0.081)

tx_core/axi_master/haddr0_d_reg[4]/CLK (1.3896 1.4519) RiseTrig slew=(0.0947 0.081)

tx_core/axi_master/haddr0_d_reg[9]/CLK (1.3905 1.4528) RiseTrig slew=(0.0947 0.081)

tx_core/axi_master/haddr0_d_reg[7]/CLK (1.3903 1.4526) RiseTrig slew=(0.0947 0.081)

tx_core/axi_master/haddr0_d_reg[23]/CLK (1.3963 1.4581) RiseTrig slew=(0.1019 0.0868)

tx_core/axi_master/haddr0_d_reg[29]/CLK (1.396 1.4579) RiseTrig slew=(0.1019 0.0868)

tx_core/axi_master/haddr0_d_reg[13]/CLK (1.3962 1.458) RiseTrig slew=(0.1019 0.0868)

tx_core/axi_master/haddr0_d_reg[6]/CLK (1.3961 1.4579) RiseTrig slew=(0.1019 0.0868)

tx_core/axi_master/haddr0_d_reg[8]/CLK (1.3971 1.4589) RiseTrig slew=(0.1019 0.0868)

tx_core/axi_master/haddr0_d_reg[3]/CLK (1.3966 1.4584) RiseTrig slew=(0.1019 0.0868)

tx_core/axi_master/haddr0_d_reg[31]/CLK (1.3967 1.4585) RiseTrig slew=(0.1019 0.0868)

tx_core/axi_master/haddr0_d_reg[2]/CLK (1.3966 1.4584) RiseTrig slew=(0.1019 0.0868)

tx_core/axi_master/haddr0_d_reg[26]/CLK (1.397 1.4588) RiseTrig slew=(0.1019 0.0868)

tx_core/axi_master/haddr0_d_reg[1]/CLK (1.397 1.4588) RiseTrig slew=(0.1019 0.0868)

tx_core/axi_master/haddr0_d_reg[12]/CLK (1.3968 1.4586) RiseTrig slew=(0.1019 0.0868)

tx_core/axi_master/haddr0_d_reg[14]/CLK (1.4037 1.4652) RiseTrig slew=(0.107 0.091)

tx_core/axi_master/haddr0_d_reg[15]/CLK (1.4038 1.4653) RiseTrig slew=(0.107 0.091)

tx_core/axi_master/haddr0_d_reg[16]/CLK (1.4036 1.4651) RiseTrig slew=(0.107 0.091)

tx_core/axi_master/haddr0_d_reg[18]/CLK (1.4001 1.4616) RiseTrig slew=(0.107 0.091)

tx_core/axi_master/haddr0_d_reg[19]/CLK (1.4016 1.4631) RiseTrig slew=(0.107 0.091)

tx_core/axi_master/haddr0_d_reg[21]/CLK (1.403 1.4645) RiseTrig slew=(0.107 0.091)

tx_core/axi_master/haddr0_d_reg[22]/CLK (1.4031 1.4646) RiseTrig slew=(0.107 0.091)

tx_core/axi_master/haddr0_d_reg[24]/CLK (1.4035 1.465) RiseTrig slew=(0.107 0.091)

tx_core/axi_master/haddr0_d_reg[28]/CLK (1.403 1.4645) RiseTrig slew=(0.107 0.091)

tx_core/axi_master/haddr0_d_reg[30]/CLK (1.4032 1.4647) RiseTrig slew=(0.107 0.091)

tx_core/axi_master/haddr0_d_reg[25]/CLK (1.4036 1.4651) RiseTrig slew=(0.107 0.091)

tx_core/axi_master/haddr0_d_reg[17]/CLK (1.4037 1.4652) RiseTrig slew=(0.107 0.091)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][0]/CLK (1.3964 1.4631) RiseTrig slew=(0.1283 0.1077)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][5]/CLK (1.3942 1.4609) RiseTrig slew=(0.1283 0.1077)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][4]/CLK (1.3952 1.4619) RiseTrig slew=(0.1283 0.1077)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][3]/CLK (1.3952 1.4619) RiseTrig slew=(0.1283 0.1077)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][1]/CLK (1.3961 1.4629) RiseTrig slew=(0.1283 0.1077)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][10]/CLK (1.3871 1.454) RiseTrig slew=(0.1254 0.1052)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][2]/CLK (1.3868 1.4537) RiseTrig slew=(0.1254 0.1052)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][7]/CLK (1.3862 1.4531) RiseTrig slew=(0.1254 0.1052)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][6]/CLK (1.3876 1.4545) RiseTrig slew=(0.1254 0.1052)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][8]/CLK (1.3853 1.4522) RiseTrig slew=(0.1254 0.1052)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][12]/CLK (1.4059 1.4718) RiseTrig slew=(0.1417 0.1187)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][15]/CLK (1.4028 1.4688) RiseTrig slew=(0.1417 0.1187)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][14]/CLK (1.4038 1.4698) RiseTrig slew=(0.1417 0.1187)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][9]/CLK (1.4052 1.4711) RiseTrig slew=(0.1417 0.1187)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][13]/CLK (1.4009 1.4669) RiseTrig slew=(0.1418 0.1187)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][11]/CLK (1.4055 1.4714) RiseTrig slew=(0.1417 0.1187)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][20]/CLK (1.3869 1.4538) RiseTrig slew=(0.1237 0.1038)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][18]/CLK (1.3858 1.4527) RiseTrig slew=(0.1237 0.1038)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][30]/CLK (1.3883 1.4552) RiseTrig slew=(0.1237 0.1038)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][27]/CLK (1.3876 1.4545) RiseTrig slew=(0.1237 0.1038)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][29]/CLK (1.3888 1.4557) RiseTrig slew=(0.1237 0.1038)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][28]/CLK (1.3951 1.4618) RiseTrig slew=(0.1295 0.1087)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][25]/CLK (1.3968 1.4635) RiseTrig slew=(0.1295 0.1087)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][24]/CLK (1.3978 1.4645) RiseTrig slew=(0.1295 0.1087)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][16]/CLK (1.398 1.4647) RiseTrig slew=(0.1295 0.1087)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][26]/CLK (1.3951 1.4619) RiseTrig slew=(0.1295 0.1087)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][21]/CLK (1.3971 1.4635) RiseTrig slew=(0.1336 0.1119)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][19]/CLK (1.3966 1.463) RiseTrig slew=(0.1336 0.1119)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][22]/CLK (1.397 1.4635) RiseTrig slew=(0.1336 0.1119)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][23]/CLK (1.3953 1.4618) RiseTrig slew=(0.1336 0.1119)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][17]/CLK (1.3946 1.461) RiseTrig slew=(0.1336 0.1119)

tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][31]/CLK (1.3972 1.4637) RiseTrig slew=(0.1336 0.1119)

tx_core/axi_master/link_datain_1_d_reg[24]/CLK (1.4143 1.4738) RiseTrig slew=(0.146 0.1227)

tx_core/axi_master/link_datain_1_d_reg[26]/CLK (1.4141 1.4736) RiseTrig slew=(0.146 0.1227)

tx_core/axi_master/link_datain_1_d_reg[28]/CLK (1.4142 1.4737) RiseTrig slew=(0.146 0.1227)

tx_core/axi_master/link_datain_1_d_reg[18]/CLK (1.4143 1.4738) RiseTrig slew=(0.146 0.1227)

tx_core/axi_master/link_datain_1_d_reg[20]/CLK (1.4129 1.4724) RiseTrig slew=(0.146 0.1227)

tx_core/axi_master/link_datain_1_d_reg[22]/CLK (1.4119 1.4714) RiseTrig slew=(0.146 0.1227)

tx_core/axi_master/link_datain_1_d_reg[23]/CLK (1.4075 1.467) RiseTrig slew=(0.1459 0.1228)

tx_core/axi_master/link_datain_1_d_reg[19]/CLK (1.4076 1.4671) RiseTrig slew=(0.1459 0.1228)

tx_core/axi_master/link_datain_1_d_reg[30]/CLK (1.4099 1.4694) RiseTrig slew=(0.1459 0.1228)

tx_core/axi_master/link_datain_1_d_reg[21]/CLK (1.4099 1.4694) RiseTrig slew=(0.1459 0.1228)

tx_core/axi_master/link_datain_1_d_reg[27]/CLK (1.4119 1.4715) RiseTrig slew=(0.1459 0.1227)

tx_core/axi_master/link_datain_1_d_reg[25]/CLK (1.4118 1.4714) RiseTrig slew=(0.1459 0.1227)

tx_core/axi_master/link_datain_1_d_reg[31]/CLK (1.4118 1.4713) RiseTrig slew=(0.1459 0.1227)

tx_core/axi_master/link_datain_1_d_reg[29]/CLK (1.4113 1.4708) RiseTrig slew=(0.1459 0.1227)

tx_core/axi_master/link_datain_1_d_reg[16]/CLK (1.4116 1.4711) RiseTrig slew=(0.1459 0.1227)

tx_core/axi_master/link_addr_1_fifo/w_ptr_reg[0]/CLK (1.3763 1.4375) RiseTrig slew=(0.118 0.0997)

tx_core/axi_master/link_datain_1_d_reg[4]/CLK (1.3769 1.4381) RiseTrig slew=(0.118 0.0997)

tx_core/axi_master/link_datain_1_d_reg[5]/CLK (1.3767 1.4379) RiseTrig slew=(0.118 0.0997)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[5]/CLK (1.3768 1.438) RiseTrig slew=(0.118 0.0997)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[3]/CLK (1.3767 1.4379) RiseTrig slew=(0.118 0.0997)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[2]/CLK (1.3767 1.4378) RiseTrig slew=(0.118 0.0997)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[4]/CLK (1.3768 1.438) RiseTrig slew=(0.118 0.0997)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[1]/CLK (1.3765 1.4377) RiseTrig slew=(0.118 0.0997)

tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[0]/CLK (1.3764 1.4376) RiseTrig slew=(0.118 0.0997)

tx_core/axi_master/link_datain_1_d_reg[0]/CLK (1.4169 1.4758) RiseTrig slew=(0.1542 0.1294)

tx_core/axi_master/link_datain_1_d_reg[3]/CLK (1.4168 1.4757) RiseTrig slew=(0.1542 0.1294)

tx_core/axi_master/link_datain_1_d_reg[1]/CLK (1.4167 1.4756) RiseTrig slew=(0.1542 0.1294)

tx_core/axi_master/link_datain_1_d_reg[7]/CLK (1.4123 1.4712) RiseTrig slew=(0.1542 0.1294)

tx_core/axi_master/link_datain_1_d_reg[2]/CLK (1.4167 1.4756) RiseTrig slew=(0.1542 0.1294)

tx_core/axi_master/link_datain_1_d_reg[12]/CLK (1.4166 1.4755) RiseTrig slew=(0.1542 0.1294)

tx_core/axi_master/link_datain_1_d_reg[6]/CLK (1.4121 1.471) RiseTrig slew=(0.1542 0.1294)

tx_core/axi_master/link_datain_1_d_reg[11]/CLK (1.4159 1.4748) RiseTrig slew=(0.1542 0.1294)

tx_core/axi_master/link_datain_1_d_reg[9]/CLK (1.4141 1.4731) RiseTrig slew=(0.1542 0.1295)

tx_core/axi_master/link_datain_1_d_reg[10]/CLK (1.4148 1.4737) RiseTrig slew=(0.1542 0.1295)

tx_core/axi_master/link_datain_1_d_reg[8]/CLK (1.4115 1.4704) RiseTrig slew=(0.1542 0.1294)

tx_core/axi_master/link_datain_1_d_reg[14]/CLK (1.4128 1.4717) RiseTrig slew=(0.1542 0.1295)

tx_core/axi_master/link_datain_1_d_reg[13]/CLK (1.4122 1.4711) RiseTrig slew=(0.1542 0.1295)

tx_core/axi_master/link_datain_1_d_reg[17]/CLK (1.4105 1.4694) RiseTrig slew=(0.1542 0.1294)

tx_core/axi_master/link_datain_1_d_reg[15]/CLK (1.4111 1.47) RiseTrig slew=(0.1542 0.1295)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][7]/CLK (1.4193 1.4869) RiseTrig slew=(0.1254 0.1054)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][0]/CLK (1.4183 1.486) RiseTrig slew=(0.1254 0.1054)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][4]/CLK (1.4188 1.4864) RiseTrig slew=(0.1254 0.1054)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][2]/CLK (1.4147 1.4823) RiseTrig slew=(0.1254 0.1054)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][5]/CLK (1.4196 1.4872) RiseTrig slew=(0.1254 0.1054)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][1]/CLK (1.4238 1.4908) RiseTrig slew=(0.1358 0.1139)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][10]/CLK (1.4195 1.4865) RiseTrig slew=(0.1358 0.1139)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][9]/CLK (1.4194 1.4864) RiseTrig slew=(0.1358 0.1139)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][11]/CLK (1.421 1.488) RiseTrig slew=(0.1358 0.1139)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][12]/CLK (1.4223 1.4893) RiseTrig slew=(0.1358 0.1139)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][3]/CLK (1.4239 1.4909) RiseTrig slew=(0.1358 0.1139)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][8]/CLK (1.4108 1.4784) RiseTrig slew=(0.1253 0.1052)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][6]/CLK (1.414 1.4816) RiseTrig slew=(0.1253 0.1052)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][27]/CLK (1.413 1.4806) RiseTrig slew=(0.1253 0.1052)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][17]/CLK (1.413 1.4806) RiseTrig slew=(0.1253 0.1052)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][13]/CLK (1.4116 1.4792) RiseTrig slew=(0.1253 0.1052)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][20]/CLK (1.3958 1.4643) RiseTrig slew=(0.1084 0.0913)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][25]/CLK (1.397 1.4655) RiseTrig slew=(0.1084 0.0913)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][30]/CLK (1.3958 1.4643) RiseTrig slew=(0.1084 0.0913)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][29]/CLK (1.3971 1.4656) RiseTrig slew=(0.1084 0.0913)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][18]/CLK (1.3918 1.4603) RiseTrig slew=(0.1084 0.0913)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][14]/CLK (1.3986 1.4665) RiseTrig slew=(0.1192 0.1001)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][15]/CLK (1.3995 1.4674) RiseTrig slew=(0.1192 0.1001)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][24]/CLK (1.4019 1.4698) RiseTrig slew=(0.1192 0.1001)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][28]/CLK (1.4018 1.4697) RiseTrig slew=(0.1192 0.1001)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][26]/CLK (1.4013 1.4692) RiseTrig slew=(0.1192 0.1001)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][16]/CLK (1.4171 1.4841) RiseTrig slew=(0.135 0.1132)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][23]/CLK (1.4152 1.4822) RiseTrig slew=(0.135 0.1132)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][31]/CLK (1.417 1.484) RiseTrig slew=(0.135 0.1132)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][22]/CLK (1.4164 1.4834) RiseTrig slew=(0.135 0.1132)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][21]/CLK (1.4167 1.4837) RiseTrig slew=(0.135 0.1132)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][19]/CLK (1.4164 1.4834) RiseTrig slew=(0.135 0.1132)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][18]/CLK (1.4009 1.4592) RiseTrig slew=(0.1615 0.1353)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][5]/CLK (1.4007 1.459) RiseTrig slew=(0.1615 0.1353)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][0]/CLK (1.4008 1.4591) RiseTrig slew=(0.1615 0.1353)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][7]/CLK (1.4041 1.4624) RiseTrig slew=(0.1615 0.1353)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][6]/CLK (1.4039 1.4622) RiseTrig slew=(0.1615 0.1353)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][2]/CLK (1.4047 1.463) RiseTrig slew=(0.1615 0.1353)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][4]/CLK (1.4048 1.4631) RiseTrig slew=(0.1615 0.1353)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][12]/CLK (1.4051 1.4634) RiseTrig slew=(0.1615 0.1353)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][1]/CLK (1.4054 1.4637) RiseTrig slew=(0.1615 0.1353)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][9]/CLK (1.4005 1.4588) RiseTrig slew=(0.1615 0.1353)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][8]/CLK (1.3999 1.4582) RiseTrig slew=(0.1615 0.1353)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][11]/CLK (1.3997 1.458) RiseTrig slew=(0.1615 0.1353)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][3]/CLK (1.3999 1.4582) RiseTrig slew=(0.1615 0.1353)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][10]/CLK (1.4028 1.4615) RiseTrig slew=(0.154 0.1292)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][21]/CLK (1.4041 1.4628) RiseTrig slew=(0.154 0.1293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][17]/CLK (1.4065 1.4652) RiseTrig slew=(0.154 0.1293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][19]/CLK (1.4069 1.4656) RiseTrig slew=(0.154 0.1293)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][27]/CLK (1.4115 1.4702) RiseTrig slew=(0.1541 0.1292)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][31]/CLK (1.4129 1.4716) RiseTrig slew=(0.1541 0.1292)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][23]/CLK (1.4132 1.4719) RiseTrig slew=(0.1541 0.1292)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][29]/CLK (1.4146 1.4734) RiseTrig slew=(0.1541 0.1292)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][30]/CLK (1.4147 1.4734) RiseTrig slew=(0.1541 0.1292)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][20]/CLK (1.4142 1.473) RiseTrig slew=(0.1541 0.1292)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][25]/CLK (1.4133 1.4721) RiseTrig slew=(0.1541 0.1292)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][15]/CLK (1.4128 1.4715) RiseTrig slew=(0.1541 0.1292)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][24]/CLK (1.4133 1.472) RiseTrig slew=(0.1541 0.1292)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][4]/CLK (1.421 1.4794) RiseTrig slew=(0.1597 0.134)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][5]/CLK (1.4209 1.4793) RiseTrig slew=(0.1597 0.134)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][14]/CLK (1.4226 1.481) RiseTrig slew=(0.1597 0.134)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][26]/CLK (1.4229 1.4813) RiseTrig slew=(0.1597 0.134)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][6]/CLK (1.4205 1.4789) RiseTrig slew=(0.1597 0.134)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][13]/CLK (1.4226 1.481) RiseTrig slew=(0.1597 0.134)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][7]/CLK (1.4218 1.4802) RiseTrig slew=(0.1597 0.134)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][3]/CLK (1.4184 1.4767) RiseTrig slew=(0.1597 0.134)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][2]/CLK (1.4167 1.475) RiseTrig slew=(0.1596 0.134)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][22]/CLK (1.406 1.4644) RiseTrig slew=(0.1594 0.1337)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][1]/CLK (1.4136 1.472) RiseTrig slew=(0.1596 0.1339)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][28]/CLK (1.4058 1.4642) RiseTrig slew=(0.1594 0.1337)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][16]/CLK (1.4051 1.4635) RiseTrig slew=(0.1594 0.1337)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][0]/CLK (1.4106 1.469) RiseTrig slew=(0.1595 0.1339)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][19]/CLK (1.4248 1.4926) RiseTrig slew=(0.1275 0.1072)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][21]/CLK (1.4258 1.4936) RiseTrig slew=(0.1275 0.1072)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][22]/CLK (1.4249 1.4927) RiseTrig slew=(0.1275 0.1072)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][27]/CLK (1.4255 1.4933) RiseTrig slew=(0.1275 0.1072)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][31]/CLK (1.4263 1.4941) RiseTrig slew=(0.1275 0.1072)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][23]/CLK (1.4255 1.4933) RiseTrig slew=(0.1275 0.1072)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][20]/CLK (1.4182 1.4866) RiseTrig slew=(0.1158 0.0975)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][29]/CLK (1.419 1.4874) RiseTrig slew=(0.1158 0.0975)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][30]/CLK (1.4174 1.4858) RiseTrig slew=(0.1158 0.0975)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][16]/CLK (1.4164 1.4848) RiseTrig slew=(0.1158 0.0975)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][25]/CLK (1.4189 1.4873) RiseTrig slew=(0.1158 0.0975)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][18]/CLK (1.4293 1.4968) RiseTrig slew=(0.133 0.1117)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][15]/CLK (1.4272 1.4947) RiseTrig slew=(0.133 0.1117)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][13]/CLK (1.4273 1.4947) RiseTrig slew=(0.133 0.1117)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][26]/CLK (1.4317 1.4992) RiseTrig slew=(0.133 0.1117)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][28]/CLK (1.4309 1.4984) RiseTrig slew=(0.133 0.1117)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][24]/CLK (1.4325 1.5) RiseTrig slew=(0.133 0.1117)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][14]/CLK (1.4152 1.4837) RiseTrig slew=(0.1145 0.0965)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][12]/CLK (1.4147 1.4832) RiseTrig slew=(0.1145 0.0965)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][9]/CLK (1.414 1.4825) RiseTrig slew=(0.1145 0.0965)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][11]/CLK (1.4144 1.4829) RiseTrig slew=(0.1145 0.0965)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][10]/CLK (1.4139 1.4824) RiseTrig slew=(0.1145 0.0965)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][6]/CLK (1.4204 1.4883) RiseTrig slew=(0.1255 0.1055)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][8]/CLK (1.4225 1.4904) RiseTrig slew=(0.1255 0.1055)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][17]/CLK (1.4225 1.4904) RiseTrig slew=(0.1255 0.1055)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][4]/CLK (1.4206 1.4885) RiseTrig slew=(0.1255 0.1055)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][7]/CLK (1.4207 1.4886) RiseTrig slew=(0.1255 0.1055)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][0]/CLK (1.4162 1.4846) RiseTrig slew=(0.1173 0.0987)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][1]/CLK (1.4158 1.4842) RiseTrig slew=(0.1173 0.0987)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][3]/CLK (1.417 1.4854) RiseTrig slew=(0.1173 0.0987)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][5]/CLK (1.4169 1.4853) RiseTrig slew=(0.1173 0.0987)

tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][2]/CLK (1.4164 1.4848) RiseTrig slew=(0.1173 0.0987)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][14]/CLK (1.4059 1.4654) RiseTrig slew=(0.1462 0.1232)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][13]/CLK (1.4087 1.4682) RiseTrig slew=(0.1463 0.1234)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][22]/CLK (1.414 1.4735) RiseTrig slew=(0.1465 0.1234)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][1]/CLK (1.4152 1.4747) RiseTrig slew=(0.1465 0.1234)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][7]/CLK (1.4095 1.469) RiseTrig slew=(0.1463 0.1234)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][16]/CLK (1.4176 1.477) RiseTrig slew=(0.1466 0.1235)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][0]/CLK (1.4211 1.4806) RiseTrig slew=(0.1466 0.1236)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][2]/CLK (1.4217 1.4812) RiseTrig slew=(0.1466 0.1236)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][3]/CLK (1.4234 1.4828) RiseTrig slew=(0.1466 0.1237)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][6]/CLK (1.4238 1.4832) RiseTrig slew=(0.1466 0.1237)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][5]/CLK (1.424 1.4835) RiseTrig slew=(0.1466 0.1237)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][4]/CLK (1.424 1.4835) RiseTrig slew=(0.1466 0.1237)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][19]/CLK (1.4244 1.4824) RiseTrig slew=(0.1721 0.144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][9]/CLK (1.4268 1.4847) RiseTrig slew=(0.1721 0.144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][10]/CLK (1.428 1.4859) RiseTrig slew=(0.1721 0.144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][11]/CLK (1.4287 1.4866) RiseTrig slew=(0.1721 0.144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][29]/CLK (1.4369 1.4948) RiseTrig slew=(0.1721 0.144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][30]/CLK (1.437 1.4949) RiseTrig slew=(0.1721 0.144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][25]/CLK (1.4371 1.495) RiseTrig slew=(0.1721 0.144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][15]/CLK (1.4363 1.4943) RiseTrig slew=(0.1721 0.144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][20]/CLK (1.4356 1.4935) RiseTrig slew=(0.1721 0.144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][27]/CLK (1.4352 1.4931) RiseTrig slew=(0.1721 0.144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][23]/CLK (1.4346 1.4925) RiseTrig slew=(0.1721 0.144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][31]/CLK (1.4336 1.4916) RiseTrig slew=(0.1721 0.144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][17]/CLK (1.4264 1.4843) RiseTrig slew=(0.1721 0.144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][21]/CLK (1.4293 1.4873) RiseTrig slew=(0.1721 0.144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][24]/CLK (1.4266 1.4845) RiseTrig slew=(0.1721 0.144)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][0]/CLK (1.4309 1.4893) RiseTrig slew=(0.1633 0.1369)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][3]/CLK (1.4308 1.4892) RiseTrig slew=(0.1633 0.1369)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][1]/CLK (1.4249 1.4834) RiseTrig slew=(0.1632 0.1369)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][12]/CLK (1.4249 1.4833) RiseTrig slew=(0.1632 0.1369)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][5]/CLK (1.4293 1.4878) RiseTrig slew=(0.1632 0.1369)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][2]/CLK (1.424 1.4825) RiseTrig slew=(0.1632 0.1369)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][18]/CLK (1.4284 1.4868) RiseTrig slew=(0.1632 0.1369)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][6]/CLK (1.4238 1.4823) RiseTrig slew=(0.1632 0.1369)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][4]/CLK (1.4256 1.484) RiseTrig slew=(0.1632 0.1369)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][8]/CLK (1.4276 1.4861) RiseTrig slew=(0.1632 0.1369)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][7]/CLK (1.4186 1.4771) RiseTrig slew=(0.1631 0.1368)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][26]/CLK (1.4179 1.4764) RiseTrig slew=(0.1631 0.1369)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][28]/CLK (1.4122 1.4707) RiseTrig slew=(0.163 0.1367)

tx_core/axi_master/pfifo_datain_0_d_reg[35]/CLK (1.4631 1.5315) RiseTrig slew=(0.1252 0.1055)

tx_core/axi_master/pfifo_datain_0_d_reg[44]/CLK (1.4609 1.5293) RiseTrig slew=(0.1252 0.1055)

tx_core/axi_master/pfifo_datain_0_d_reg[39]/CLK (1.4601 1.5285) RiseTrig slew=(0.1252 0.1055)

tx_core/axi_master/pfifo_datain_0_d_reg[48]/CLK (1.4604 1.5288) RiseTrig slew=(0.1252 0.1055)

tx_core/axi_master/pfifo_datain_0_d_reg[55]/CLK (1.4605 1.5289) RiseTrig slew=(0.1252 0.1055)

tx_core/axi_master/pfifo_datain_0_d_reg[56]/CLK (1.46 1.5284) RiseTrig slew=(0.1252 0.1055)

tx_core/axi_master/pfifo_datain_0_d_reg[53]/CLK (1.4603 1.5287) RiseTrig slew=(0.1252 0.1055)

tx_core/axi_master/pfifo_datain_0_d_reg[54]/CLK (1.462 1.5304) RiseTrig slew=(0.1252 0.1055)

tx_core/axi_master/pfifo_datain_0_d_reg[63]/CLK (1.463 1.5314) RiseTrig slew=(0.1252 0.1055)

tx_core/axi_master/pfifo_datain_0_d_reg[62]/CLK (1.4602 1.5286) RiseTrig slew=(0.1252 0.1055)

tx_core/axi_master/pfifo_datain_0_d_reg[60]/CLK (1.4603 1.5287) RiseTrig slew=(0.1252 0.1055)

tx_core/axi_master/pfifo_datain_0_d_reg[58]/CLK (1.4629 1.5313) RiseTrig slew=(0.1252 0.1055)

tx_core/axi_master/pfifo_datain_0_d_reg[50]/CLK (1.4625 1.5309) RiseTrig slew=(0.1252 0.1055)

tx_core/axi_master/pfifo_datain_0_d_reg[49]/CLK (1.4619 1.5303) RiseTrig slew=(0.1252 0.1055)

tx_core/axi_master/pfifo_datain_0_d_reg[34]/CLK (1.4603 1.5289) RiseTrig slew=(0.1218 0.1028)

tx_core/axi_master/pfifo_datain_0_d_reg[38]/CLK (1.46 1.5286) RiseTrig slew=(0.1218 0.1028)

tx_core/axi_master/pfifo_datain_0_d_reg[45]/CLK (1.4602 1.5288) RiseTrig slew=(0.1218 0.1028)

tx_core/axi_master/pfifo_datain_0_d_reg[47]/CLK (1.4624 1.531) RiseTrig slew=(0.1218 0.1028)

tx_core/axi_master/pfifo_datain_0_d_reg[46]/CLK (1.4618 1.5304) RiseTrig slew=(0.1218 0.1028)

tx_core/axi_master/pfifo_datain_0_d_reg[42]/CLK (1.4618 1.5304) RiseTrig slew=(0.1218 0.1028)

tx_core/axi_master/pfifo_datain_0_d_reg[40]/CLK (1.4596 1.5282) RiseTrig slew=(0.1218 0.1028)

tx_core/axi_master/pfifo_datain_0_d_reg[32]/CLK (1.4622 1.5308) RiseTrig slew=(0.1218 0.1028)

tx_core/axi_master/pfifo_datain_0_d_reg[37]/CLK (1.4636 1.5322) RiseTrig slew=(0.1218 0.1028)

tx_core/axi_master/pfifo_datain_0_d_reg[43]/CLK (1.4629 1.5315) RiseTrig slew=(0.1218 0.1028)

tx_core/axi_master/pfifo_datain_0_d_reg[57]/CLK (1.4633 1.5319) RiseTrig slew=(0.1218 0.1028)

tx_core/axi_master/pfifo_datain_0_d_reg[36]/CLK (1.4637 1.5322) RiseTrig slew=(0.1218 0.1028)

tx_core/axi_master/pfifo_datain_0_d_reg[33]/CLK (1.4608 1.5294) RiseTrig slew=(0.1218 0.1028)

tx_core/axi_master/pfifo_datain_0_d_reg[59]/CLK (1.4608 1.5294) RiseTrig slew=(0.1218 0.1028)

tx_core/axi_master/pfifo_datain_0_d_reg[18]/CLK (1.4687 1.5369) RiseTrig slew=(0.1287 0.1084)

tx_core/axi_master/pfifo_datain_0_d_reg[25]/CLK (1.4708 1.539) RiseTrig slew=(0.1287 0.1084)

tx_core/axi_master/pfifo_datain_0_d_reg[19]/CLK (1.4696 1.5378) RiseTrig slew=(0.1287 0.1084)

tx_core/axi_master/pfifo_datain_0_d_reg[31]/CLK (1.4695 1.5377) RiseTrig slew=(0.1287 0.1084)

tx_core/axi_master/pfifo_datain_0_d_reg[30]/CLK (1.4692 1.5374) RiseTrig slew=(0.1287 0.1084)

tx_core/axi_master/pfifo_datain_0_d_reg[29]/CLK (1.4692 1.5374) RiseTrig slew=(0.1287 0.1084)

tx_core/axi_master/pfifo_datain_0_d_reg[26]/CLK (1.4692 1.5374) RiseTrig slew=(0.1287 0.1084)

tx_core/axi_master/pfifo_datain_0_d_reg[24]/CLK (1.4697 1.5379) RiseTrig slew=(0.1287 0.1084)

tx_core/axi_master/pfifo_datain_0_d_reg[22]/CLK (1.4709 1.5391) RiseTrig slew=(0.1287 0.1084)

tx_core/axi_master/pfifo_datain_0_d_reg[21]/CLK (1.4709 1.5391) RiseTrig slew=(0.1287 0.1084)

tx_core/axi_master/pfifo_datain_0_d_reg[20]/CLK (1.4709 1.5391) RiseTrig slew=(0.1287 0.1084)

tx_core/axi_master/pfifo_datain_0_d_reg[16]/CLK (1.4706 1.5388) RiseTrig slew=(0.1287 0.1084)

tx_core/axi_master/pfifo_datain_0_d_reg[28]/CLK (1.4698 1.538) RiseTrig slew=(0.1287 0.1084)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[2]/CLK (1.439 1.5114) RiseTrig slew=(0.0683 0.0593)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[5]/CLK (1.4392 1.5116) RiseTrig slew=(0.0683 0.0593)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[0]/CLK (1.4398 1.5122) RiseTrig slew=(0.0683 0.0593)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[6]/CLK (1.4404 1.5128) RiseTrig slew=(0.0683 0.0593)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[3]/CLK (1.4403 1.5127) RiseTrig slew=(0.0683 0.0593)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[4]/CLK (1.4406 1.513) RiseTrig slew=(0.0683 0.0593)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[1]/CLK (1.44 1.5124) RiseTrig slew=(0.0683 0.0593)

tx_core/axi_master/pfifo_datain_0_d_reg[41]/CLK (1.4707 1.5401) RiseTrig slew=(0.1183 0.1002)

tx_core/axi_master/pfifo_datain_0_d_reg[51]/CLK (1.4702 1.5396) RiseTrig slew=(0.1183 0.1002)

tx_core/axi_master/pfifo_datain_0_d_reg[52]/CLK (1.4705 1.5399) RiseTrig slew=(0.1183 0.1002)

tx_core/axi_master/pfifo_datain_0_d_reg[61]/CLK (1.4706 1.54) RiseTrig slew=(0.1183 0.1002)

tx_core/axi_master/pfifo_datain_0_d_reg[6]/CLK (1.4745 1.5439) RiseTrig slew=(0.1183 0.1002)

tx_core/axi_master/pfifo_datain_0_d_reg[14]/CLK (1.4716 1.541) RiseTrig slew=(0.1183 0.1002)

tx_core/axi_master/pfifo_datain_0_d_reg[15]/CLK (1.4714 1.5408) RiseTrig slew=(0.1183 0.1002)

tx_core/axi_master/pfifo_datain_0_d_reg[17]/CLK (1.4739 1.5433) RiseTrig slew=(0.1183 0.1002)

tx_core/axi_master/pfifo_datain_0_d_reg[23]/CLK (1.4738 1.5432) RiseTrig slew=(0.1183 0.1002)

tx_core/axi_master/pfifo_datain_0_d_reg[27]/CLK (1.4738 1.5432) RiseTrig slew=(0.1183 0.1002)

tx_core/axi_master/pfifo_datain_0_d_reg[8]/CLK (1.4744 1.5438) RiseTrig slew=(0.1183 0.1002)

tx_core/axi_master/pfifo_datain_0_d_reg[13]/CLK (1.4696 1.539) RiseTrig slew=(0.1183 0.1002)

tx_core/axi_master/pfifo_datain_0_d_reg[10]/CLK (1.462 1.5321) RiseTrig slew=(0.1062 0.0903)

tx_core/axi_master/pfifo_datain_0_d_reg[9]/CLK (1.4619 1.532) RiseTrig slew=(0.1062 0.0903)

tx_core/axi_master/pfifo_datain_0_d_reg[12]/CLK (1.4615 1.5316) RiseTrig slew=(0.1062 0.0903)

tx_core/axi_master/pfifo_datain_0_d_reg[11]/CLK (1.4611 1.5312) RiseTrig slew=(0.1062 0.0903)

tx_core/axi_master/pfifo_datain_0_d_reg[7]/CLK (1.4634 1.5335) RiseTrig slew=(0.1062 0.0903)

tx_core/axi_master/pfifo_datain_0_d_reg[5]/CLK (1.4633 1.5334) RiseTrig slew=(0.1062 0.0903)

tx_core/axi_master/pfifo_datain_0_d_reg[0]/CLK (1.4627 1.5328) RiseTrig slew=(0.1062 0.0903)

tx_core/axi_master/pfifo_datain_0_d_reg[1]/CLK (1.4618 1.5319) RiseTrig slew=(0.1062 0.0903)

tx_core/axi_master/pfifo_datain_0_d_reg[2]/CLK (1.4622 1.5323) RiseTrig slew=(0.1062 0.0903)

tx_core/axi_master/pfifo_datain_0_d_reg[3]/CLK (1.4612 1.5312) RiseTrig slew=(0.1062 0.0903)

tx_core/axi_master/pfifo_datain_0_d_reg[4]/CLK (1.4619 1.532) RiseTrig slew=(0.1062 0.0903)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[5]/CLK (1.4536 1.525) RiseTrig slew=(0.086 0.0738)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[4]/CLK (1.4535 1.5249) RiseTrig slew=(0.086 0.0738)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[3]/CLK (1.4537 1.5251) RiseTrig slew=(0.086 0.0738)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[2]/CLK (1.4543 1.5257) RiseTrig slew=(0.086 0.0738)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[1]/CLK (1.4546 1.526) RiseTrig slew=(0.086 0.0738)

tx_core/axi_master/pkt0_fifo/w_ptr_reg[0]/CLK (1.4548 1.5262) RiseTrig slew=(0.086 0.0738)

tx_core/axi_master/pfifo_datain_ctrl0_d_reg[7]/CLK (1.452 1.5234) RiseTrig slew=(0.086 0.0738)

tx_core/axi_master/haddr2_d_reg[7]/CLK (1.3599 1.4211) RiseTrig slew=(0.1036 0.0882)

tx_core/axi_master/haddr2_d_reg[3]/CLK (1.3621 1.4233) RiseTrig slew=(0.1036 0.0882)

tx_core/axi_master/haddr2_d_reg[12]/CLK (1.36 1.4212) RiseTrig slew=(0.1036 0.0882)

tx_core/axi_master/haddr2_d_reg[11]/CLK (1.3626 1.4238) RiseTrig slew=(0.1036 0.0882)

tx_core/axi_master/haddr2_d_reg[2]/CLK (1.3626 1.4238) RiseTrig slew=(0.1036 0.0882)

tx_core/axi_master/haddr2_d_reg[18]/CLK (1.3635 1.4247) RiseTrig slew=(0.1036 0.0882)

tx_core/axi_master/haddr2_d_reg[9]/CLK (1.3635 1.4247) RiseTrig slew=(0.1036 0.0882)

tx_core/axi_master/haddr2_d_reg[1]/CLK (1.3629 1.4241) RiseTrig slew=(0.1036 0.0882)

tx_core/axi_master/haddr2_d_reg[0]/CLK (1.364 1.4252) RiseTrig slew=(0.1036 0.0882)

tx_core/axi_master/haddr2_d_reg[5]/CLK (1.3639 1.425) RiseTrig slew=(0.1036 0.0882)

tx_core/axi_master/haddr2_d_reg[25]/CLK (1.3688 1.4302) RiseTrig slew=(0.0989 0.0843)

tx_core/axi_master/haddr2_d_reg[15]/CLK (1.3688 1.4302) RiseTrig slew=(0.0989 0.0843)

tx_core/axi_master/haddr2_d_reg[16]/CLK (1.3686 1.43) RiseTrig slew=(0.0989 0.0843)

tx_core/axi_master/haddr2_d_reg[23]/CLK (1.3688 1.4302) RiseTrig slew=(0.0989 0.0843)

tx_core/axi_master/haddr2_d_reg[22]/CLK (1.3679 1.4293) RiseTrig slew=(0.0989 0.0843)

tx_core/axi_master/haddr2_d_reg[24]/CLK (1.3678 1.4292) RiseTrig slew=(0.0989 0.0843)

tx_core/axi_master/haddr2_d_reg[21]/CLK (1.3678 1.4292) RiseTrig slew=(0.0989 0.0843)

tx_core/axi_master/haddr2_d_reg[30]/CLK (1.3686 1.43) RiseTrig slew=(0.0989 0.0843)

tx_core/axi_master/haddr2_d_reg[28]/CLK (1.3689 1.4303) RiseTrig slew=(0.0989 0.0843)

tx_core/axi_master/haddr2_d_reg[17]/CLK (1.3687 1.4301) RiseTrig slew=(0.0989 0.0843)

tx_core/axi_master/haddr2_d_reg[26]/CLK (1.3689 1.4303) RiseTrig slew=(0.0989 0.0843)

tx_core/axi_master/haddr2_d_reg[19]/CLK (1.3663 1.4273) RiseTrig slew=(0.1045 0.0889)

tx_core/axi_master/haddr2_d_reg[27]/CLK (1.3655 1.4265) RiseTrig slew=(0.1045 0.0889)

tx_core/axi_master/haddr2_d_reg[31]/CLK (1.3653 1.4263) RiseTrig slew=(0.1045 0.0889)

tx_core/axi_master/haddr2_d_reg[8]/CLK (1.3682 1.4292) RiseTrig slew=(0.1045 0.0889)

tx_core/axi_master/haddr2_d_reg[13]/CLK (1.3677 1.4287) RiseTrig slew=(0.1045 0.0889)

tx_core/axi_master/haddr2_d_reg[6]/CLK (1.3645 1.4255) RiseTrig slew=(0.1045 0.0889)

tx_core/axi_master/haddr2_d_reg[14]/CLK (1.3675 1.4285) RiseTrig slew=(0.1045 0.0889)

tx_core/axi_master/haddr2_d_reg[10]/CLK (1.362 1.423) RiseTrig slew=(0.1045 0.0889)

tx_core/axi_master/haddr2_d_reg[4]/CLK (1.3621 1.4231) RiseTrig slew=(0.1045 0.0889)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][0]/CLK (1.3683 1.4299) RiseTrig slew=(0.0958 0.0818)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][1]/CLK (1.3692 1.4308) RiseTrig slew=(0.0958 0.0818)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][2]/CLK (1.37 1.4316) RiseTrig slew=(0.0958 0.0818)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][3]/CLK (1.3696 1.4312) RiseTrig slew=(0.0958 0.0818)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][4]/CLK (1.3692 1.4308) RiseTrig slew=(0.0958 0.0818)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][5]/CLK (1.3698 1.4314) RiseTrig slew=(0.0958 0.0818)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][7]/CLK (1.3686 1.4302) RiseTrig slew=(0.0958 0.0818)

tx_core/axi_master/haddr2_d_reg[20]/CLK (1.3672 1.4288) RiseTrig slew=(0.0958 0.0818)

tx_core/axi_master/haddr2_d_reg[29]/CLK (1.3685 1.4301) RiseTrig slew=(0.0958 0.0818)

tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][6]/CLK (1.37 1.4316) RiseTrig slew=(0.0958 0.0818)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][11]/CLK (1.4166 1.474) RiseTrig slew=(0.1587 0.133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][19]/CLK (1.4153 1.4727) RiseTrig slew=(0.1587 0.133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][9]/CLK (1.4143 1.4717) RiseTrig slew=(0.1587 0.133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][17]/CLK (1.4181 1.4756) RiseTrig slew=(0.1587 0.1331)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][31]/CLK (1.4227 1.4802) RiseTrig slew=(0.1587 0.1331)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][27]/CLK (1.4242 1.4816) RiseTrig slew=(0.1587 0.133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][23]/CLK (1.4252 1.4826) RiseTrig slew=(0.1587 0.1331)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][20]/CLK (1.4274 1.4848) RiseTrig slew=(0.1587 0.1331)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][24]/CLK (1.4276 1.485) RiseTrig slew=(0.1587 0.1331)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][15]/CLK (1.427 1.4845) RiseTrig slew=(0.1587 0.1331)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][29]/CLK (1.427 1.4845) RiseTrig slew=(0.1587 0.1331)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][25]/CLK (1.4273 1.4848) RiseTrig slew=(0.1587 0.1331)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][30]/CLK (1.4265 1.4839) RiseTrig slew=(0.1587 0.1331)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][5]/CLK (1.4116 1.4693) RiseTrig slew=(0.1519 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][2]/CLK (1.4165 1.4742) RiseTrig slew=(0.1519 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][0]/CLK (1.4118 1.4695) RiseTrig slew=(0.1519 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][22]/CLK (1.41 1.4677) RiseTrig slew=(0.1519 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][1]/CLK (1.4162 1.4739) RiseTrig slew=(0.1519 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][0]/CLK (1.4164 1.4741) RiseTrig slew=(0.1519 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][18]/CLK (1.4093 1.467) RiseTrig slew=(0.1519 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][28]/CLK (1.4097 1.4674) RiseTrig slew=(0.1519 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][16]/CLK (1.415 1.4727) RiseTrig slew=(0.1519 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][3]/CLK (1.4113 1.469) RiseTrig slew=(0.1519 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][8]/CLK (1.4103 1.468) RiseTrig slew=(0.1519 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][10]/CLK (1.4125 1.4702) RiseTrig slew=(0.1519 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][21]/CLK (1.4144 1.4721) RiseTrig slew=(0.1519 0.1274)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][4]/CLK (1.4104 1.4684) RiseTrig slew=(0.1501 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][5]/CLK (1.4105 1.4685) RiseTrig slew=(0.1501 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][7]/CLK (1.4061 1.4641) RiseTrig slew=(0.1501 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][14]/CLK (1.4078 1.4658) RiseTrig slew=(0.1501 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][1]/CLK (1.4079 1.4659) RiseTrig slew=(0.1501 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][6]/CLK (1.4075 1.4655) RiseTrig slew=(0.1501 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][7]/CLK (1.4109 1.4689) RiseTrig slew=(0.1501 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][6]/CLK (1.4109 1.469) RiseTrig slew=(0.1501 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][12]/CLK (1.408 1.466) RiseTrig slew=(0.1501 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][2]/CLK (1.4074 1.4655) RiseTrig slew=(0.1501 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][26]/CLK (1.4048 1.4628) RiseTrig slew=(0.1501 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][13]/CLK (1.4071 1.4651) RiseTrig slew=(0.1501 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][3]/CLK (1.411 1.469) RiseTrig slew=(0.1501 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][4]/CLK (1.4076 1.4656) RiseTrig slew=(0.1501 0.1259)

tx_core/tx_crc/crcpkt0/data64_d_reg[16]/CLK (1.4109 1.4807) RiseTrig slew=(0.0722 0.0621)

tx_core/tx_crc/crcpkt0/data64_d_reg[17]/CLK (1.4091 1.4789) RiseTrig slew=(0.0722 0.0621)

tx_core/tx_crc/crcpkt0/data64_d_reg[19]/CLK (1.4084 1.4782) RiseTrig slew=(0.0722 0.0621)

tx_core/tx_crc/crcpkt0/data64_d_reg[21]/CLK (1.4108 1.4806) RiseTrig slew=(0.0722 0.0621)

tx_core/tx_crc/crcpkt0/data64_d_reg[22]/CLK (1.4109 1.4807) RiseTrig slew=(0.0722 0.0621)

tx_core/tx_crc/crcpkt0/data64_d_reg[28]/CLK (1.4099 1.4797) RiseTrig slew=(0.0722 0.0621)

tx_core/tx_crc/crcpkt0/data64_d_reg[29]/CLK (1.4108 1.4806) RiseTrig slew=(0.0722 0.0621)

tx_core/tx_crc/crcpkt0/data64_d_reg[30]/CLK (1.4102 1.48) RiseTrig slew=(0.0722 0.0621)

tx_core/tx_crc/crcpkt0/data64_d_reg[24]/CLK (1.4048 1.475) RiseTrig slew=(0.0669 0.0577)

tx_core/tx_crc/crcpkt0/data64_d_reg[23]/CLK (1.4064 1.4766) RiseTrig slew=(0.0669 0.0577)

tx_core/tx_crc/crcpkt0/data64_d_reg[39]/CLK (1.4048 1.475) RiseTrig slew=(0.0669 0.0577)

tx_core/tx_crc/crcpkt0/data64_d_reg[32]/CLK (1.406 1.4762) RiseTrig slew=(0.0669 0.0577)

tx_core/tx_crc/crcpkt0/data64_d_reg[31]/CLK (1.4066 1.4768) RiseTrig slew=(0.0669 0.0577)

tx_core/tx_crc/crcpkt0/data64_d_reg[25]/CLK (1.4069 1.4771) RiseTrig slew=(0.0669 0.0577)

tx_core/tx_crc/crcpkt0/data64_d_reg[15]/CLK (1.4068 1.477) RiseTrig slew=(0.0669 0.0577)

tx_core/tx_crc/crcpkt0/data64_d_reg[8]/CLK (1.4057 1.4758) RiseTrig slew=(0.0681 0.0587)

tx_core/tx_crc/crcpkt0/data64_d_reg[18]/CLK (1.4057 1.4758) RiseTrig slew=(0.0681 0.0587)

tx_core/tx_crc/crcpkt0/data64_d_reg[36]/CLK (1.4056 1.4757) RiseTrig slew=(0.0681 0.0587)

tx_core/tx_crc/crcpkt0/data64_d_reg[13]/CLK (1.4055 1.4756) RiseTrig slew=(0.0681 0.0587)

tx_core/tx_crc/crcpkt0/data64_d_reg[20]/CLK (1.4049 1.475) RiseTrig slew=(0.0681 0.0587)

tx_core/tx_crc/crcpkt0/data64_d_reg[14]/CLK (1.4052 1.4753) RiseTrig slew=(0.0681 0.0587)

tx_core/tx_crc/crcpkt0/data64_d_reg[27]/CLK (1.4049 1.475) RiseTrig slew=(0.0681 0.0587)

tx_core/tx_crc/crcpkt0/data64_d_reg[26]/CLK (1.4052 1.4753) RiseTrig slew=(0.0681 0.0587)

tx_core/tx_crc/crcpkt0/data64_d_reg[35]/CLK (1.4087 1.4785) RiseTrig slew=(0.0714 0.0614)

tx_core/tx_crc/crcpkt0/data64_d_reg[11]/CLK (1.409 1.4788) RiseTrig slew=(0.0714 0.0614)

tx_core/tx_crc/crcpkt0/data64_d_reg[37]/CLK (1.4082 1.478) RiseTrig slew=(0.0714 0.0614)

tx_core/tx_crc/crcpkt0/data64_d_reg[9]/CLK (1.4091 1.4789) RiseTrig slew=(0.0714 0.0614)

tx_core/tx_crc/crcpkt0/data64_d_reg[33]/CLK (1.4092 1.479) RiseTrig slew=(0.0714 0.0614)

tx_core/tx_crc/crcpkt0/data64_d_reg[38]/CLK (1.4085 1.4783) RiseTrig slew=(0.0714 0.0614)

tx_core/tx_crc/crcpkt0/data64_d_reg[34]/CLK (1.4093 1.4791) RiseTrig slew=(0.0714 0.0614)

tx_core/tx_crc/crcpkt0/data64_d_reg[0]/CLK (1.3907 1.46) RiseTrig slew=(0.0739 0.0632)

tx_core/tx_crc/crcpkt0/data64_d_reg[10]/CLK (1.3907 1.46) RiseTrig slew=(0.0739 0.0632)

tx_core/tx_crc/crcpkt0/data64_d_reg[12]/CLK (1.3914 1.4607) RiseTrig slew=(0.0739 0.0632)

tx_core/tx_crc/crcpkt0/data64_d_reg[1]/CLK (1.3908 1.4601) RiseTrig slew=(0.0739 0.0632)

tx_core/tx_crc/crcpkt0/data64_d_reg[3]/CLK (1.3913 1.4607) RiseTrig slew=(0.0739 0.0632)

tx_core/tx_crc/crcpkt0/data64_d_reg[4]/CLK (1.3909 1.4602) RiseTrig slew=(0.0739 0.0632)

tx_core/tx_crc/crcpkt0/data64_d_reg[6]/CLK (1.3911 1.4604) RiseTrig slew=(0.0739 0.0632)

tx_core/tx_crc/crcpkt0/data64_d_reg[40]/CLK (1.3991 1.4678) RiseTrig slew=(0.0851 0.0724)

tx_core/tx_crc/crcpkt0/data64_d_reg[41]/CLK (1.3997 1.4684) RiseTrig slew=(0.0851 0.0724)

tx_core/tx_crc/crcpkt0/data64_d_reg[44]/CLK (1.3995 1.4682) RiseTrig slew=(0.0851 0.0724)

tx_core/tx_crc/crcpkt0/data64_d_reg[48]/CLK (1.3994 1.468) RiseTrig slew=(0.0851 0.0724)

tx_core/tx_crc/crcpkt0/data64_d_reg[51]/CLK (1.3979 1.4666) RiseTrig slew=(0.0851 0.0724)

tx_core/tx_crc/crcpkt0/data64_d_reg[52]/CLK (1.3991 1.4678) RiseTrig slew=(0.0851 0.0724)

tx_core/tx_crc/crcpkt0/data64_d_reg[56]/CLK (1.3997 1.4684) RiseTrig slew=(0.0851 0.0724)

tx_core/tx_crc/crcpkt0/data64_d_reg[57]/CLK (1.398 1.4667) RiseTrig slew=(0.0851 0.0724)

tx_core/tx_crc/crcpkt0/data64_d_reg[63]/CLK (1.3997 1.4684) RiseTrig slew=(0.0851 0.0724)

tx_core/tx_crc/crcpkt0/data64_d_reg[58]/CLK (1.4078 1.4757) RiseTrig slew=(0.0974 0.0824)

tx_core/tx_crc/crcpkt0/data64_d_reg[45]/CLK (1.4078 1.4757) RiseTrig slew=(0.0974 0.0824)

tx_core/tx_crc/crcpkt0/data64_d_reg[54]/CLK (1.4077 1.4756) RiseTrig slew=(0.0974 0.0824)

tx_core/tx_crc/crcpkt0/data64_d_reg[47]/CLK (1.4051 1.473) RiseTrig slew=(0.0974 0.0824)

tx_core/tx_crc/crcpkt0/data64_d_reg[61]/CLK (1.4076 1.4755) RiseTrig slew=(0.0974 0.0824)

tx_core/tx_crc/crcpkt0/data64_d_reg[5]/CLK (1.4083 1.4762) RiseTrig slew=(0.0974 0.0824)

tx_core/tx_crc/crcpkt0/data64_d_reg[2]/CLK (1.4085 1.4764) RiseTrig slew=(0.0974 0.0824)

tx_core/tx_crc/crcpkt0/data64_d_reg[7]/CLK (1.4085 1.4764) RiseTrig slew=(0.0974 0.0824)

tx_core/tx_crc/crcpkt0/data64_d_reg[46]/CLK (1.4159 1.4834) RiseTrig slew=(0.1048 0.0885)

tx_core/tx_crc/crcpkt0/data64_d_reg[59]/CLK (1.416 1.4835) RiseTrig slew=(0.1048 0.0885)

tx_core/tx_crc/crcpkt0/data64_d_reg[62]/CLK (1.416 1.4835) RiseTrig slew=(0.1048 0.0885)

tx_core/tx_crc/crcpkt0/data64_d_reg[60]/CLK (1.4156 1.4831) RiseTrig slew=(0.1048 0.0885)

tx_core/tx_crc/crcpkt0/data64_d_reg[42]/CLK (1.4153 1.4828) RiseTrig slew=(0.1048 0.0885)

tx_core/tx_crc/crcpkt0/data64_d_reg[53]/CLK (1.4146 1.4821) RiseTrig slew=(0.1048 0.0885)

tx_core/tx_crc/crcpkt0/data64_d_reg[55]/CLK (1.4134 1.4809) RiseTrig slew=(0.1048 0.0885)

tx_core/tx_crc/crcpkt0/data64_d_reg[50]/CLK (1.4125 1.48) RiseTrig slew=(0.1048 0.0885)

tx_core/tx_crc/crcpkt0/data64_d_reg[49]/CLK (1.4135 1.481) RiseTrig slew=(0.1048 0.0885)

tx_core/tx_crc/crcpkt0/data64_d_reg[43]/CLK (1.4133 1.4808) RiseTrig slew=(0.1048 0.0885)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][18]/CLK (1.4194 1.4763) RiseTrig slew=(0.1647 0.1379)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][5]/CLK (1.418 1.4749) RiseTrig slew=(0.1647 0.1379)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][3]/CLK (1.4175 1.4744) RiseTrig slew=(0.1647 0.1379)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][0]/CLK (1.4183 1.4752) RiseTrig slew=(0.1647 0.1379)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][7]/CLK (1.4232 1.4801) RiseTrig slew=(0.1647 0.1379)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][4]/CLK (1.4219 1.4788) RiseTrig slew=(0.1647 0.1379)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][6]/CLK (1.4231 1.48) RiseTrig slew=(0.1647 0.1379)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][2]/CLK (1.4229 1.4798) RiseTrig slew=(0.1647 0.1379)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][12]/CLK (1.4234 1.4803) RiseTrig slew=(0.1647 0.1379)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][1]/CLK (1.4236 1.4805) RiseTrig slew=(0.1647 0.1379)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][9]/CLK (1.4186 1.4755) RiseTrig slew=(0.1647 0.1379)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][8]/CLK (1.4176 1.4745) RiseTrig slew=(0.1647 0.1379)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][11]/CLK (1.4172 1.4741) RiseTrig slew=(0.1647 0.1379)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][10]/CLK (1.4149 1.4729) RiseTrig slew=(0.1464 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][21]/CLK (1.414 1.472) RiseTrig slew=(0.1464 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][19]/CLK (1.4151 1.4731) RiseTrig slew=(0.1464 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][17]/CLK (1.417 1.475) RiseTrig slew=(0.1464 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][27]/CLK (1.4213 1.4793) RiseTrig slew=(0.1464 0.1229)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][31]/CLK (1.4203 1.4783) RiseTrig slew=(0.1464 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][23]/CLK (1.4212 1.4793) RiseTrig slew=(0.1464 0.1229)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][20]/CLK (1.4213 1.4793) RiseTrig slew=(0.1464 0.1229)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][30]/CLK (1.4228 1.4808) RiseTrig slew=(0.1464 0.1229)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][29]/CLK (1.4221 1.4801) RiseTrig slew=(0.1464 0.1229)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][15]/CLK (1.423 1.481) RiseTrig slew=(0.1464 0.1229)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][25]/CLK (1.4229 1.481) RiseTrig slew=(0.1464 0.1229)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][24]/CLK (1.4194 1.4774) RiseTrig slew=(0.1464 0.123)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][4]/CLK (1.4352 1.4926) RiseTrig slew=(0.158 0.1326)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][5]/CLK (1.435 1.4923) RiseTrig slew=(0.158 0.1326)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][14]/CLK (1.4369 1.4942) RiseTrig slew=(0.158 0.1326)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][7]/CLK (1.4352 1.4925) RiseTrig slew=(0.158 0.1326)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][26]/CLK (1.4371 1.4945) RiseTrig slew=(0.158 0.1326)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][6]/CLK (1.4348 1.4921) RiseTrig slew=(0.158 0.1326)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][13]/CLK (1.4368 1.4941) RiseTrig slew=(0.158 0.1326)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][3]/CLK (1.4323 1.4896) RiseTrig slew=(0.158 0.1325)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][2]/CLK (1.4309 1.4882) RiseTrig slew=(0.158 0.1325)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][22]/CLK (1.426 1.4833) RiseTrig slew=(0.1579 0.1325)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][1]/CLK (1.4281 1.4854) RiseTrig slew=(0.1579 0.1325)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][28]/CLK (1.4259 1.4832) RiseTrig slew=(0.1579 0.1325)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][0]/CLK (1.429 1.4863) RiseTrig slew=(0.158 0.1325)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][16]/CLK (1.4217 1.479) RiseTrig slew=(0.1579 0.1325)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][7]/CLK (1.4156 1.4738) RiseTrig slew=(0.1404 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][5]/CLK (1.4155 1.4737) RiseTrig slew=(0.1404 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][27]/CLK (1.4139 1.4721) RiseTrig slew=(0.1404 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][4]/CLK (1.4154 1.4736) RiseTrig slew=(0.1404 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][6]/CLK (1.4147 1.4729) RiseTrig slew=(0.1404 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][2]/CLK (1.4122 1.4704) RiseTrig slew=(0.1404 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][0]/CLK (1.4109 1.4691) RiseTrig slew=(0.1404 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][20]/CLK (1.4138 1.472) RiseTrig slew=(0.1404 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][25]/CLK (1.4148 1.473) RiseTrig slew=(0.1404 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][23]/CLK (1.4153 1.4735) RiseTrig slew=(0.1404 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][30]/CLK (1.4153 1.4735) RiseTrig slew=(0.1404 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][29]/CLK (1.4153 1.4735) RiseTrig slew=(0.1404 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][3]/CLK (1.4136 1.4718) RiseTrig slew=(0.1404 0.118)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][19]/CLK (1.4271 1.4843) RiseTrig slew=(0.1579 0.1324)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][26]/CLK (1.4251 1.4823) RiseTrig slew=(0.1579 0.1324)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][22]/CLK (1.4223 1.4795) RiseTrig slew=(0.1579 0.1324)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][28]/CLK (1.4223 1.4795) RiseTrig slew=(0.1579 0.1324)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][16]/CLK (1.4232 1.4804) RiseTrig slew=(0.1579 0.1324)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][17]/CLK (1.4266 1.4838) RiseTrig slew=(0.1579 0.1324)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][14]/CLK (1.4249 1.4821) RiseTrig slew=(0.1579 0.1324)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][13]/CLK (1.4247 1.4819) RiseTrig slew=(0.1579 0.1324)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][21]/CLK (1.4248 1.482) RiseTrig slew=(0.1579 0.1324)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][24]/CLK (1.4269 1.4841) RiseTrig slew=(0.1579 0.1324)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][1]/CLK (1.4234 1.4806) RiseTrig slew=(0.1579 0.1324)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][15]/CLK (1.4277 1.4849) RiseTrig slew=(0.1579 0.1324)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][31]/CLK (1.4276 1.4848) RiseTrig slew=(0.1579 0.1324)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][5]/CLK (1.4271 1.4837) RiseTrig slew=(0.1691 0.1415)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][3]/CLK (1.4291 1.4858) RiseTrig slew=(0.1691 0.1415)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][12]/CLK (1.4276 1.4842) RiseTrig slew=(0.1691 0.1415)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][1]/CLK (1.4276 1.4842) RiseTrig slew=(0.1691 0.1415)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][11]/CLK (1.4302 1.4869) RiseTrig slew=(0.1691 0.1415)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][0]/CLK (1.4248 1.4814) RiseTrig slew=(0.1691 0.1415)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][2]/CLK (1.427 1.4836) RiseTrig slew=(0.1691 0.1415)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][8]/CLK (1.4313 1.4879) RiseTrig slew=(0.1691 0.1415)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][6]/CLK (1.4268 1.4834) RiseTrig slew=(0.1691 0.1415)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][4]/CLK (1.4251 1.4817) RiseTrig slew=(0.1691 0.1415)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][9]/CLK (1.4316 1.4883) RiseTrig slew=(0.1691 0.1415)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][7]/CLK (1.4269 1.4836) RiseTrig slew=(0.1691 0.1415)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][18]/CLK (1.4232 1.4798) RiseTrig slew=(0.1691 0.1415)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][10]/CLK (1.4322 1.4888) RiseTrig slew=(0.1691 0.1415)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][21]/CLK (1.4223 1.4804) RiseTrig slew=(0.148 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][19]/CLK (1.4227 1.4808) RiseTrig slew=(0.148 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][17]/CLK (1.4222 1.4803) RiseTrig slew=(0.148 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][9]/CLK (1.4227 1.4808) RiseTrig slew=(0.148 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][27]/CLK (1.4287 1.4869) RiseTrig slew=(0.148 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][23]/CLK (1.4286 1.4867) RiseTrig slew=(0.148 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][31]/CLK (1.4285 1.4866) RiseTrig slew=(0.148 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][15]/CLK (1.4266 1.4847) RiseTrig slew=(0.148 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][20]/CLK (1.4293 1.4875) RiseTrig slew=(0.148 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][24]/CLK (1.4251 1.4832) RiseTrig slew=(0.148 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][29]/CLK (1.4299 1.488) RiseTrig slew=(0.148 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][25]/CLK (1.4305 1.4886) RiseTrig slew=(0.148 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][30]/CLK (1.4304 1.4885) RiseTrig slew=(0.148 0.1243)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][2]/CLK (1.4289 1.4864) RiseTrig slew=(0.1574 0.1321)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][0]/CLK (1.4313 1.4888) RiseTrig slew=(0.1574 0.1321)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][1]/CLK (1.4288 1.4863) RiseTrig slew=(0.1574 0.1321)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][22]/CLK (1.4263 1.4838) RiseTrig slew=(0.1574 0.1321)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][5]/CLK (1.4311 1.4886) RiseTrig slew=(0.1574 0.1321)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][28]/CLK (1.4263 1.4838) RiseTrig slew=(0.1574 0.1321)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][18]/CLK (1.4276 1.4851) RiseTrig slew=(0.1574 0.1321)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][0]/CLK (1.4284 1.4859) RiseTrig slew=(0.1574 0.1321)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][16]/CLK (1.4272 1.4847) RiseTrig slew=(0.1574 0.1321)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][3]/CLK (1.4304 1.4879) RiseTrig slew=(0.1574 0.1321)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][8]/CLK (1.4269 1.4844) RiseTrig slew=(0.1574 0.1321)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][11]/CLK (1.4301 1.4876) RiseTrig slew=(0.1574 0.1321)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][10]/CLK (1.4251 1.4826) RiseTrig slew=(0.1574 0.1321)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][4]/CLK (1.4262 1.4836) RiseTrig slew=(0.1586 0.133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][5]/CLK (1.4268 1.4842) RiseTrig slew=(0.1586 0.133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][7]/CLK (1.4232 1.4806) RiseTrig slew=(0.1586 0.133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][1]/CLK (1.4247 1.482) RiseTrig slew=(0.1586 0.133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][14]/CLK (1.4238 1.4812) RiseTrig slew=(0.1586 0.133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][7]/CLK (1.4254 1.4828) RiseTrig slew=(0.1586 0.133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][12]/CLK (1.4243 1.4817) RiseTrig slew=(0.1586 0.133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][6]/CLK (1.4271 1.4845) RiseTrig slew=(0.1586 0.133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][13]/CLK (1.4235 1.4809) RiseTrig slew=(0.1586 0.133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][6]/CLK (1.4231 1.4805) RiseTrig slew=(0.1586 0.133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][26]/CLK (1.4195 1.4769) RiseTrig slew=(0.1586 0.133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][2]/CLK (1.424 1.4814) RiseTrig slew=(0.1586 0.133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][3]/CLK (1.4272 1.4846) RiseTrig slew=(0.1586 0.133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][4]/CLK (1.4243 1.4817) RiseTrig slew=(0.1586 0.133)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][30]/CLK (1.4209 1.4794) RiseTrig slew=(0.1429 0.1201)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][5]/CLK (1.4203 1.4788) RiseTrig slew=(0.1429 0.1201)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][20]/CLK (1.419 1.4775) RiseTrig slew=(0.1429 0.1201)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][23]/CLK (1.4208 1.4793) RiseTrig slew=(0.1429 0.1201)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][6]/CLK (1.4201 1.4786) RiseTrig slew=(0.1429 0.1201)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][0]/CLK (1.4173 1.4758) RiseTrig slew=(0.1429 0.1201)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][27]/CLK (1.4182 1.4767) RiseTrig slew=(0.1429 0.1201)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][15]/CLK (1.4194 1.4779) RiseTrig slew=(0.1429 0.1201)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][25]/CLK (1.4198 1.4783) RiseTrig slew=(0.1429 0.1201)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][2]/CLK (1.4167 1.4752) RiseTrig slew=(0.1429 0.1201)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][29]/CLK (1.4209 1.4794) RiseTrig slew=(0.1429 0.1201)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][4]/CLK (1.4198 1.4783) RiseTrig slew=(0.1429 0.1201)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][3]/CLK (1.4177 1.4762) RiseTrig slew=(0.1429 0.1201)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][26]/CLK (1.4444 1.5014) RiseTrig slew=(0.1711 0.1432)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][19]/CLK (1.4383 1.4952) RiseTrig slew=(0.1711 0.1432)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][16]/CLK (1.4359 1.4928) RiseTrig slew=(0.1711 0.1432)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][28]/CLK (1.4344 1.4913) RiseTrig slew=(0.1711 0.1432)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][14]/CLK (1.4443 1.5013) RiseTrig slew=(0.1711 0.1432)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][17]/CLK (1.4386 1.4955) RiseTrig slew=(0.1711 0.1432)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][21]/CLK (1.4359 1.4928) RiseTrig slew=(0.1711 0.1432)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][22]/CLK (1.4361 1.493) RiseTrig slew=(0.1711 0.1432)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][13]/CLK (1.4427 1.4997) RiseTrig slew=(0.1711 0.1432)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][24]/CLK (1.439 1.4959) RiseTrig slew=(0.1711 0.1432)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][1]/CLK (1.4395 1.4964) RiseTrig slew=(0.1711 0.1432)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][7]/CLK (1.445 1.5019) RiseTrig slew=(0.1711 0.1432)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][31]/CLK (1.4395 1.4964) RiseTrig slew=(0.1711 0.1432)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][5]/CLK (1.4273 1.4845) RiseTrig slew=(0.1658 0.1388)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][1]/CLK (1.4314 1.4886) RiseTrig slew=(0.1658 0.1388)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][12]/CLK (1.4311 1.4883) RiseTrig slew=(0.1658 0.1388)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][3]/CLK (1.4289 1.4861) RiseTrig slew=(0.1658 0.1388)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][0]/CLK (1.4258 1.483) RiseTrig slew=(0.1658 0.1388)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][11]/CLK (1.4291 1.4863) RiseTrig slew=(0.1658 0.1388)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][2]/CLK (1.4307 1.4879) RiseTrig slew=(0.1658 0.1388)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][8]/CLK (1.4299 1.4871) RiseTrig slew=(0.1658 0.1388)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][6]/CLK (1.4305 1.4877) RiseTrig slew=(0.1658 0.1388)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][18]/CLK (1.4256 1.4828) RiseTrig slew=(0.1658 0.1388)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][7]/CLK (1.4295 1.4867) RiseTrig slew=(0.1658 0.1388)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][4]/CLK (1.4267 1.4839) RiseTrig slew=(0.1658 0.1388)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][9]/CLK (1.4306 1.4877) RiseTrig slew=(0.1658 0.1388)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][10]/CLK (1.4303 1.4875) RiseTrig slew=(0.1658 0.1388)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][6]/CLK (1.4284 1.4862) RiseTrig slew=(0.15 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][15]/CLK (1.4301 1.4879) RiseTrig slew=(0.15 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][25]/CLK (1.4302 1.488) RiseTrig slew=(0.15 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][30]/CLK (1.431 1.4888) RiseTrig slew=(0.15 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][20]/CLK (1.4292 1.487) RiseTrig slew=(0.15 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][23]/CLK (1.4309 1.4887) RiseTrig slew=(0.15 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][0]/CLK (1.427 1.4848) RiseTrig slew=(0.15 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][5]/CLK (1.4288 1.4866) RiseTrig slew=(0.15 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][27]/CLK (1.4281 1.4859) RiseTrig slew=(0.15 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][2]/CLK (1.4265 1.4843) RiseTrig slew=(0.15 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][29]/CLK (1.4311 1.4889) RiseTrig slew=(0.15 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][4]/CLK (1.429 1.4868) RiseTrig slew=(0.15 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][3]/CLK (1.4265 1.4843) RiseTrig slew=(0.15 0.1259)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][19]/CLK (1.4329 1.4903) RiseTrig slew=(0.1571 0.1317)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][26]/CLK (1.433 1.4904) RiseTrig slew=(0.1571 0.1317)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][17]/CLK (1.4332 1.4905) RiseTrig slew=(0.1571 0.1317)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][14]/CLK (1.4327 1.4901) RiseTrig slew=(0.1571 0.1317)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][28]/CLK (1.4286 1.486) RiseTrig slew=(0.1571 0.1317)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][21]/CLK (1.4309 1.4883) RiseTrig slew=(0.1571 0.1317)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][16]/CLK (1.43 1.4874) RiseTrig slew=(0.1571 0.1317)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][24]/CLK (1.4333 1.4907) RiseTrig slew=(0.1571 0.1317)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][22]/CLK (1.4294 1.4868) RiseTrig slew=(0.1571 0.1317)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][13]/CLK (1.4322 1.4896) RiseTrig slew=(0.1571 0.1317)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][7]/CLK (1.4326 1.49) RiseTrig slew=(0.1571 0.1317)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][31]/CLK (1.4338 1.4912) RiseTrig slew=(0.1571 0.1317)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][1]/CLK (1.4308 1.4882) RiseTrig slew=(0.1571 0.1317)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][0]/CLK (1.4279 1.4846) RiseTrig slew=(0.1683 0.1409)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][1]/CLK (1.4382 1.4949) RiseTrig slew=(0.1683 0.1409)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][5]/CLK (1.4279 1.4846) RiseTrig slew=(0.1683 0.1409)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][3]/CLK (1.4369 1.4936) RiseTrig slew=(0.1683 0.1409)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][12]/CLK (1.4382 1.4949) RiseTrig slew=(0.1683 0.1409)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][11]/CLK (1.437 1.4937) RiseTrig slew=(0.1683 0.1409)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][8]/CLK (1.436 1.4927) RiseTrig slew=(0.1683 0.1409)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][2]/CLK (1.4376 1.4943) RiseTrig slew=(0.1683 0.1409)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][6]/CLK (1.4369 1.4936) RiseTrig slew=(0.1683 0.1409)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][18]/CLK (1.4341 1.4908) RiseTrig slew=(0.1683 0.1409)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][9]/CLK (1.4363 1.493) RiseTrig slew=(0.1683 0.1409)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][7]/CLK (1.4377 1.4944) RiseTrig slew=(0.1683 0.1409)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][4]/CLK (1.4343 1.4909) RiseTrig slew=(0.1683 0.1409)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][10]/CLK (1.436 1.4926) RiseTrig slew=(0.1683 0.1409)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][23]/CLK (1.4303 1.488) RiseTrig slew=(0.1476 0.1239)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][27]/CLK (1.4282 1.4859) RiseTrig slew=(0.1476 0.1239)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][25]/CLK (1.4302 1.4878) RiseTrig slew=(0.1476 0.1239)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][0]/CLK (1.4259 1.4835) RiseTrig slew=(0.1476 0.1239)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][5]/CLK (1.4274 1.485) RiseTrig slew=(0.1476 0.1239)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][2]/CLK (1.4251 1.4827) RiseTrig slew=(0.1476 0.1239)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][4]/CLK (1.4273 1.4849) RiseTrig slew=(0.1476 0.1239)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][6]/CLK (1.427 1.4846) RiseTrig slew=(0.1476 0.1239)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][20]/CLK (1.4285 1.4861) RiseTrig slew=(0.1476 0.1239)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][15]/CLK (1.4292 1.4868) RiseTrig slew=(0.1476 0.1239)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][30]/CLK (1.4308 1.4884) RiseTrig slew=(0.1476 0.1239)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][3]/CLK (1.4263 1.4839) RiseTrig slew=(0.1476 0.1239)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][29]/CLK (1.4309 1.4885) RiseTrig slew=(0.1476 0.1239)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][26]/CLK (1.4363 1.4932) RiseTrig slew=(0.1602 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][19]/CLK (1.4369 1.4938) RiseTrig slew=(0.1602 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][28]/CLK (1.4298 1.4867) RiseTrig slew=(0.1602 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][16]/CLK (1.4309 1.4878) RiseTrig slew=(0.1602 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][14]/CLK (1.4362 1.4931) RiseTrig slew=(0.1602 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][17]/CLK (1.4365 1.4934) RiseTrig slew=(0.1602 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][22]/CLK (1.4313 1.4882) RiseTrig slew=(0.1602 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][13]/CLK (1.4357 1.4926) RiseTrig slew=(0.1602 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][24]/CLK (1.4363 1.4932) RiseTrig slew=(0.1602 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][21]/CLK (1.4343 1.4912) RiseTrig slew=(0.1602 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][7]/CLK (1.4357 1.4926) RiseTrig slew=(0.1602 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][31]/CLK (1.4359 1.4928) RiseTrig slew=(0.1602 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][1]/CLK (1.4338 1.4907) RiseTrig slew=(0.1602 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][1]/CLK (1.4357 1.492) RiseTrig slew=(0.1664 0.1393)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][5]/CLK (1.4327 1.489) RiseTrig slew=(0.1664 0.1393)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][12]/CLK (1.4354 1.4917) RiseTrig slew=(0.1664 0.1393)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][0]/CLK (1.4339 1.4902) RiseTrig slew=(0.1664 0.1393)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][3]/CLK (1.4346 1.4909) RiseTrig slew=(0.1664 0.1393)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][11]/CLK (1.4346 1.4909) RiseTrig slew=(0.1664 0.1393)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][2]/CLK (1.437 1.4933) RiseTrig slew=(0.1664 0.1393)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][8]/CLK (1.4322 1.4885) RiseTrig slew=(0.1664 0.1393)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][4]/CLK (1.4304 1.4867) RiseTrig slew=(0.1664 0.1393)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][9]/CLK (1.4337 1.49) RiseTrig slew=(0.1664 0.1393)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][7]/CLK (1.4373 1.4936) RiseTrig slew=(0.1664 0.1393)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][6]/CLK (1.4374 1.4937) RiseTrig slew=(0.1664 0.1393)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][18]/CLK (1.4304 1.4867) RiseTrig slew=(0.1664 0.1393)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][10]/CLK (1.4335 1.4898) RiseTrig slew=(0.1664 0.1393)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][25]/CLK (1.4207 1.4797) RiseTrig slew=(0.1318 0.111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][0]/CLK (1.4163 1.4753) RiseTrig slew=(0.1318 0.111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][6]/CLK (1.4187 1.4777) RiseTrig slew=(0.1318 0.111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][23]/CLK (1.4196 1.4786) RiseTrig slew=(0.1318 0.111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][20]/CLK (1.4189 1.4779) RiseTrig slew=(0.1318 0.111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][30]/CLK (1.4204 1.4794) RiseTrig slew=(0.1318 0.111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][27]/CLK (1.4182 1.4772) RiseTrig slew=(0.1318 0.111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][29]/CLK (1.4206 1.4796) RiseTrig slew=(0.1318 0.111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][3]/CLK (1.4177 1.4767) RiseTrig slew=(0.1318 0.111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][4]/CLK (1.4187 1.4777) RiseTrig slew=(0.1318 0.111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][5]/CLK (1.4186 1.4776) RiseTrig slew=(0.1318 0.111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][2]/CLK (1.4169 1.4759) RiseTrig slew=(0.1318 0.111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][15]/CLK (1.4183 1.4773) RiseTrig slew=(0.1318 0.111)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][7]/CLK (1.4464 1.5036) RiseTrig slew=(0.1627 0.1364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][28]/CLK (1.4374 1.4946) RiseTrig slew=(0.1627 0.1364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][26]/CLK (1.4464 1.5036) RiseTrig slew=(0.1627 0.1364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][17]/CLK (1.4409 1.4981) RiseTrig slew=(0.1627 0.1364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][14]/CLK (1.4454 1.5026) RiseTrig slew=(0.1627 0.1364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][16]/CLK (1.4381 1.4953) RiseTrig slew=(0.1627 0.1364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][13]/CLK (1.4438 1.501) RiseTrig slew=(0.1627 0.1364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][22]/CLK (1.4384 1.4956) RiseTrig slew=(0.1627 0.1364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][21]/CLK (1.4394 1.4966) RiseTrig slew=(0.1627 0.1364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][24]/CLK (1.4408 1.498) RiseTrig slew=(0.1627 0.1364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][31]/CLK (1.4406 1.4978) RiseTrig slew=(0.1627 0.1364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][7]/CLK (1.4452 1.5024) RiseTrig slew=(0.1627 0.1364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][1]/CLK (1.4412 1.4984) RiseTrig slew=(0.1627 0.1364)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][1]/CLK (1.4538 1.5102) RiseTrig slew=(0.1757 0.147)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][5]/CLK (1.4511 1.5074) RiseTrig slew=(0.1757 0.147)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][0]/CLK (1.4511 1.5075) RiseTrig slew=(0.1757 0.147)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][3]/CLK (1.4491 1.5054) RiseTrig slew=(0.1757 0.147)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][12]/CLK (1.4539 1.5103) RiseTrig slew=(0.1757 0.147)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][11]/CLK (1.4474 1.5038) RiseTrig slew=(0.1757 0.147)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][2]/CLK (1.4547 1.511) RiseTrig slew=(0.1757 0.147)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][8]/CLK (1.4468 1.5031) RiseTrig slew=(0.1757 0.147)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][6]/CLK (1.4549 1.5113) RiseTrig slew=(0.1757 0.147)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][9]/CLK (1.4467 1.5031) RiseTrig slew=(0.1757 0.147)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][4]/CLK (1.4428 1.4991) RiseTrig slew=(0.1757 0.147)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][18]/CLK (1.4426 1.4989) RiseTrig slew=(0.1757 0.147)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][19]/CLK (1.4479 1.5042) RiseTrig slew=(0.1757 0.147)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][10]/CLK (1.4482 1.5046) RiseTrig slew=(0.1757 0.147)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][25]/CLK (1.4232 1.4826) RiseTrig slew=(0.1267 0.1069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][4]/CLK (1.4216 1.481) RiseTrig slew=(0.1267 0.1069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][6]/CLK (1.421 1.4804) RiseTrig slew=(0.1267 0.1069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][15]/CLK (1.4218 1.4812) RiseTrig slew=(0.1267 0.1069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][2]/CLK (1.4174 1.4768) RiseTrig slew=(0.1267 0.1069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][27]/CLK (1.4217 1.4811) RiseTrig slew=(0.1267 0.1069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][20]/CLK (1.4226 1.482) RiseTrig slew=(0.1267 0.1069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][23]/CLK (1.423 1.4824) RiseTrig slew=(0.1267 0.1069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][5]/CLK (1.4214 1.4808) RiseTrig slew=(0.1267 0.1069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][3]/CLK (1.4201 1.4795) RiseTrig slew=(0.1267 0.1069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][0]/CLK (1.4208 1.4802) RiseTrig slew=(0.1267 0.1069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][30]/CLK (1.4232 1.4826) RiseTrig slew=(0.1267 0.1069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][29]/CLK (1.4232 1.4826) RiseTrig slew=(0.1267 0.1069)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][26]/CLK (1.4433 1.5006) RiseTrig slew=(0.1607 0.1347)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][10]/CLK (1.4442 1.5015) RiseTrig slew=(0.1607 0.1347)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][28]/CLK (1.4399 1.4972) RiseTrig slew=(0.1607 0.1347)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][17]/CLK (1.4443 1.5016) RiseTrig slew=(0.1607 0.1347)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][16]/CLK (1.4419 1.4992) RiseTrig slew=(0.1607 0.1347)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][14]/CLK (1.4435 1.5008) RiseTrig slew=(0.1607 0.1347)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][22]/CLK (1.44 1.4973) RiseTrig slew=(0.1607 0.1347)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][13]/CLK (1.4432 1.5005) RiseTrig slew=(0.1607 0.1347)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][24]/CLK (1.4452 1.5025) RiseTrig slew=(0.1607 0.1347)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][21]/CLK (1.4458 1.5031) RiseTrig slew=(0.1607 0.1347)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][31]/CLK (1.4457 1.503) RiseTrig slew=(0.1607 0.1347)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][7]/CLK (1.4438 1.5011) RiseTrig slew=(0.1607 0.1347)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][1]/CLK (1.4406 1.4979) RiseTrig slew=(0.1607 0.1347)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][5]/CLK (1.448 1.504) RiseTrig slew=(0.1825 0.1526)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][3]/CLK (1.448 1.504) RiseTrig slew=(0.1825 0.1526)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][1]/CLK (1.4563 1.5123) RiseTrig slew=(0.1825 0.1526)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][12]/CLK (1.4563 1.5123) RiseTrig slew=(0.1825 0.1526)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][0]/CLK (1.4474 1.5034) RiseTrig slew=(0.1825 0.1526)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][8]/CLK (1.4488 1.5048) RiseTrig slew=(0.1825 0.1526)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][11]/CLK (1.4505 1.5065) RiseTrig slew=(0.1825 0.1526)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][6]/CLK (1.4552 1.5112) RiseTrig slew=(0.1825 0.1526)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][2]/CLK (1.4557 1.5117) RiseTrig slew=(0.1825 0.1526)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][9]/CLK (1.4511 1.5071) RiseTrig slew=(0.1825 0.1526)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][7]/CLK (1.4537 1.5097) RiseTrig slew=(0.1825 0.1526)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][18]/CLK (1.4493 1.5053) RiseTrig slew=(0.1825 0.1526)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][4]/CLK (1.4502 1.5062) RiseTrig slew=(0.1825 0.1526)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][19]/CLK (1.4516 1.5076) RiseTrig slew=(0.1825 0.1526)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][21]/CLK (1.4595 1.5152) RiseTrig slew=(0.1829 0.153)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][24]/CLK (1.4576 1.5133) RiseTrig slew=(0.1829 0.153)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][17]/CLK (1.4578 1.5135) RiseTrig slew=(0.1829 0.153)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][31]/CLK (1.4635 1.5192) RiseTrig slew=(0.1829 0.153)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][23]/CLK (1.4636 1.5194) RiseTrig slew=(0.1829 0.153)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][20]/CLK (1.4621 1.5179) RiseTrig slew=(0.1829 0.153)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][27]/CLK (1.4648 1.5205) RiseTrig slew=(0.1829 0.153)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][15]/CLK (1.4655 1.5212) RiseTrig slew=(0.1829 0.153)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][25]/CLK (1.4665 1.5222) RiseTrig slew=(0.1829 0.153)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][30]/CLK (1.4663 1.522) RiseTrig slew=(0.1829 0.153)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][29]/CLK (1.4662 1.5219) RiseTrig slew=(0.1829 0.153)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][3]/CLK (1.4554 1.5111) RiseTrig slew=(0.1829 0.1529)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][11]/CLK (1.4551 1.5109) RiseTrig slew=(0.1829 0.1529)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][10]/CLK (1.4529 1.5086) RiseTrig slew=(0.1829 0.1529)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][9]/CLK (1.4523 1.508) RiseTrig slew=(0.1829 0.1529)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][19]/CLK (1.4513 1.507) RiseTrig slew=(0.1829 0.1529)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][7]/CLK (1.432 1.4899) RiseTrig slew=(0.149 0.1253)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][14]/CLK (1.4317 1.4896) RiseTrig slew=(0.149 0.1253)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][13]/CLK (1.431 1.4889) RiseTrig slew=(0.149 0.1253)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][22]/CLK (1.4316 1.4895) RiseTrig slew=(0.149 0.1253)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][1]/CLK (1.4345 1.4924) RiseTrig slew=(0.149 0.1253)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][16]/CLK (1.4361 1.494) RiseTrig slew=(0.1491 0.1253)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][4]/CLK (1.4438 1.5017) RiseTrig slew=(0.1492 0.1254)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][6]/CLK (1.4435 1.5014) RiseTrig slew=(0.1492 0.1254)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][5]/CLK (1.4436 1.5015) RiseTrig slew=(0.1492 0.1254)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][3]/CLK (1.443 1.5009) RiseTrig slew=(0.1492 0.1254)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][2]/CLK (1.4418 1.4997) RiseTrig slew=(0.1491 0.1254)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][0]/CLK (1.4402 1.4981) RiseTrig slew=(0.1491 0.1254)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][0]/CLK (1.4325 1.4904) RiseTrig slew=(0.1475 0.124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][1]/CLK (1.4322 1.4901) RiseTrig slew=(0.1475 0.124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][12]/CLK (1.432 1.4899) RiseTrig slew=(0.1475 0.124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][5]/CLK (1.432 1.4899) RiseTrig slew=(0.1475 0.124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][2]/CLK (1.4316 1.4895) RiseTrig slew=(0.1475 0.124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][18]/CLK (1.4312 1.4892) RiseTrig slew=(0.1475 0.124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][6]/CLK (1.431 1.4889) RiseTrig slew=(0.1475 0.124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][8]/CLK (1.4313 1.4892) RiseTrig slew=(0.1475 0.124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][4]/CLK (1.4288 1.4867) RiseTrig slew=(0.1475 0.124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][7]/CLK (1.4313 1.4892) RiseTrig slew=(0.1475 0.124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][26]/CLK (1.4313 1.4893) RiseTrig slew=(0.1475 0.124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][28]/CLK (1.4232 1.4811) RiseTrig slew=(0.1475 0.124)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][17]/CLK (1.4359 1.4925) RiseTrig slew=(0.1726 0.1444)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][24]/CLK (1.4357 1.4923) RiseTrig slew=(0.1726 0.1444)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][21]/CLK (1.4369 1.4935) RiseTrig slew=(0.1726 0.1444)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][30]/CLK (1.4426 1.4992) RiseTrig slew=(0.1726 0.1444)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][29]/CLK (1.4426 1.4992) RiseTrig slew=(0.1726 0.1444)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][25]/CLK (1.4427 1.4993) RiseTrig slew=(0.1726 0.1444)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][15]/CLK (1.4418 1.4984) RiseTrig slew=(0.1726 0.1444)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][20]/CLK (1.4412 1.4978) RiseTrig slew=(0.1726 0.1444)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][27]/CLK (1.4408 1.4974) RiseTrig slew=(0.1726 0.1444)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][23]/CLK (1.4405 1.497) RiseTrig slew=(0.1726 0.1444)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][31]/CLK (1.4406 1.4971) RiseTrig slew=(0.1726 0.1444)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][9]/CLK (1.4344 1.491) RiseTrig slew=(0.1726 0.1444)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][10]/CLK (1.4348 1.4914) RiseTrig slew=(0.1726 0.1444)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][11]/CLK (1.436 1.4926) RiseTrig slew=(0.1726 0.1444)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][19]/CLK (1.4325 1.4891) RiseTrig slew=(0.1726 0.1444)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][14]/CLK (1.4301 1.4874) RiseTrig slew=(0.16 0.1343)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][22]/CLK (1.4266 1.4839) RiseTrig slew=(0.1599 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][13]/CLK (1.4278 1.4851) RiseTrig slew=(0.16 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][7]/CLK (1.4317 1.489) RiseTrig slew=(0.16 0.1343)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][1]/CLK (1.4275 1.4848) RiseTrig slew=(0.1599 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][16]/CLK (1.428 1.4853) RiseTrig slew=(0.1599 0.1342)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][0]/CLK (1.4399 1.4972) RiseTrig slew=(0.1601 0.1345)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][2]/CLK (1.4397 1.497) RiseTrig slew=(0.1601 0.1345)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][3]/CLK (1.4393 1.4966) RiseTrig slew=(0.1601 0.1345)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][6]/CLK (1.438 1.4953) RiseTrig slew=(0.1601 0.1345)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][5]/CLK (1.4368 1.4941) RiseTrig slew=(0.1601 0.1344)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][4]/CLK (1.4358 1.4931) RiseTrig slew=(0.1601 0.1344)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][0]/CLK (1.4263 1.4839) RiseTrig slew=(0.1583 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][3]/CLK (1.4263 1.4839) RiseTrig slew=(0.1583 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][1]/CLK (1.4238 1.4814) RiseTrig slew=(0.1583 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][12]/CLK (1.4236 1.4812) RiseTrig slew=(0.1583 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][5]/CLK (1.425 1.4826) RiseTrig slew=(0.1583 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][2]/CLK (1.423 1.4806) RiseTrig slew=(0.1583 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][4]/CLK (1.4213 1.4789) RiseTrig slew=(0.1583 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][6]/CLK (1.4221 1.4797) RiseTrig slew=(0.1583 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][18]/CLK (1.4226 1.4802) RiseTrig slew=(0.1583 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][8]/CLK (1.4228 1.4804) RiseTrig slew=(0.1583 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][7]/CLK (1.4211 1.4787) RiseTrig slew=(0.1583 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][28]/CLK (1.4193 1.4769) RiseTrig slew=(0.1583 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][26]/CLK (1.4203 1.4779) RiseTrig slew=(0.1583 0.1328)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][27]/CLK (1.4258 1.4846) RiseTrig slew=(0.1376 0.1158)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][25]/CLK (1.4254 1.4842) RiseTrig slew=(0.1376 0.1158)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][3]/CLK (1.4232 1.482) RiseTrig slew=(0.1376 0.1158)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][5]/CLK (1.4246 1.4834) RiseTrig slew=(0.1376 0.1158)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][29]/CLK (1.4252 1.484) RiseTrig slew=(0.1376 0.1158)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][2]/CLK (1.4224 1.4812) RiseTrig slew=(0.1376 0.1158)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][4]/CLK (1.4246 1.4834) RiseTrig slew=(0.1376 0.1158)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][23]/CLK (1.425 1.4838) RiseTrig slew=(0.1376 0.1158)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][6]/CLK (1.424 1.4828) RiseTrig slew=(0.1376 0.1158)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][0]/CLK (1.4223 1.4811) RiseTrig slew=(0.1376 0.1158)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][15]/CLK (1.4237 1.4825) RiseTrig slew=(0.1376 0.1158)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][20]/CLK (1.424 1.4828) RiseTrig slew=(0.1376 0.1158)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][30]/CLK (1.4251 1.4839) RiseTrig slew=(0.1376 0.1158)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][26]/CLK (1.4369 1.4944) RiseTrig slew=(0.1607 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][19]/CLK (1.4391 1.4966) RiseTrig slew=(0.1607 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][28]/CLK (1.4335 1.491) RiseTrig slew=(0.1607 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][17]/CLK (1.439 1.4965) RiseTrig slew=(0.1607 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][13]/CLK (1.4364 1.4939) RiseTrig slew=(0.1607 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][22]/CLK (1.4339 1.4914) RiseTrig slew=(0.1607 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][14]/CLK (1.4369 1.4943) RiseTrig slew=(0.1607 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][24]/CLK (1.4385 1.496) RiseTrig slew=(0.1607 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][16]/CLK (1.436 1.4935) RiseTrig slew=(0.1607 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][21]/CLK (1.4387 1.4962) RiseTrig slew=(0.1607 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][31]/CLK (1.4385 1.496) RiseTrig slew=(0.1607 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][7]/CLK (1.4372 1.4947) RiseTrig slew=(0.1607 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][1]/CLK (1.4337 1.4912) RiseTrig slew=(0.1607 0.1348)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][5]/CLK (1.4491 1.5055) RiseTrig slew=(0.1772 0.1483)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][1]/CLK (1.453 1.5094) RiseTrig slew=(0.1772 0.1483)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][3]/CLK (1.4475 1.5039) RiseTrig slew=(0.1772 0.1482)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][12]/CLK (1.454 1.5104) RiseTrig slew=(0.1772 0.1483)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][0]/CLK (1.4461 1.5026) RiseTrig slew=(0.1772 0.1482)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][11]/CLK (1.4469 1.5033) RiseTrig slew=(0.1772 0.1482)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][8]/CLK (1.4435 1.5) RiseTrig slew=(0.1772 0.1482)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][6]/CLK (1.4547 1.5112) RiseTrig slew=(0.1772 0.1483)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][2]/CLK (1.4549 1.5113) RiseTrig slew=(0.1772 0.1483)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][9]/CLK (1.4466 1.5031) RiseTrig slew=(0.1772 0.1482)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][18]/CLK (1.4441 1.5005) RiseTrig slew=(0.1772 0.1482)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][7]/CLK (1.4553 1.5117) RiseTrig slew=(0.1772 0.1483)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][10]/CLK (1.4458 1.5022) RiseTrig slew=(0.1772 0.1482)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][4]/CLK (1.4444 1.5008) RiseTrig slew=(0.1772 0.1482)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][4]/CLK (1.4249 1.4836) RiseTrig slew=(0.1388 0.1168)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][25]/CLK (1.4296 1.4883) RiseTrig slew=(0.1388 0.1168)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][6]/CLK (1.4244 1.4831) RiseTrig slew=(0.1388 0.1168)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][23]/CLK (1.4291 1.4878) RiseTrig slew=(0.1388 0.1168)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][2]/CLK (1.4245 1.4832) RiseTrig slew=(0.1388 0.1168)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][27]/CLK (1.4274 1.4861) RiseTrig slew=(0.1388 0.1168)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][20]/CLK (1.4284 1.4871) RiseTrig slew=(0.1388 0.1168)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][3]/CLK (1.4233 1.482) RiseTrig slew=(0.1388 0.1168)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][5]/CLK (1.4247 1.4834) RiseTrig slew=(0.1388 0.1168)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][29]/CLK (1.4299 1.4886) RiseTrig slew=(0.1388 0.1168)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][0]/CLK (1.4269 1.4856) RiseTrig slew=(0.1388 0.1168)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][15]/CLK (1.4277 1.4864) RiseTrig slew=(0.1388 0.1168)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][30]/CLK (1.4298 1.4885) RiseTrig slew=(0.1388 0.1168)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][28]/CLK (1.4426 1.4999) RiseTrig slew=(0.165 0.1383)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][10]/CLK (1.4462 1.5035) RiseTrig slew=(0.165 0.1383)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][19]/CLK (1.4461 1.5034) RiseTrig slew=(0.165 0.1383)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][14]/CLK (1.4448 1.5021) RiseTrig slew=(0.165 0.1383)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][17]/CLK (1.4456 1.5029) RiseTrig slew=(0.165 0.1383)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][22]/CLK (1.4418 1.4991) RiseTrig slew=(0.165 0.1383)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][16]/CLK (1.4419 1.4992) RiseTrig slew=(0.165 0.1383)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][24]/CLK (1.4457 1.503) RiseTrig slew=(0.165 0.1383)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][13]/CLK (1.4444 1.5017) RiseTrig slew=(0.165 0.1383)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][31]/CLK (1.446 1.5033) RiseTrig slew=(0.165 0.1383)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][7]/CLK (1.4449 1.5022) RiseTrig slew=(0.165 0.1383)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][21]/CLK (1.4461 1.5034) RiseTrig slew=(0.165 0.1383)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][1]/CLK (1.4433 1.5006) RiseTrig slew=(0.165 0.1383)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][5]/CLK (1.4484 1.5043) RiseTrig slew=(0.1858 0.1553)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][1]/CLK (1.4562 1.5121) RiseTrig slew=(0.1858 0.1553)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][0]/CLK (1.4482 1.5041) RiseTrig slew=(0.1858 0.1553)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][12]/CLK (1.4563 1.5122) RiseTrig slew=(0.1858 0.1553)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][3]/CLK (1.4521 1.508) RiseTrig slew=(0.1858 0.1553)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][8]/CLK (1.451 1.5069) RiseTrig slew=(0.1858 0.1553)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][2]/CLK (1.4554 1.5113) RiseTrig slew=(0.1858 0.1553)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][11]/CLK (1.4524 1.5083) RiseTrig slew=(0.1858 0.1553)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][6]/CLK (1.4546 1.5105) RiseTrig slew=(0.1858 0.1553)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][18]/CLK (1.4504 1.5063) RiseTrig slew=(0.1858 0.1553)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][9]/CLK (1.4526 1.5085) RiseTrig slew=(0.1858 0.1553)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][4]/CLK (1.4504 1.5063) RiseTrig slew=(0.1858 0.1553)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][7]/CLK (1.4535 1.5094) RiseTrig slew=(0.1858 0.1553)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][26]/CLK (1.4535 1.5094) RiseTrig slew=(0.1858 0.1553)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][21]/CLK (1.449 1.5054) RiseTrig slew=(0.1766 0.1478)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][24]/CLK (1.4468 1.5032) RiseTrig slew=(0.1766 0.1478)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][17]/CLK (1.4471 1.5035) RiseTrig slew=(0.1766 0.1478)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][31]/CLK (1.4526 1.509) RiseTrig slew=(0.1766 0.1478)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][23]/CLK (1.4531 1.5095) RiseTrig slew=(0.1766 0.1478)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][27]/CLK (1.455 1.5113) RiseTrig slew=(0.1766 0.1478)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][20]/CLK (1.4543 1.5106) RiseTrig slew=(0.1766 0.1478)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][15]/CLK (1.4548 1.5112) RiseTrig slew=(0.1766 0.1478)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][30]/CLK (1.4551 1.5115) RiseTrig slew=(0.1766 0.1478)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][25]/CLK (1.4551 1.5115) RiseTrig slew=(0.1766 0.1478)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][29]/CLK (1.4552 1.5116) RiseTrig slew=(0.1766 0.1478)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][11]/CLK (1.4476 1.504) RiseTrig slew=(0.1766 0.1478)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][10]/CLK (1.4463 1.5027) RiseTrig slew=(0.1766 0.1478)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][9]/CLK (1.446 1.5025) RiseTrig slew=(0.1766 0.1478)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][19]/CLK (1.4447 1.5011) RiseTrig slew=(0.1766 0.1478)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][14]/CLK (1.4437 1.5009) RiseTrig slew=(0.1617 0.136)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][7]/CLK (1.4437 1.5009) RiseTrig slew=(0.1617 0.1361)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][4]/CLK (1.457 1.5142) RiseTrig slew=(0.1618 0.1365)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][5]/CLK (1.457 1.5141) RiseTrig slew=(0.1618 0.1365)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][13]/CLK (1.443 1.5002) RiseTrig slew=(0.1617 0.136)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][6]/CLK (1.4573 1.5144) RiseTrig slew=(0.1618 0.1365)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][1]/CLK (1.4449 1.5021) RiseTrig slew=(0.1618 0.1362)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][22]/CLK (1.4374 1.4946) RiseTrig slew=(0.1615 0.1358)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][16]/CLK (1.4477 1.5049) RiseTrig slew=(0.1619 0.1363)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][3]/CLK (1.4554 1.5125) RiseTrig slew=(0.1619 0.1365)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][2]/CLK (1.4542 1.5113) RiseTrig slew=(0.1619 0.1365)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][0]/CLK (1.4516 1.5087) RiseTrig slew=(0.1619 0.1365)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][0]/CLK (1.4377 1.4951) RiseTrig slew=(0.1606 0.1346)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][3]/CLK (1.4376 1.495) RiseTrig slew=(0.1606 0.1346)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][1]/CLK (1.4341 1.4915) RiseTrig slew=(0.1606 0.1346)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][5]/CLK (1.4367 1.4941) RiseTrig slew=(0.1606 0.1346)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][12]/CLK (1.4341 1.4915) RiseTrig slew=(0.1606 0.1346)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][4]/CLK (1.436 1.4934) RiseTrig slew=(0.1606 0.1346)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][2]/CLK (1.4336 1.491) RiseTrig slew=(0.1606 0.1346)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][6]/CLK (1.4336 1.491) RiseTrig slew=(0.1606 0.1346)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][18]/CLK (1.4344 1.4918) RiseTrig slew=(0.1606 0.1346)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][8]/CLK (1.4341 1.4915) RiseTrig slew=(0.1606 0.1346)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][7]/CLK (1.4313 1.4887) RiseTrig slew=(0.1606 0.1346)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][26]/CLK (1.4304 1.4878) RiseTrig slew=(0.1606 0.1346)

tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][28]/CLK (1.4308 1.4882) RiseTrig slew=(0.1606 0.1346)

tx_core/tx_crc/crcpkt2/data32_d_reg[4]/CLK (1.4703 1.5304) RiseTrig slew=(0.0976 0.0817)

tx_core/tx_crc/crcpkt2/data32_d_reg[2]/CLK (1.4701 1.5302) RiseTrig slew=(0.0976 0.0817)

tx_core/tx_crc/crcpkt2/data32_d_reg[7]/CLK (1.4681 1.5282) RiseTrig slew=(0.0976 0.0817)

tx_core/tx_crc/crcpkt2/data32_d_reg[5]/CLK (1.4696 1.5297) RiseTrig slew=(0.0976 0.0817)

tx_core/tx_crc/crcpkt2/data32_d_reg[6]/CLK (1.4689 1.529) RiseTrig slew=(0.0976 0.0817)

tx_core/tx_crc/crcpkt2/data32_d_reg[1]/CLK (1.4691 1.5292) RiseTrig slew=(0.0976 0.0817)

tx_core/tx_crc/crcpkt2/data32_d_reg[3]/CLK (1.4695 1.5296) RiseTrig slew=(0.0976 0.0817)

tx_core/tx_crc/crcpkt2/data32_d_reg[13]/CLK (1.4673 1.5274) RiseTrig slew=(0.0976 0.0817)

tx_core/tx_crc/crcpkt2/data32_d_reg[10]/CLK (1.4678 1.5279) RiseTrig slew=(0.0976 0.0817)

tx_core/tx_crc/crcpkt2/data32_d_reg[0]/CLK (1.4679 1.528) RiseTrig slew=(0.0976 0.0817)

tx_core/tx_crc/crcpkt2/data32_d_reg[11]/CLK (1.4798 1.5392) RiseTrig slew=(0.1067 0.0893)

tx_core/tx_crc/crcpkt2/data32_d_reg[15]/CLK (1.4796 1.539) RiseTrig slew=(0.1067 0.0893)

tx_core/tx_crc/crcpkt2/data32_d_reg[9]/CLK (1.4793 1.5387) RiseTrig slew=(0.1067 0.0893)

tx_core/tx_crc/crcpkt2/data32_d_reg[8]/CLK (1.4784 1.5378) RiseTrig slew=(0.1067 0.0893)

tx_core/tx_crc/crcpkt2/data32_d_reg[25]/CLK (1.4773 1.5367) RiseTrig slew=(0.1067 0.0893)

tx_core/tx_crc/crcpkt2/data32_d_reg[27]/CLK (1.4785 1.538) RiseTrig slew=(0.1067 0.0893)

tx_core/tx_crc/crcpkt2/data32_d_reg[31]/CLK (1.4771 1.5365) RiseTrig slew=(0.1067 0.0893)

tx_core/tx_crc/crcpkt2/data32_d_reg[12]/CLK (1.4771 1.5365) RiseTrig slew=(0.1067 0.0893)

tx_core/tx_crc/crcpkt2/data32_d_reg[14]/CLK (1.4777 1.5371) RiseTrig slew=(0.1067 0.0893)

tx_core/tx_crc/crcpkt2/data32_d_reg[19]/CLK (1.476 1.5354) RiseTrig slew=(0.1067 0.0893)

tx_core/tx_crc/crcpkt2/data32_d_reg[28]/CLK (1.4768 1.5362) RiseTrig slew=(0.1067 0.0893)

