Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Dec 10 20:08:49 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 screen/delay_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            screen/delay_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        6.114ns  (logic 2.834ns (46.355%)  route 3.280ns (53.645%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns = ( 14.768 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=475, routed)         1.557     5.065    screen/clk_100mhz_IBUF_BUFG
    SLICE_X51Y60         FDRE                                         r  screen/delay_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  screen/delay_reg[27]/Q
                         net (fo=2, routed)           0.681     6.202    screen/delay_reg[27]
    SLICE_X50Y60         LUT4 (Prop_lut4_I0_O)        0.124     6.326 r  screen/FSM_sequential_state[2]_i_14/O
                         net (fo=2, routed)           0.464     6.790    screen/FSM_sequential_state[2]_i_14_n_0
    SLICE_X50Y60         LUT5 (Prop_lut5_I4_O)        0.150     6.940 r  screen/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.751     7.691    screen/FSM_sequential_state[2]_i_7_n_0
    SLICE_X52Y57         LUT4 (Prop_lut4_I2_O)        0.328     8.019 f  screen/data_in[8]_i_4/O
                         net (fo=62, routed)          0.692     8.711    screen/spi/trigger_in_reg_0
    SLICE_X50Y56         LUT2 (Prop_lut2_I1_O)        0.153     8.864 r  screen/spi/delay[0]_i_5/O
                         net (fo=6, routed)           0.692     9.556    screen/spi/tft_reset1
    SLICE_X51Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.605    10.161 r  screen/spi/delay_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.161    screen/spi/delay_reg[0]_i_2_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  screen/spi/delay_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.275    screen/spi/delay_reg[4]_i_1_n_0
    SLICE_X51Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  screen/spi/delay_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.389    screen/spi/delay_reg[8]_i_1_n_0
    SLICE_X51Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.503 r  screen/spi/delay_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.503    screen/spi/delay_reg[12]_i_1_n_0
    SLICE_X51Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.617 r  screen/spi/delay_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.617    screen/spi/delay_reg[16]_i_1_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.731 r  screen/spi/delay_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.731    screen/spi/delay_reg[20]_i_1_n_0
    SLICE_X51Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.845 r  screen/spi/delay_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.845    screen/spi/delay_reg[24]_i_1_n_0
    SLICE_X51Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.179 r  screen/spi/delay_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.179    screen/spi_n_33
    SLICE_X51Y61         FDRE                                         r  screen/delay_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=475, routed)         1.439    14.768    screen/clk_100mhz_IBUF_BUFG
    SLICE_X51Y61         FDRE                                         r  screen/delay_reg[29]/C
                         clock pessimism              0.271    15.039    
                         clock uncertainty           -0.035    15.003    
    SLICE_X51Y61         FDRE (Setup_fdre_C_D)        0.062    15.065    screen/delay_reg[29]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -11.179    
  -------------------------------------------------------------------
                         slack                                  3.887    




