 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 4
Design : enigma_part2
Version: R-2020.09-SP5
Date   : Tue Nov  9 20:33:04 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: clk_gate_rotorA_table_reg_0_/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: clk_gate_rotorA_table_reg_0_/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_enigma_part2_mydesign_0
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  4.50       4.50
  clock network delay (ideal)                             0.00       4.50
  clk_gate_rotorA_table_reg_0_/latch/CLK (LATCHX1_HVT)
                                                          0.00       4.50 r
  clk_gate_rotorA_table_reg_0_/latch/Q (LATCHX1_HVT)      0.11       4.61 f
  clk_gate_rotorA_table_reg_0_/main_gate/A1 (AND2X1_HVT)
                                                          0.00       4.61 f
  data arrival time                                                  4.61

  clock clk (fall edge)                                   4.50       4.50
  clock network delay (ideal)                             0.00       4.50
  clk_gate_rotorA_table_reg_0_/main_gate/A2 (AND2X1_HVT)
                                                          0.00       4.50 f
  clock gating hold time                                  0.00       4.50
  data required time                                                 4.50
  --------------------------------------------------------------------------
  data required time                                                 4.50
  data arrival time                                                 -4.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: clk_gate_rotorA_table_reg_1_/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: clk_gate_rotorA_table_reg_1_/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_enigma_part2_mydesign_142
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  4.50       4.50
  clock network delay (ideal)                             0.00       4.50
  clk_gate_rotorA_table_reg_1_/latch/CLK (LATCHX1_HVT)
                                                          0.00       4.50 r
  clk_gate_rotorA_table_reg_1_/latch/Q (LATCHX1_HVT)      0.11       4.61 f
  clk_gate_rotorA_table_reg_1_/main_gate/A1 (AND2X1_HVT)
                                                          0.00       4.61 f
  data arrival time                                                  4.61

  clock clk (fall edge)                                   4.50       4.50
  clock network delay (ideal)                             0.00       4.50
  clk_gate_rotorA_table_reg_1_/main_gate/A2 (AND2X1_HVT)
                                                          0.00       4.50 f
  clock gating hold time                                  0.00       4.50
  data required time                                                 4.50
  --------------------------------------------------------------------------
  data required time                                                 4.50
  data arrival time                                                 -4.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: clk_gate_rotorA_table_reg_2_/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: clk_gate_rotorA_table_reg_2_/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_enigma_part2_mydesign_141
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  4.50       4.50
  clock network delay (ideal)                             0.00       4.50
  clk_gate_rotorA_table_reg_2_/latch/CLK (LATCHX1_HVT)
                                                          0.00       4.50 r
  clk_gate_rotorA_table_reg_2_/latch/Q (LATCHX1_HVT)      0.11       4.61 f
  clk_gate_rotorA_table_reg_2_/main_gate/A1 (AND2X1_HVT)
                                                          0.00       4.61 f
  data arrival time                                                  4.61

  clock clk (fall edge)                                   4.50       4.50
  clock network delay (ideal)                             0.00       4.50
  clk_gate_rotorA_table_reg_2_/main_gate/A2 (AND2X1_HVT)
                                                          0.00       4.50 f
  clock gating hold time                                  0.00       4.50
  data required time                                                 4.50
  --------------------------------------------------------------------------
  data required time                                                 4.50
  data arrival time                                                 -4.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: clk_gate_code_valid_reg/latch
              (positive level-sensitive latch clocked by clk')
  Endpoint: clk_gate_code_valid_reg/main_gate
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_enigma_part2_mydesign_1
                     ForQA                 saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk' (rise edge)                                  4.50       4.50
  clock network delay (ideal)                             0.00       4.50
  clk_gate_code_valid_reg/latch/CLK (LATCHX1_HVT)         0.00       4.50 r
  clk_gate_code_valid_reg/latch/Q (LATCHX1_HVT)           0.11       4.61 f
  clk_gate_code_valid_reg/main_gate/A1 (AND2X1_HVT)       0.00       4.61 f
  data arrival time                                                  4.61

  clock clk (fall edge)                                   4.50       4.50
  clock network delay (ideal)                             0.00       4.50
  clk_gate_code_valid_reg/main_gate/A2 (AND2X1_HVT)       0.00       4.50 f
  clock gating hold time                                  0.00       4.50
  data required time                                                 4.50
  --------------------------------------------------------------------------
  data required time                                                 4.50
  data arrival time                                                 -4.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


1
