// Seed: 2584220163
module module_0;
endmodule
module module_1 #(
    parameter id_3 = 32'd9,
    parameter id_9 = 32'd36
) (
    id_1,
    id_2,
    _id_3,
    id_4[id_9 : 1],
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    id_10
);
  input wire id_10;
  output wire _id_9;
  output wire id_8;
  input logic [7:0] id_7;
  input wire id_6;
  input wire id_5;
  output logic [7:0] id_4;
  inout wire _id_3;
  module_0 modCall_1 ();
  output wire id_2;
  input wire id_1;
  assign id_4 = id_6;
  wire id_11;
  ;
  wire id_12;
endmodule
