#Timing report of worst 35 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                            5.094    70.053
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                             1.305    71.358
delay_dff_Q_7.QD[0] (Q_FRAG)                                                               0.000    71.358
data arrival time                                                                                   71.358

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                              9.736     9.736
clock uncertainty                                                                          0.000     9.736
cell setup time                                                                            0.105     9.841
data required time                                                                                   9.841
----------------------------------------------------------------------------------------------------------
data required time                                                                                   9.841
data arrival time                                                                                  -71.358
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -61.517


#Path 2
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_27.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT3_O_15.t_frag.XAB[0] (T_FRAG)                                           5.087    70.046
delay_dff_Q_9_D_LUT3_O_15.t_frag.XZ[0] (T_FRAG)                                            1.305    71.351
delay_dff_Q_27.QD[0] (Q_FRAG)                                                              0.000    71.351
data arrival time                                                                                   71.351

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_27.QCK[0] (Q_FRAG)                                                            10.352    10.352
clock uncertainty                                                                          0.000    10.352
cell setup time                                                                            0.105    10.458
data required time                                                                                  10.458
----------------------------------------------------------------------------------------------------------
data required time                                                                                  10.458
data arrival time                                                                                  -71.351
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -60.893


#Path 3
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                                            5.149    70.108
delay_dff_Q_9_D_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                             1.305    71.413
delay_dff_Q_14.QD[0] (Q_FRAG)                                                              0.000    71.413
data arrival time                                                                                   71.413

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                            10.522    10.522
clock uncertainty                                                                          0.000    10.522
cell setup time                                                                            0.105    10.627
data required time                                                                                  10.627
----------------------------------------------------------------------------------------------------------
data required time                                                                                  10.627
data arrival time                                                                                  -71.413
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -60.786


#Path 4
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT3_O_14.t_frag.XAB[0] (T_FRAG)                                           5.404    70.363
delay_dff_Q_9_D_LUT3_O_14.t_frag.XZ[0] (T_FRAG)                                            1.305    71.668
delay_dff_Q_25.QD[0] (Q_FRAG)                                                              0.000    71.668
data arrival time                                                                                   71.668

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                            11.213    11.213
clock uncertainty                                                                          0.000    11.213
cell setup time                                                                            0.105    11.318
data required time                                                                                  11.318
----------------------------------------------------------------------------------------------------------
data required time                                                                                  11.318
data arrival time                                                                                  -71.668
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -60.350


#Path 5
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT2_O_9.t_frag.XAB[0] (T_FRAG)                                            5.143    70.102
delay_dff_Q_9_D_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                             1.305    71.407
delay_dff_Q_26.QD[0] (Q_FRAG)                                                              0.000    71.407
data arrival time                                                                                   71.407

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                            11.281    11.281
clock uncertainty                                                                          0.000    11.281
cell setup time                                                                            0.105    11.387
data required time                                                                                  11.387
----------------------------------------------------------------------------------------------------------
data required time                                                                                  11.387
data arrival time                                                                                  -71.407
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -60.021


#Path 6
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                            4.265    69.224
delay_dff_Q_9_D_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                             1.305    70.529
delay_dff_Q_5.QD[0] (Q_FRAG)                                                               0.000    70.529
data arrival time                                                                                   70.529

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                             10.498    10.498
clock uncertainty                                                                          0.000    10.498
cell setup time                                                                            0.105    10.604
data required time                                                                                  10.604
----------------------------------------------------------------------------------------------------------
data required time                                                                                  10.604
data arrival time                                                                                  -70.529
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -59.926


#Path 7
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT2_O_3.t_frag.XAB[0] (T_FRAG)                                            4.299    69.258
delay_dff_Q_9_D_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                             1.305    70.563
delay_dff_Q_8.QD[0] (Q_FRAG)                                                               0.000    70.563
data arrival time                                                                                   70.563

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                             10.549    10.549
clock uncertainty                                                                          0.000    10.549
cell setup time                                                                            0.105    10.655
data required time                                                                                  10.655
----------------------------------------------------------------------------------------------------------
data required time                                                                                  10.655
data arrival time                                                                                  -70.563
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -59.908


#Path 8
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT2_O_8.t_frag.XAB[0] (T_FRAG)                                            3.990    68.949
delay_dff_Q_9_D_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                             1.305    70.254
delay_dff_Q_22.QD[0] (Q_FRAG)                                                              0.000    70.254
data arrival time                                                                                   70.254

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                            10.597    10.597
clock uncertainty                                                                          0.000    10.597
cell setup time                                                                            0.105    10.703
data required time                                                                                  10.703
----------------------------------------------------------------------------------------------------------
data required time                                                                                  10.703
data arrival time                                                                                  -70.254
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -59.551


#Path 9
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT2_O_4.t_frag.XAB[0] (T_FRAG)                                            5.262    70.220
delay_dff_Q_9_D_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                             1.305    71.526
delay_dff_Q_11.QD[0] (Q_FRAG)                                                              0.000    71.526
data arrival time                                                                                   71.526

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                            11.972    11.972
clock uncertainty                                                                          0.000    11.972
cell setup time                                                                            0.105    12.077
data required time                                                                                  12.077
----------------------------------------------------------------------------------------------------------
data required time                                                                                  12.077
data arrival time                                                                                  -71.526
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -59.448


#Path 10
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT2_O_5.t_frag.XAB[0] (T_FRAG)                                            4.451    69.410
delay_dff_Q_9_D_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                             1.305    70.715
delay_dff_Q_12.QD[0] (Q_FRAG)                                                              0.000    70.715
data arrival time                                                                                   70.715

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                            11.248    11.248
clock uncertainty                                                                          0.000    11.248
cell setup time                                                                            0.105    11.353
data required time                                                                                  11.353
----------------------------------------------------------------------------------------------------------
data required time                                                                                  11.353
data arrival time                                                                                  -70.715
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -59.362


#Path 11
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                              4.316    69.275
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.305    70.580
delay_dff_Q_4.QD[0] (Q_FRAG)                                                               0.000    70.580
data arrival time                                                                                   70.580

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                             11.394    11.394
clock uncertainty                                                                          0.000    11.394
cell setup time                                                                            0.105    11.500
data required time                                                                                  11.500
----------------------------------------------------------------------------------------------------------
data required time                                                                                  11.500
data arrival time                                                                                  -70.580
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -59.080


#Path 12
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT3_O_12.t_frag.XAB[0] (T_FRAG)                                           4.397    69.356
delay_dff_Q_9_D_LUT3_O_12.t_frag.XZ[0] (T_FRAG)                                            1.305    70.661
delay_dff_Q_23.QD[0] (Q_FRAG)                                                              0.000    70.661
data arrival time                                                                                   70.661

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                            11.485    11.485
clock uncertainty                                                                          0.000    11.485
cell setup time                                                                            0.105    11.590
data required time                                                                                  11.590
----------------------------------------------------------------------------------------------------------
data required time                                                                                  11.590
data arrival time                                                                                  -70.661
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -59.071


#Path 13
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                            4.132    69.091
delay_dff_Q_9_D_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                             1.305    70.396
delay_dff_Q_9.QD[0] (Q_FRAG)                                                               0.000    70.396
data arrival time                                                                                   70.396

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                             11.382    11.382
clock uncertainty                                                                          0.000    11.382
cell setup time                                                                            0.105    11.488
data required time                                                                                  11.488
----------------------------------------------------------------------------------------------------------
data required time                                                                                  11.488
data arrival time                                                                                  -70.396
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -58.909


#Path 14
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT2_O_7.t_frag.XAB[0] (T_FRAG)                                            5.816    70.775
delay_dff_Q_9_D_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                             1.305    72.080
delay_dff_Q_16.QD[0] (Q_FRAG)                                                              0.000    72.080
data arrival time                                                                                   72.080

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                            13.103    13.103
clock uncertainty                                                                          0.000    13.103
cell setup time                                                                            0.105    13.209
data required time                                                                                  13.209
----------------------------------------------------------------------------------------------------------
data required time                                                                                  13.209
data arrival time                                                                                  -72.080
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -58.872


#Path 15
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                            5.216    70.174
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                             1.305    71.480
delay_dff_Q_6.QD[0] (Q_FRAG)                                                               0.000    71.480
data arrival time                                                                                   71.480

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                             12.840    12.840
clock uncertainty                                                                          0.000    12.840
cell setup time                                                                            0.105    12.945
data required time                                                                                  12.945
----------------------------------------------------------------------------------------------------------
data required time                                                                                  12.945
data arrival time                                                                                  -71.480
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -58.534


#Path 16
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                                            5.297    70.256
delay_dff_Q_9_D_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                             1.305    71.561
delay_dff_Q_15.QD[0] (Q_FRAG)                                                              0.000    71.561
data arrival time                                                                                   71.561

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                            12.933    12.933
clock uncertainty                                                                          0.000    12.933
cell setup time                                                                            0.105    13.038
data required time                                                                                  13.038
----------------------------------------------------------------------------------------------------------
data required time                                                                                  13.038
data arrival time                                                                                  -71.561
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -58.523


#Path 17
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_28.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                              4.322    69.281
delay_dff_Q_9_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.305    70.587
delay_dff_Q_28.QD[0] (Q_FRAG)                                                              0.000    70.587
data arrival time                                                                                   70.587

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
clock uncertainty                                                                          0.000    12.255
cell setup time                                                                            0.105    12.360
data required time                                                                                  12.360
----------------------------------------------------------------------------------------------------------
data required time                                                                                  12.360
data arrival time                                                                                  -70.587
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -58.227


#Path 18
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                                           3.085    68.043
delay_dff_Q_9_D_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                            1.305    69.349
delay_dff_Q_20.QD[0] (Q_FRAG)                                                              0.000    69.349
data arrival time                                                                                   69.349

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                            11.176    11.176
clock uncertainty                                                                          0.000    11.176
cell setup time                                                                            0.105    11.281
data required time                                                                                  11.281
----------------------------------------------------------------------------------------------------------
data required time                                                                                  11.281
data arrival time                                                                                  -69.349
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -58.067


#Path 19
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT2_O_6.t_frag.XAB[0] (T_FRAG)                                            4.956    69.915
delay_dff_Q_9_D_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                             1.305    71.220
delay_dff_Q_13.QD[0] (Q_FRAG)                                                              0.000    71.220
data arrival time                                                                                   71.220

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                            13.166    13.166
clock uncertainty                                                                          0.000    13.166
cell setup time                                                                            0.105    13.272
data required time                                                                                  13.272
----------------------------------------------------------------------------------------------------------
data required time                                                                                  13.272
data arrival time                                                                                  -71.220
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -57.949


#Path 20
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                            4.901    69.860
delay_dff_Q_9_D_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                             1.305    71.165
delay_dff_Q_3.QD[0] (Q_FRAG)                                                               0.000    71.165
data arrival time                                                                                   71.165

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                             13.139    13.139
clock uncertainty                                                                          0.000    13.139
cell setup time                                                                            0.105    13.244
data required time                                                                                  13.244
----------------------------------------------------------------------------------------------------------
data required time                                                                                  13.244
data arrival time                                                                                  -71.165
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -57.921


#Path 21
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                            3.716    68.674
delay_dff_Q_9_D_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                             1.305    69.980
delay_dff_Q_18.QD[0] (Q_FRAG)                                                              0.000    69.980
data arrival time                                                                                   69.980

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                            12.318    12.318
clock uncertainty                                                                          0.000    12.318
cell setup time                                                                            0.105    12.424
data required time                                                                                  12.424
----------------------------------------------------------------------------------------------------------
data required time                                                                                  12.424
data arrival time                                                                                  -69.980
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -57.556


#Path 22
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT3_O_13.t_frag.XAB[0] (T_FRAG)                                           4.441    69.400
delay_dff_Q_9_D_LUT3_O_13.t_frag.XZ[0] (T_FRAG)                                            1.305    70.705
delay_dff_Q_24.QD[0] (Q_FRAG)                                                              0.000    70.705
data arrival time                                                                                   70.705

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                            13.076    13.076
clock uncertainty                                                                          0.000    13.076
cell setup time                                                                            0.105    13.182
data required time                                                                                  13.182
----------------------------------------------------------------------------------------------------------
data required time                                                                                  13.182
data arrival time                                                                                  -70.705
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -57.523


#Path 23
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                                            3.530    68.489
delay_dff_Q_9_D_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                             1.305    69.794
delay_dff_Q_19.QD[0] (Q_FRAG)                                                              0.000    69.794
data arrival time                                                                                   69.794

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                            12.211    12.211
clock uncertainty                                                                          0.000    12.211
cell setup time                                                                            0.105    12.317
data required time                                                                                  12.317
----------------------------------------------------------------------------------------------------------
data required time                                                                                  12.317
data arrival time                                                                                  -69.794
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -57.477


#Path 24
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                            4.320    69.279
delay_dff_Q_9_D_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                             1.305    70.584
delay_dff_Q_10.QD[0] (Q_FRAG)                                                              0.000    70.584
data arrival time                                                                                   70.584

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                            13.072    13.072
clock uncertainty                                                                          0.000    13.072
cell setup time                                                                            0.105    13.177
data required time                                                                                  13.177
----------------------------------------------------------------------------------------------------------
data required time                                                                                  13.177
data arrival time                                                                                  -70.584
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -57.407


#Path 25
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                                            4.889    69.848
delay_dff_Q_9_D_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                             1.305    71.153
delay_dff_Q_17.QD[0] (Q_FRAG)                                                              0.000    71.153
data arrival time                                                                                   71.153

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                            13.932    13.932
clock uncertainty                                                                          0.000    13.932
cell setup time                                                                            0.105    14.037
data required time                                                                                  14.037
----------------------------------------------------------------------------------------------------------
data required time                                                                                  14.037
data arrival time                                                                                  -71.153
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -57.116


#Path 26
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
delay_dff_Q_9_D_LUT3_O_11.t_frag.XAB[0] (T_FRAG)                                           4.078    69.036
delay_dff_Q_9_D_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                            1.305    70.342
delay_dff_Q_21.QD[0] (Q_FRAG)                                                              0.000    70.342
data arrival time                                                                                   70.342

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                            13.259    13.259
clock uncertainty                                                                          0.000    13.259
cell setup time                                                                            0.105    13.364
data required time                                                                                  13.364
----------------------------------------------------------------------------------------------------------
data required time                                                                                  13.364
data arrival time                                                                                  -70.342
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -56.978


#Path 27
Startpoint: delay_dff_Q_28.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mclk_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
delay_dff_Q_28.QCK[0] (Q_FRAG)                                                            12.255    12.255
delay_dff_Q_28.QZ[0] (Q_FRAG) [clock-to-output]                                            1.701    13.956
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 4.042    17.998
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    18.993
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                4.997    23.991
delay_dff_Q_9_D_LUT3_O_13_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                 0.996    24.986
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                  4.549    29.535
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   0.996    30.530
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 4.527    35.058
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    36.053
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.227    39.281
delay_dff_Q_9_D_LUT3_O_8_I1_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    40.276
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                  4.806    45.082
delay_dff_Q_9_D_LUT2_O_5_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                   1.251    46.333
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                 3.542    49.875
delay_dff_Q_9_D_LUT2_O_4_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.406    51.281
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XSL[0] (T_FRAG)                                 3.564    54.845
delay_dff_Q_9_D_LUT2_O_3_I0_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                  1.406    56.251
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XSL[0] (T_FRAG)                                     3.231    59.481
mclk_dffe_Q_EN_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                                      1.406    60.887
mclk_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                               3.076    63.963
mclk_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                0.996    64.959
mclk_dffe_Q.QEN[0] (Q_FRAG)                                                                2.606    67.564
data arrival time                                                                                   67.564

clock clk (rise edge)                                                                      0.000     0.000
clock source latency                                                                       0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                   0.000     0.000
mclk_dffe_Q.QCK[0] (Q_FRAG)                                                               11.458    11.458
clock uncertainty                                                                          0.000    11.458
cell setup time                                                                           -0.591    10.867
data required time                                                                                  10.867
----------------------------------------------------------------------------------------------------------
data required time                                                                                  10.867
data arrival time                                                                                  -67.564
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                   -56.698


#Path 28
Startpoint: mclk_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:cl.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                     0.000     0.000
mclk_dffe_Q.QCK[0] (Q_FRAG)                                                 11.458    11.458
mclk_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                 1.701    13.159
$iopadmap$helloworldfpga.cl.O_DAT[0] (BIDIR_CELL)                            9.002    22.162
$iopadmap$helloworldfpga.cl.O_PAD_$out[0] (BIDIR_CELL)                       9.809    31.971
out:cl.outpad[0] (.output)                                                   0.000    31.971
data arrival time                                                                     31.971

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                    -31.971
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -31.971


#Path 29
Startpoint: d1_dff_Q.QZ[0] (Q_FRAG clocked by d1_dff_Q_CLK)
Endpoint  : out:d1.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock d1_dff_Q_CLK (rise edge)                                               0.000     0.000
clock source latency                                                         0.000     0.000
d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] (F_FRAG)                                     0.000     0.000
d1_dff_Q.QCK[0] (Q_FRAG)                                                     6.848     6.848
d1_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     8.549
$iopadmap$helloworldfpga.d1.O_DAT[0] (BIDIR_CELL)                            6.295    14.844
$iopadmap$helloworldfpga.d1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    24.653
out:d1.outpad[0] (.output)                                                   0.000    24.653
data arrival time                                                                     24.653

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                    -24.653
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -24.653


#Path 30
Startpoint: d0_dff_Q.QZ[0] (Q_FRAG clocked by d0_dff_Q_CLK)
Endpoint  : out:d0.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock d0_dff_Q_CLK (rise edge)                                               0.000     0.000
clock source latency                                                         0.000     0.000
d0_dff_Q_CLK_inv_Q.f_frag.FZ[0] (F_FRAG)                                     0.000     0.000
d0_dff_Q.QCK[0] (Q_FRAG)                                                     2.587     2.587
d0_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     4.289
$iopadmap$helloworldfpga.d0.O_DAT[0] (BIDIR_CELL)                           10.367    14.656
$iopadmap$helloworldfpga.d0.O_PAD_$out[0] (BIDIR_CELL)                       9.809    24.465
out:d0.outpad[0] (.output)                                                   0.000    24.465
data arrival time                                                                     24.465

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                    -24.465
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -24.465


#Path 31
Startpoint: d2_dff_Q.QZ[0] (Q_FRAG clocked by d2_dff_Q_CLK)
Endpoint  : out:d2.outpad[0] (.output clocked by virtual_io_clock)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock d2_dff_Q_CLK (rise edge)                                               0.000     0.000
clock source latency                                                         0.000     0.000
d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] (F_FRAG)                                     0.000     0.000
d2_dff_Q.QCK[0] (Q_FRAG)                                                     3.457     3.457
d2_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701     5.159
$iopadmap$helloworldfpga.d2.O_DAT[0] (BIDIR_CELL)                            9.120    14.278
$iopadmap$helloworldfpga.d2.O_PAD_$out[0] (BIDIR_CELL)                       9.809    24.087
out:d2.outpad[0] (.output)                                                   0.000    24.087
data arrival time                                                                     24.087

clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
clock uncertainty                                                            0.000     0.000
output external delay                                                        0.000     0.000
data required time                                                                     0.000
--------------------------------------------------------------------------------------------
data required time                                                                     0.000
data arrival time                                                                    -24.087
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -24.087


#Path 32
Startpoint: q1.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : d0_dff_Q.QD[0] (Q_FRAG clocked by d0_dff_Q_CLK)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
q1.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.q1.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.q1.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
q2_LUT2_I0.t_frag.XAB[0] (T_FRAG)                                            7.029    17.987
q2_LUT2_I0.t_frag.XZ[0] (T_FRAG)                                             1.305    19.292
d0_dff_Q.QD[0] (Q_FRAG)                                                      0.000    19.292
data arrival time                                                                     19.292

clock d0_dff_Q_CLK (rise edge)                                               0.000     0.000
clock source latency                                                         0.000     0.000
d0_dff_Q_CLK_inv_Q.f_frag.FZ[0] (F_FRAG)                                     0.000     0.000
d0_dff_Q.QCK[0] (Q_FRAG)                                                     2.587     2.587
clock uncertainty                                                            0.000     2.587
cell setup time                                                              0.105     2.693
data required time                                                                     2.693
--------------------------------------------------------------------------------------------
data required time                                                                     2.693
data arrival time                                                                    -19.292
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -16.599


#Path 33
Startpoint: q0.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : d1_dff_Q.QD[0] (Q_FRAG clocked by d1_dff_Q_CLK)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
q0.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.q0.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.q0.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
d1_dff_Q.QD[0] (Q_FRAG)                                                     11.632    22.590
data arrival time                                                                     22.590

clock d1_dff_Q_CLK (rise edge)                                               0.000     0.000
clock source latency                                                         0.000     0.000
d1_dff_Q_CLK_inv_Q.f_frag.FZ[0] (F_FRAG)                                     0.000     0.000
d1_dff_Q.QCK[0] (Q_FRAG)                                                     6.848     6.848
clock uncertainty                                                            0.000     6.848
cell setup time                                                              0.105     6.953
data required time                                                                     6.953
--------------------------------------------------------------------------------------------
data required time                                                                     6.953
data arrival time                                                                    -22.590
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -15.637


#Path 34
Startpoint: q1.inpad[0] (.input clocked by virtual_io_clock)
Endpoint  : d2_dff_Q.QD[0] (Q_FRAG clocked by d2_dff_Q_CLK)
Path Type : setup

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock virtual_io_clock (rise edge)                                           0.000     0.000
clock source latency                                                         0.000     0.000
input external delay                                                         0.000     0.000
q1.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.q1.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.q1.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
d2_dff_Q.QD[0] (Q_FRAG)                                                      7.555    18.513
data arrival time                                                                     18.513

clock d2_dff_Q_CLK (rise edge)                                               0.000     0.000
clock source latency                                                         0.000     0.000
d2_dff_Q_CLK_inv_Q.f_frag.FZ[0] (F_FRAG)                                     0.000     0.000
d2_dff_Q.QCK[0] (Q_FRAG)                                                     3.457     3.457
clock uncertainty                                                            0.000     3.457
cell setup time                                                              0.105     3.563
data required time                                                                     3.563
--------------------------------------------------------------------------------------------
data required time                                                                     3.563
data arrival time                                                                    -18.513
--------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -14.950


#Path 35
Startpoint: mclk_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : mclk_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
mclk_dffe_Q.QCK[0] (Q_FRAG)                                     11.458    11.458
mclk_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                     1.701    13.159
mclk_dffe_Q_D_LUT1_O.f_frag.FS[0] (F_FRAG)                       7.840    20.999
mclk_dffe_Q_D_LUT1_O.f_frag.FZ[0] (F_FRAG)                       0.612    21.611
mclk_dffe_Q.QD[0] (Q_FRAG)                                       4.489    26.101
data arrival time                                                         26.101

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
mclk_dffe_Q.QCK[0] (Q_FRAG)                                     11.458    11.458
clock uncertainty                                                0.000    11.458
cell setup time                                                  0.105    11.563
data required time                                                        11.563
--------------------------------------------------------------------------------
data required time                                                        11.563
data arrival time                                                        -26.101
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -14.538


#End of timing report
