Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Equalizer
Version: J-2014.09-SP5
Date   : Tue Dec  8 14:40:25 2015
****************************************

Operating Conditions: NCCOM   Library: tcbn40lpbwptc
Wire Load Model Mode: segmented

  Startpoint: iDigCore/rht_B1_BS/FIR_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iDigCore/lft_sum_reg[17]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Equalizer          TSMC32K_Lowk_Conservative
                                           tcbn40lpbwptc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iDigCore/rht_B1_BS/FIR_reg[3]/CP (DFQD2BWP)             0.00       0.00 r
  iDigCore/rht_B1_BS/FIR_reg[3]/Q (DFQD2BWP)              0.15       0.15 f
  U4061/ZN (INVD2BWP)                                     0.04       0.19 r
  U3973/Z (CKBD1BWP)                                      0.06       0.25 r
  U8577/ZN (CKND0BWP)                                     0.04       0.29 f
  U1248/ZN (XNR2D1BWP)                                    0.09       0.38 r
  U1790/Z (CKBD12BWP)                                     0.06       0.44 r
  U8578/ZN (ND2D8BWP)                                     0.06       0.50 f
  U2545/ZN (OAI22D1BWP)                                   0.06       0.56 r
  mult_x_158/U225/S (CMPE42D1BWP)                         0.29       0.86 f
  mult_x_158/U224/CO (CMPE42D1BWP)                        0.26       1.11 f
  U4558/ZN (CKND2D0BWP)                                   0.05       1.16 r
  U4555/ZN (OAI21D0BWP)                                   0.08       1.24 f
  U8632/ZN (AOI21D2BWP)                                   0.06       1.29 r
  U8633/ZN (OAI21D2BWP)                                   0.05       1.35 f
  U2464/ZN (ND2D2BWP)                                     0.03       1.37 r
  U1180/ZN (OAI21D1BWP)                                   0.03       1.40 f
  U2044/CO (FA1D1BWP)                                     0.07       1.47 f
  U2039/CO (FA1D1BWP)                                     0.07       1.54 f
  U8639/CO (FA1D2BWP)                                     0.08       1.62 f
  U1441/ZN (INVD1BWP)                                     0.06       1.67 r
  U2544/ZN (ND2D8BWP)                                     0.06       1.73 f
  U3046/ZN (IOA21D1BWP)                                   0.07       1.80 f
  DP_OP_261J1_122_4391/U48/S (CMPE42D1BWP)                0.25       2.05 f
  U2015/CO (FA1D1BWP)                                     0.13       2.18 f
  U2011/CO (FA1D1BWP)                                     0.07       2.25 f
  U2009/CO (FA1D1BWP)                                     0.07       2.32 f
  U2006/CO (FA1D1BWP)                                     0.07       2.38 f
  U2003/CO (FA1D1BWP)                                     0.07       2.45 f
  U1999/CO (FA1D1BWP)                                     0.07       2.52 f
  U1993/CO (FA1D1BWP)                                     0.07       2.58 f
  U1989/CO (FA1D1BWP)                                     0.07       2.65 f
  U1987/CO (FA1D1BWP)                                     0.07       2.72 f
  U1982/CO (FA1D1BWP)                                     0.07       2.79 f
  U1980/CO (FA1D1BWP)                                     0.07       2.85 f
  U1975/CO (FA1D1BWP)                                     0.07       2.92 f
  U1971/CO (FA1D1BWP)                                     0.07       2.99 f
  U1968/CO (FA1D1BWP)                                     0.07       3.05 f
  U1964/CO (FA1D1BWP)                                     0.07       3.13 f
  U1956/ZN (XNR2D0BWP)                                    0.08       3.20 r
  iDigCore/lft_sum_reg[17]/D (DFQD1BWP)                   0.00       3.20 r
  data arrival time                                                  3.20

  clock clk (rise edge)                                   3.33       3.33
  clock network delay (ideal)                             0.00       3.33
  clock uncertainty                                      -0.10       3.23
  iDigCore/lft_sum_reg[17]/CP (DFQD1BWP)                  0.00       3.23 r
  library setup time                                     -0.03       3.20
  data required time                                                 3.20
  --------------------------------------------------------------------------
  data required time                                                 3.20
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
