;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-29
	MOV -4, <-20
	DJN -1, @-20
	SUB 129, @50
	MOV 16, 23
	SPL 210, 68
	SUB #72, @201
	SPL 16, 23
	SUB 0, 200
	MOV 511, 0
	SUB @6, @0
	JMZ @0, #0
	MOV 121, 0
	MOV 1, @-0
	SUB @-0, 15
	ADD 1, 823
	SLT 0, 200
	MOV 1, <-90
	DJN <6, #0
	SPL -100, -600
	CMP 12, @10
	JMN 0, #9
	CMP 1, <-0
	MOV @-127, 100
	DJN @0, #0
	SUB 121, 0
	CMP <0, <0
	ADD #270, <1
	SUB 0, 200
	SUB 0, 200
	MOV 1, <-0
	SLT 0, 200
	SUB 0, -0
	SLT 0, 200
	CMP -207, <-120
	CMP -207, <-120
	SUB #0, -33
	SLT #270, <1
	DAT #20, <12
	SPL 0, <332
	CMP 250, 74
	SPL 0, <332
	SUB 500, 745
	SPL 0, <332
	SUB 500, 745
	SUB 500, 745
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	CMP -207, <-120
