--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/var/autofs/misc/cad/xilinx/14.6/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.142ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.858ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLKFX
  Logical resource: clkgen1/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y1.CLKFX
  Clock network: clkgen1/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLK0
  Logical resource: dvi.dvictrl0/dll2/CLK0
  Location pin: DCM_ADV_X0Y10.CLK0
  Clock network: dvi.dvictrl0/clk_n
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLK0
  Logical resource: clkgen0/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: clkgen0/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 8.243ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Logical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: clk_pad/xcv2.u0/ol
--------------------------------------------------------------------------------
Slack: 15.866ns (max period limit - period)
  Period: 15.385ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 17.858ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS 
and duty cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 47004165 paths analyzed, 16838 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.620ns.
--------------------------------------------------------------------------------
Slack:                  3.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst0/rstoutl_1 (FF)
  Destination:          cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (1.318 - 1.235)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst0/rstoutl_1 to cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X0Y0.A6        net (fanout=292)      5.276   rst0/rstoutl_1
    SLICE_X0Y0.A         Tilo                  0.094   ahb0/rst_inv
                                                       misc0/lcdreg_0_0_not00001_INV_0
    SLICE_X69Y126.SR     net (fanout=344)     10.065   ahb0/rst_inv
    SLICE_X69Y126.CLK    Tsrck                 0.547   cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_22
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_22
    -------------------------------------------------  ---------------------------
    Total                                     16.453ns (1.112ns logic, 15.341ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack:                  3.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst0/rstoutl_1 (FF)
  Destination:          cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (1.318 - 1.235)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst0/rstoutl_1 to cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X0Y0.A6        net (fanout=292)      5.276   rst0/rstoutl_1
    SLICE_X0Y0.A         Tilo                  0.094   ahb0/rst_inv
                                                       misc0/lcdreg_0_0_not00001_INV_0
    SLICE_X69Y126.SR     net (fanout=344)     10.065   ahb0/rst_inv
    SLICE_X69Y126.CLK    Tsrck                 0.547   cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_22
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_21
    -------------------------------------------------  ---------------------------
    Total                                     16.453ns (1.112ns logic, 15.341ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack:                  3.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst0/rstoutl_1 (FF)
  Destination:          cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (1.318 - 1.235)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst0/rstoutl_1 to cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X0Y0.A6        net (fanout=292)      5.276   rst0/rstoutl_1
    SLICE_X0Y0.A         Tilo                  0.094   ahb0/rst_inv
                                                       misc0/lcdreg_0_0_not00001_INV_0
    SLICE_X69Y126.SR     net (fanout=344)     10.065   ahb0/rst_inv
    SLICE_X69Y126.CLK    Tsrck                 0.547   cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_22
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_20
    -------------------------------------------------  ---------------------------
    Total                                     16.453ns (1.112ns logic, 15.341ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack:                  3.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst0/rstoutl_1 (FF)
  Destination:          cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (1.318 - 1.235)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst0/rstoutl_1 to cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X0Y0.A6        net (fanout=292)      5.276   rst0/rstoutl_1
    SLICE_X0Y0.A         Tilo                  0.094   ahb0/rst_inv
                                                       misc0/lcdreg_0_0_not00001_INV_0
    SLICE_X69Y126.SR     net (fanout=344)     10.065   ahb0/rst_inv
    SLICE_X69Y126.CLK    Tsrck                 0.545   cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_22
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_19
    -------------------------------------------------  ---------------------------
    Total                                     16.451ns (1.110ns logic, 15.341ns route)
                                                       (6.7% logic, 93.3% route)

--------------------------------------------------------------------------------
Slack:                  3.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst0/rstoutl_1 (FF)
  Destination:          cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.353ns (Levels of Logic = 1)
  Clock Path Skew:      0.089ns (1.324 - 1.235)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst0/rstoutl_1 to cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X0Y0.A6        net (fanout=292)      5.276   rst0/rstoutl_1
    SLICE_X0Y0.A         Tilo                  0.094   ahb0/rst_inv
                                                       misc0/lcdreg_0_0_not00001_INV_0
    SLICE_X63Y123.SR     net (fanout=344)      9.967   ahb0/rst_inv
    SLICE_X63Y123.CLK    Tsrck                 0.545   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.call
    -------------------------------------------------  ---------------------------
    Total                                     16.353ns (1.110ns logic, 15.243ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack:                  3.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3 (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.235ns (Levels of Logic = 16)
  Clock Path Skew:      -0.004ns (0.486 - 0.490)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3 to cpus[0].u0/ahbo1.haddr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y113.DQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3
    SLICE_X81Y124.D2     net (fanout=5)        2.341   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_3
    SLICE_X81Y124.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(3)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X81Y125.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X81Y125.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X81Y126.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X81Y126.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X81Y127.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X81Y127.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X81Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X81Y128.CMUX   Tcinc                 0.334   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X68Y128.B1     net (fanout=1)        1.339   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(18)
    SLICE_X68Y128.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(18)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(18)1
    SLICE_X73Y127.D2     net (fanout=5)        1.202   cpus[0].u0/cpu_0/exeUnit/B_internal(18)
    SLICE_X73Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X69Y129.A1     net (fanout=1)        1.148   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X69Y129.A      Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X61Y129.B1     net (fanout=89)       1.138   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X61Y129.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)401
    SLICE_X58Y129.C2     net (fanout=3)        0.786   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd87
    SLICE_X58Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)131
    SLICE_X61Y132.A3     net (fanout=2)        0.795   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd28
    SLICE_X61Y132.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)111
    SLICE_X62Y135.A3     net (fanout=4)        0.778   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd24
    SLICE_X62Y135.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)152
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)21
    SLICE_X62Y135.D1     net (fanout=3)        0.741   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)_bdd5
    SLICE_X62Y135.CMUX   Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)152
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)11012
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)1101_f7
    SLICE_X68Y132.C2     net (fanout=1)        0.984   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_bdd0
    SLICE_X68Y132.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)
    SLICE_X54Y116.D2     net (fanout=4)        1.796   cpus[0].u0/cpu_0/exeUnit/Q_internal(29)
    SLICE_X54Y116.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_29
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(29)_SW1
    SLICE_X54Y116.C6     net (fanout=1)        0.153   N1758
    SLICE_X54Y116.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_29
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(29)
                                                       cpus[0].u0/ahbo1.haddr_29
    -------------------------------------------------  ---------------------------
    Total                                     16.235ns (3.034ns logic, 13.201ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  3.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst0/rstoutl_1 (FF)
  Destination:          cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.309ns (Levels of Logic = 1)
  Clock Path Skew:      0.122ns (1.357 - 1.235)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst0/rstoutl_1 to cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X0Y0.A6        net (fanout=292)      5.276   rst0/rstoutl_1
    SLICE_X0Y0.A         Tilo                  0.094   ahb0/rst_inv
                                                       misc0/lcdreg_0_0_not00001_INV_0
    SLICE_X70Y121.SR     net (fanout=344)      9.921   ahb0/rst_inv
    SLICE_X70Y121.CLK    Tsrck                 0.547   cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_30
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_30
    -------------------------------------------------  ---------------------------
    Total                                     16.309ns (1.112ns logic, 15.197ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack:                  3.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst0/rstoutl_1 (FF)
  Destination:          cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.309ns (Levels of Logic = 1)
  Clock Path Skew:      0.122ns (1.357 - 1.235)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst0/rstoutl_1 to cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X0Y0.A6        net (fanout=292)      5.276   rst0/rstoutl_1
    SLICE_X0Y0.A         Tilo                  0.094   ahb0/rst_inv
                                                       misc0/lcdreg_0_0_not00001_INV_0
    SLICE_X70Y121.SR     net (fanout=344)      9.921   ahb0/rst_inv
    SLICE_X70Y121.CLK    Tsrck                 0.547   cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_30
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_29
    -------------------------------------------------  ---------------------------
    Total                                     16.309ns (1.112ns logic, 15.197ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack:                  3.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst0/rstoutl_1 (FF)
  Destination:          cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.309ns (Levels of Logic = 1)
  Clock Path Skew:      0.122ns (1.357 - 1.235)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst0/rstoutl_1 to cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X0Y0.A6        net (fanout=292)      5.276   rst0/rstoutl_1
    SLICE_X0Y0.A         Tilo                  0.094   ahb0/rst_inv
                                                       misc0/lcdreg_0_0_not00001_INV_0
    SLICE_X70Y121.SR     net (fanout=344)      9.921   ahb0/rst_inv
    SLICE_X70Y121.CLK    Tsrck                 0.547   cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_30
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_28
    -------------------------------------------------  ---------------------------
    Total                                     16.309ns (1.112ns logic, 15.197ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack:                  3.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst0/rstoutl_1 (FF)
  Destination:          cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.307ns (Levels of Logic = 1)
  Clock Path Skew:      0.122ns (1.357 - 1.235)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst0/rstoutl_1 to cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X0Y0.A6        net (fanout=292)      5.276   rst0/rstoutl_1
    SLICE_X0Y0.A         Tilo                  0.094   ahb0/rst_inv
                                                       misc0/lcdreg_0_0_not00001_INV_0
    SLICE_X70Y121.SR     net (fanout=344)      9.921   ahb0/rst_inv
    SLICE_X70Y121.CLK    Tsrck                 0.545   cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_30
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE.b_27
    -------------------------------------------------  ---------------------------
    Total                                     16.307ns (1.110ns logic, 15.197ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack:                  3.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst0/rstoutl_1 (FF)
  Destination:          cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.211ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (1.263 - 1.235)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst0/rstoutl_1 to cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X0Y0.A6        net (fanout=292)      5.276   rst0/rstoutl_1
    SLICE_X0Y0.A         Tilo                  0.094   ahb0/rst_inv
                                                       misc0/lcdreg_0_0_not00001_INV_0
    SLICE_X68Y118.SR     net (fanout=344)      9.823   ahb0/rst_inv
    SLICE_X68Y118.CLK    Tsrck                 0.547   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_8
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_9
    -------------------------------------------------  ---------------------------
    Total                                     16.211ns (1.112ns logic, 15.099ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack:                  3.567ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst0/rstoutl_1 (FF)
  Destination:          cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.211ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (1.263 - 1.235)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst0/rstoutl_1 to cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X0Y0.A6        net (fanout=292)      5.276   rst0/rstoutl_1
    SLICE_X0Y0.A         Tilo                  0.094   ahb0/rst_inv
                                                       misc0/lcdreg_0_0_not00001_INV_0
    SLICE_X69Y118.SR     net (fanout=344)      9.823   ahb0/rst_inv
    SLICE_X69Y118.CLK    Tsrck                 0.547   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu
    -------------------------------------------------  ---------------------------
    Total                                     16.211ns (1.112ns logic, 15.099ns route)
                                                       (6.9% logic, 93.1% route)

--------------------------------------------------------------------------------
Slack:                  3.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst0/rstoutl_1 (FF)
  Destination:          cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (1.263 - 1.235)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst0/rstoutl_1 to cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X0Y0.A6        net (fanout=292)      5.276   rst0/rstoutl_1
    SLICE_X0Y0.A         Tilo                  0.094   ahb0/rst_inv
                                                       misc0/lcdreg_0_0_not00001_INV_0
    SLICE_X68Y118.SR     net (fanout=344)      9.823   ahb0/rst_inv
    SLICE_X68Y118.CLK    Tsrck                 0.545   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_8
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_8
    -------------------------------------------------  ---------------------------
    Total                                     16.209ns (1.110ns logic, 15.099ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack:                  3.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst0/rstoutl_1 (FF)
  Destination:          cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.208ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (1.263 - 1.235)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst0/rstoutl_1 to cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X0Y0.A6        net (fanout=292)      5.276   rst0/rstoutl_1
    SLICE_X0Y0.A         Tilo                  0.094   ahb0/rst_inv
                                                       misc0/lcdreg_0_0_not00001_INV_0
    SLICE_X68Y118.SR     net (fanout=344)      9.823   ahb0/rst_inv
    SLICE_X68Y118.CLK    Tsrck                 0.544   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_8
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_10
    -------------------------------------------------  ---------------------------
    Total                                     16.208ns (1.109ns logic, 15.099ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack:                  3.573ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst0/rstoutl_1 (FF)
  Destination:          cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.028ns (1.263 - 1.235)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst0/rstoutl_1 to cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X0Y0.A6        net (fanout=292)      5.276   rst0/rstoutl_1
    SLICE_X0Y0.A         Tilo                  0.094   ahb0/rst_inv
                                                       misc0/lcdreg_0_0_not00001_INV_0
    SLICE_X68Y118.SR     net (fanout=344)      9.823   ahb0/rst_inv
    SLICE_X68Y118.CLK    Tsrck                 0.541   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_8
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.instr.ir_11
    -------------------------------------------------  ---------------------------
    Total                                     16.205ns (1.106ns logic, 15.099ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack:                  3.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0 (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.946ns (Levels of Logic = 15)
  Clock Path Skew:      -0.194ns (1.264 - 1.458)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0 to cpus[0].u0/ahbo1.haddr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y128.AQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0
    SLICE_X79Y128.D2     net (fanout=6)        0.787   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0
    SLICE_X79Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N38
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal(2)11
    SLICE_X81Y126.C1     net (fanout=36)       1.348   cpus[0].u0/cpu_0/exeUnit/N38
    SLICE_X81Y126.COUT   Topcyc                0.423   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(10)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X81Y127.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X81Y127.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X81Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X81Y128.CMUX   Tcinc                 0.334   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X68Y128.B1     net (fanout=1)        1.339   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(18)
    SLICE_X68Y128.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(18)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(18)1
    SLICE_X73Y127.D2     net (fanout=5)        1.202   cpus[0].u0/cpu_0/exeUnit/B_internal(18)
    SLICE_X73Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X69Y129.A1     net (fanout=1)        1.148   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X69Y129.A      Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X61Y129.B1     net (fanout=89)       1.138   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X61Y129.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)401
    SLICE_X58Y129.C2     net (fanout=3)        0.786   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd87
    SLICE_X58Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)131
    SLICE_X61Y132.A3     net (fanout=2)        0.795   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd28
    SLICE_X61Y132.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)111
    SLICE_X62Y135.A3     net (fanout=4)        0.778   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd24
    SLICE_X62Y135.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)152
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)21
    SLICE_X62Y135.D1     net (fanout=3)        0.741   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)_bdd5
    SLICE_X62Y135.CMUX   Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)152
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)11012
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)1101_f7
    SLICE_X68Y132.C2     net (fanout=1)        0.984   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_bdd0
    SLICE_X68Y132.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)
    SLICE_X54Y116.D2     net (fanout=4)        1.796   cpus[0].u0/cpu_0/exeUnit/Q_internal(29)
    SLICE_X54Y116.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_29
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(29)_SW1
    SLICE_X54Y116.C6     net (fanout=1)        0.153   N1758
    SLICE_X54Y116.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_29
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(29)
                                                       cpus[0].u0/ahbo1.haddr_29
    -------------------------------------------------  ---------------------------
    Total                                     15.946ns (2.951ns logic, 12.995ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  3.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0 (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.945ns (Levels of Logic = 17)
  Clock Path Skew:      -0.194ns (1.264 - 1.458)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0 to cpus[0].u0/ahbo1.haddr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y128.AQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0
    SLICE_X79Y128.D2     net (fanout=6)        0.787   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0
    SLICE_X79Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N38
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal(2)11
    SLICE_X81Y124.A2     net (fanout=36)       1.053   cpus[0].u0/cpu_0/exeUnit/N38
    SLICE_X81Y124.COUT   Topcya                0.509   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_lut(0)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X81Y125.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X81Y125.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X81Y126.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X81Y126.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X81Y127.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X81Y127.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X81Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X81Y128.CMUX   Tcinc                 0.334   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X68Y128.B1     net (fanout=1)        1.339   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(18)
    SLICE_X68Y128.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(18)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(18)1
    SLICE_X73Y127.D2     net (fanout=5)        1.202   cpus[0].u0/cpu_0/exeUnit/B_internal(18)
    SLICE_X73Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X69Y129.A1     net (fanout=1)        1.148   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X69Y129.A      Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X61Y129.B1     net (fanout=89)       1.138   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X61Y129.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)401
    SLICE_X58Y129.C2     net (fanout=3)        0.786   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd87
    SLICE_X58Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)131
    SLICE_X61Y132.A3     net (fanout=2)        0.795   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd28
    SLICE_X61Y132.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)111
    SLICE_X62Y135.A3     net (fanout=4)        0.778   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd24
    SLICE_X62Y135.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)152
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)21
    SLICE_X62Y135.D1     net (fanout=3)        0.741   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)_bdd5
    SLICE_X62Y135.CMUX   Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)152
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)11012
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)1101_f7
    SLICE_X68Y132.C2     net (fanout=1)        0.984   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_bdd0
    SLICE_X68Y132.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)
    SLICE_X54Y116.D2     net (fanout=4)        1.796   cpus[0].u0/cpu_0/exeUnit/Q_internal(29)
    SLICE_X54Y116.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_29
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(29)_SW1
    SLICE_X54Y116.C6     net (fanout=1)        0.153   N1758
    SLICE_X54Y116.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_29
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(29)
                                                       cpus[0].u0/ahbo1.haddr_29
    -------------------------------------------------  ---------------------------
    Total                                     15.945ns (3.245ns logic, 12.700ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  3.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0 (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.939ns (Levels of Logic = 16)
  Clock Path Skew:      -0.194ns (1.264 - 1.458)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0 to cpus[0].u0/ahbo1.haddr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y128.AQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0
    SLICE_X79Y128.D2     net (fanout=6)        0.787   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0
    SLICE_X79Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N38
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal(2)11
    SLICE_X81Y125.A1     net (fanout=36)       1.151   cpus[0].u0/cpu_0/exeUnit/N38
    SLICE_X81Y125.COUT   Topcya                0.509   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(4)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X81Y126.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X81Y126.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X81Y127.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X81Y127.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X81Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X81Y128.CMUX   Tcinc                 0.334   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X68Y128.B1     net (fanout=1)        1.339   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(18)
    SLICE_X68Y128.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(18)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(18)1
    SLICE_X73Y127.D2     net (fanout=5)        1.202   cpus[0].u0/cpu_0/exeUnit/B_internal(18)
    SLICE_X73Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X69Y129.A1     net (fanout=1)        1.148   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X69Y129.A      Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X61Y129.B1     net (fanout=89)       1.138   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X61Y129.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)401
    SLICE_X58Y129.C2     net (fanout=3)        0.786   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd87
    SLICE_X58Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)131
    SLICE_X61Y132.A3     net (fanout=2)        0.795   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd28
    SLICE_X61Y132.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)111
    SLICE_X62Y135.A3     net (fanout=4)        0.778   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd24
    SLICE_X62Y135.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)152
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)21
    SLICE_X62Y135.D1     net (fanout=3)        0.741   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)_bdd5
    SLICE_X62Y135.CMUX   Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)152
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)11012
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)1101_f7
    SLICE_X68Y132.C2     net (fanout=1)        0.984   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_bdd0
    SLICE_X68Y132.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)
    SLICE_X54Y116.D2     net (fanout=4)        1.796   cpus[0].u0/cpu_0/exeUnit/Q_internal(29)
    SLICE_X54Y116.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_29
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(29)_SW1
    SLICE_X54Y116.C6     net (fanout=1)        0.153   N1758
    SLICE_X54Y116.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_29
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(29)
                                                       cpus[0].u0/ahbo1.haddr_29
    -------------------------------------------------  ---------------------------
    Total                                     15.939ns (3.141ns logic, 12.798ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  3.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0 (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.934ns (Levels of Logic = 17)
  Clock Path Skew:      -0.194ns (1.264 - 1.458)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0 to cpus[0].u0/ahbo1.haddr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y128.AQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0
    SLICE_X79Y128.D2     net (fanout=6)        0.787   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0
    SLICE_X79Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N38
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal(2)11
    SLICE_X81Y124.B2     net (fanout=36)       1.050   cpus[0].u0/cpu_0/exeUnit/N38
    SLICE_X81Y124.COUT   Topcyb                0.501   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(1)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X81Y125.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X81Y125.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X81Y126.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X81Y126.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X81Y127.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X81Y127.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X81Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X81Y128.CMUX   Tcinc                 0.334   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X68Y128.B1     net (fanout=1)        1.339   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(18)
    SLICE_X68Y128.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(18)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(18)1
    SLICE_X73Y127.D2     net (fanout=5)        1.202   cpus[0].u0/cpu_0/exeUnit/B_internal(18)
    SLICE_X73Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X69Y129.A1     net (fanout=1)        1.148   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X69Y129.A      Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X61Y129.B1     net (fanout=89)       1.138   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X61Y129.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)401
    SLICE_X58Y129.C2     net (fanout=3)        0.786   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd87
    SLICE_X58Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)131
    SLICE_X61Y132.A3     net (fanout=2)        0.795   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd28
    SLICE_X61Y132.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)111
    SLICE_X62Y135.A3     net (fanout=4)        0.778   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd24
    SLICE_X62Y135.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)152
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)21
    SLICE_X62Y135.D1     net (fanout=3)        0.741   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)_bdd5
    SLICE_X62Y135.CMUX   Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)152
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)11012
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)1101_f7
    SLICE_X68Y132.C2     net (fanout=1)        0.984   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_bdd0
    SLICE_X68Y132.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)
    SLICE_X54Y116.D2     net (fanout=4)        1.796   cpus[0].u0/cpu_0/exeUnit/Q_internal(29)
    SLICE_X54Y116.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_29
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(29)_SW1
    SLICE_X54Y116.C6     net (fanout=1)        0.153   N1758
    SLICE_X54Y116.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_29
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(29)
                                                       cpus[0].u0/ahbo1.haddr_29
    -------------------------------------------------  ---------------------------
    Total                                     15.934ns (3.237ns logic, 12.697ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  3.627ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0 (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.929ns (Levels of Logic = 16)
  Clock Path Skew:      -0.194ns (1.264 - 1.458)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0 to cpus[0].u0/ahbo1.haddr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y128.AQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0
    SLICE_X79Y128.D2     net (fanout=6)        0.787   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0
    SLICE_X79Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N38
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal(2)11
    SLICE_X81Y125.B1     net (fanout=36)       1.149   cpus[0].u0/cpu_0/exeUnit/N38
    SLICE_X81Y125.COUT   Topcyb                0.501   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(5)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X81Y126.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X81Y126.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X81Y127.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X81Y127.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X81Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X81Y128.CMUX   Tcinc                 0.334   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X68Y128.B1     net (fanout=1)        1.339   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(18)
    SLICE_X68Y128.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(18)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(18)1
    SLICE_X73Y127.D2     net (fanout=5)        1.202   cpus[0].u0/cpu_0/exeUnit/B_internal(18)
    SLICE_X73Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X69Y129.A1     net (fanout=1)        1.148   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X69Y129.A      Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X61Y129.B1     net (fanout=89)       1.138   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X61Y129.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)401
    SLICE_X58Y129.C2     net (fanout=3)        0.786   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd87
    SLICE_X58Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)131
    SLICE_X61Y132.A3     net (fanout=2)        0.795   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd28
    SLICE_X61Y132.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)111
    SLICE_X62Y135.A3     net (fanout=4)        0.778   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd24
    SLICE_X62Y135.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)152
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)21
    SLICE_X62Y135.D1     net (fanout=3)        0.741   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)_bdd5
    SLICE_X62Y135.CMUX   Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)152
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)11012
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)1101_f7
    SLICE_X68Y132.C2     net (fanout=1)        0.984   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_bdd0
    SLICE_X68Y132.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)
    SLICE_X54Y116.D2     net (fanout=4)        1.796   cpus[0].u0/cpu_0/exeUnit/Q_internal(29)
    SLICE_X54Y116.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_29
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(29)_SW1
    SLICE_X54Y116.C6     net (fanout=1)        0.153   N1758
    SLICE_X54Y116.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_29
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(29)
                                                       cpus[0].u0/ahbo1.haddr_29
    -------------------------------------------------  ---------------------------
    Total                                     15.929ns (3.133ns logic, 12.796ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack:                  3.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst0/rstoutl_1 (FF)
  Destination:          cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.238ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (1.356 - 1.235)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst0/rstoutl_1 to cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X0Y0.A6        net (fanout=292)      5.276   rst0/rstoutl_1
    SLICE_X0Y0.A         Tilo                  0.094   ahb0/rst_inv
                                                       misc0/lcdreg_0_0_not00001_INV_0
    SLICE_X75Y128.SR     net (fanout=344)      9.850   ahb0/rst_inv
    SLICE_X75Y128.CLK    Tsrck                 0.547   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_1
    -------------------------------------------------  ---------------------------
    Total                                     16.238ns (1.112ns logic, 15.126ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack:                  3.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst0/rstoutl_1 (FF)
  Destination:          cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.238ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (1.356 - 1.235)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst0/rstoutl_1 to cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X0Y0.A6        net (fanout=292)      5.276   rst0/rstoutl_1
    SLICE_X0Y0.A         Tilo                  0.094   ahb0/rst_inv
                                                       misc0/lcdreg_0_0_not00001_INV_0
    SLICE_X75Y128.SR     net (fanout=344)      9.850   ahb0/rst_inv
    SLICE_X75Y128.CLK    Tsrck                 0.547   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
    -------------------------------------------------  ---------------------------
    Total                                     16.238ns (1.112ns logic, 15.126ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack:                  3.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst0/rstoutl_1 (FF)
  Destination:          cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.238ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (1.356 - 1.235)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst0/rstoutl_1 to cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X0Y0.A6        net (fanout=292)      5.276   rst0/rstoutl_1
    SLICE_X0Y0.A         Tilo                  0.094   ahb0/rst_inv
                                                       misc0/lcdreg_0_0_not00001_INV_0
    SLICE_X75Y128.SR     net (fanout=344)      9.850   ahb0/rst_inv
    SLICE_X75Y128.CLK    Tsrck                 0.547   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_2
    -------------------------------------------------  ---------------------------
    Total                                     16.238ns (1.112ns logic, 15.126ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack:                  3.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst0/rstoutl_1 (FF)
  Destination:          cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      16.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (1.356 - 1.235)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: rst0/rstoutl_1 to cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X0Y0.A6        net (fanout=292)      5.276   rst0/rstoutl_1
    SLICE_X0Y0.A         Tilo                  0.094   ahb0/rst_inv
                                                       misc0/lcdreg_0_0_not00001_INV_0
    SLICE_X75Y128.SR     net (fanout=344)      9.850   ahb0/rst_inv
    SLICE_X75Y128.CLK    Tsrck                 0.545   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0
    -------------------------------------------------  ---------------------------
    Total                                     16.236ns (1.110ns logic, 15.126ns route)
                                                       (6.8% logic, 93.2% route)

--------------------------------------------------------------------------------
Slack:                  3.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0 (FF)
  Destination:          cpus[0].u0/ahbo1.haddr_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      15.918ns (Levels of Logic = 15)
  Clock Path Skew:      -0.194ns (1.264 - 1.458)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0 to cpus[0].u0/ahbo1.haddr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y128.AQ     Tcko                  0.450   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_3
                                                       cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0
    SLICE_X79Y128.D2     net (fanout=6)        0.787   cpus[0].u0/cpu_0/idunit/decoded_instr_to_EXE.alu_op_0
    SLICE_X79Y128.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N38
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal(2)11
    SLICE_X81Y126.D1     net (fanout=36)       1.351   cpus[0].u0/cpu_0/exeUnit/N38
    SLICE_X81Y126.COUT   Topcyd                0.392   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(11)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X81Y127.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X81Y127.COUT   Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X81Y128.CIN    net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X81Y128.CMUX   Tcinc                 0.334   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X68Y128.B1     net (fanout=1)        1.339   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(18)
    SLICE_X68Y128.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(18)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(18)1
    SLICE_X73Y127.D2     net (fanout=5)        1.202   cpus[0].u0/cpu_0/exeUnit/B_internal(18)
    SLICE_X73Y127.D      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X69Y129.A1     net (fanout=1)        1.148   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X69Y129.A      Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X61Y129.B1     net (fanout=89)       1.138   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X61Y129.B      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(14)39
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)401
    SLICE_X58Y129.C2     net (fanout=3)        0.786   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd87
    SLICE_X58Y129.C      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd26
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)131
    SLICE_X61Y132.A3     net (fanout=2)        0.795   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(11)_bdd28
    SLICE_X61Y132.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(22)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)111
    SLICE_X62Y135.A3     net (fanout=4)        0.778   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(13)_bdd24
    SLICE_X62Y135.A      Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)152
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)21
    SLICE_X62Y135.D1     net (fanout=3)        0.741   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(21)_bdd5
    SLICE_X62Y135.CMUX   Topdc                 0.389   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)152
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)11012
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)1101_f7
    SLICE_X68Y132.C2     net (fanout=1)        0.984   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_bdd0
    SLICE_X68Y132.CMUX   Tilo                  0.376   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_bdd1
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(29)
    SLICE_X54Y116.D2     net (fanout=4)        1.796   cpus[0].u0/cpu_0/exeUnit/Q_internal(29)
    SLICE_X54Y116.D      Tilo                  0.094   cpus[0].u0/ahbo1.haddr_29
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(29)_SW1
    SLICE_X54Y116.C6     net (fanout=1)        0.153   N1758
    SLICE_X54Y116.CLK    Tas                   0.029   cpus[0].u0/ahbo1.haddr_29
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(29)
                                                       cpus[0].u0/ahbo1.haddr_29
    -------------------------------------------------  ---------------------------
    Total                                     15.918ns (2.920ns logic, 12.998ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 12.858ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/CLKAL
  Location pin: RAMB36_X1Y29.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Location pin: RAMB36_X1Y29.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/CLKAL
  Location pin: RAMB36_X1Y28.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Location pin: RAMB36_X1Y28.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/CLKAL
  Location pin: RAMB36_X0Y20.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[5].r/REGCLKAL
  Location pin: RAMB36_X0Y20.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/CLKAL
  Location pin: RAMB36_X1Y30.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Location pin: RAMB36_X1Y30.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/CLKAL
  Location pin: RAMB36_X1Y10.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[7].r/REGCLKAL
  Location pin: RAMB36_X1Y10.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/CLKAL
  Location pin: RAMB36_X0Y29.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Location pin: RAMB36_X0Y29.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/CLKAL
  Location pin: RAMB36_X0Y27.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Location pin: RAMB36_X0Y27.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/CLKAL
  Location pin: RAMB36_X1Y19.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Location pin: RAMB36_X1Y19.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[3].r/CLKAL
  Logical resource: ocram.ahbram0/ra[2].aram/xc2v.x0/a14.x[3].r/CLKAL
  Location pin: RAMB36_X1Y25.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 
nS  HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------
Slack:                  8.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.072ns (Levels of Logic = 1)
  Clock Path Skew:      -0.015ns (0.114 - 0.129)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y68.DQ      Tcko                  0.450   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X49Y69.A3      net (fanout=2)        0.596   dvi.dvictrl0/clkval(0)
    SLICE_X49Y69.CLK     Tas                   0.026   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      1.072ns (0.476ns logic, 0.596ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack:                  9.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y68.DQ      Tcko                  0.450   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X49Y68.D4      net (fanout=2)        0.366   dvi.dvictrl0/clkval(0)
    SLICE_X49Y68.CLK     Tas                   0.028   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/Mcount_clkval_xor(0)11_INV_0
                                                       dvi.dvictrl0/clkval_0
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.478ns logic, 0.366ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------
Slack:                  9.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y69.AQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X49Y69.A4      net (fanout=2)        0.362   clk25
    SLICE_X49Y69.CLK     Tas                   0.026   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.476ns logic, 0.362ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg03/I0
  Logical resource: dvi.dvictrl0/bufg03/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X49Y68.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X49Y68.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X49Y69.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X49Y69.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X60Y67.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X60Y67.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X80Y98.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X80Y98.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X80Y103.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X80Y103.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X80Y103.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X80Y103.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(6)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y74.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg02/I0
  Logical resource: dvi.dvictrl0/bufg02/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: clk65
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk40" PERIOD = 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk40" PERIOD = 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg01/I0
  Logical resource: dvi.dvictrl0/bufg01/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk25" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk25" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_200" PERIOD = 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7361 paths analyzed, 1894 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.910ns.
--------------------------------------------------------------------------------
Slack:                  0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.316ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (1.366 - 1.466)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y82.AQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y82.B6       net (fanout=65)       0.317   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y82.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y61.AX       net (fanout=8)        1.437   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y61.CLK      Tdick                -0.003   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.316ns (0.562ns logic, 1.754ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.283ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (1.366 - 1.466)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y82.AQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y82.B6       net (fanout=65)       0.317   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y82.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y61.BX       net (fanout=8)        1.407   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y61.CLK      Tdick                -0.006   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (0.559ns logic, 1.724ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.380ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (1.495 - 1.497)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y99.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D2     net (fanout=4)        1.496   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (0.884ns logic, 1.496ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  0.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.cfg.ocd (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.command_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.717ns (Levels of Logic = 4)
  Clock Path Skew:      -0.158ns (1.392 - 1.550)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.cfg.ocd to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.command_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y101.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.ocd
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.ocd
    SLICE_X10Y96.D2      net (fanout=8)        1.318   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.ocd
    SLICE_X10Y96.D       Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.istate_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_cfg_command_mux0010(0)211
    SLICE_X9Y96.B2       net (fanout=2)        1.113   ddrsp0.ddrc0/ddr64.ddrc/N242
    SLICE_X9Y96.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.startsdold
                                                       ddrsp0.ddrc0/ddr64.ddrc/ri_cfg_command(1)32
    SLICE_X9Y96.A5       net (fanout=1)        0.224   ddrsp0.ddrc0/ddr64.ddrc/ri_cfg_command(1)32
    SLICE_X9Y96.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.startsdold
                                                       ddrsp0.ddrc0/ddr64.ddrc/ri_cfg_command(1)47
    SLICE_X6Y96.A1       net (fanout=1)        1.304   ddrsp0.ddrc0/ddr64.ddrc/ri_cfg_command(1)47
    SLICE_X6Y96.CLK      Tas                   0.026   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.command_0
                                                       ddrsp0.ddrc0/ddr64.ddrc/ri_cfg_command(1)90
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.command_1
    -------------------------------------------------  ---------------------------
    Total                                      4.717ns (0.758ns logic, 3.959ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  0.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.365ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (1.495 - 1.497)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y99.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D1     net (fanout=4)        1.481   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (0.884ns logic, 1.481ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack:                  0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.718 - 0.726)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y102.DQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.D1     net (fanout=10)       1.438   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.343ns (0.905ns logic, 1.438ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  0.114ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.008ns (0.718 - 0.726)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y102.DQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.D2     net (fanout=10)       1.438   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.343ns (0.905ns logic, 1.438ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  0.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].doen (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.942ns (Levels of Logic = 0)
  Clock Path Skew:      0.095ns (1.561 - 1.466)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y82.AQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    OLOGIC_X0Y52.T1      net (fanout=65)       4.061   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    OLOGIC_X0Y52.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqout(12)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].doen
    -------------------------------------------------  ---------------------------
    Total                                      4.942ns (0.881ns logic, 4.061ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen_reg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.225ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (1.366 - 1.477)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y87.DQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y61.AX       net (fanout=8)        1.784   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y61.CLK      Tdick                -0.009   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.225ns (0.441ns logic, 1.784ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  0.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.219ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (1.366 - 1.477)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y87.DQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y61.BX       net (fanout=8)        1.784   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y61.CLK      Tdick                -0.015   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.219ns (0.435ns logic, 1.784ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.064ns (Levels of Logic = 0)
  Clock Path Skew:      -0.237ns (1.444 - 1.681)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y268.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(55)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].qi
    SLICE_X0Y114.DX      net (fanout=1)        1.552   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(55)
    SLICE_X0Y114.CLK     Tdick                -0.005   ddrsp0.ddrc0/sdi_data(119)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.064ns (0.512ns logic, 1.552ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  0.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.200ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (1.366 - 1.466)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y82.AQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y82.B6       net (fanout=65)       0.317   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y82.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y61.CX       net (fanout=8)        1.309   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y61.CLK      Tdick                 0.009   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.200ns (0.574ns logic, 1.626ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  0.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.198ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (1.366 - 1.466)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y82.AQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y82.B6       net (fanout=65)       0.317   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y82.B        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y61.DX       net (fanout=8)        1.309   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y61.CLK      Tdick                 0.007   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.198ns (0.572ns logic, 1.626ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdwen (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.274ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (1.493 - 1.495)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdwen to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y98.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.D1     net (fanout=5)        1.390   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_wenr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    -------------------------------------------------  ---------------------------
    Total                                      2.274ns (0.884ns logic, 1.390ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdwen (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.274ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (1.493 - 1.495)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdwen to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y98.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.D2     net (fanout=5)        1.390   ddrsp0.ddrc0/ddr64.ddrc/r.sdwen
    OLOGIC_X0Y230.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_wenr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/wengen
    -------------------------------------------------  ---------------------------
    Total                                      2.274ns (0.884ns logic, 1.390ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  0.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.238ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.712 - 0.718)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y104.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X0Y104.D5      net (fanout=2)        0.581   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X0Y104.D       Tilo                  0.094   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel_1_and00001
    OLOGIC_X0Y211.D2     net (fanout=4)        0.679   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ckel(0)
    OLOGIC_X0Y211.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_ckenr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].ckegen
    -------------------------------------------------  ---------------------------
    Total                                      2.238ns (0.978ns logic, 1.260ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  0.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.address_3 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[1].da0 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.223ns (Levels of Logic = 0)
  Clock Path Skew:      -0.020ns (0.708 - 0.728)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.address_3 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y101.BQ      Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.address_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.address_3
    OLOGIC_X0Y224.D1     net (fanout=4)        1.318   ddrsp0.ddrc0/ddr64.ddrc/r.address_3
    OLOGIC_X0Y224.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.223ns (0.905ns logic, 1.318ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  0.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.address_4 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[2].da0 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.211ns (Levels of Logic = 0)
  Clock Path Skew:      -0.026ns (0.706 - 0.732)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.address_4 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[2].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y101.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.address_4
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.address_4
    OLOGIC_X0Y223.D1     net (fanout=4)        1.327   ddrsp0.ddrc0/ddr64.ddrc/r.address_4
    OLOGIC_X0Y223.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_adr(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dagen[2].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.211ns (0.884ns logic, 1.327ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack:                  0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.774ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.778 - 0.724)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y84.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y61.A5          net (fanout=131)      2.033   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X3Y61.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(10)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(9)1
    RAMB36_X0Y17.DIADIL9    net (fanout=1)        1.855   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(9)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.774ns (0.886ns logic, 3.888ns route)
                                                          (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[50].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.514ns (Levels of Logic = 1)
  Clock Path Skew:      -0.197ns (1.479 - 1.676)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[50].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y265.Q2        Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(50)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[50].qi
    SLICE_X4Y90.B6          net (fanout=1)        2.854   ddrsp0.ddrc0/sdi_data(50)
    SLICE_X4Y90.B           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(50)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(50)1
    RAMB36_X0Y16.DIADIL14   net (fanout=1)        0.694   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(50)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.514ns (0.966ns logic, 3.548ns route)
                                                          (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.500ns (Levels of Logic = 1)
  Clock Path Skew:      -0.206ns (1.479 - 1.685)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y273.Q2        Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(61)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi
    SLICE_X5Y110.D6         net (fanout=1)        1.761   ddrsp0.ddrc0/sdi_data(61)
    SLICE_X5Y110.D          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(61)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(61)1
    RAMB36_X0Y16.DIBDIL9    net (fanout=1)        1.773   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(61)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.500ns (0.966ns logic, 3.534ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.091ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (1.366 - 1.477)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y87.DQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y61.CX       net (fanout=8)        1.643   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y61.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (0.448ns logic, 1.643ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].doen_reg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.091ns (Levels of Logic = 0)
  Clock Path Skew:      -0.111ns (1.366 - 1.477)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].doen_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y87.DQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y61.DX       net (fanout=8)        1.643   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y61.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].doen_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.091ns (0.448ns logic, 1.643ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  0.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.677ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (1.459 - 1.465)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y84.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y95.D4          net (fanout=131)      2.103   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y95.D           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(116)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(116)1
    RAMB36_X0Y14.DIADIL8    net (fanout=1)        1.688   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(116)
    RAMB36_X0Y14.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         4.677ns (0.886ns logic, 3.791ns route)
                                                          (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.728ns (Levels of Logic = 1)
  Clock Path Skew:      0.054ns (0.778 - 0.724)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y84.CQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X7Y56.D5          net (fanout=131)      2.342   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X7Y56.D           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_67
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(12)1
    RAMB36_X0Y17.DIADIL12   net (fanout=1)        1.500   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(12)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.728ns (0.886ns logic, 3.842ns route)
                                                          (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_200" PERIOD = 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Location pin: IODELAY_X0Y118.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Location pin: IODELAY_X0Y248.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Location pin: IODELAY_X0Y268.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Location pin: IODELAY_X0Y278.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Location pin: IODELAY_X0Y249.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Location pin: IODELAY_X0Y269.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Location pin: IODELAY_X0Y252.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Location pin: IODELAY_X0Y272.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Location pin: IODELAY_X0Y84.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Location pin: IODELAY_X0Y276.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Location pin: IODELAY_X0Y86.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Location pin: IODELAY_X0Y91.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Location pin: IODELAY_X0Y93.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Location pin: IODELAY_X0Y66.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Location pin: IODELAY_X0Y83.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Location pin: IODELAY_X0Y68.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Location pin: IODELAY_X0Y85.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Location pin: IODELAY_X0Y52.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Location pin: IODELAY_X0Y72.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Location pin: IODELAY_X0Y88.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Location pin: IODELAY_X0Y56.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Location pin: IODELAY_X0Y74.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Location pin: IODELAY_X0Y89.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Location pin: IODELAY_X0Y67.C
  Clock network: clkml
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from  NET 
"clk_200" PERIOD = 5 ns HIGH 50%;  duty cycle corrected to 5 nS  HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.480ns.
--------------------------------------------------------------------------------
Slack:                  0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.288ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.889 - 1.806)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y263.T1     net (fanout=2)        2.411   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y263.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (0.877ns logic, 2.411ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  0.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.288ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.889 - 1.806)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y262.T1     net (fanout=2)        2.411   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y262.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    -------------------------------------------------  ---------------------------
    Total                                      3.288ns (0.877ns logic, 2.411ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  0.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.225ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.888 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y61.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y63.D1      net (fanout=2)        2.346   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y63.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.225ns (0.879ns logic, 2.346ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.225ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.888 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y61.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y62.D1      net (fanout=2)        2.346   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y62.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    -------------------------------------------------  ---------------------------
    Total                                      3.225ns (0.879ns logic, 2.346ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  0.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.889 - 1.801)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y257.D1     net (fanout=2)        2.213   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y257.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (0.901ns logic, 2.213ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.889 - 1.801)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y256.D1     net (fanout=2)        2.213   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y256.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (0.901ns logic, 2.213ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.053ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.889 - 1.801)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y263.D1     net (fanout=2)        2.152   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y263.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.053ns (0.901ns logic, 2.152ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  0.630ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.053ns (Levels of Logic = 0)
  Clock Path Skew:      0.088ns (1.889 - 1.801)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y262.D1     net (fanout=2)        2.152   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y262.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    -------------------------------------------------  ---------------------------
    Total                                      3.053ns (0.901ns logic, 2.152ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack:                  0.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (1.817 - 1.801)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y103.D1     net (fanout=2)        1.959   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y103.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.901ns logic, 1.959ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  0.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (1.817 - 1.801)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y102.D1     net (fanout=2)        1.959   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y102.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.901ns logic, 1.959ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  0.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (1.817 - 1.806)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y103.T1     net (fanout=2)        1.962   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y103.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.839ns (0.877ns logic, 1.962ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.839ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (1.817 - 1.806)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y102.T1     net (fanout=2)        1.962   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y102.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.839ns (0.877ns logic, 1.962ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  0.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.773ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (1.885 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y59.T1      net (fanout=2)        1.896   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y59.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (0.877ns logic, 1.896ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  0.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.773ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (1.885 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y58.T1      net (fanout=2)        1.896   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y58.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (0.877ns logic, 1.896ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  0.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.709ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.888 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y63.T1      net (fanout=2)        1.832   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y63.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.709ns (0.877ns logic, 1.832ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  0.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.709ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.888 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y61.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y62.T1      net (fanout=2)        1.832   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y62.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.709ns (0.877ns logic, 1.832ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  0.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.719ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.889 - 1.806)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y257.T1     net (fanout=2)        1.842   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y257.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (0.877ns logic, 1.842ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  0.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.719ns (Levels of Logic = 0)
  Clock Path Skew:      0.083ns (1.889 - 1.806)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y256.T1     net (fanout=2)        1.842   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y256.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    -------------------------------------------------  ---------------------------
    Total                                      2.719ns (0.877ns logic, 1.842ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  0.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.699ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.886 - 1.806)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y261.T1     net (fanout=2)        1.822   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y261.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.699ns (0.877ns logic, 1.822ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  0.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.699ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.886 - 1.806)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y260.T1     net (fanout=2)        1.822   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y260.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.699ns (0.877ns logic, 1.822ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  0.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.683ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.886 - 1.801)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y261.D1     net (fanout=2)        1.782   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y261.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.683ns (0.901ns logic, 1.782ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  0.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.683ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.886 - 1.801)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y91.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y260.D1     net (fanout=2)        1.782   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y260.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.683ns (0.901ns logic, 1.782ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  1.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (1.885 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y61.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y59.D1      net (fanout=2)        1.550   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y59.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.429ns (0.879ns logic, 1.550ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (1.885 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y61.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y58.D1      net (fanout=2)        1.550   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y58.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.429ns (0.879ns logic, 1.550ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Slack:                  1.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      1.923ns (Levels of Logic = 0)
  Clock Path Skew:      -0.009ns (1.817 - 1.826)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y61.AQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    OLOGIC_X0Y97.D1      net (fanout=2)        1.044   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(0)
    OLOGIC_X0Y97.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    -------------------------------------------------  ---------------------------
    Total                                      1.923ns (0.879ns logic, 1.044ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from
 NET "clk_200" PERIOD = 5 ns HIGH 50%;
 duty cycle corrected to 5 nS  HIGH 2.500 nS 

--------------------------------------------------------------------------------
Slack: 2.779ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.221ns (450.248MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 8.334ns (119.990MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkm_clkml_path" TIG;

 1812 paths analyzed, 486 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  6.294ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7 (FF)
  Data Path Delay:      6.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (4.153 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y91.A1       net (fanout=292)      3.329   rst0/rstoutl_1
    SLICE_X4Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X13Y75.SR      net (fanout=31)       1.664   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X13Y75.CLK     Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7
    -------------------------------------------------  ---------------------------
    Total                                      6.105ns (1.112ns logic, 4.993ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Delay:                  6.294ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_6 (FF)
  Data Path Delay:      6.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (4.153 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y91.A1       net (fanout=292)      3.329   rst0/rstoutl_1
    SLICE_X4Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X13Y75.SR      net (fanout=31)       1.664   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X13Y75.CLK     Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_6
    -------------------------------------------------  ---------------------------
    Total                                      6.105ns (1.112ns logic, 4.993ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Delay:                  6.294ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_5 (FF)
  Data Path Delay:      6.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (4.153 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y91.A1       net (fanout=292)      3.329   rst0/rstoutl_1
    SLICE_X4Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X13Y75.SR      net (fanout=31)       1.664   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X13Y75.CLK     Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_5
    -------------------------------------------------  ---------------------------
    Total                                      6.105ns (1.112ns logic, 4.993ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Delay:                  6.292ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_4 (FF)
  Data Path Delay:      6.103ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (4.153 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y91.A1       net (fanout=292)      3.329   rst0/rstoutl_1
    SLICE_X4Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X13Y75.SR      net (fanout=31)       1.664   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X13Y75.CLK     Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_4
    -------------------------------------------------  ---------------------------
    Total                                      6.103ns (1.110ns logic, 4.993ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Delay:                  6.286ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.bsize_2 (FF)
  Data Path Delay:      6.198ns (Levels of Logic = 1)
  Clock Path Skew:      0.222ns (4.254 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.bsize_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y91.A1       net (fanout=292)      3.329   rst0/rstoutl_1
    SLICE_X4Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X11Y103.SR     net (fanout=31)       1.757   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X11Y103.CLK    Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.bsize_2
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.bsize_2
    -------------------------------------------------  ---------------------------
    Total                                      6.198ns (1.112ns logic, 5.086ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Delay:                  6.286ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.bsize_1 (FF)
  Data Path Delay:      6.198ns (Levels of Logic = 1)
  Clock Path Skew:      0.222ns (4.254 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.bsize_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y91.A1       net (fanout=292)      3.329   rst0/rstoutl_1
    SLICE_X4Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X11Y103.SR     net (fanout=31)       1.757   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X11Y103.CLK    Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.bsize_2
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.bsize_1
    -------------------------------------------------  ---------------------------
    Total                                      6.198ns (1.112ns logic, 5.086ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Delay:                  6.284ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.bsize_0 (FF)
  Data Path Delay:      6.196ns (Levels of Logic = 1)
  Clock Path Skew:      0.222ns (4.254 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.bsize_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y91.A1       net (fanout=292)      3.329   rst0/rstoutl_1
    SLICE_X4Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X11Y103.SR     net (fanout=31)       1.757   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X11Y103.CLK    Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.bsize_2
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.bsize_0
    -------------------------------------------------  ---------------------------
    Total                                      6.196ns (1.110ns logic, 5.086ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Delay:                  6.177ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1 (FF)
  Data Path Delay:      6.056ns (Levels of Logic = 3)
  Clock Path Skew:      0.189ns (4.221 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y88.A3       net (fanout=292)      2.892   rst0/rstoutl_1
    SLICE_X7Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y85.C3       net (fanout=27)       0.767   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y85.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X3Y84.B6       net (fanout=4)        0.454   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X3Y84.B        Tilo                  0.094   N1031
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X2Y83.SR       net (fanout=1)        0.643   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X2Y83.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_1
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (1.300ns logic, 4.756ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  6.177ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3 (FF)
  Data Path Delay:      6.056ns (Levels of Logic = 3)
  Clock Path Skew:      0.189ns (4.221 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y88.A3       net (fanout=292)      2.892   rst0/rstoutl_1
    SLICE_X7Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y85.C3       net (fanout=27)       0.767   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y85.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X3Y84.B6       net (fanout=4)        0.454   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X3Y84.B        Tilo                  0.094   N1031
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X2Y83.SR       net (fanout=1)        0.643   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X2Y83.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (1.300ns logic, 4.756ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  6.177ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2 (FF)
  Data Path Delay:      6.056ns (Levels of Logic = 3)
  Clock Path Skew:      0.189ns (4.221 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y88.A3       net (fanout=292)      2.892   rst0/rstoutl_1
    SLICE_X7Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y85.C3       net (fanout=27)       0.767   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y85.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X3Y84.B6       net (fanout=4)        0.454   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X3Y84.B        Tilo                  0.094   N1031
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X2Y83.SR       net (fanout=1)        0.643   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X2Y83.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_2
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (1.300ns logic, 4.756ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  6.175ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0 (FF)
  Data Path Delay:      6.054ns (Levels of Logic = 3)
  Clock Path Skew:      0.189ns (4.221 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y88.A3       net (fanout=292)      2.892   rst0/rstoutl_1
    SLICE_X7Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y85.C3       net (fanout=27)       0.767   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y85.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X3Y84.B6       net (fanout=4)        0.454   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X3Y84.B        Tilo                  0.094   N1031
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_0_mux00052110
    SLICE_X2Y83.SR       net (fanout=1)        0.643   ddrsp0.ddrc0/ddr64.ddrc/N90
    SLICE_X2Y83.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_0
    -------------------------------------------------  ---------------------------
    Total                                      6.054ns (1.298ns logic, 4.756ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Delay:                  6.114ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.trfc_4 (FF)
  Data Path Delay:      6.043ns (Levels of Logic = 1)
  Clock Path Skew:      0.239ns (4.271 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.trfc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y91.A1       net (fanout=292)      3.329   rst0/rstoutl_1
    SLICE_X4Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X9Y102.SR      net (fanout=31)       1.604   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X9Y102.CLK     Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.trfc_4
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.trfc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.043ns (1.110ns logic, 4.933ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay:                  6.113ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_1 (FF)
  Data Path Delay:      6.042ns (Levels of Logic = 1)
  Clock Path Skew:      0.239ns (4.271 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y91.A1       net (fanout=292)      3.329   rst0/rstoutl_1
    SLICE_X4Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X8Y102.SR      net (fanout=31)       1.604   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X8Y102.CLK     Tsrck                 0.544   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_1
    -------------------------------------------------  ---------------------------
    Total                                      6.042ns (1.109ns logic, 4.933ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay:                  6.110ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_0 (FF)
  Data Path Delay:      6.039ns (Levels of Logic = 1)
  Clock Path Skew:      0.239ns (4.271 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y91.A1       net (fanout=292)      3.329   rst0/rstoutl_1
    SLICE_X4Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X8Y102.SR      net (fanout=31)       1.604   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X8Y102.CLK     Tsrck                 0.541   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.csize_0
    -------------------------------------------------  ---------------------------
    Total                                      6.039ns (1.106ns logic, 4.933ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay:                  6.081ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_1 (FF)
  Data Path Delay:      6.023ns (Levels of Logic = 1)
  Clock Path Skew:      0.252ns (4.284 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y91.A1       net (fanout=292)      3.329   rst0/rstoutl_1
    SLICE_X4Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X10Y101.SR     net (fanout=31)       1.582   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X10Y101.CLK    Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_1
    -------------------------------------------------  ---------------------------
    Total                                      6.023ns (1.112ns logic, 4.911ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  6.081ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_3 (FF)
  Data Path Delay:      6.023ns (Levels of Logic = 1)
  Clock Path Skew:      0.252ns (4.284 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y91.A1       net (fanout=292)      3.329   rst0/rstoutl_1
    SLICE_X4Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X10Y101.SR     net (fanout=31)       1.582   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X10Y101.CLK    Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_3
    -------------------------------------------------  ---------------------------
    Total                                      6.023ns (1.112ns logic, 4.911ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  6.081ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_2 (FF)
  Data Path Delay:      6.023ns (Levels of Logic = 1)
  Clock Path Skew:      0.252ns (4.284 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y91.A1       net (fanout=292)      3.329   rst0/rstoutl_1
    SLICE_X4Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X10Y101.SR     net (fanout=31)       1.582   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X10Y101.CLK    Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_2
    -------------------------------------------------  ---------------------------
    Total                                      6.023ns (1.112ns logic, 4.911ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Delay:                  6.079ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_0 (FF)
  Data Path Delay:      6.021ns (Levels of Logic = 1)
  Clock Path Skew:      0.252ns (4.284 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y91.A1       net (fanout=292)      3.329   rst0/rstoutl_1
    SLICE_X4Y91.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X10Y101.SR     net (fanout=31)       1.582   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X10Y101.CLK    Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.initnopdly_0
    -------------------------------------------------  ---------------------------
    Total                                      6.021ns (1.110ns logic, 4.911ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay:                  6.017ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_5 (FF)
  Data Path Delay:      5.861ns (Levels of Logic = 3)
  Clock Path Skew:      0.154ns (4.186 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y88.A3       net (fanout=292)      2.892   rst0/rstoutl_1
    SLICE_X7Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y85.C3       net (fanout=27)       0.767   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y85.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X3Y84.C6       net (fanout=4)        0.598   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X3Y84.C        Tilo                  0.094   N1031
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X3Y86.SR       net (fanout=2)        0.304   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X3Y86.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_5
    -------------------------------------------------  ---------------------------
    Total                                      5.861ns (1.300ns logic, 4.561ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay:                  6.017ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6 (FF)
  Data Path Delay:      5.861ns (Levels of Logic = 3)
  Clock Path Skew:      0.154ns (4.186 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y88.A3       net (fanout=292)      2.892   rst0/rstoutl_1
    SLICE_X7Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y85.C3       net (fanout=27)       0.767   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y85.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X3Y84.C6       net (fanout=4)        0.598   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X3Y84.C        Tilo                  0.094   N1031
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X3Y86.SR       net (fanout=2)        0.304   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X3Y86.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
    -------------------------------------------------  ---------------------------
    Total                                      5.861ns (1.300ns logic, 4.561ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay:                  6.015ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.dqm_4 (FF)
  Data Path Delay:      5.859ns (Levels of Logic = 3)
  Clock Path Skew:      0.154ns (4.186 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.dqm_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y85.DQ      Tcko                  0.471   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X7Y88.A3       net (fanout=292)      2.892   rst0/rstoutl_1
    SLICE_X7Y88.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X5Y85.C3       net (fanout=27)       0.767   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X5Y85.C        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_sliced_55
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00062
    SLICE_X3Y84.C6       net (fanout=4)        0.598   ddrsp0.ddrc0/ddr64.ddrc/N55
    SLICE_X3Y84.C        Tilo                  0.094   N1031
                                                       ddrsp0.ddrc0/ddr64.ddrc/v2_dqm_4_mux00063111
    SLICE_X3Y86.SR       net (fanout=2)        0.304   ddrsp0.ddrc0/ddr64.ddrc/N88
    SLICE_X3Y86.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.dqm_6
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.dqm_4
    -------------------------------------------------  ---------------------------
    Total                                      5.859ns (1.298ns logic, 4.561ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Delay:                  6.005ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.954ns (Levels of Logic = 2)
  Clock Path Skew:      0.259ns (4.291 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y85.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y88.A3          net (fanout=292)      2.892   rst0/rstoutl_1
    SLICE_X7Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       0.850   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL5      net (fanout=32)       0.929   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.954ns (1.283ns logic, 4.671ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  6.005ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.954ns (Levels of Logic = 2)
  Clock Path Skew:      0.259ns (4.291 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y85.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y88.A3          net (fanout=292)      2.892   rst0/rstoutl_1
    SLICE_X7Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       0.850   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL4      net (fanout=32)       0.929   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.954ns (1.283ns logic, 4.671ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  6.005ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.954ns (Levels of Logic = 2)
  Clock Path Skew:      0.259ns (4.291 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y85.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y88.A3          net (fanout=292)      2.892   rst0/rstoutl_1
    SLICE_X7Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       0.850   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL7      net (fanout=32)       0.929   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.954ns (1.283ns logic, 4.671ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Delay:                  6.005ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      5.954ns (Levels of Logic = 2)
  Clock Path Skew:      0.259ns (4.291 - 4.032)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X64Y85.DQ         Tcko                  0.471   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X7Y88.A3          net (fanout=292)      2.892   rst0/rstoutl_1
    SLICE_X7Y88.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       0.850   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL6      net (fanout=32)       0.929   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         5.954ns (1.283ns logic, 4.671ns route)
                                                          (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkml_clkm_path" TIG;

 514 paths analyzed, 514 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.172ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl (FF)
  Destination:          rst0/r_0 (FF)
  Data Path Delay:      3.199ns (Levels of Logic = 2)
  Clock Path Skew:      -0.663ns (3.895 - 4.558)
  Source Clock:         clkml rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl to rst0/r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y104.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X29Y80.A1      net (fanout=2)        2.481   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X29Y80.A       Tilo                  0.094   rst0/r(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/odtl_0_and000011
    SLICE_X29Y80.B6      net (fanout=3)        0.147   lock
    SLICE_X29Y80.CLK     Tas                   0.027   rst0/r(3)
                                                       clklock1
                                                       rst0/r_0
    -------------------------------------------------  ---------------------------
    Total                                      3.199ns (0.571ns logic, 2.628ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay:                  3.163ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1 (RAM)
  Data Path Delay:      3.163ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y100.A1     net (fanout=68)       2.713   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (0.450ns logic, 2.713ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  3.163ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA (RAM)
  Data Path Delay:      3.163ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y100.A1     net (fanout=68)       2.713   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (0.450ns logic, 2.713ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  3.158ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1 (RAM)
  Data Path Delay:      3.158ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y100.B1     net (fanout=68)       2.708   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (0.450ns logic, 2.708ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  3.158ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB (RAM)
  Data Path Delay:      3.158ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y100.B1     net (fanout=68)       2.708   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (0.450ns logic, 2.708ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  3.117ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1 (RAM)
  Data Path Delay:      3.117ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X12Y100.A2     net (fanout=68)       2.667   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (0.450ns logic, 2.667ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay:                  3.117ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA (RAM)
  Data Path Delay:      3.117ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X12Y100.A2     net (fanout=68)       2.667   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (0.450ns logic, 2.667ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay:                  3.109ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1 (RAM)
  Data Path Delay:      3.109ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X12Y100.B2     net (fanout=68)       2.659   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.109ns (0.450ns logic, 2.659ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Delay:                  3.109ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB (RAM)
  Data Path Delay:      3.109ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X12Y100.B2     net (fanout=68)       2.659   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.109ns (0.450ns logic, 2.659ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Delay:                  3.019ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd1_RAMC_D1 (RAM)
  Data Path Delay:      3.019ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X20Y53.C3      net (fanout=68)       2.569   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.019ns (0.450ns logic, 2.569ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  3.019ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd1_RAMC_D1 (RAM)
  Data Path Delay:      3.019ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X20Y54.C1      net (fanout=68)       2.569   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.019ns (0.450ns logic, 2.569ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  3.019ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd1_RAMC (RAM)
  Data Path Delay:      3.019ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X20Y54.C1      net (fanout=68)       2.569   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      3.019ns (0.450ns logic, 2.569ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  3.019ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd1_RAMC (RAM)
  Data Path Delay:      3.019ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/Mram_rfd1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.CQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X20Y53.C3      net (fanout=68)       2.569   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      3.019ns (0.450ns logic, 2.569ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  2.977ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1 (RAM)
  Data Path Delay:      2.977ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y100.C1     net (fanout=68)       2.527   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.977ns (0.450ns logic, 2.527ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  2.977ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC (RAM)
  Data Path Delay:      2.977ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X12Y100.C1     net (fanout=68)       2.527   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.977ns (0.450ns logic, 2.527ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  2.975ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1 (RAM)
  Data Path Delay:      2.975ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X24Y95.A2      net (fanout=68)       2.525   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (0.450ns logic, 2.525ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  2.975ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA (RAM)
  Data Path Delay:      2.975ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X24Y95.A2      net (fanout=68)       2.525   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (0.450ns logic, 2.525ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  2.972ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC (RAM)
  Data Path Delay:      2.972ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X12Y99.C2      net (fanout=68)       2.522   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.972ns (0.450ns logic, 2.522ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  2.972ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1 (RAM)
  Data Path Delay:      2.972ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X12Y99.C2      net (fanout=68)       2.522   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.972ns (0.450ns logic, 2.522ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  2.972ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC (RAM)
  Data Path Delay:      2.972ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X12Y100.C2     net (fanout=68)       2.522   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.972ns (0.450ns logic, 2.522ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  2.972ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1 (RAM)
  Data Path Delay:      2.972ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd5_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X12Y100.C2     net (fanout=68)       2.522   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.972ns (0.450ns logic, 2.522ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  2.967ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC (RAM)
  Data Path Delay:      2.967ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X24Y97.C2      net (fanout=68)       2.517   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.967ns (0.450ns logic, 2.517ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay:                  2.967ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB (RAM)
  Data Path Delay:      2.967ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X24Y95.B2      net (fanout=68)       2.517   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.967ns (0.450ns logic, 2.517ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay:                  2.967ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1 (RAM)
  Data Path Delay:      2.967ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd4_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X24Y95.B2      net (fanout=68)       2.517   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.967ns (0.450ns logic, 2.517ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay:                  2.967ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1 (RAM)
  Data Path Delay:      2.967ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd4_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y74.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X24Y97.C2      net (fanout=68)       2.517   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.967ns (0.450ns logic, 2.517ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT65_path" TIG;

 49939 paths analyzed, 458 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  5.116ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.116ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A5      net (fanout=3)        0.596   dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y79.CLK     net (fanout=81)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.116ns (0.794ns logic, 4.322ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.116ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.116ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A5      net (fanout=3)        0.596   dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y78.CLK     net (fanout=81)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.116ns (0.794ns logic, 4.322ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.115ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.115ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A5      net (fanout=3)        0.596   dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y76.CLK     net (fanout=81)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.115ns (0.794ns logic, 4.321ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.115ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.115ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A5      net (fanout=3)        0.596   dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y77.CLK     net (fanout=81)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.115ns (0.794ns logic, 4.321ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.113ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.113ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A5      net (fanout=3)        0.596   dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y75.CLK     net (fanout=81)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.113ns (0.794ns logic, 4.319ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.113ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.113ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A5      net (fanout=3)        0.596   dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y74.CLK     net (fanout=81)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.113ns (0.794ns logic, 4.319ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.112ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.112ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A5      net (fanout=3)        0.596   dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y72.CLK     net (fanout=81)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.112ns (0.794ns logic, 4.318ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.112ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.112ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A5      net (fanout=3)        0.596   dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y73.CLK     net (fanout=81)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.112ns (0.794ns logic, 4.318ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.109ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.109ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A5      net (fanout=3)        0.596   dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y70.CLK     net (fanout=81)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.109ns (0.794ns logic, 4.315ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.109ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.109ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A5      net (fanout=3)        0.596   dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y71.CLK     net (fanout=81)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.109ns (0.794ns logic, 4.315ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.107ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.107ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A5      net (fanout=3)        0.596   dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y69.CLK     net (fanout=81)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.107ns (0.794ns logic, 4.313ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.107ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.107ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A5      net (fanout=3)        0.596   dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y68.CLK     net (fanout=81)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.107ns (0.794ns logic, 4.313ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  5.105ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/hsync (FF)
  Data Path Delay:      5.105ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A5      net (fanout=3)        0.596   dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y67.CLK     net (fanout=81)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.105ns (0.794ns logic, 4.311ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  5.105ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/vsync (FF)
  Data Path Delay:      5.105ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A5      net (fanout=3)        0.596   dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y66.CLK     net (fanout=81)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.105ns (0.794ns logic, 4.311ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  5.101ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.101ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A5      net (fanout=3)        0.596   dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y62.CLK     net (fanout=81)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.101ns (0.794ns logic, 4.307ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  5.101ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.101ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A5      net (fanout=3)        0.596   dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y63.CLK     net (fanout=81)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.101ns (0.794ns logic, 4.307ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  5.098ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/de (FF)
  Data Path Delay:      5.098ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/de
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A5      net (fanout=3)        0.596   dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y61.CLK     net (fanout=81)       1.994   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.098ns (0.794ns logic, 4.304ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  5.025ns (data path)
  Source:               dvi.dvi0/r.clk_sel_1 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/preD2 (FF)
  Data Path Delay:      5.025ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_1 to dvi.dvictrl0/ddroreg_n/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.BQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A5      net (fanout=3)        0.596   dvi.dvi0/r.clk_sel_1
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X99Y31.CLK     net (fanout=81)       1.921   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.025ns (0.794ns logic, 4.231ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.019ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.019ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X52Y70.A6      net (fanout=2)        0.499   dvi.dvi0/r.clk_sel_0
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y79.CLK     net (fanout=81)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.019ns (0.794ns logic, 4.225ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.019ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.019ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X52Y70.A6      net (fanout=2)        0.499   dvi.dvi0/r.clk_sel_0
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y78.CLK     net (fanout=81)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.019ns (0.794ns logic, 4.225ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.018ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.018ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X52Y70.A6      net (fanout=2)        0.499   dvi.dvi0/r.clk_sel_0
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y76.CLK     net (fanout=81)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.018ns (0.794ns logic, 4.224ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.018ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.018ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X52Y70.A6      net (fanout=2)        0.499   dvi.dvi0/r.clk_sel_0
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y77.CLK     net (fanout=81)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.018ns (0.794ns logic, 4.224ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.016ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.016ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X52Y70.A6      net (fanout=2)        0.499   dvi.dvi0/r.clk_sel_0
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y74.CLK     net (fanout=81)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.016ns (0.794ns logic, 4.222ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.016ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.016ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X52Y70.A6      net (fanout=2)        0.499   dvi.dvi0/r.clk_sel_0
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y75.CLK     net (fanout=81)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.016ns (0.794ns logic, 4.222ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Delay:                  5.015ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.015ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y65.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X52Y70.A6      net (fanout=2)        0.499   dvi.dvi0/r.clk_sel_0
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y73.CLK     net (fanout=81)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.015ns (0.794ns logic, 4.221ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  2.952ns (data path)
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      2.952ns (Levels of Logic = 1)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y69.AQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X52Y70.A4      net (fanout=2)        0.694   clk25
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      2.952ns (0.544ns logic, 2.408ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  4.001ns (data path)
  Source:               dvi.dvictrl0/bufg01 (OTHER)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      4.001ns (Levels of Logic = 1)

  Maximum Data Path: dvi.dvictrl0/bufg01 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y70.A3      net (fanout=1)        2.193   dvi.dvictrl0/lclk40
    SLICE_X52Y70.A       Tilo                  0.094   dvi.dvictrl0/lvgaclk
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.714   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      4.001ns (0.094ns logic, 3.907ns route)
                                                       (2.3% logic, 97.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_PLB_path" TIG;

 132 paths analyzed, 121 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  12.030ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_0 (FF)
  Data Path Delay:      6.845ns (Levels of Logic = 2)
  Clock Path Skew:      -4.407ns (1.715 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X78Y126.A2     net (fanout=35)       2.363   dvi.dvi0/r.status_cst
    SLICE_X78Y126.A      Tilo                  0.094   dvi.dvi0/r_status_and0000
                                                       dvi.dvi0/r_status_and00002
    SLICE_X79Y126.SR     net (fanout=1)        0.427   dvi.dvi0/r_status_and0000
    SLICE_X79Y126.CLK    Tsrck                 0.545   dvi.dvi0/r.status_0
                                                       dvi.dvi0/r.status_0
    -------------------------------------------------  ---------------------------
    Total                                      6.845ns (1.204ns logic, 5.641ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Delay:                  11.855ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_1 (FF)
  Data Path Delay:      6.698ns (Levels of Logic = 2)
  Clock Path Skew:      -4.379ns (1.743 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X79Y125.D3     net (fanout=35)       2.330   dvi.dvi0/r.status_cst
    SLICE_X79Y125.D      Tilo                  0.094   dvi.dvi0/Mcount_r.status_val
                                                       dvi.dvi0/Mcount_r.status_val1
    SLICE_X78Y125.SR     net (fanout=1)        0.313   dvi.dvi0/Mcount_r.status_val
    SLICE_X78Y125.CLK    Tsrck                 0.545   dvi.dvi0/r.status_1
                                                       dvi.dvi0/r.status_1
    -------------------------------------------------  ---------------------------
    Total                                      6.698ns (1.204ns logic, 5.494ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Delay:                  11.375ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_27 (FF)
  Data Path Delay:      6.015ns (Levels of Logic = 2)
  Clock Path Skew:      -4.582ns (1.540 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X46Y92.B1      net (fanout=35)       2.572   dvi.dvi0/r.status_cst
    SLICE_X46Y92.CLK     Tas                   0.027   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000421
                                                       dvi.dvi0/r.adress_27
    -------------------------------------------------  ---------------------------
    Total                                      6.015ns (0.592ns logic, 5.423ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Delay:                  11.369ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_13 (FF)
  Data Path Delay:      5.934ns (Levels of Logic = 2)
  Clock Path Skew:      -4.657ns (1.465 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X48Y84.D1      net (fanout=35)       2.508   dvi.dvi0/r.status_cst
    SLICE_X48Y84.CLK     Tas                   0.010   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/Mmux_r.adress_mux0000121
                                                       dvi.dvi0/r.adress_13
    -------------------------------------------------  ---------------------------
    Total                                      5.934ns (0.575ns logic, 5.359ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Delay:                  11.356ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_12 (FF)
  Data Path Delay:      5.921ns (Levels of Logic = 2)
  Clock Path Skew:      -4.657ns (1.465 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X48Y84.C1      net (fanout=35)       2.496   dvi.dvi0/r.status_cst
    SLICE_X48Y84.CLK     Tas                   0.009   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/Mmux_r.adress_mux0000101
                                                       dvi.dvi0/r.adress_12
    -------------------------------------------------  ---------------------------
    Total                                      5.921ns (0.574ns logic, 5.347ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Delay:                  11.343ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_10 (FF)
  Data Path Delay:      5.904ns (Levels of Logic = 2)
  Clock Path Skew:      -4.661ns (1.461 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X48Y85.C1      net (fanout=35)       2.479   dvi.dvi0/r.status_cst
    SLICE_X48Y85.CLK     Tas                   0.009   dvi.dvi0/r.adress_10
                                                       dvi.dvi0/Mmux_r.adress_mux000061
                                                       dvi.dvi0/r.adress_10
    -------------------------------------------------  ---------------------------
    Total                                      5.904ns (0.574ns logic, 5.330ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------
Delay:                  11.273ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_26 (FF)
  Data Path Delay:      5.913ns (Levels of Logic = 2)
  Clock Path Skew:      -4.582ns (1.540 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X46Y92.A2      net (fanout=35)       2.471   dvi.dvi0/r.status_cst
    SLICE_X46Y92.CLK     Tas                   0.026   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000401
                                                       dvi.dvi0/r.adress_26
    -------------------------------------------------  ---------------------------
    Total                                      5.913ns (0.591ns logic, 5.322ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Delay:                  11.238ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_17 (FF)
  Data Path Delay:      5.863ns (Levels of Logic = 2)
  Clock Path Skew:      -4.597ns (1.525 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X46Y89.D1      net (fanout=35)       2.419   dvi.dvi0/r.status_cst
    SLICE_X46Y89.CLK     Tas                   0.028   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000201
                                                       dvi.dvi0/r.adress_17
    -------------------------------------------------  ---------------------------
    Total                                      5.863ns (0.593ns logic, 5.270ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Delay:                  11.227ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_16 (FF)
  Data Path Delay:      5.852ns (Levels of Logic = 2)
  Clock Path Skew:      -4.597ns (1.525 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X46Y89.C1      net (fanout=35)       2.407   dvi.dvi0/r.status_cst
    SLICE_X46Y89.CLK     Tas                   0.029   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000181
                                                       dvi.dvi0/r.adress_16
    -------------------------------------------------  ---------------------------
    Total                                      5.852ns (0.594ns logic, 5.258ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Delay:                  11.116ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_29 (FF)
  Data Path Delay:      5.756ns (Levels of Logic = 2)
  Clock Path Skew:      -4.582ns (1.540 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X46Y92.D2      net (fanout=35)       2.312   dvi.dvi0/r.status_cst
    SLICE_X46Y92.CLK     Tas                   0.028   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000461
                                                       dvi.dvi0/r.adress_29
    -------------------------------------------------  ---------------------------
    Total                                      5.756ns (0.593ns logic, 5.163ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Delay:                  11.106ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_28 (FF)
  Data Path Delay:      5.746ns (Levels of Logic = 2)
  Clock Path Skew:      -4.582ns (1.540 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X46Y92.C2      net (fanout=35)       2.301   dvi.dvi0/r.status_cst
    SLICE_X46Y92.CLK     Tas                   0.029   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000441
                                                       dvi.dvi0/r.adress_28
    -------------------------------------------------  ---------------------------
    Total                                      5.746ns (0.594ns logic, 5.152ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Delay:                  11.097ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_18 (FF)
  Data Path Delay:      5.723ns (Levels of Logic = 2)
  Clock Path Skew:      -4.596ns (1.526 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y90.A2      net (fanout=35)       2.281   dvi.dvi0/r.status_cst
    SLICE_X42Y90.CLK     Tas                   0.026   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000221
                                                       dvi.dvi0/r.adress_18
    -------------------------------------------------  ---------------------------
    Total                                      5.723ns (0.591ns logic, 5.132ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Delay:                  11.089ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_19 (FF)
  Data Path Delay:      5.715ns (Levels of Logic = 2)
  Clock Path Skew:      -4.596ns (1.526 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y90.B2      net (fanout=35)       2.272   dvi.dvi0/r.status_cst
    SLICE_X42Y90.CLK     Tas                   0.027   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000241
                                                       dvi.dvi0/r.adress_19
    -------------------------------------------------  ---------------------------
    Total                                      5.715ns (0.592ns logic, 5.123ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Delay:                  11.073ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_0 (FF)
  Data Path Delay:      5.888ns (Levels of Logic = 1)
  Clock Path Skew:      -4.407ns (1.715 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X79Y126.DX     net (fanout=35)       1.892   dvi.dvi0/r.status_cst
    SLICE_X79Y126.CLK    Tsrck                 0.580   dvi.dvi0/r.status_0
                                                       dvi.dvi0/r.status_0
    -------------------------------------------------  ---------------------------
    Total                                      5.888ns (1.145ns logic, 4.743ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Delay:                  10.958ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.sync_w_2 (FF)
  Data Path Delay:      5.779ns (Levels of Logic = 2)
  Clock Path Skew:      -4.401ns (1.721 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.sync_w_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X79Y124.D3     net (fanout=35)       2.335   dvi.dvi0/r.status_cst
    SLICE_X79Y124.CLK    Tas                   0.028   dvi.dvi0/r.sync_w_2
                                                       dvi.dvi0/v_sync_w_2_mux00051
                                                       dvi.dvi0/r.sync_w_2
    -------------------------------------------------  ---------------------------
    Total                                      5.779ns (0.593ns logic, 5.186ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Delay:                  10.954ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.sync_w_0 (FF)
  Data Path Delay:      5.775ns (Levels of Logic = 2)
  Clock Path Skew:      -4.401ns (1.721 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.sync_w_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X79Y124.C3     net (fanout=35)       2.330   dvi.dvi0/r.status_cst
    SLICE_X79Y124.CLK    Tas                   0.029   dvi.dvi0/r.sync_w_2
                                                       dvi.dvi0/v_sync_w_0_mux00051
                                                       dvi.dvi0/r.sync_w_0
    -------------------------------------------------  ---------------------------
    Total                                      5.775ns (0.594ns logic, 5.181ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Delay:                  10.948ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_25 (FF)
  Data Path Delay:      5.556ns (Levels of Logic = 2)
  Clock Path Skew:      -4.614ns (1.508 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X47Y91.D2      net (fanout=35)       2.112   dvi.dvi0/r.status_cst
    SLICE_X47Y91.CLK     Tas                   0.028   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000381
                                                       dvi.dvi0/r.adress_25
    -------------------------------------------------  ---------------------------
    Total                                      5.556ns (0.593ns logic, 4.963ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Delay:                  10.939ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_21 (FF)
  Data Path Delay:      5.565ns (Levels of Logic = 2)
  Clock Path Skew:      -4.596ns (1.526 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y90.D2      net (fanout=35)       2.121   dvi.dvi0/r.status_cst
    SLICE_X42Y90.CLK     Tas                   0.028   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000301
                                                       dvi.dvi0/r.adress_21
    -------------------------------------------------  ---------------------------
    Total                                      5.565ns (0.593ns logic, 4.972ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Delay:                  10.929ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_20 (FF)
  Data Path Delay:      5.555ns (Levels of Logic = 2)
  Clock Path Skew:      -4.596ns (1.526 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y90.C2      net (fanout=35)       2.110   dvi.dvi0/r.status_cst
    SLICE_X42Y90.CLK     Tas                   0.029   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000281
                                                       dvi.dvi0/r.adress_20
    -------------------------------------------------  ---------------------------
    Total                                      5.555ns (0.594ns logic, 4.961ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Delay:                  10.919ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_30 (FF)
  Data Path Delay:      5.463ns (Levels of Logic = 2)
  Clock Path Skew:      -4.678ns (1.444 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X48Y91.A3      net (fanout=35)       2.040   dvi.dvi0/r.status_cst
    SLICE_X48Y91.CLK     Tas                   0.007   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/Mmux_r.adress_mux0000501
                                                       dvi.dvi0/r.adress_30
    -------------------------------------------------  ---------------------------
    Total                                      5.463ns (0.572ns logic, 4.891ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Delay:                  10.909ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_31 (FF)
  Data Path Delay:      5.453ns (Levels of Logic = 2)
  Clock Path Skew:      -4.678ns (1.444 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X48Y91.B3      net (fanout=35)       2.034   dvi.dvi0/r.status_cst
    SLICE_X48Y91.CLK     Tas                   0.003   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/Mmux_r.adress_mux0000521
                                                       dvi.dvi0/r.adress_31
    -------------------------------------------------  ---------------------------
    Total                                      5.453ns (0.568ns logic, 4.885ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Delay:                  10.851ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_1 (FF)
  Data Path Delay:      5.584ns (Levels of Logic = 1)
  Clock Path Skew:      -4.489ns (1.633 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X75Y115.SR     net (fanout=35)       1.621   dvi.dvi0/r.status_cst
    SLICE_X75Y115.CLK    Tsrck                 0.547   dvi.dvi0/r.level_3
                                                       dvi.dvi0/r.level_1
    -------------------------------------------------  ---------------------------
    Total                                      5.584ns (1.112ns logic, 4.472ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Delay:                  10.851ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_3 (FF)
  Data Path Delay:      5.584ns (Levels of Logic = 1)
  Clock Path Skew:      -4.489ns (1.633 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X75Y115.SR     net (fanout=35)       1.621   dvi.dvi0/r.status_cst
    SLICE_X75Y115.CLK    Tsrck                 0.547   dvi.dvi0/r.level_3
                                                       dvi.dvi0/r.level_3
    -------------------------------------------------  ---------------------------
    Total                                      5.584ns (1.112ns logic, 4.472ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Delay:                  10.851ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_2 (FF)
  Data Path Delay:      5.584ns (Levels of Logic = 1)
  Clock Path Skew:      -4.489ns (1.633 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X75Y115.SR     net (fanout=35)       1.621   dvi.dvi0/r.status_cst
    SLICE_X75Y115.CLK    Tsrck                 0.547   dvi.dvi0/r.level_3
                                                       dvi.dvi0/r.level_2
    -------------------------------------------------  ---------------------------
    Total                                      5.584ns (1.112ns logic, 4.472ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Delay:                  10.850ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.level_7 (FF)
  Data Path Delay:      5.609ns (Levels of Logic = 1)
  Clock Path Skew:      -4.463ns (1.659 - 6.122)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.level_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y67.AQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B3      net (fanout=70)       2.851   dvi.dvi0/sync_c.s3_1
    SLICE_X74Y93.B       Tilo                  0.094   N180
                                                       dvi.dvi0/r.status_cst1
    SLICE_X74Y115.SR     net (fanout=35)       1.648   dvi.dvi0/r.status_cst
    SLICE_X74Y115.CLK    Tsrck                 0.545   dvi.dvi0/r.level_7
                                                       dvi.dvi0/r.level_7
    -------------------------------------------------  ---------------------------
    Total                                      5.609ns (1.110ns logic, 4.499ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT40_path" TIG;

 7268 paths analyzed, 890 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  11.519ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.414ns (Levels of Logic = 5)
  Clock Path Skew:      0.202ns (0.699 - 0.497)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y72.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C2         net (fanout=20)       2.138   dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.A1         net (fanout=3)        1.293   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y84.A2         net (fanout=48)       1.800   dvi.dvi0/N47
    SLICE_X79Y84.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X3Y14.ADDRAL8    net (fanout=1)        1.290   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        11.414ns (1.568ns logic, 9.846ns route)
                                                          (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  11.510ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.405ns (Levels of Logic = 5)
  Clock Path Skew:      0.202ns (0.699 - 0.497)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y72.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C2         net (fanout=20)       2.138   dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.B1         net (fanout=3)        1.287   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y84.A2         net (fanout=48)       1.800   dvi.dvi0/N47
    SLICE_X79Y84.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X3Y14.ADDRAL8    net (fanout=1)        1.290   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        11.405ns (1.565ns logic, 9.840ns route)
                                                          (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay:                  11.267ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.162ns (Levels of Logic = 5)
  Clock Path Skew:      0.202ns (0.699 - 0.497)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y72.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C2         net (fanout=20)       2.138   dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.A1         net (fanout=3)        1.293   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y82.B4         net (fanout=48)       1.543   dvi.dvi0/N47
    SLICE_X79Y82.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X3Y14.ADDRAL10   net (fanout=1)        1.295   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        11.162ns (1.568ns logic, 9.594ns route)
                                                          (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  11.258ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.153ns (Levels of Logic = 5)
  Clock Path Skew:      0.202ns (0.699 - 0.497)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y72.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C2         net (fanout=20)       2.138   dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.B1         net (fanout=3)        1.287   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y82.B4         net (fanout=48)       1.543   dvi.dvi0/N47
    SLICE_X79Y82.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X3Y14.ADDRAL10   net (fanout=1)        1.295   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        11.153ns (1.565ns logic, 9.588ns route)
                                                          (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  11.187ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.082ns (Levels of Logic = 5)
  Clock Path Skew:      0.202ns (0.699 - 0.497)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y72.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C2         net (fanout=20)       2.138   dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.A1         net (fanout=3)        1.293   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X74Y84.A4         net (fanout=48)       1.576   dvi.dvi0/N47
    SLICE_X74Y84.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X3Y14.ADDRAL12   net (fanout=1)        1.182   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        11.082ns (1.568ns logic, 9.514ns route)
                                                          (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  11.178ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.073ns (Levels of Logic = 5)
  Clock Path Skew:      0.202ns (0.699 - 0.497)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y72.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C2         net (fanout=20)       2.138   dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.B1         net (fanout=3)        1.287   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X74Y84.A4         net (fanout=48)       1.576   dvi.dvi0/N47
    SLICE_X74Y84.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X3Y14.ADDRAL12   net (fanout=1)        1.182   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        11.073ns (1.565ns logic, 9.508ns route)
                                                          (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Delay:                  11.131ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.026ns (Levels of Logic = 5)
  Clock Path Skew:      0.202ns (0.699 - 0.497)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y72.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C2         net (fanout=20)       2.138   dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.A1         net (fanout=3)        1.293   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X77Y82.D3         net (fanout=48)       1.496   dvi.dvi0/N47
    SLICE_X77Y82.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X3Y14.ADDRAL9    net (fanout=1)        1.206   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        11.026ns (1.568ns logic, 9.458ns route)
                                                          (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  11.122ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.017ns (Levels of Logic = 5)
  Clock Path Skew:      0.202ns (0.699 - 0.497)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y72.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C2         net (fanout=20)       2.138   dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.B1         net (fanout=3)        1.287   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X77Y82.D3         net (fanout=48)       1.496   dvi.dvi0/N47
    SLICE_X77Y82.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X3Y14.ADDRAL9    net (fanout=1)        1.206   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        11.017ns (1.565ns logic, 9.452ns route)
                                                          (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  11.121ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.016ns (Levels of Logic = 5)
  Clock Path Skew:      0.202ns (0.699 - 0.497)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y72.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C2         net (fanout=20)       2.138   dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.A1         net (fanout=3)        1.293   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y82.A2         net (fanout=48)       1.791   dvi.dvi0/N47
    SLICE_X79Y82.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y14.ADDRAL13   net (fanout=1)        0.901   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        11.016ns (1.568ns logic, 9.448ns route)
                                                          (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  11.112ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      11.007ns (Levels of Logic = 5)
  Clock Path Skew:      0.202ns (0.699 - 0.497)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y72.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C2         net (fanout=20)       2.138   dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.B1         net (fanout=3)        1.287   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y82.A2         net (fanout=48)       1.791   dvi.dvi0/N47
    SLICE_X79Y82.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X3Y14.ADDRAL13   net (fanout=1)        0.901   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        11.007ns (1.565ns logic, 9.442ns route)
                                                          (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Delay:                  10.906ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      10.801ns (Levels of Logic = 5)
  Clock Path Skew:      0.202ns (0.699 - 0.497)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y72.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C2         net (fanout=20)       2.138   dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.A1         net (fanout=3)        1.293   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X78Y84.A4         net (fanout=48)       1.416   dvi.dvi0/N47
    SLICE_X78Y84.A          Tilo                  0.094   N514
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y14.ADDRAL7    net (fanout=1)        1.061   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        10.801ns (1.568ns logic, 9.233ns route)
                                                          (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Delay:                  10.897ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      10.792ns (Levels of Logic = 5)
  Clock Path Skew:      0.202ns (0.699 - 0.497)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y72.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C2         net (fanout=20)       2.138   dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.B1         net (fanout=3)        1.287   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X78Y84.A4         net (fanout=48)       1.416   dvi.dvi0/N47
    SLICE_X78Y84.A          Tilo                  0.094   N514
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X3Y14.ADDRAL7    net (fanout=1)        1.061   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        10.792ns (1.565ns logic, 9.227ns route)
                                                          (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Delay:                  10.803ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      10.698ns (Levels of Logic = 5)
  Clock Path Skew:      0.202ns (0.699 - 0.497)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y72.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C2         net (fanout=20)       2.138   dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.A1         net (fanout=3)        1.293   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X77Y82.B5         net (fanout=48)       1.280   dvi.dvi0/N47
    SLICE_X77Y82.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X3Y14.ADDRAL6    net (fanout=1)        1.094   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        10.698ns (1.568ns logic, 9.130ns route)
                                                          (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  10.794ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      10.689ns (Levels of Logic = 5)
  Clock Path Skew:      0.202ns (0.699 - 0.497)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y72.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C2         net (fanout=20)       2.138   dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.B1         net (fanout=3)        1.287   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X77Y82.B5         net (fanout=48)       1.280   dvi.dvi0/N47
    SLICE_X77Y82.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X3Y14.ADDRAL6    net (fanout=1)        1.094   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        10.689ns (1.565ns logic, 9.124ns route)
                                                          (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  10.784ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      10.679ns (Levels of Logic = 5)
  Clock Path Skew:      0.202ns (0.699 - 0.497)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y72.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C2         net (fanout=20)       2.138   dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.A1         net (fanout=3)        1.293   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X77Y82.A5         net (fanout=48)       1.283   dvi.dvi0/N47
    SLICE_X77Y82.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X3Y14.ADDRAL11   net (fanout=1)        1.072   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        10.679ns (1.568ns logic, 9.111ns route)
                                                          (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  10.775ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      10.670ns (Levels of Logic = 5)
  Clock Path Skew:      0.202ns (0.699 - 0.497)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X68Y72.BQ         Tcko                  0.471   dvi.dvi0/t.fifo_ren
                                                          dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C2         net (fanout=20)       2.138   dvi.dvi0/t.fifo_ren
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.B1         net (fanout=3)        1.287   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X77Y82.A5         net (fanout=48)       1.283   dvi.dvi0/N47
    SLICE_X77Y82.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X3Y14.ADDRAL11   net (fanout=1)        1.072   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        10.670ns (1.565ns logic, 9.105ns route)
                                                          (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  10.487ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      10.290ns (Levels of Logic = 5)
  Clock Path Skew:      0.110ns (1.388 - 1.278)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y89.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X76Y88.C1         net (fanout=2)        1.035   dvi.dvi0/t.read_pointer_out_0
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.A1         net (fanout=3)        1.293   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y84.A2         net (fanout=48)       1.800   dvi.dvi0/N47
    SLICE_X79Y84.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X3Y14.ADDRAL8    net (fanout=1)        1.290   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        10.290ns (1.547ns logic, 8.743ns route)
                                                          (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  10.478ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      10.281ns (Levels of Logic = 5)
  Clock Path Skew:      0.110ns (1.388 - 1.278)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y89.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X76Y88.C1         net (fanout=2)        1.035   dvi.dvi0/t.read_pointer_out_0
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.B1         net (fanout=3)        1.287   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y84.A2         net (fanout=48)       1.800   dvi.dvi0/N47
    SLICE_X79Y84.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X3Y14.ADDRAL8    net (fanout=1)        1.290   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        10.281ns (1.544ns logic, 8.737ns route)
                                                          (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  10.235ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      10.038ns (Levels of Logic = 5)
  Clock Path Skew:      0.110ns (1.388 - 1.278)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y89.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X76Y88.C1         net (fanout=2)        1.035   dvi.dvi0/t.read_pointer_out_0
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.A1         net (fanout=3)        1.293   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y82.B4         net (fanout=48)       1.543   dvi.dvi0/N47
    SLICE_X79Y82.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X3Y14.ADDRAL10   net (fanout=1)        1.295   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        10.038ns (1.547ns logic, 8.491ns route)
                                                          (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Delay:                  10.226ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      10.029ns (Levels of Logic = 5)
  Clock Path Skew:      0.110ns (1.388 - 1.278)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y89.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X76Y88.C1         net (fanout=2)        1.035   dvi.dvi0/t.read_pointer_out_0
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.B1         net (fanout=3)        1.287   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y82.B4         net (fanout=48)       1.543   dvi.dvi0/N47
    SLICE_X79Y82.B          Tilo                  0.094   dvi.dvi0/read_pointer_clut(4)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X3Y14.ADDRAL10   net (fanout=1)        1.295   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                        10.029ns (1.544ns logic, 8.485ns route)
                                                          (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Delay:                  10.155ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.958ns (Levels of Logic = 5)
  Clock Path Skew:      0.110ns (1.388 - 1.278)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y89.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X76Y88.C1         net (fanout=2)        1.035   dvi.dvi0/t.read_pointer_out_0
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.A1         net (fanout=3)        1.293   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X74Y84.A4         net (fanout=48)       1.576   dvi.dvi0/N47
    SLICE_X74Y84.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X3Y14.ADDRAL12   net (fanout=1)        1.182   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.958ns (1.547ns logic, 8.411ns route)
                                                          (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  10.146ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.949ns (Levels of Logic = 5)
  Clock Path Skew:      0.110ns (1.388 - 1.278)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y89.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X76Y88.C1         net (fanout=2)        1.035   dvi.dvi0/t.read_pointer_out_0
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.B1         net (fanout=3)        1.287   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X74Y84.A4         net (fanout=48)       1.576   dvi.dvi0/N47
    SLICE_X74Y84.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X3Y14.ADDRAL12   net (fanout=1)        1.182   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.949ns (1.544ns logic, 8.405ns route)
                                                          (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  10.099ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.902ns (Levels of Logic = 5)
  Clock Path Skew:      0.110ns (1.388 - 1.278)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y89.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X76Y88.C1         net (fanout=2)        1.035   dvi.dvi0/t.read_pointer_out_0
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.A1         net (fanout=3)        1.293   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X77Y82.D3         net (fanout=48)       1.496   dvi.dvi0/N47
    SLICE_X77Y82.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X3Y14.ADDRAL9    net (fanout=1)        1.206   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.902ns (1.547ns logic, 8.355ns route)
                                                          (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Delay:                  10.091ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_5 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.872ns (Levels of Logic = 5)
  Clock Path Skew:      0.088ns (1.388 - 1.300)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_5 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X77Y88.CQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_6
                                                          dvi.dvi0/t.read_pointer_out_5
    SLICE_X76Y88.C3         net (fanout=2)        0.617   dvi.dvi0/t.read_pointer_out_5
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.A1         net (fanout=3)        1.293   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Tilo                  0.374   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_G
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X79Y84.A2         net (fanout=48)       1.800   dvi.dvi0/N47
    SLICE_X79Y84.A          Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X3Y14.ADDRAL8    net (fanout=1)        1.290   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.872ns (1.547ns logic, 8.325ns route)
                                                          (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay:                  10.090ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      9.893ns (Levels of Logic = 5)
  Clock Path Skew:      0.110ns (1.388 - 1.278)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X75Y89.AQ         Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                          dvi.dvi0/t.read_pointer_out_0
    SLICE_X76Y88.C1         net (fanout=2)        1.035   dvi.dvi0/t.read_pointer_out_0
    SLICE_X76Y88.C          Tilo                  0.094   dvi.dvi0/read_pointer_fifo(7)
                                                          dvi.dvi0/t_sync_not00012_SW0
    SLICE_X76Y90.A1         net (fanout=1)        0.904   N1048
    SLICE_X76Y90.A          Tilo                  0.094   N182
                                                          dvi.dvi0/t_sync_not00012
    SLICE_X82Y98.B1         net (fanout=3)        1.287   dvi.dvi0/v1_lock_and0000
    SLICE_X82Y98.AMUX       Topba                 0.371   dvi.dvi0/t.lock
                                                          dvi.dvi0/v1_lock_mux0002_F
                                                          dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A1         net (fanout=15)       2.421   dvi.dvi0/v1_lock_mux0002
    SLICE_X89Y70.A          Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X77Y82.D3         net (fanout=48)       1.496   dvi.dvi0/N47
    SLICE_X77Y82.D          Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                          dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X3Y14.ADDRAL9    net (fanout=1)        1.206   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X3Y14.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ----------------------------------------------------  ---------------------------
    Total                                         9.893ns (1.544ns logic, 8.349ns route)
                                                          (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_pad/xcv2.u0/ol
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_pad/xcv2.u0/ol             |     10.000ns|      7.142ns|      8.332ns|            0|            0|            0|     47004168|
| clkgen0/xc5l.v/clk0B          |     20.000ns|     16.620ns|          N/A|            0|            0|     47004165|            0|
| dvi.dvictrl0/clk_l            |     10.000ns|      8.332ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for clk_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_200                        |      5.000ns|      4.910ns|      4.480ns|            0|            0|         7361|           32|
| ddrsp0.ddrc0/ddr_phy0/ddr_phy0|      5.000ns|      4.480ns|          N/A|            0|            0|           32|            0|
| /xc4v.ddr_phy0/clk_90ro       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |   16.620|         |    2.616|         |
clk_200_n      |    4.172|         |         |         |
clk_200_p      |    4.172|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.294|         |         |         |
clk_200_n      |    4.910|    3.360|    2.451|         |
clk_200_p      |    4.910|    3.360|    2.451|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.294|         |         |         |
clk_200_n      |    4.910|    3.360|    2.451|         |
clk_200_p      |    4.910|    3.360|    2.451|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 47071228 paths, 0 nets, and 37805 connections

Design statistics:
   Minimum period:  16.620ns{1}   (Maximum frequency:  60.168MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 27 18:56:54 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 742 MB



