# Chip Design Engineer | Silicon Jackets

## About

*[Your description of the work, projects, and contributions]*

## Analog Mixed-Signal Design (Oct 2025 – Present)

*[Your description of analog mixed-signal work]*

## Digital Design (Jan 2025 – Present)

*[Your description of digital design work]*

## Tools Used
- Cadence Virtuoso (Schematic Editor, Layout Editor)
- Spectre Circuit Simulator
- SystemVerilog
- Verdi
- DRC/LVS Verification Tools
- Coverage Analysis Tools

## Skills Demonstrated
- Analog IC design fundamentals
- MOSFET physics and modeling
- Schematic design and simulation
- Custom layout techniques
- Design verification (DRC/LVS)
- SystemVerilog RTL design
- Testbench development
- Constrained random verification
- Coverage-driven verification (99.62% DUT coverage)
- Fast division algorithms (Newton-Raphson, Goldschmidt)
- Hardware-efficient lookup table design
- Physical design and implementation

## Resources
*[Add relevant documentation, design reviews, or resources here]*

