// Seed: 901706337
module module_0;
  tri1 id_1 = id_1;
  id_2(
      .id_0(id_3 - 1), .id_1(id_3 == id_3 == 1), .id_2(1'd0), .id_3(id_1 >> id_1), .id_4(id_3)
  );
  assign id_3 = 1;
  wire id_4, id_5;
endmodule
module module_1 (
    input wor id_0
);
  assign id_2 = 1;
  assign id_2 = 1;
  tri id_3 = 1 == 1 - !id_2, id_4;
  always_ff @(posedge 1 or posedge ~id_3, posedge id_3 or posedge id_0) id_4 = id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_5(
      .id_0(1), .id_1((id_4) ^ id_3), .id_2((id_0))
  );
  wire id_6, id_7;
endmodule
