# Reading pref.tcl
# do fft_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64 {C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:54 on Mar 31,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64" C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B_tb.v 
# -- Compiling module USFFT64_2B_tb
# 
# Top level modules:
# 	USFFT64_2B_tb
# End time: 09:43:54 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64 {C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:54 on Mar 31,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64" C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v 
# -- Compiling module USFFT64_2B
# 
# Top level modules:
# 	USFFT64_2B
# End time: 09:43:54 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64 {C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/WROM64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:55 on Mar 31,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64" C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/WROM64.v 
# -- Compiling module WROM64
# 
# Top level modules:
# 	WROM64
# End time: 09:43:55 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64 {C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/rotator64_v.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:55 on Mar 31,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64" C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/rotator64_v.v 
# -- Compiling module ROTATOR64
# 
# Top level modules:
# 	ROTATOR64
# End time: 09:43:55 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64 {C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/ram2x64c_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:55 on Mar 31,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64" C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/ram2x64c_1.v 
# -- Compiling module RAM2x64C_1
# 
# Top level modules:
# 	RAM2x64C_1
# End time: 09:43:55 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64 {C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/fft8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:56 on Mar 31,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64" C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/fft8.v 
# -- Compiling module FFT8
# 
# Top level modules:
# 	FFT8
# End time: 09:43:56 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64 {C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/cnorm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:56 on Mar 31,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64" C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/cnorm.v 
# -- Compiling module CNORM
# 
# Top level modules:
# 	CNORM
# End time: 09:43:56 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64 {C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/bufram64c1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:56 on Mar 31,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64" C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/bufram64c1.v 
# -- Compiling module BUFRAM64C1
# 
# Top level modules:
# 	BUFRAM64C1
# End time: 09:43:56 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64 {C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/mpu707.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:56 on Mar 31,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64" C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/mpu707.v 
# -- Compiling module MPU707
# 
# Top level modules:
# 	MPU707
# End time: 09:43:57 on Mar 31,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64 {C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:57 on Mar 31,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64" C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B_tb.v 
# -- Compiling module USFFT64_2B_tb
# 
# Top level modules:
# 	USFFT64_2B_tb
# End time: 09:43:57 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64 {C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/sin_tst_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:43:57 on Mar 31,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64" C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/sin_tst_rom.v 
# -- Compiling module Wave_ROM64
# 
# Top level modules:
# 	Wave_ROM64
# End time: 09:43:57 on Mar 31,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  USFFT64_2B_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" USFFT64_2B_tb 
# Start time: 09:43:57 on Mar 31,2021
# Loading work.USFFT64_2B_tb
# Loading work.USFFT64_2B
# Loading work.BUFRAM64C1
# Loading work.RAM2x64C_1
# Loading work.FFT8
# Loading work.MPU707
# Loading work.CNORM
# Loading work.ROTATOR64
# Loading work.WROM64
# ** Warning: (vsim-3015) [PCDPC] - Port size (20) does not match connection size (18) for port 'DOR'. The port definition is at: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/cnorm.v(63).
#    Time: 0 ps  Iteration: 0  Instance: /USFFT64_2B_tb/UUT/U_NORM2 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v Line: 189
# ** Warning: (vsim-3015) [PCDPC] - Port size (20) does not match connection size (18) for port 'DOI'. The port definition is at: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/cnorm.v(63).
#    Time: 0 ps  Iteration: 0  Instance: /USFFT64_2B_tb/UUT/U_NORM2 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v Line: 189
# ** Warning: (vsim-3015) [PCDPC] - Port size (19) does not match connection size (18) for port 'DR'. The port definition is at: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/bufram64c1.v(65).
#    Time: 0 ps  Iteration: 0  Instance: /USFFT64_2B_tb/UUT/Ubuf3 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (19) does not match connection size (18) for port 'DI'. The port definition is at: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/bufram64c1.v(65).
#    Time: 0 ps  Iteration: 0  Instance: /USFFT64_2B_tb/UUT/Ubuf3 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (19) does not match connection size (18) for port 'DOR'. The port definition is at: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/bufram64c1.v(65).
#    Time: 0 ps  Iteration: 0  Instance: /USFFT64_2B_tb/UUT/Ubuf3 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v Line: 203
# ** Warning: (vsim-3015) [PCDPC] - Port size (19) does not match connection size (18) for port 'DOI'. The port definition is at: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/bufram64c1.v(65).
#    Time: 0 ps  Iteration: 0  Instance: /USFFT64_2B_tb/UUT/Ubuf3 File: C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/USFFT64_2B.v Line: 203
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Result ready at                    5
# Result ready at                 2425
# Break key hit
# Break in Module WROM64 at C:/Users/Jeff/Documents/GitHub/FFT/pipelined_FFT64/WROM64.v line 184
# End time: 09:49:08 on Mar 31,2021, Elapsed time: 0:05:11
# Errors: 0, Warnings: 6
