#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Mar  6 18:34:44 2020
# Process ID: 704
# Current directory: C:/TE0820/vivado/TE0820.runs/impl_1
# Command line: vivado.exe -log zusys_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zusys_wrapper.tcl -notrace
# Log file: C:/TE0820/vivado/TE0820.runs/impl_1/zusys_wrapper.vdi
# Journal file: C:/TE0820/vivado/TE0820.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source zusys_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TE0820/ip_repo/WHL_PWM_Core_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/TE0820/ip_lib'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top zusys_wrapper -part xczu2cg-sfvc784-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-i
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_axi_gpio_0_0/zusys_axi_gpio_0_0.dcp' for cell 'zusys_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_labtools_fmeter_0_0/zusys_labtools_fmeter_0_0.dcp' for cell 'zusys_i/labtools_fmeter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_mdm_1_0/zusys_mdm_1_0.dcp' for cell 'zusys_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_microblaze_0_0/zusys_microblaze_0_0.dcp' for cell 'zusys_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_microblaze_0_axi_intc_0/zusys_microblaze_0_axi_intc_0.dcp' for cell 'zusys_i/microblaze_0_axi_intc'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_rst_ps8_0_99M_1/zusys_rst_ps8_0_99M_1.dcp' for cell 'zusys_i/rst_ps8_0_99M'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_util_ds_buf_0_0/zusys_util_ds_buf_0_0.dcp' for cell 'zusys_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_vio_0_0/zusys_vio_0_0.dcp' for cell 'zusys_i/vio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.dcp' for cell 'zusys_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_dlmb_bram_if_cntlr_0/zusys_dlmb_bram_if_cntlr_0.dcp' for cell 'zusys_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_dlmb_v10_0/zusys_dlmb_v10_0.dcp' for cell 'zusys_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_ilmb_bram_if_cntlr_0/zusys_ilmb_bram_if_cntlr_0.dcp' for cell 'zusys_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_ilmb_v10_0/zusys_ilmb_v10_0.dcp' for cell 'zusys_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_lmb_bram_0/zusys_lmb_bram_0.dcp' for cell 'zusys_i/microblaze_0_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_s01_mmu_0/zusys_s01_mmu_0.dcp' for cell 'zusys_i/ps8_0_axi_periph/s01_mmu'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_s02_mmu_0/zusys_s02_mmu_0.dcp' for cell 'zusys_i/ps8_0_axi_periph/s02_mmu'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_xbar_0/zusys_xbar_0.dcp' for cell 'zusys_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_ds_0/zusys_auto_ds_0.dcp' for cell 'zusys_i/ps8_0_axi_periph/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_pc_0/zusys_auto_pc_0.dcp' for cell 'zusys_i/ps8_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_ds_1/zusys_auto_ds_1.dcp' for cell 'zusys_i/ps8_0_axi_periph/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_pc_1/zusys_auto_pc_1.dcp' for cell 'zusys_i/ps8_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_us_0/zusys_auto_us_0.dcp' for cell 'zusys_i/ps8_0_axi_periph/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_pc_2/zusys_auto_pc_2.dcp' for cell 'zusys_i/ps8_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_us_1/zusys_auto_us_1.dcp' for cell 'zusys_i/ps8_0_axi_periph/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_pc_3/zusys_auto_pc_3.dcp' for cell 'zusys_i/ps8_0_axi_periph/s02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_us_2/zusys_auto_us_2.dcp' for cell 'zusys_i/ps8_0_axi_periph/s02_couplers/auto_us'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.590 . Memory (MB): peak = 1435.004 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 466 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'zusys_i/util_ds_buf_0/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: zusys_i/vio_0 UUID: 66574c77-5462-5caf-a675-0772d560daac 
Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_util_ds_buf_0_0/zusys_util_ds_buf_0_0_board.xdc] for cell 'zusys_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_util_ds_buf_0_0/zusys_util_ds_buf_0_0_board.xdc] for cell 'zusys_i/util_ds_buf_0/U0'
Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_vio_0_0/zusys_vio_0_0.xdc] for cell 'zusys_i/vio_0'
Finished Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_vio_0_0/zusys_vio_0_0.xdc] for cell 'zusys_i/vio_0'
Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_zynq_ultra_ps_e_0_0/zusys_zynq_ultra_ps_e_0_0.xdc] for cell 'zusys_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_axi_gpio_0_0/zusys_axi_gpio_0_0_board.xdc] for cell 'zusys_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_axi_gpio_0_0/zusys_axi_gpio_0_0_board.xdc] for cell 'zusys_i/axi_gpio_0/U0'
Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_axi_gpio_0_0/zusys_axi_gpio_0_0.xdc] for cell 'zusys_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_axi_gpio_0_0/zusys_axi_gpio_0_0.xdc] for cell 'zusys_i/axi_gpio_0/U0'
Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_rst_ps8_0_99M_1/zusys_rst_ps8_0_99M_1_board.xdc] for cell 'zusys_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_rst_ps8_0_99M_1/zusys_rst_ps8_0_99M_1_board.xdc] for cell 'zusys_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_rst_ps8_0_99M_1/zusys_rst_ps8_0_99M_1.xdc] for cell 'zusys_i/rst_ps8_0_99M/U0'
Finished Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_rst_ps8_0_99M_1/zusys_rst_ps8_0_99M_1.xdc] for cell 'zusys_i/rst_ps8_0_99M/U0'
Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_microblaze_0_0/zusys_microblaze_0_0.xdc] for cell 'zusys_i/microblaze_0/U0'
Finished Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_microblaze_0_0/zusys_microblaze_0_0.xdc] for cell 'zusys_i/microblaze_0/U0'
Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_dlmb_v10_0/zusys_dlmb_v10_0.xdc] for cell 'zusys_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_dlmb_v10_0/zusys_dlmb_v10_0.xdc] for cell 'zusys_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_ilmb_v10_0/zusys_ilmb_v10_0.xdc] for cell 'zusys_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_ilmb_v10_0/zusys_ilmb_v10_0.xdc] for cell 'zusys_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_microblaze_0_axi_intc_0/zusys_microblaze_0_axi_intc_0.xdc] for cell 'zusys_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_microblaze_0_axi_intc_0/zusys_microblaze_0_axi_intc_0.xdc] for cell 'zusys_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_mdm_1_0/zusys_mdm_1_0.xdc] for cell 'zusys_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_mdm_1_0/zusys_mdm_1_0.xdc:51]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1971.395 ; gain = 425.539
Finished Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_mdm_1_0/zusys_mdm_1_0.xdc] for cell 'zusys_i/mdm_1/U0'
Parsing XDC File [C:/TE0820/constraints/vivado_target.xdc]
Finished Parsing XDC File [C:/TE0820/constraints/vivado_target.xdc]
Parsing XDC File [C:/TE0820/constraints/_i_bitgen.xdc]
Finished Parsing XDC File [C:/TE0820/constraints/_i_bitgen.xdc]
Parsing XDC File [C:/TE0820/constraints/_i_io.xdc]
Finished Parsing XDC File [C:/TE0820/constraints/_i_io.xdc]
Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_microblaze_0_axi_intc_0/zusys_microblaze_0_axi_intc_0_clocks.xdc] for cell 'zusys_i/microblaze_0_axi_intc/U0'
Finished Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_microblaze_0_axi_intc_0/zusys_microblaze_0_axi_intc_0_clocks.xdc] for cell 'zusys_i/microblaze_0_axi_intc/U0'
Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_us_0/zusys_auto_us_0_clocks.xdc] for cell 'zusys_i/ps8_0_axi_periph/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_us_0/zusys_auto_us_0_clocks.xdc] for cell 'zusys_i/ps8_0_axi_periph/s00_couplers/auto_us/inst'
Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_us_1/zusys_auto_us_1_clocks.xdc] for cell 'zusys_i/ps8_0_axi_periph/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_us_1/zusys_auto_us_1_clocks.xdc] for cell 'zusys_i/ps8_0_axi_periph/s01_couplers/auto_us/inst'
Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_us_2/zusys_auto_us_2_clocks.xdc] for cell 'zusys_i/ps8_0_axi_periph/s02_couplers/auto_us/inst'
Finished Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_us_2/zusys_auto_us_2_clocks.xdc] for cell 'zusys_i/ps8_0_axi_periph/s02_couplers/auto_us/inst'
Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_ds_0/zusys_auto_ds_0_clocks.xdc] for cell 'zusys_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_ds_0/zusys_auto_ds_0_clocks.xdc] for cell 'zusys_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst'
Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_ds_1/zusys_auto_ds_1_clocks.xdc] for cell 'zusys_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/TE0820/vivado/TE0820.srcs/sources_1/bd/zusys/ip/zusys_auto_ds_1/zusys_auto_ds_1_clocks.xdc] for cell 'zusys_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zusys_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zusys_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zusys_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zusys_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zusys_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zusys_i/ps8_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zusys_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zusys_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zusys_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zusys_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zusys_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zusys_i/ps8_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell zusys_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'zusys_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: C:/TE0820/vitis/SW_MB_0/Debug/SW_MB_0.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1971.395 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 288 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 40 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 129 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 14 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 64 instances

72 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1971.395 ; gain = 1448.133
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1971.395 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 174cbe3f8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1981.691 ; gain = 10.297

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "8eb5b3a011c25b7c".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2203.938 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 15cd899be

Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 2203.938 ; gain = 13.453

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 32 inverter(s) to 1960 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1fa544749

Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 2203.938 ; gain = 13.453
INFO: [Opt 31-389] Phase Retarget created 565 cells and removed 1020 cells
INFO: [Opt 31-1021] In phase Retarget, 161 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 9 inverter(s) to 14 load pin(s).
Phase 3 Constant propagation | Checksum: 22a5e8845

Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2203.938 ; gain = 13.453
INFO: [Opt 31-389] Phase Constant propagation created 404 cells and removed 1682 cells
INFO: [Opt 31-1021] In phase Constant propagation, 128 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 239ae2a04

Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2203.938 ; gain = 13.453
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 2232 cells
INFO: [Opt 31-1021] In phase Sweep, 1114 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 5 BUFG optimization | Checksum: 239ae2a04

Time (s): cpu = 00:00:15 ; elapsed = 00:00:27 . Memory (MB): peak = 2203.938 ; gain = 13.453
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 239ae2a04

Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2203.938 ; gain = 13.453
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 239ae2a04

Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 2203.938 ; gain = 13.453
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 156 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             565  |            1020  |                                            161  |
|  Constant propagation         |             404  |            1682  |                                            128  |
|  Sweep                        |               0  |            2232  |                                           1114  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            156  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2203.938 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1d7404ab6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 2203.938 ; gain = 13.453

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.025 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 1d7404ab6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 4520.586 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1d7404ab6

Time (s): cpu = 00:00:45 ; elapsed = 00:00:41 . Memory (MB): peak = 4520.586 ; gain = 2316.648

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d7404ab6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4520.586 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4520.586 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d7404ab6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 4520.586 ; gain = 2549.191
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/TE0820/vivado/TE0820.runs/impl_1/zusys_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
Command: report_drc -file zusys_wrapper_drc_opted.rpt -pb zusys_wrapper_drc_opted.pb -rpx zusys_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/TE0820/vivado/TE0820.runs/impl_1/zusys_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4520.586 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15574beac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 4520.586 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 120b392d4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1efc2d30b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1efc2d30b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4520.586 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1efc2d30b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2b59e21b4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 771 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 288 nets or cells. Created 0 new cell, deleted 288 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4520.586 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            288  |                   288  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            288  |                   288  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 2101c8a70

Time (s): cpu = 00:00:42 ; elapsed = 00:00:25 . Memory (MB): peak = 4520.586 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1c8a1a7df

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 4520.586 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1c8a1a7df

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2064abb5a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23d0df07c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 246456f87

Time (s): cpu = 00:00:45 ; elapsed = 00:00:28 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 2918a114e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 1fa3f30ac

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 24553d7f7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 3.4.4 Commit Slice Clusters
Phase 3.4.4 Commit Slice Clusters | Checksum: 1a72703c8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 4520.586 ; gain = 0.000
Phase 3.4 Small Shape DP | Checksum: 1a72703c8

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 1ba77c9cd

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 23219b48f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 4520.586 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 23219b48f

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 24987bff6

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net zusys_i/rst_ps8_0_99M/U0/peripheral_aresetn[0], inserted BUFG to drive 1144 loads.
INFO: [Place 46-45] Replicated bufg driver zusys_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a90e2af0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.416. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 171bdd502

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 4520.586 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 171bdd502

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 171bdd502

Time (s): cpu = 00:01:06 ; elapsed = 00:00:44 . Memory (MB): peak = 4520.586 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1cb5bcc11

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4520.586 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1d8fd266b

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 4520.586 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d8fd266b

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 4520.586 ; gain = 0.000
Ending Placer Task | Checksum: 1d1096092

Time (s): cpu = 00:01:09 ; elapsed = 00:00:46 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
142 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:49 . Memory (MB): peak = 4520.586 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.835 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/TE0820/vivado/TE0820.runs/impl_1/zusys_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zusys_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zusys_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 4520.586 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
151 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4520.586 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.861 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/TE0820/vivado/TE0820.runs/impl_1/zusys_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu2cg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a02f7f84 ConstDB: 0 ShapeSum: d73be9ff RouteDB: 599df70f

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 13a36faa4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 4520.586 ; gain = 0.000
Post Restoration Checksum: NetGraph: f9fd9479 NumContArr: e0fd8997 Constraints: 85667817 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 260619627

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 260619627

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 260619627

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: e9e5f8f6

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 15baf7e54

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.495  | TNS=0.000  | WHS=-0.088 | THS=-4.567 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1c2e3e053

Time (s): cpu = 00:00:50 ; elapsed = 00:00:38 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.495  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 17934f799

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 4520.586 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 100618c26

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 4520.586 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00389374 %
  Global Horizontal Routing Utilization  = 0.00746979 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11754
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9402
  Number of Partially Routed Nets     = 2352
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 218bf9abd

Time (s): cpu = 00:00:56 ; elapsed = 00:00:42 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2125
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.480  | TNS=0.000  | WHS=-0.214 | THS=-0.316 |

Phase 4.1 Global Iteration 0 | Checksum: 25b9ccfba

Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 19b4ece21

Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 4520.586 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 19b4ece21

Time (s): cpu = 00:01:20 ; elapsed = 00:00:59 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 222e85107

Time (s): cpu = 00:01:22 ; elapsed = 00:01:01 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.480  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 20f4a9044

Time (s): cpu = 00:01:22 ; elapsed = 00:01:01 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 20f4a9044

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 4520.586 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 20f4a9044

Time (s): cpu = 00:01:23 ; elapsed = 00:01:01 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2541ede6e

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.480  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 23edf46e7

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 4520.586 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 23edf46e7

Time (s): cpu = 00:01:25 ; elapsed = 00:01:03 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.20994 %
  Global Horizontal Routing Utilization  = 2.34174 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f8d5a3dd

Time (s): cpu = 00:01:25 ; elapsed = 00:01:03 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f8d5a3dd

Time (s): cpu = 00:01:25 ; elapsed = 00:01:03 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f8d5a3dd

Time (s): cpu = 00:01:26 ; elapsed = 00:01:04 . Memory (MB): peak = 4520.586 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.480  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f8d5a3dd

Time (s): cpu = 00:01:26 ; elapsed = 00:01:04 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:26 ; elapsed = 00:01:04 . Memory (MB): peak = 4520.586 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
167 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:29 ; elapsed = 00:01:06 . Memory (MB): peak = 4520.586 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/TE0820/vivado/TE0820.runs/impl_1/zusys_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
Command: report_drc -file zusys_wrapper_drc_routed.rpt -pb zusys_wrapper_drc_routed.pb -rpx zusys_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/TE0820/vivado/TE0820.runs/impl_1/zusys_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zusys_wrapper_methodology_drc_routed.rpt -pb zusys_wrapper_methodology_drc_routed.pb -rpx zusys_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/TE0820/vivado/TE0820.runs/impl_1/zusys_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
Command: report_power -file zusys_wrapper_power_routed.rpt -pb zusys_wrapper_power_summary_routed.pb -rpx zusys_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
179 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4520.586 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file zusys_wrapper_route_status.rpt -pb zusys_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zusys_wrapper_timing_summary_routed.rpt -pb zusys_wrapper_timing_summary_routed.pb -rpx zusys_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file zusys_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zusys_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zusys_wrapper_bus_skew_routed.rpt -pb zusys_wrapper_bus_skew_routed.pb -rpx zusys_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Mar  6 18:39:29 2020...
