Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\rat83\Documents\GitHub\FPGA-Project\computer_640_16bit_video\verilog\unsaved.qsys --block-symbol-file --output-directory=C:\Users\rat83\Documents\GitHub\FPGA-Project\computer_640_16bit_video\verilog\unsaved --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/unsaved.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding pio_x [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_x
Progress: Adding pio_y [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_y
Progress: Adding pio_z [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_z
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved.pio_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.pio_y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.pio_z: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: unsaved.pio_x: pio_x.external_connection must be exported, or connected to a matching conduit.
Warning: unsaved.pio_y: pio_y.external_connection must be exported, or connected to a matching conduit.
Warning: unsaved.pio_z: pio_z.external_connection must be exported, or connected to a matching conduit.
Warning: unsaved.pio_x: pio_x.s1 must be connected to an Avalon-MM master
Warning: unsaved.pio_y: pio_y.s1 must be connected to an Avalon-MM master
Warning: unsaved.pio_z: pio_z.s1 must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\rat83\Documents\GitHub\FPGA-Project\computer_640_16bit_video\verilog\unsaved.qsys --synthesis=VERILOG --output-directory=C:\Users\rat83\Documents\GitHub\FPGA-Project\computer_640_16bit_video\verilog\unsaved\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading verilog/unsaved.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding pio_x [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_x
Progress: Adding pio_y [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_y
Progress: Adding pio_z [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_z
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: unsaved.pio_x: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.pio_y: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: unsaved.pio_z: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: unsaved.pio_x: pio_x.external_connection must be exported, or connected to a matching conduit.
Warning: unsaved.pio_y: pio_y.external_connection must be exported, or connected to a matching conduit.
Warning: unsaved.pio_z: pio_z.external_connection must be exported, or connected to a matching conduit.
Warning: unsaved.pio_x: pio_x.s1 must be connected to an Avalon-MM master
Warning: unsaved.pio_y: pio_y.s1 must be connected to an Avalon-MM master
Warning: unsaved.pio_z: pio_z.s1 must be connected to an Avalon-MM master
Info: unsaved: Generating unsaved "unsaved" for QUARTUS_SYNTH
Info: pio_x: Starting RTL generation for module 'unsaved_pio_x'
Info: pio_x:   Generation command is [exec C:/programs/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/programs/intelfpga/18.1/quartus/bin64/perl/lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/programs/intelfpga/18.1/quartus/sopc_builder/bin -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/programs/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_pio_x --dir=C:/Users/rat83/AppData/Local/Temp/alt9486_556450755980964147.dir/0002_pio_x_gen/ --quartus_dir=C:/programs/intelfpga/18.1/quartus --verilog --config=C:/Users/rat83/AppData/Local/Temp/alt9486_556450755980964147.dir/0002_pio_x_gen//unsaved_pio_x_component_configuration.pl  --do_build_sim=0  ]
Info: pio_x: Done RTL generation for module 'unsaved_pio_x'
Info: pio_x: "unsaved" instantiated altera_avalon_pio "pio_x"
Info: rst_controller: "unsaved" instantiated altera_reset_controller "rst_controller"
Info: unsaved: Done "unsaved" with 3 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
