# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1900 0.000512 1024 4.57454e-41 340 47552 2.24051 19.5476 65.6079 87.4497 87.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1900 0.000512 1024 4.59107e-41 340 47592 2.24192 23.2393 65.6684 91.2008 91.2589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1900 0.000512 1024 4.58645e-41 340 47520 2.23677 24.451 65.5809 92.319 92.3771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1900 0.000512 1024 4.57384e-41 340 47520 2.23331 22.5538 65.6 90.4411 90.5009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1900 0.000512 1024 4.57356e-41 340 47500 2.23232 22.8083 65.531 90.6228 90.6797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1900 0.000512 1024 4.56151e-41 340 47488 2.23757 23.3349 65.5237 91.1476 91.2066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1900 0.000512 1024 4.57636e-41 340 47520 2.23846 23.6772 65.5654 91.5313 91.5904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1900 0.000512 1024 4.55576e-41 340 47488 2.24051 23.0687 65.5557 90.9128 90.9707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1900 0.000512 1024 4.59037e-41 340 47424 2.2377 22.9531 65.5981 90.8399 90.8977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1900 0.000512 1024 4.57468e-41 340 47400 2.23027 24.7891 65.5879 92.6576 92.7152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1900 0.000512 1024 4.55576e-41 340 47360 2.24051 28.3258 65.6055 96.2226 96.2826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1900 0.000512 1024 4.56389e-41 345 47616 2.24355 19.6076 65.6571 87.5591 87.6167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1900 0.000512 1024 4.55562e-41 345 47600 2.24461 19.9148 65.5995 87.81 87.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1900 0.000512 1024 4.57468e-41 345 47568 2.23581 19.9949 65.5765 87.8596 87.9173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1900 0.000512 1024 4.57706e-41 345 47544 2.23779 20.1114 65.531 87.9325 87.9921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1900 0.000512 1024 4.55758e-41 345 47552 2.23843 21.2863 65.5698 89.146 89.2031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1900 0.000512 1024 4.56067e-41 345 47520 2.23622 23.7996 65.5925 91.6813 91.7407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1900 0.000512 1024 4.57272e-41 345 47520 2.23894 23.4484 65.5887 91.328 91.3862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1900 0.000512 1024 4.56473e-41 345 47520 2.23846 24.8074 65.571 92.6692 92.7259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1900 0.000512 1024 4.5751e-41 345 47500 2.23584 25.0056 65.6063 92.8974 92.9553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1900 0.000512 1024 4.58855e-41 345 47488 2.23475 25.0401 65.5502 92.8762 92.9358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1900 0.000512 1024 4.55632e-41 345 47520 2.24064 25.0695 65.5833 92.9466 93.0058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1900 0.000512 1024 4.56333e-41 345 47488 2.23856 23.7629 65.6165 91.6721 91.7289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1900 0.000512 1024 4.57496e-41 345 47424 2.23766 26.0525 65.6065 93.9481 94.0056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1900 0.000512 1024 4.58155e-41 345 47400 2.23853 27.6704 65.5452 95.5086 95.5679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1900 0.000512 1024 4.57636e-41 345 47360 2.24074 25.5003 65.6233 93.4158 93.4747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1900 0.000512 1024 4.56193e-41 340 47616 2.24083 18.3248 65.5904 86.209 86.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1900 0.000512 1024 4.56305e-41 340 47600 2.24051 20.7153 65.6302 88.64 88.6987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1900 0.000512 1024 4.57342e-41 340 47616 2.24227 19.497 65.6061 87.3986 87.4578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1900 0.000512 1024 4.58799e-41 340 47600 2.24256 19.8598 65.6539 87.8068 87.8684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1900 0.000512 1024 4.56795e-41 340 47552 2.24054 19.8717 65.5948 87.7595 87.8182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1900 0.000512 1024 4.56851e-41 340 47592 2.24259 24.7766 65.6248 92.6927 92.7529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1900 0.000512 1024 4.58407e-41 340 47520 2.2441 17.6337 65.6111 85.5402 85.6003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1900 0.000512 1024 4.58323e-41 340 47520 2.23715 24.7768 65.5119 92.581 92.6403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1900 0.000512 1024 4.55814e-41 340 47360 2.23219 17.1832 65.4285 84.897 84.9574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1900 0.000512 1024 4.57384e-41 340 47520 2.24035 22.7594 65.5896 90.6409 90.6984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1900 0.000512 1024 4.5807e-41 340 47424 2.23715 16.1812 65.5939 84.0637 84.1218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1900 0.000512 1024 4.58183e-41 340 47500 2.23632 23.4613 65.5238 91.2732 91.3307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1900 0.000512 1024 4.57636e-41 340 47400 2.23642 16.7567 65.5792 84.6235 84.6816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1900 0.000512 1024 4.56431e-41 340 47488 2.23642 29.0477 65.5867 96.9228 96.9825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1900 0.000512 1024 4.56963e-41 340 47264 2.22822 18.9908 65.4373 86.71 86.7693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1900 0.000512 1024 4.58365e-41 340 47520 2.23757 28.5341 65.6384 96.4636 96.5212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1900 0.000512 1024 4.58785e-41 340 47280 2.22829 19.3113 65.4226 87.0155 87.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1900 0.000512 1024 4.58939e-41 340 47488 2.23446 27.753 65.6108 95.6481 95.7054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1900 0.000512 1024 4.58449e-41 340 47360 2.23642 19.1529 65.5475 86.9858 87.0452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1900 0.000512 1024 4.56249e-41 340 47424 2.23907 24.3558 65.5542 92.2025 92.2602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1900 0.000512 1024 4.56627e-41 340 47232 2.23814 16.9697 65.59 84.8487 84.9098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1900 0.000512 1024 4.5594e-41 340 47400 2.23843 25.7741 65.5763 93.6407 93.7008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1900 0.000512 1024 4.58715e-41 340 47200 2.23232 18.8232 65.5349 86.6439 86.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1900 0.000512 1024 4.56319e-41 336 47648 2.24474 18.2185 65.8674 86.3847 86.4425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1900 0.000512 1024 4.59037e-41 336 47640 2.24406 19.2146 65.6236 87.1343 87.1919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1900 0.000512 1024 4.57104e-41 336 47616 2.24458 18.9963 65.5932 86.8831 86.9417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1900 0.000512 1024 4.57384e-41 336 47520 2.23846 12.6404 65.5301 80.4613 80.5194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1900 0.000512 1024 4.58743e-41 336 47600 2.23894 21.8788 65.592 89.7601 89.8189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1900 0.000512 1024 4.56585e-41 336 47488 2.23642 14.3603 65.503 82.1528 82.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1900 0.000512 1024 4.56893e-41 336 47616 2.24448 21.2144 65.6064 89.1154 89.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1900 0.000512 1024 4.5716e-41 336 47488 2.2361 14.2336 65.5129 82.0333 82.0899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1900 0.000512 1024 4.56235e-41 336 47592 2.24461 23.7998 65.6544 91.7533 91.8102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1900 0.000512 1024 4.58631e-41 336 47520 2.2447 17.057 65.6393 84.9951 85.0533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1900 0.000512 1024 4.5709e-41 336 47600 2.24579 22.868 65.6674 90.8333 90.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1900 0.000512 1024 4.55646e-41 336 47520 2.24147 16.2836 65.6152 84.1961 84.2527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1900 0.000512 1024 4.55562e-41 336 47520 2.2367 27.7606 65.5957 95.646 95.7065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1900 0.000512 1024 4.56571e-41 336 47424 2.23584 18.1555 65.5923 86.0359 86.0938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1900 0.000512 1024 4.5744e-41 336 47500 2.23437 28.0695 65.5605 95.9186 95.9775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1900 0.000512 1024 4.57608e-41 336 47400 2.23837 18.9014 65.5074 86.698 86.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1900 0.000512 1024 4.58519e-41 336 47488 2.23693 27.0892 65.5619 94.9377 94.9965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1900 0.000512 1024 4.58407e-41 336 47264 2.22618 18.1514 65.4132 85.8419 85.9025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1900 0.000512 1024 4.57832e-41 336 47520 2.23645 25.4382 65.6212 93.3475 93.4052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1900 0.000512 1024 4.57678e-41 336 47280 2.22826 17.6555 65.4625 85.3981 85.4551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1900 0.000512 1024 4.558e-41 336 47488 2.23651 24.508 65.5801 92.3778 92.4357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1900 0.000512 1024 4.56193e-41 336 47360 2.23574 17.4833 65.5866 85.3545 85.4138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1900 0.000512 1024 4.55646e-41 350 47584 2.24051 21.198 65.5936 89.0852 89.1431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1900 0.000512 1024 4.55772e-41 350 47560 2.23715 19.1652 65.5626 87.0171 87.0755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1900 0.000512 1024 4.58323e-41 350 47520 2.23878 12.6641 65.6225 80.5777 80.6372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1900 0.000512 1024 4.57216e-41 350 47568 2.23846 20.6905 65.639 88.6211 88.6788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1900 0.000512 1024 4.58477e-41 350 47520 2.23853 13.7809 65.6417 81.7097 81.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1900 0.000512 1024 4.558e-41 350 47544 2.23571 21.8006 65.5777 89.666 89.7243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1900 0.000512 1024 4.58519e-41 350 47488 2.23626 14.336 65.6326 82.2585 82.3153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1900 0.000512 1024 4.58785e-41 350 47552 2.23846 22.4645 65.6025 90.3578 90.4178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1900 0.000512 1024 4.56795e-41 350 47488 2.24237 15.2369 65.5924 83.1245 83.1831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1900 0.000512 1024 4.56627e-41 350 47520 2.23254 25.1904 65.5626 93.0379 93.0959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1900 0.000512 1024 4.56865e-41 350 47376 2.23376 17.8094 65.4724 85.5699 85.6283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1900 0.000512 1024 4.5744e-41 350 47520 2.23437 24.021 65.6187 91.9268 91.9843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1900 0.000512 1024 4.57972e-41 350 47360 2.22986 17.0545 65.4636 84.8007 84.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1900 0.000512 1024 4.56263e-41 350 47520 2.23635 28.5997 65.6519 96.5384 96.5985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1900 0.000512 1024 4.56725e-41 350 47424 2.24016 18.6066 65.6538 86.553 86.6126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1900 0.000512 1024 4.57202e-41 350 47500 2.23366 29.1584 65.569 97.0164 97.0751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1900 0.000512 1024 4.58841e-41 350 47400 2.23741 20.0036 65.6257 87.9172 87.9772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1900 0.000512 1024 4.55814e-41 350 47488 2.23626 27.2203 65.6236 95.1329 95.1888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1900 0.000512 1024 4.58112e-41 350 47264 2.22918 18.2106 65.4074 85.9013 85.9627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1900 0.000512 1024 4.58897e-41 350 47400 2.23014 25.9152 65.5148 93.7106 93.7699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1900 0.000512 1024 4.57118e-41 350 47280 2.22784 18.2839 65.4629 86.0259 86.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1900 0.000512 1024 4.56739e-41 350 47488 2.24051 26.0753 65.5909 93.959 94.0196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1900 0.000512 1024 4.57104e-41 350 47360 2.23974 18.2637 65.6432 86.1968 86.2557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1900 0.000512 1024 4.57944e-41 352 47584 2.24342 18.7694 65.6105 86.6733 86.7305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1900 0.000512 1024 4.58421e-41 352 47552 2.24198 12.4109 65.6428 80.3465 80.4065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1900 0.000512 1024 4.58463e-41 352 47560 2.24051 19.4789 65.5779 87.3505 87.4078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1900 0.000512 1024 4.58267e-41 352 47520 2.24051 12.9598 65.6343 80.8841 80.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1900 0.000512 1024 4.58771e-41 352 47568 2.24374 21.7582 65.6504 89.7035 89.7597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1900 0.000512 1024 4.55954e-41 352 47520 2.2431 13.6336 65.6013 81.5287 81.5882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1900 0.000512 1024 4.56263e-41 352 47544 2.24096 20.226 65.6333 88.15 88.2097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1900 0.000512 1024 4.58715e-41 352 47488 2.23846 13.3244 65.6271 81.2399 81.2993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1900 0.000512 1024 4.56823e-41 352 47376 2.23674 11.2681 65.5497 79.1063 79.1665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1900 0.000512 1024 4.56459e-41 352 47552 2.2393 21.1404 65.6092 89.0428 89.1019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1900 0.000512 1024 4.59051e-41 352 47488 2.23885 14.287 65.6564 82.2332 82.2915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1900 0.000512 1024 4.56921e-41 352 47424 2.24307 12.0489 65.6516 79.9969 80.0584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1900 0.000512 1024 4.57636e-41 352 47520 2.24051 29.2111 65.5747 97.0773 97.1356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1900 0.000512 1024 4.58253e-41 352 47376 2.23642 19.1108 65.5341 86.9339 86.9949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1900 0.000512 1024 4.56893e-41 352 47304 2.23549 15.9973 65.4712 83.7553 83.8131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1900 0.000512 1024 4.59023e-41 352 47520 2.24 28.2284 65.5784 96.1002 96.1582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1900 0.000512 1024 4.58617e-41 352 47360 2.23878 19.3869 65.5358 87.2123 87.2743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1900 0.000512 1024 4.55997e-41 352 47280 2.23834 15.375 65.5171 83.1816 83.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1900 0.000512 1024 4.55744e-41 352 47520 2.24179 25.2301 65.604 93.1293 93.1855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1900 0.000512 1024 4.5779e-41 352 47424 2.24275 17.695 65.6073 85.5976 85.6575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1900 0.000512 1024 4.56935e-41 352 47232 2.23642 15.8044 65.5227 83.6163 83.6751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1900 0.000512 1024 4.58855e-41 352 47500 2.23846 26.4765 65.5773 94.3471 94.4061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1900 0.000512 1024 4.55898e-41 352 47400 2.24256 18.2659 65.6321 86.1921 86.2579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1900 0.000512 1024 4.57384e-41 352 47100 2.22362 16.1082 65.31 83.6924 83.7508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1900 0.000512 1024 4.56067e-41 352 47488 2.2383 24.901 65.578 92.7659 92.8242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1900 0.000512 1024 4.59107e-41 352 47264 2.23232 17.7646 65.4286 85.4753 85.5346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1900 0.000512 1024 4.573e-41 352 47040 2.22426 15.0385 65.3393 82.6549 82.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1900 0.000512 1024 4.56333e-41 352 47400 2.23232 25.6879 65.4711 93.4418 93.4997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1900 0.000512 1024 4.57188e-41 352 47280 2.23232 17.8354 65.4716 85.5911 85.6534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1900 0.000512 1024 4.56809e-41 352 47160 2.23773 15.5484 65.5247 83.3631 83.4212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1900 0.000512 1024 4.58617e-41 352 47488 2.24243 25.0737 65.6569 93.0227 93.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1900 0.000512 1024 4.5716e-41 352 47360 2.24406 18.305 65.6483 86.2508 86.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1900 0.000512 1024 4.56935e-41 352 47232 2.24214 15.3402 65.6628 83.2986 83.3575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1900 0.000512 1024 4.5723e-41 360 47552 2.24416 19.7927 65.6501 87.7392 87.7998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1900 0.000512 1024 4.55534e-41 360 47488 2.23846 13.1591 65.6139 81.0608 81.1206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1900 0.000512 1024 4.56669e-41 360 47560 2.24502 21.9613 65.6259 89.8847 89.9441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1900 0.000512 1024 4.57005e-41 360 47520 2.24282 14.6615 65.624 82.5799 82.6425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1900 0.000512 1024 4.55983e-41 360 47400 2.2335 12.2011 65.516 80.0027 80.0604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1900 0.000512 1024 4.58757e-41 360 47520 2.24051 20.8038 65.5752 88.6723 88.7319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1900 0.000512 1024 4.56361e-41 360 47424 2.23581 13.6096 65.5171 81.4147 81.4738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1900 0.000512 1024 4.56865e-41 360 47376 2.23776 11.3396 65.5082 79.1373 79.1962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1900 0.000512 1024 4.58225e-41 360 47544 2.24051 28.3551 65.6667 96.315 96.3748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1900 0.000512 1024 4.58084e-41 360 47488 2.23846 18.0306 65.6614 85.987 86.0447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1900 0.000512 1024 4.5559e-41 360 47376 2.23203 15.4284 65.598 83.309 83.3668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1900 0.000512 1024 4.56557e-41 360 47488 2.23814 27.0428 65.5508 94.8861 94.9444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1900 0.000512 1024 4.56333e-41 360 47360 2.23027 17.5657 65.4681 85.3133 85.3736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1900 0.000512 1024 4.56459e-41 360 47232 2.2303 14.2345 65.4413 81.9578 82.0163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1900 0.000512 1024 4.57804e-41 360 47520 2.24256 27.265 65.61 95.1698 95.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1900 0.000512 1024 4.58056e-41 360 47376 2.23642 18.7793 65.5112 86.5818 86.6421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1900 0.000512 1024 4.58561e-41 360 47304 2.23408 16.6035 65.5757 84.4635 84.5219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1900 0.000512 1024 4.57832e-41 360 47232 2.23613 14.7866 65.4932 82.5695 82.6286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1900 0.000512 1024 4.57244e-41 360 47520 2.2391 26.5714 65.6623 94.5278 94.5848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1900 0.000512 1024 4.57426e-41 360 47360 2.23741 18.4484 65.4962 86.2369 86.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1900 0.000512 1024 4.58883e-41 360 47280 2.23846 16.5543 65.5131 84.3571 84.4159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1900 0.000512 1024 4.57244e-41 360 47040 2.2264 14.551 65.2899 82.1194 82.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1900 0.000512 1024 4.56123e-41 360 47424 2.23466 25.5683 65.5201 93.3769 93.4361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1900 0.000512 1024 4.58799e-41 360 47232 2.22624 17.7292 65.3793 85.3867 85.4449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1900 0.000512 1024 4.56683e-41 360 47232 2.23677 15.1409 65.5599 82.9892 83.0494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1900 0.000512 1024 4.5772e-41 360 46848 2.22413 14.3114 65.1117 81.7019 81.7562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1900 0.000512 1024 4.56403e-41 360 47500 2.24237 26.1591 65.6786 94.1308 94.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1900 0.000512 1024 4.56431e-41 360 47400 2.24256 19.2556 65.6169 87.1656 87.2257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1900 0.000512 1024 4.56291e-41 360 47100 2.22611 15.7144 65.4011 83.3946 83.4516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1900 0.000512 1024 4.5779e-41 360 47200 2.2417 14.993 65.6133 82.899 82.9583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1900 0.000512 1024 4.58267e-41 336 47648 2.24432 20.5675 65.6137 88.476 88.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1900 0.000512 1024 4.56725e-41 336 47616 2.24467 12.894 65.6623 80.8527 80.9122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1900 0.000512 1024 4.57174e-41 336 47520 2.23674 10.7293 65.5256 78.543 78.6006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1900 0.000512 1024 4.57902e-41 336 47640 2.2447 19.3352 65.6773 87.31 87.3677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1900 0.000512 1024 4.56123e-41 336 47600 2.24288 12.7631 65.6105 80.6706 80.7298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1900 0.000512 1024 4.56655e-41 336 47520 2.23658 10.5779 65.6196 78.4871 78.5458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1900 0.000512 1024 4.56193e-41 336 47616 2.24774 25.8596 65.6541 93.8108 93.8686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1900 0.000512 1024 4.57832e-41 336 47520 2.2384 16.2382 65.5332 84.0618 84.1191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1900 0.000512 1024 4.56459e-41 336 47520 2.24058 13.8199 65.5977 81.7074 81.7653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1900 0.000512 1024 4.59009e-41 336 47424 2.23459 11.8798 65.5299 79.6951 79.7532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1900 0.000512 1024 4.5793e-41 336 47600 2.24102 24.8834 65.6464 92.8229 92.8817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1900 0.000512 1024 4.57916e-41 336 47488 2.23642 15.8187 65.5687 83.6735 83.7325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1900 0.000512 1024 4.57258e-41 336 47376 2.23277 13.392 65.4403 81.1176 81.1748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1900 0.000512 1024 4.55604e-41 336 47264 2.22931 11.6576 65.3554 79.2951 79.3528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1900 0.000512 1024 4.56557e-41 336 47616 2.2431 23.6298 65.6696 91.5943 91.6516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1900 0.000512 1024 4.58e-41 336 47488 2.23834 15.9109 65.5419 83.7425 83.8001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1900 0.000512 1024 4.56627e-41 336 47424 2.2352 13.2505 65.5932 81.1308 81.1868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1900 0.000512 1024 4.56109e-41 336 47360 2.23642 12.2593 65.5774 80.1239 80.1835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1900 0.000512 1024 4.57636e-41 336 47592 2.24448 24.3433 65.5928 92.2317 92.2894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1900 0.000512 1024 4.56935e-41 336 47520 2.24077 17.0847 65.6548 85.0316 85.0903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1900 0.000512 1024 4.55534e-41 336 47304 2.2281 14.5531 65.4546 82.288 82.3464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1900 0.000512 1024 4.58729e-41 336 47232 2.23043 13.7377 65.4107 81.43 81.4883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1900 0.000512 1024 4.58112e-41 336 47600 2.24294 24.1956 65.612 92.1032 92.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1900 0.000512 1024 4.56179e-41 336 47520 2.24432 16.8755 65.6145 84.7852 84.8445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1900 0.000512 1024 4.57916e-41 336 47280 2.22822 14.6555 65.4567 82.3917 82.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1900 0.000512 1024 4.58056e-41 336 47360 2.24256 13.6353 65.668 81.5977 81.6558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1900 0.000512 1024 4.57972e-41 350 47584 2.23878 21.3549 65.5991 89.2441 89.3041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1900 0.000512 1024 4.57818e-41 350 47552 2.24086 14.2373 65.6543 82.1835 82.2415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1900 0.000512 1024 4.56249e-41 350 47520 2.24077 11.7449 65.6524 79.6892 79.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1900 0.000512 1024 4.56095e-41 350 47560 2.23878 20.1239 65.6184 88.0342 88.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1900 0.000512 1024 4.58505e-41 350 47520 2.2399 13.3052 65.5669 81.1627 81.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1900 0.000512 1024 4.56571e-41 350 47400 2.23027 11.1111 65.4654 78.8584 78.9175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1900 0.000512 1024 4.58883e-41 350 47360 2.2297 9.82195 65.52 77.6235 77.6829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1900 0.000512 1024 4.55814e-41 350 47568 2.23846 26.6363 65.5893 94.5152 94.5758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1900 0.000512 1024 4.56725e-41 350 47520 2.24051 16.642 65.6444 84.5775 84.6372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1900 0.000512 1024 4.56949e-41 350 47376 2.23184 14.0206 65.4609 81.7667 81.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1900 0.000512 1024 4.55814e-41 350 47424 2.23834 12.2014 65.6398 80.1324 80.1894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1900 0.000512 1024 4.57972e-41 350 47544 2.23437 25.2436 65.6258 93.154 93.2147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1900 0.000512 1024 4.55562e-41 350 47488 2.23446 16.2546 65.6191 84.1592 84.2179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1900 0.000512 1024 4.56963e-41 350 47376 2.23395 13.6828 65.4933 81.4634 81.5223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1900 0.000512 1024 4.5744e-41 350 47264 2.22618 11.817 65.4733 79.5684 79.6253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1900 0.000512 1024 4.58855e-41 350 47552 2.23658 24.3428 65.6445 92.2761 92.3346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1900 0.000512 1024 4.58673e-41 350 47488 2.23811 16.5519 65.6448 84.4868 84.5457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1900 0.000512 1024 4.56235e-41 350 47424 2.2391 14.1974 65.6418 82.1294 82.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1900 0.000512 1024 4.57566e-41 350 47360 2.24218 12.8878 65.652 80.8352 80.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1900 0.000512 1024 4.58098e-41 350 47520 2.23546 26.2308 65.5593 94.0788 94.1398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1900 0.000512 1024 4.5793e-41 350 47376 2.23232 18.2313 65.5174 86.0323 86.0923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1900 0.000512 1024 4.56207e-41 350 47304 2.22906 15.6194 65.517 83.4196 83.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1900 0.000512 1024 4.59093e-41 350 47232 2.22822 14.3461 65.4652 82.0918 82.1534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1900 0.000512 1024 4.58127e-41 350 47160 2.22822 13.9996 65.4732 81.7547 81.8138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1900 0.000512 1024 4.56879e-41 350 47520 2.23648 25.4095 65.5711 93.2666 93.3263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1900 0.000512 1024 4.56515e-41 350 47360 2.22672 17.9228 65.5131 85.7129 85.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1900 0.000512 1024 4.55898e-41 350 47280 2.2271 15.3313 65.461 83.0711 83.1304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1900 0.000512 1024 4.59093e-41 350 47040 2.2241 14.4753 65.2491 81.9989 82.0555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1900 0.000512 1024 4.59107e-41 350 47200 2.23232 14.3913 65.5729 82.2477 82.3071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1900 0.000512 1024 4.5737e-41 360 47552 2.24227 20.6316 65.6487 88.5755 88.6345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1900 0.000512 1024 4.57902e-41 360 47488 2.23642 13.5658 65.6044 81.459 81.5162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1900 0.000512 1024 4.56963e-41 360 47424 2.23437 11.2251 65.4971 79.0092 79.0636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1900 0.000512 1024 4.57272e-41 360 47360 2.23437 9.9287 65.5268 77.7408 77.8015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1900 0.000512 1024 4.58435e-41 360 47560 2.23926 27.3394 65.6254 95.2563 95.3145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1900 0.000512 1024 4.58253e-41 360 47520 2.24016 17.1622 65.8041 85.2571 85.3176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1900 0.000512 1024 4.5573e-41 360 47400 2.23344 14.4375 65.5187 82.2396 82.2986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1900 0.000512 1024 4.56795e-41 360 47360 2.23555 12.6362 65.5707 80.4938 80.5517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1900 0.000512 1024 4.57608e-41 360 47520 2.23846 26.2044 65.6361 94.1297 94.1885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1900 0.000512 1024 4.57118e-41 360 47424 2.23437 16.597 65.5686 84.4528 84.5111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1900 0.000512 1024 4.55898e-41 360 47376 2.23427 13.9919 65.5181 81.7959 81.8545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1900 0.000512 1024 4.57019e-41 360 47232 2.22413 12.073 65.4425 79.7918 79.8495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1900 0.000512 1024 4.57818e-41 360 47280 2.232 11.1594 65.4988 78.9402 78.9977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1900 0.000512 1024 4.58155e-41 360 47544 2.24163 24.1698 65.6124 92.0751 92.1347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1900 0.000512 1024 4.57482e-41 360 47488 2.23962 16.0358 65.6229 83.9514 84.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1900 0.000512 1024 4.56305e-41 360 47376 2.23642 13.3652 65.5974 81.2503 81.3082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1900 0.000512 1024 4.56963e-41 360 47264 2.23459 11.8457 65.5195 79.653 79.7123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1900 0.000512 1024 4.57706e-41 360 47320 2.24003 10.5583 65.613 78.4654 78.5241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1900 0.000512 1024 4.58729e-41 360 47488 2.23856 23.8189 65.5797 91.6897 91.7504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1900 0.000512 1024 4.5723e-41 360 47360 2.23549 16.201 65.5192 84.007 84.0678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1900 0.000512 1024 4.56515e-41 360 47232 2.22285 13.7667 65.3646 81.4067 81.4662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1900 0.000512 1024 4.5709e-41 360 47104 2.23027 12.6651 65.3468 80.2919 80.3497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1900 0.000512 1024 4.55828e-41 360 47040 2.22605 11.3284 65.3469 78.9529 79.0181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1900 0.000512 1024 4.5723e-41 384 47488 2.24032 21.6556 65.6171 89.5648 89.6231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1900 0.000512 1024 4.57692e-41 384 47424 2.23642 14.1333 65.5756 81.9979 82.0552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1900 0.000512 1024 4.58421e-41 384 47424 2.24461 11.8148 65.681 79.7903 79.8507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1900 0.000512 1024 4.55716e-41 384 47360 2.23965 10.3897 65.6375 78.3197 78.3805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1900 0.000512 1024 4.57398e-41 384 47480 2.24051 28.1129 65.6634 96.0694 96.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1900 0.000512 1024 4.57216e-41 384 47440 2.24448 17.748 65.6727 85.7148 85.7731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1900 0.000512 1024 4.58673e-41 384 47400 2.24051 14.5235 65.6814 82.4937 82.5539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1900 0.000512 1024 4.57048e-41 384 47360 2.24051 13.1533 65.6201 81.0628 81.1184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1900 0.000512 1024 4.5765e-41 384 47200 2.22822 11.3524 65.4438 79.078 79.1373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1900 0.000512 1024 4.5758e-41 384 47472 2.24118 26.8497 65.6666 94.8078 94.8689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1900 0.000512 1024 4.56207e-41 384 47424 2.24262 17.0663 65.6735 85.0334 85.0924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1900 0.000512 1024 4.58337e-41 384 47376 2.24051 14.3724 65.6657 82.3274 82.3834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1900 0.000512 1024 4.56473e-41 384 47232 2.23245 12.5098 65.489 80.2825 80.3389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1900 0.000512 1024 4.58014e-41 384 47280 2.23846 11.196 65.6761 79.164 79.2209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1900 0.000512 1024 4.58729e-41 384 47432 2.23939 24.929 65.6318 92.8528 92.9075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1900 0.000512 1024 4.56571e-41 384 47376 2.23824 16.4185 65.564 84.2714 84.3366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1900 0.000512 1024 4.58869e-41 384 47208 2.23053 13.644 65.4879 81.4152 81.4742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1900 0.000512 1024 4.59079e-41 384 47264 2.23696 12.122 65.5849 79.9949 80.0542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1900 0.000512 1024 4.56487e-41 384 47040 2.22394 10.7136 65.349 78.3399 78.3973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1900 0.000512 1024 4.55828e-41 384 47424 2.24224 25.1085 65.6292 93.0311 93.0918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1900 0.000512 1024 4.58056e-41 384 47360 2.24099 16.8506 65.6239 84.7659 84.8242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1900 0.000512 1024 4.56501e-41 384 47232 2.2327 14.2064 65.5492 82.0406 82.0982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1900 0.000512 1024 4.57482e-41 384 47104 2.23437 13.2161 65.4597 80.9613 81.0214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1900 0.000512 1024 4.58827e-41 384 47040 2.22458 11.7857 65.4078 79.4713 79.5279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1900 0.000512 1024 4.58477e-41 384 46848 2.22208 11.4977 65.2934 79.0679 79.1245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1900 0.000512 1024 4.558e-41 384 47504 2.23949 21.258 65.6725 89.2212 89.2805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1900 0.000512 1024 4.58309e-41 384 47488 2.24051 23.9403 65.6845 91.9163 91.9765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1900 0.000512 1024 4.558e-41 384 47424 2.23872 15.9746 65.6298 83.894 83.9559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1900 0.000512 1024 4.58435e-41 384 47424 2.24093 13.2116 65.6186 81.1245 81.1844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1900 0.000512 1024 4.57286e-41 384 47360 2.23994 12.0713 65.6319 79.9954 80.0526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1900 0.000512 1024 4.56053e-41 384 47360 2.24358 11.2594 65.6295 79.1836 79.2412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1900 0.000512 1024 4.58841e-41 384 47232 2.23037 9.98854 65.5391 77.8084 77.8684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1900 0.000512 1024 4.55772e-41 384 47264 2.23494 9.9449 65.5626 77.7941 77.8525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1900 0.000512 1024 4.56977e-41 384 47104 2.2303 9.64342 65.4523 77.3779 77.4366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1900 0.000512 1024 4.59023e-41 360 47264 2.23318 8.38525 65.5071 76.1764 76.2388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1900 0.000512 1024 4.57762e-41 384 47264 2.23686 8.8696 65.6257 76.7849 76.8462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1900 0.000512 1024 4.56165e-41 350 47320 2.23504 8.43181 65.6327 76.3504 76.4109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1900 0.000512 1024 4.57496e-41 336 47320 2.23472 7.95088 65.5631 75.7989 75.8591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1900 0.000512 1024 4.58141e-41 352 47488 2.24355 9.31821 65.6632 77.2754 77.3359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1900 0.000512 1024 4.57776e-41 352 47040 2.23408 13.1953 65.5259 81.0056 81.0639
