Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at hps0_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at hps0_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at hps0_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at hps0_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: /home/mahmoud/Documents/hog/quart_proj/hps0/synthesis/submodules/hps0_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at de1_soc.vh(46): extended using "x" or "z" File: /home/mahmoud/Documents/hog/de1/src/de1_soc.vh Line: 46
Warning (10273): Verilog HDL warning at de1_soc.vh(47): extended using "x" or "z" File: /home/mahmoud/Documents/hog/de1/src/de1_soc.vh Line: 47
Info (10281): Verilog HDL Declaration information at partial_histogram_add.v(11): object "full_histogram" differs only in case from object "FULL_HISTOGRAM" in the same scope File: /home/mahmoud/Documents/hog/hog_core/src/partial_histogram_add.v Line: 11
Info (10281): Verilog HDL Declaration information at custom_fifo.v(32): object "BORDER_START_ADDR" differs only in case from object "border_start_addr" in the same scope File: /home/mahmoud/Documents/hog/hog_core/src/custom_fifo.v Line: 32
