Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Dec  6 14:36:33 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_level_methodology_drc_routed.rpt -pb top_level_methodology_drc_routed.pb -rpx top_level_methodology_drc_routed.rpx
| Design       : top_level
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 97
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation          | 64         |
| TIMING-18 | Warning  | Missing input or output delay  | 22         |
| TIMING-20 | Warning  | Non-clocked latch              | 10         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -78.257 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[0]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -78.432 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[1]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -78.555 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[2]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -78.620 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[3]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -78.738 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[4]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -78.936 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[5]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -79.284 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[6]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -79.349 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[7]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -79.507 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[0]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -79.568 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[8]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -79.672 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[9]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -79.682 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[1]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -79.867 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[2]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -79.886 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[10]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -79.932 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[3]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -79.988 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[11]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -80.042 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[4]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -80.067 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[6]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -80.146 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[5]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -80.169 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[7]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -80.242 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[12]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -80.346 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[13]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -80.372 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[14]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -80.417 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[8]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -80.436 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[15]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -80.437 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[10]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -80.513 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[11]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -80.521 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[9]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -80.560 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[16]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -80.580 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[18]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -80.616 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[12]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -80.656 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[19]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -80.664 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[17]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -80.678 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[20]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -80.698 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[22]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -80.774 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[23]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -80.782 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[21]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -80.791 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[13]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -80.797 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[24]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -80.817 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[26]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -80.893 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[27]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -80.901 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[25]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -80.915 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[28]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -80.935 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[30]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -80.939 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[14]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -81.004 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[15]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -81.011 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[31]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -81.019 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_1_reg[29]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -81.115 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[16]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -81.135 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[18]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -81.211 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[19]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -81.219 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[17]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -81.233 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[20]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -81.253 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[22]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -81.329 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[23]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -81.337 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[21]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -81.350 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[24]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -81.370 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[26]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -81.446 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[27]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -81.454 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[25]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -81.468 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[28]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -81.488 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[30]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -81.564 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[31]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -81.572 ns between SW_sync[13]/q_reg/C (clocked by clk_100) and sine_wave/phase_2_reg[29]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on SW[0] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SW[10] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW[11] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW[12] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW[13] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW[14] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW[15] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW[1] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW[2] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on SW[3] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on SW[4] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on SW[5] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on SW[6] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on SW[7] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on SW[8] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on SW[9] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on SPKL relative to clock(s) clk_100
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on SPKR relative to clock(s) clk_100
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on hex_grid[0] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on hex_grid[1] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on hex_grid[2] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on hex_grid[3] relative to clock(s) clk_100
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch harmonics_reg cannot be properly analyzed as its control pin harmonics_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch resolution_reg[0] cannot be properly analyzed as its control pin resolution_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch resolution_reg[1] cannot be properly analyzed as its control pin resolution_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch resolution_reg[2] cannot be properly analyzed as its control pin resolution_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch resolution_reg[3] cannot be properly analyzed as its control pin resolution_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch resolution_reg[4] cannot be properly analyzed as its control pin resolution_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch resolution_reg[5] cannot be properly analyzed as its control pin resolution_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch resolution_reg[6] cannot be properly analyzed as its control pin resolution_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch resolution_reg[7] cannot be properly analyzed as its control pin resolution_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch resolution_reg[8] cannot be properly analyzed as its control pin resolution_reg[8]/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 10 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


