============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May  6 10:25:05 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(86)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(90)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(111)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.351956s wall, 0.984375s user + 0.093750s system = 1.078125s CPU (79.7%)

RUN-1004 : used memory is 298 MB, reserved memory is 275 MB, peak memory is 303 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75685913690112"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4239132721152"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4226247819264"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75685913690112"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 34 trigger nets, 34 data nets.
KIT-1004 : Chipwatcher code = 1011101000011111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 26100/18 useful/useless nets, 15152/10 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-1032 : 25829/4 useful/useless nets, 15547/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 25813/16 useful/useless nets, 15535/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 375 better
SYN-1014 : Optimize round 2
SYN-1032 : 25550/30 useful/useless nets, 15272/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.261603s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (81.7%)

RUN-1004 : used memory is 309 MB, reserved memory is 284 MB, peak memory is 311 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 25997/2 useful/useless nets, 15722/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83970, tnet num: 17549, tinst num: 15721, tnode num: 97476, tedge num: 136603.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17549 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 207 (3.48), #lev = 7 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 204 (3.53), #lev = 7 (1.84)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 477 instances into 204 LUTs, name keeping = 75%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 342 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.339190s wall, 1.843750s user + 0.031250s system = 1.875000s CPU (80.2%)

RUN-1004 : used memory is 313 MB, reserved memory is 292 MB, peak memory is 440 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.753412s wall, 2.953125s user + 0.046875s system = 3.000000s CPU (79.9%)

RUN-1004 : used memory is 314 MB, reserved memory is 293 MB, peak memory is 440 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[5] will be merged to another kept net isp_out_data[15]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[4] will be merged to another kept net isp_out_data[14]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[3] will be merged to another kept net isp_out_data[13]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[2] will be merged to another kept net isp_out_data[12]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[1] will be merged to another kept net isp_out_data[11]
SYN-5055 WARNING: The kept net ISP/u_gamma/g_data_out[5] will be merged to another kept net isp_out_data[10]
SYN-5055 WARNING: The kept net ISP/u_gamma/g_data_out[4] will be merged to another kept net isp_out_data[9]
SYN-5055 WARNING: The kept net ISP/u_gamma/g_data_out[3] will be merged to another kept net isp_out_data[8]
SYN-5055 WARNING: The kept net ISP/u_gamma/g_data_out[2] will be merged to another kept net isp_out_data[7]
SYN-5055 WARNING: The kept net ISP/u_gamma/g_data_out[1] will be merged to another kept net isp_out_data[6]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (231 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 15023 instances
RUN-0007 : 9032 luts, 2919 seqs, 1949 mslices, 994 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 25315 nets
RUN-1001 : 14692 nets have 2 pins
RUN-1001 : 9259 nets have [3 - 5] pins
RUN-1001 : 792 nets have [6 - 10] pins
RUN-1001 : 276 nets have [11 - 20] pins
RUN-1001 : 223 nets have [21 - 99] pins
RUN-1001 : 73 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1374     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     546     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  51   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 67
PHY-3001 : Initial placement ...
PHY-3001 : design contains 15021 instances, 9032 luts, 2919 seqs, 2943 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-0007 : Cell area utilization is 76%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 82481, tnet num: 16865, tinst num: 15021, tnode num: 95776, tedge num: 135065.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 16865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.198171s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (76.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.41538e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 15021.
PHY-3001 : Level 1 #clusters 2157.
PHY-3001 : End clustering;  0.120266s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (65.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 76%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.23347e+06, overlap = 770.281
PHY-3002 : Step(2): len = 1.09505e+06, overlap = 886
PHY-3002 : Step(3): len = 739546, overlap = 1181.47
PHY-3002 : Step(4): len = 636216, overlap = 1266.25
PHY-3002 : Step(5): len = 502294, overlap = 1468.78
PHY-3002 : Step(6): len = 433259, overlap = 1573.41
PHY-3002 : Step(7): len = 351379, overlap = 1696.47
PHY-3002 : Step(8): len = 295748, overlap = 1766.94
PHY-3002 : Step(9): len = 254505, overlap = 1820.5
PHY-3002 : Step(10): len = 220385, overlap = 1858.59
PHY-3002 : Step(11): len = 196161, overlap = 1904.69
PHY-3002 : Step(12): len = 176684, overlap = 1926.19
PHY-3002 : Step(13): len = 158455, overlap = 1946.34
PHY-3002 : Step(14): len = 150712, overlap = 1954.84
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.72249e-07
PHY-3002 : Step(15): len = 162340, overlap = 1923.16
PHY-3002 : Step(16): len = 192343, overlap = 1844.75
PHY-3002 : Step(17): len = 164921, overlap = 1727.84
PHY-3002 : Step(18): len = 165236, overlap = 1720.41
PHY-3002 : Step(19): len = 147551, overlap = 1741.47
PHY-3002 : Step(20): len = 145967, overlap = 1755.72
PHY-3002 : Step(21): len = 134836, overlap = 1774.25
PHY-3002 : Step(22): len = 133196, overlap = 1791.34
PHY-3002 : Step(23): len = 123602, overlap = 1809.47
PHY-3002 : Step(24): len = 123250, overlap = 1814.53
PHY-3002 : Step(25): len = 118771, overlap = 1828.72
PHY-3002 : Step(26): len = 117937, overlap = 1821.5
PHY-3002 : Step(27): len = 116847, overlap = 1828.75
PHY-3002 : Step(28): len = 117452, overlap = 1824.59
PHY-3002 : Step(29): len = 115319, overlap = 1835.25
PHY-3002 : Step(30): len = 114364, overlap = 1831.75
PHY-3002 : Step(31): len = 112010, overlap = 1821.69
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.44497e-07
PHY-3002 : Step(32): len = 119548, overlap = 1802.28
PHY-3002 : Step(33): len = 136220, overlap = 1742.47
PHY-3002 : Step(34): len = 137707, overlap = 1700.75
PHY-3002 : Step(35): len = 144088, overlap = 1671.53
PHY-3002 : Step(36): len = 142347, overlap = 1668.03
PHY-3002 : Step(37): len = 144487, overlap = 1640.34
PHY-3002 : Step(38): len = 142287, overlap = 1644.41
PHY-3002 : Step(39): len = 143286, overlap = 1660.28
PHY-3002 : Step(40): len = 140330, overlap = 1679.97
PHY-3002 : Step(41): len = 140340, overlap = 1671.84
PHY-3002 : Step(42): len = 138456, overlap = 1657.12
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.08899e-06
PHY-3002 : Step(43): len = 151093, overlap = 1602.84
PHY-3002 : Step(44): len = 165610, overlap = 1564.59
PHY-3002 : Step(45): len = 167983, overlap = 1519.81
PHY-3002 : Step(46): len = 171676, overlap = 1543.5
PHY-3002 : Step(47): len = 172242, overlap = 1547.59
PHY-3002 : Step(48): len = 173265, overlap = 1541.88
PHY-3002 : Step(49): len = 169921, overlap = 1536.19
PHY-3002 : Step(50): len = 169452, overlap = 1533.28
PHY-3002 : Step(51): len = 166269, overlap = 1544.41
PHY-3002 : Step(52): len = 166721, overlap = 1540.53
PHY-3002 : Step(53): len = 165491, overlap = 1526.06
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.17799e-06
PHY-3002 : Step(54): len = 181226, overlap = 1466.88
PHY-3002 : Step(55): len = 191383, overlap = 1392.88
PHY-3002 : Step(56): len = 194619, overlap = 1382.53
PHY-3002 : Step(57): len = 196230, overlap = 1396.84
PHY-3002 : Step(58): len = 194504, overlap = 1406.28
PHY-3002 : Step(59): len = 194868, overlap = 1396.34
PHY-3002 : Step(60): len = 191489, overlap = 1377.12
PHY-3002 : Step(61): len = 191510, overlap = 1380.91
PHY-3002 : Step(62): len = 189782, overlap = 1408.09
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.35598e-06
PHY-3002 : Step(63): len = 203586, overlap = 1346.22
PHY-3002 : Step(64): len = 214538, overlap = 1254.81
PHY-3002 : Step(65): len = 219332, overlap = 1240.44
PHY-3002 : Step(66): len = 222601, overlap = 1230.5
PHY-3002 : Step(67): len = 223571, overlap = 1192.38
PHY-3002 : Step(68): len = 225582, overlap = 1183.78
PHY-3002 : Step(69): len = 222011, overlap = 1213.03
PHY-3002 : Step(70): len = 221596, overlap = 1237.41
PHY-3002 : Step(71): len = 220114, overlap = 1230.44
PHY-3002 : Step(72): len = 219494, overlap = 1259.06
PHY-3002 : Step(73): len = 216858, overlap = 1248.44
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.71196e-06
PHY-3002 : Step(74): len = 230806, overlap = 1126.62
PHY-3002 : Step(75): len = 243571, overlap = 1114.69
PHY-3002 : Step(76): len = 250008, overlap = 1103.5
PHY-3002 : Step(77): len = 252244, overlap = 1083.75
PHY-3002 : Step(78): len = 253733, overlap = 1050.97
PHY-3002 : Step(79): len = 256916, overlap = 1031.03
PHY-3002 : Step(80): len = 254830, overlap = 1011.5
PHY-3002 : Step(81): len = 256168, overlap = 1006.59
PHY-3002 : Step(82): len = 256444, overlap = 1001.47
PHY-3002 : Step(83): len = 258023, overlap = 1008.91
PHY-3002 : Step(84): len = 255616, overlap = 1025.25
PHY-3002 : Step(85): len = 255845, overlap = 1033.41
PHY-3002 : Step(86): len = 254201, overlap = 1057.94
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.74239e-05
PHY-3002 : Step(87): len = 270705, overlap = 968.125
PHY-3002 : Step(88): len = 281811, overlap = 927.219
PHY-3002 : Step(89): len = 286044, overlap = 886.531
PHY-3002 : Step(90): len = 288448, overlap = 907.688
PHY-3002 : Step(91): len = 292116, overlap = 891.469
PHY-3002 : Step(92): len = 294119, overlap = 889.594
PHY-3002 : Step(93): len = 293042, overlap = 901.125
PHY-3002 : Step(94): len = 293789, overlap = 904.469
PHY-3002 : Step(95): len = 294686, overlap = 871.125
PHY-3002 : Step(96): len = 294785, overlap = 847.5
PHY-3002 : Step(97): len = 293255, overlap = 833.344
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.48478e-05
PHY-3002 : Step(98): len = 306923, overlap = 768.094
PHY-3002 : Step(99): len = 316382, overlap = 773.344
PHY-3002 : Step(100): len = 318946, overlap = 766.781
PHY-3002 : Step(101): len = 320422, overlap = 755.531
PHY-3002 : Step(102): len = 321049, overlap = 764.156
PHY-3002 : Step(103): len = 321997, overlap = 752
PHY-3002 : Step(104): len = 321563, overlap = 734.188
PHY-3002 : Step(105): len = 322620, overlap = 765.438
PHY-3002 : Step(106): len = 323746, overlap = 767.312
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 6.96957e-05
PHY-3002 : Step(107): len = 333452, overlap = 751.844
PHY-3002 : Step(108): len = 340446, overlap = 738.531
PHY-3002 : Step(109): len = 341146, overlap = 733.312
PHY-3002 : Step(110): len = 341493, overlap = 732.938
PHY-3002 : Step(111): len = 342914, overlap = 733.375
PHY-3002 : Step(112): len = 344824, overlap = 720.719
PHY-3002 : Step(113): len = 345135, overlap = 693
PHY-3002 : Step(114): len = 346593, overlap = 693.875
PHY-3002 : Step(115): len = 348003, overlap = 701.75
PHY-3002 : Step(116): len = 349328, overlap = 675.875
PHY-3002 : Step(117): len = 349737, overlap = 660.406
PHY-3002 : Step(118): len = 349674, overlap = 658.969
PHY-3002 : Step(119): len = 349146, overlap = 642.312
PHY-3002 : Step(120): len = 349222, overlap = 627.875
PHY-3002 : Step(121): len = 348326, overlap = 608.469
PHY-3002 : Step(122): len = 348461, overlap = 608.625
PHY-3002 : Step(123): len = 348151, overlap = 612.438
PHY-3002 : Step(124): len = 348009, overlap = 617.156
PHY-3002 : Step(125): len = 347342, overlap = 627.438
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000138261
PHY-3002 : Step(126): len = 355422, overlap = 589.406
PHY-3002 : Step(127): len = 362872, overlap = 593.625
PHY-3002 : Step(128): len = 365277, overlap = 593.625
PHY-3002 : Step(129): len = 366104, overlap = 591.219
PHY-3002 : Step(130): len = 366753, overlap = 594.719
PHY-3002 : Step(131): len = 367515, overlap = 591.031
PHY-3002 : Step(132): len = 367594, overlap = 584.875
PHY-3002 : Step(133): len = 367942, overlap = 577.188
PHY-3002 : Step(134): len = 368669, overlap = 573.344
PHY-3002 : Step(135): len = 369127, overlap = 582
PHY-3002 : Step(136): len = 368665, overlap = 588.969
PHY-3002 : Step(137): len = 368505, overlap = 588.281
PHY-3002 : Step(138): len = 368615, overlap = 585.25
PHY-3002 : Step(139): len = 368720, overlap = 582.938
PHY-3002 : Step(140): len = 368417, overlap = 584.906
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000245601
PHY-3002 : Step(141): len = 372413, overlap = 582.312
PHY-3002 : Step(142): len = 376126, overlap = 577.688
PHY-3002 : Step(143): len = 377716, overlap = 575.094
PHY-3002 : Step(144): len = 378595, overlap = 565.438
PHY-3002 : Step(145): len = 379618, overlap = 559.844
PHY-3002 : Step(146): len = 380303, overlap = 553.562
PHY-3002 : Step(147): len = 380441, overlap = 543.969
PHY-3002 : Step(148): len = 380806, overlap = 540.438
PHY-3002 : Step(149): len = 381412, overlap = 543.969
PHY-3002 : Step(150): len = 381666, overlap = 543.531
PHY-3002 : Step(151): len = 381477, overlap = 548.188
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000410932
PHY-3002 : Step(152): len = 383309, overlap = 537.438
PHY-3002 : Step(153): len = 384957, overlap = 531.469
PHY-3002 : Step(154): len = 386409, overlap = 523.688
PHY-3002 : Step(155): len = 387284, overlap = 520.125
PHY-3002 : Step(156): len = 387675, overlap = 521.062
PHY-3002 : Step(157): len = 387773, overlap = 516.156
PHY-3002 : Step(158): len = 387684, overlap = 516.344
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000664888
PHY-3002 : Step(159): len = 389609, overlap = 516.875
PHY-3002 : Step(160): len = 392414, overlap = 504.062
PHY-3002 : Step(161): len = 392565, overlap = 501.125
PHY-3002 : Step(162): len = 392582, overlap = 499.375
PHY-3002 : Step(163): len = 393381, overlap = 490.094
PHY-3002 : Step(164): len = 394420, overlap = 483.469
PHY-3002 : Step(165): len = 394468, overlap = 491.438
PHY-3002 : Step(166): len = 394606, overlap = 493.281
PHY-3002 : Step(167): len = 395068, overlap = 486.125
PHY-3002 : Step(168): len = 395326, overlap = 483.594
PHY-3002 : Step(169): len = 395420, overlap = 490.219
PHY-3002 : Step(170): len = 395702, overlap = 499.219
PHY-3002 : Step(171): len = 395817, overlap = 498.188
PHY-3002 : Step(172): len = 395864, overlap = 500.688
PHY-3002 : Step(173): len = 395642, overlap = 503.719
PHY-3002 : Step(174): len = 395744, overlap = 502.469
PHY-3002 : Step(175): len = 395988, overlap = 503.469
PHY-3002 : Step(176): len = 396087, overlap = 505.062
PHY-3002 : Step(177): len = 395845, overlap = 511.188
PHY-3002 : Step(178): len = 395719, overlap = 511.875
PHY-3002 : Step(179): len = 395651, overlap = 507.438
PHY-3002 : Step(180): len = 395669, overlap = 509.875
PHY-3002 : Step(181): len = 395751, overlap = 510.375
PHY-3002 : Step(182): len = 395774, overlap = 509.781
PHY-3002 : Step(183): len = 395661, overlap = 503.688
PHY-3002 : Step(184): len = 395623, overlap = 503.125
PHY-3002 : Step(185): len = 395524, overlap = 508.219
PHY-3002 : Step(186): len = 395546, overlap = 506.094
PHY-3002 : Step(187): len = 395560, overlap = 510.781
PHY-3002 : Step(188): len = 395529, overlap = 510.688
PHY-3002 : Step(189): len = 395456, overlap = 499.188
PHY-3002 : Step(190): len = 395662, overlap = 494.094
PHY-3002 : Step(191): len = 395589, overlap = 484.531
PHY-3002 : Step(192): len = 395511, overlap = 485.75
PHY-3002 : Step(193): len = 395340, overlap = 487.531
PHY-3002 : Step(194): len = 395336, overlap = 487.469
PHY-3002 : Step(195): len = 395456, overlap = 495.938
PHY-3001 : :::14::: Try harder cell spreading with beta_ = 0.00108558
PHY-3002 : Step(196): len = 396328, overlap = 485.375
PHY-3002 : Step(197): len = 397630, overlap = 478.812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014447s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/25315.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 551872, over cnt = 1739(4%), over = 14913, worst = 186
PHY-1001 : End global iterations;  0.457888s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (27.3%)

PHY-1001 : Congestion index: top1 = 127.84, top5 = 88.95, top10 = 72.58, top15 = 62.62.
PHY-3001 : End congestion estimation;  0.676790s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (48.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.368643s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (72.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.57852e-05
PHY-3002 : Step(198): len = 432491, overlap = 475.625
PHY-3002 : Step(199): len = 435015, overlap = 429.688
PHY-3002 : Step(200): len = 429470, overlap = 387
PHY-3002 : Step(201): len = 411618, overlap = 385.094
PHY-3002 : Step(202): len = 410323, overlap = 378.719
PHY-3002 : Step(203): len = 403340, overlap = 367.188
PHY-3002 : Step(204): len = 401657, overlap = 362.844
PHY-3002 : Step(205): len = 398423, overlap = 366.281
PHY-3002 : Step(206): len = 398098, overlap = 366.562
PHY-3002 : Step(207): len = 395895, overlap = 360.875
PHY-3002 : Step(208): len = 391784, overlap = 374.062
PHY-3002 : Step(209): len = 391852, overlap = 378.062
PHY-3002 : Step(210): len = 387130, overlap = 390.188
PHY-3002 : Step(211): len = 386839, overlap = 395.219
PHY-3002 : Step(212): len = 385817, overlap = 400.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00011157
PHY-3002 : Step(213): len = 389443, overlap = 399.094
PHY-3002 : Step(214): len = 390796, overlap = 398.406
PHY-3002 : Step(215): len = 393529, overlap = 389.344
PHY-3002 : Step(216): len = 393529, overlap = 389.344
PHY-3002 : Step(217): len = 392305, overlap = 390.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000223141
PHY-3002 : Step(218): len = 401293, overlap = 375.688
PHY-3002 : Step(219): len = 404539, overlap = 377.562
PHY-3002 : Step(220): len = 410808, overlap = 373.25
PHY-3002 : Step(221): len = 415118, overlap = 372.625
PHY-3002 : Step(222): len = 417488, overlap = 363.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000446282
PHY-3002 : Step(223): len = 418742, overlap = 360.781
PHY-3002 : Step(224): len = 420760, overlap = 366.969
PHY-3002 : Step(225): len = 423030, overlap = 368.906
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 80%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 176/25315.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 543160, over cnt = 2163(6%), over = 16461, worst = 178
PHY-1001 : End global iterations;  0.485465s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (61.2%)

PHY-1001 : Congestion index: top1 = 128.86, top5 = 88.05, top10 = 72.67, top15 = 63.81.
PHY-3001 : End congestion estimation;  0.763619s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (61.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.387101s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (12.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.8054e-05
PHY-3002 : Step(226): len = 428302, overlap = 795.719
PHY-3002 : Step(227): len = 431843, overlap = 736.656
PHY-3002 : Step(228): len = 420938, overlap = 694.594
PHY-3002 : Step(229): len = 419452, overlap = 679.25
PHY-3002 : Step(230): len = 409514, overlap = 640.062
PHY-3002 : Step(231): len = 409411, overlap = 626.562
PHY-3002 : Step(232): len = 407350, overlap = 577.656
PHY-3002 : Step(233): len = 404037, overlap = 558.719
PHY-3002 : Step(234): len = 401695, overlap = 555.438
PHY-3002 : Step(235): len = 395598, overlap = 515.344
PHY-3002 : Step(236): len = 393822, overlap = 505.5
PHY-3002 : Step(237): len = 387128, overlap = 500.531
PHY-3002 : Step(238): len = 385114, overlap = 498.469
PHY-3002 : Step(239): len = 379858, overlap = 497.875
PHY-3002 : Step(240): len = 376180, overlap = 511.938
PHY-3002 : Step(241): len = 375502, overlap = 516.656
PHY-3002 : Step(242): len = 372060, overlap = 521.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.6108e-05
PHY-3002 : Step(243): len = 374267, overlap = 502.594
PHY-3002 : Step(244): len = 374554, overlap = 501.219
PHY-3002 : Step(245): len = 382408, overlap = 475.406
PHY-3002 : Step(246): len = 383592, overlap = 466.062
PHY-3002 : Step(247): len = 385846, overlap = 444.812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000112216
PHY-3002 : Step(248): len = 391511, overlap = 422.281
PHY-3002 : Step(249): len = 394004, overlap = 413.031
PHY-3002 : Step(250): len = 401500, overlap = 379.094
PHY-3002 : Step(251): len = 402857, overlap = 368.25
PHY-3002 : Step(252): len = 403162, overlap = 366.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000224432
PHY-3002 : Step(253): len = 406146, overlap = 356.375
PHY-3002 : Step(254): len = 407524, overlap = 350.188
PHY-3002 : Step(255): len = 411859, overlap = 333.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000406704
PHY-3002 : Step(256): len = 413425, overlap = 337.781
PHY-3002 : Step(257): len = 415368, overlap = 340.125
PHY-3002 : Step(258): len = 420963, overlap = 335.125
PHY-3002 : Step(259): len = 426012, overlap = 312.25
PHY-3002 : Step(260): len = 428451, overlap = 305.562
PHY-3002 : Step(261): len = 428596, overlap = 288.594
PHY-3002 : Step(262): len = 428522, overlap = 286.219
PHY-3002 : Step(263): len = 428355, overlap = 287.938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000705681
PHY-3002 : Step(264): len = 429423, overlap = 290.156
PHY-3002 : Step(265): len = 430471, overlap = 288.75
PHY-3002 : Step(266): len = 431347, overlap = 288.656
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 82481, tnet num: 16865, tinst num: 15021, tnode num: 95776, tedge num: 135065.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.046870s wall, 0.500000s user + 0.093750s system = 0.593750s CPU (56.7%)

RUN-1004 : used memory is 543 MB, reserved memory is 524 MB, peak memory is 582 MB
OPT-1001 : Total overflow 901.62 peak overflow 5.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 562/25315.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 608136, over cnt = 2938(8%), over = 15883, worst = 72
PHY-1001 : End global iterations;  0.676383s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (69.3%)

PHY-1001 : Congestion index: top1 = 80.54, top5 = 65.34, top10 = 57.78, top15 = 53.32.
PHY-1001 : End incremental global routing;  0.903766s wall, 0.578125s user + 0.031250s system = 0.609375s CPU (67.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.492316s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (57.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.676601s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (63.4%)

OPT-1001 : Current memory(MB): used = 561, reserve = 543, peak = 582.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 16765/25315.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 608136, over cnt = 2938(8%), over = 15883, worst = 72
PHY-1002 : len = 714216, over cnt = 2740(7%), over = 9755, worst = 46
PHY-1002 : len = 814544, over cnt = 1680(4%), over = 4487, worst = 41
PHY-1002 : len = 903680, over cnt = 570(1%), over = 916, worst = 15
PHY-1002 : len = 932720, over cnt = 10(0%), over = 11, worst = 2
PHY-1001 : End global iterations;  1.632896s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (74.6%)

PHY-1001 : Congestion index: top1 = 65.28, top5 = 58.32, top10 = 54.18, top15 = 51.38.
OPT-1001 : End congestion update;  1.867709s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (71.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16865 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.326806s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (62.2%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.194645s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (70.5%)

OPT-1001 : Current memory(MB): used = 569, reserve = 551, peak = 582.
OPT-1001 : End physical optimization;  5.054955s wall, 3.125000s user + 0.140625s system = 3.265625s CPU (64.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9032 LUT to BLE ...
SYN-4008 : Packed 9032 LUT and 1288 SEQ to BLE.
SYN-4003 : Packing 1631 remaining SEQ's ...
SYN-4005 : Packed 1334 SEQ with LUT/SLICE
SYN-4006 : 6502 single LUT's are left
SYN-4006 : 297 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9329/12675 primitive instances ...
PHY-3001 : End packing;  0.618681s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (58.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 8001 instances
RUN-1001 : 3936 mslices, 3936 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24254 nets
RUN-1001 : 13467 nets have 2 pins
RUN-1001 : 9313 nets have [3 - 5] pins
RUN-1001 : 879 nets have [6 - 10] pins
RUN-1001 : 292 nets have [11 - 20] pins
RUN-1001 : 235 nets have [21 - 99] pins
RUN-1001 : 68 nets have 100+ pins
PHY-3001 : design contains 7999 instances, 7872 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-3001 : Cell area utilization is 84%
PHY-3001 : After packing: Len = 447080, Over = 440.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 84%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12392/24254.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 881408, over cnt = 1960(5%), over = 3190, worst = 9
PHY-1002 : len = 880616, over cnt = 1441(4%), over = 2073, worst = 9
PHY-1002 : len = 893712, over cnt = 750(2%), over = 956, worst = 5
PHY-1002 : len = 907776, over cnt = 242(0%), over = 293, worst = 5
PHY-1002 : len = 918920, over cnt = 10(0%), over = 11, worst = 2
PHY-1001 : End global iterations;  1.227947s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (49.6%)

PHY-1001 : Congestion index: top1 = 65.26, top5 = 57.67, top10 = 53.36, top15 = 50.53.
PHY-3001 : End congestion estimation;  1.538521s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (49.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 79313, tnet num: 15804, tinst num: 7999, tnode num: 90389, tedge num: 132534.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.254345s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (53.6%)

RUN-1004 : used memory is 600 MB, reserved memory is 585 MB, peak memory is 600 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15804 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.707175s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (52.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.51576e-05
PHY-3002 : Step(267): len = 429827, overlap = 457.75
PHY-3002 : Step(268): len = 428598, overlap = 469.75
PHY-3002 : Step(269): len = 422266, overlap = 478.5
PHY-3002 : Step(270): len = 419343, overlap = 483.75
PHY-3002 : Step(271): len = 415861, overlap = 487.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.03152e-05
PHY-3002 : Step(272): len = 418515, overlap = 479.25
PHY-3002 : Step(273): len = 420149, overlap = 476.25
PHY-3002 : Step(274): len = 423183, overlap = 464.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.06304e-05
PHY-3002 : Step(275): len = 433047, overlap = 450
PHY-3002 : Step(276): len = 440086, overlap = 441.25
PHY-3002 : Step(277): len = 450632, overlap = 428.75
PHY-3002 : Step(278): len = 452309, overlap = 432.5
PHY-3002 : Step(279): len = 452895, overlap = 435
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000121261
PHY-3002 : Step(280): len = 462550, overlap = 423.25
PHY-3002 : Step(281): len = 467138, overlap = 417.75
PHY-3002 : Step(282): len = 479397, overlap = 392.5
PHY-3002 : Step(283): len = 479919, overlap = 382.75
PHY-3002 : Step(284): len = 479657, overlap = 380
PHY-3002 : Step(285): len = 478458, overlap = 376
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.494748s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 659572
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 637/24254.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 881416, over cnt = 3507(9%), over = 6512, worst = 9
PHY-1002 : len = 908464, over cnt = 2190(6%), over = 3407, worst = 8
PHY-1002 : len = 931640, over cnt = 1113(3%), over = 1683, worst = 6
PHY-1002 : len = 950800, over cnt = 358(1%), over = 511, worst = 6
PHY-1002 : len = 960400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.594823s wall, 1.593750s user + 0.000000s system = 1.593750s CPU (61.4%)

PHY-1001 : Congestion index: top1 = 60.19, top5 = 55.47, top10 = 52.73, top15 = 50.53.
PHY-3001 : End congestion estimation;  2.939056s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (57.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15804 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.447273s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (55.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000105858
PHY-3002 : Step(286): len = 566229, overlap = 168.75
PHY-3002 : Step(287): len = 544699, overlap = 218.25
PHY-3002 : Step(288): len = 528051, overlap = 221.25
PHY-3002 : Step(289): len = 519644, overlap = 232.5
PHY-3002 : Step(290): len = 514675, overlap = 238.5
PHY-3002 : Step(291): len = 511136, overlap = 237.25
PHY-3002 : Step(292): len = 508133, overlap = 242.5
PHY-3002 : Step(293): len = 506440, overlap = 242.75
PHY-3002 : Step(294): len = 504019, overlap = 239.25
PHY-3002 : Step(295): len = 503550, overlap = 244
PHY-3002 : Step(296): len = 501812, overlap = 246
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000211716
PHY-3002 : Step(297): len = 511900, overlap = 240
PHY-3002 : Step(298): len = 522074, overlap = 229
PHY-3002 : Step(299): len = 525662, overlap = 224
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000423433
PHY-3002 : Step(300): len = 532036, overlap = 219.25
PHY-3002 : Step(301): len = 542932, overlap = 205
PHY-3002 : Step(302): len = 549239, overlap = 201
PHY-3002 : Step(303): len = 552406, overlap = 198.25
PHY-3002 : Step(304): len = 557470, overlap = 190
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.017235s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 624715, Over = 0
PHY-3001 : Spreading special nets. 69 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.046522s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.8%)

PHY-3001 : 98 instances has been re-located, deltaX = 49, deltaY = 55, maxDist = 2.
PHY-3001 : Final: Len = 626137, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 79313, tnet num: 15804, tinst num: 7999, tnode num: 90389, tedge num: 132534.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.352354s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (54.3%)

RUN-1004 : used memory is 601 MB, reserved memory is 591 MB, peak memory is 630 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2440/24254.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 864600, over cnt = 3548(10%), over = 6385, worst = 7
PHY-1002 : len = 891760, over cnt = 2220(6%), over = 3317, worst = 7
PHY-1002 : len = 922152, over cnt = 674(1%), over = 885, worst = 5
PHY-1002 : len = 931832, over cnt = 255(0%), over = 351, worst = 4
PHY-1002 : len = 938448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.725934s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (61.3%)

PHY-1001 : Congestion index: top1 = 60.17, top5 = 55.10, top10 = 52.05, top15 = 49.69.
PHY-1001 : End incremental global routing;  3.043271s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (62.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15804 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.612338s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (53.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  4.002749s wall, 2.359375s user + 0.000000s system = 2.359375s CPU (58.9%)

OPT-1001 : Current memory(MB): used = 615, reserve = 605, peak = 630.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14856/24254.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 938448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.150873s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (41.4%)

PHY-1001 : Congestion index: top1 = 60.17, top5 = 55.10, top10 = 52.05, top15 = 49.69.
OPT-1001 : End congestion update;  0.473546s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (39.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15804 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.341993s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (54.8%)

OPT-0007 : Start: WNS 998995 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.815661s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (46.0%)

OPT-1001 : Current memory(MB): used = 620, reserve = 609, peak = 630.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15804 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.352679s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (75.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14856/24254.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 938448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.141803s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (33.1%)

PHY-1001 : Congestion index: top1 = 60.17, top5 = 55.10, top10 = 52.05, top15 = 49.69.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15804 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.335339s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (37.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998995 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 59.793103
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.470550s wall, 4.125000s user + 0.015625s system = 4.140625s CPU (55.4%)

RUN-1003 : finish command "place" in  34.189004s wall, 17.656250s user + 1.328125s system = 18.984375s CPU (55.5%)

RUN-1004 : used memory is 579 MB, reserved memory is 566 MB, peak memory is 630 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.357834s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (99.0%)

RUN-1004 : used memory is 579 MB, reserved memory is 567 MB, peak memory is 636 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 8001 instances
RUN-1001 : 3936 mslices, 3936 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24254 nets
RUN-1001 : 13467 nets have 2 pins
RUN-1001 : 9313 nets have [3 - 5] pins
RUN-1001 : 879 nets have [6 - 10] pins
RUN-1001 : 292 nets have [11 - 20] pins
RUN-1001 : 235 nets have [21 - 99] pins
RUN-1001 : 68 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 79313, tnet num: 15804, tinst num: 7999, tnode num: 90389, tedge num: 132534.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.225670s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (39.5%)

RUN-1004 : used memory is 580 MB, reserved memory is 574 MB, peak memory is 636 MB
PHY-1001 : 3936 mslices, 3936 lslices, 101 pads, 20 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15804 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 845496, over cnt = 3568(10%), over = 6632, worst = 8
PHY-1002 : len = 876416, over cnt = 2235(6%), over = 3401, worst = 8
PHY-1002 : len = 896624, over cnt = 1251(3%), over = 1850, worst = 8
PHY-1002 : len = 928688, over cnt = 19(0%), over = 19, worst = 1
PHY-1002 : len = 929832, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.465177s wall, 1.531250s user + 0.015625s system = 1.546875s CPU (62.7%)

PHY-1001 : Congestion index: top1 = 59.50, top5 = 54.46, top10 = 51.33, top15 = 49.05.
PHY-1001 : End global routing;  2.805157s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (61.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 632, reserve = 619, peak = 636.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 909, reserve = 900, peak = 909.
PHY-1001 : End build detailed router design. 3.027876s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (42.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 162296, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.586372s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (48.3%)

PHY-1001 : Current memory(MB): used = 945, reserve = 937, peak = 945.
PHY-1001 : End phase 1; 1.591962s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (48.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 62% nets.
PHY-1022 : len = 2.8541e+06, over cnt = 3347(0%), over = 3401, worst = 3, crit = 0
PHY-1001 : Current memory(MB): used = 956, reserve = 948, peak = 956.
PHY-1001 : End initial routed; 21.384224s wall, 11.968750s user + 0.125000s system = 12.093750s CPU (56.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15237(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.492    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.101248s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (41.6%)

PHY-1001 : Current memory(MB): used = 974, reserve = 966, peak = 974.
PHY-1001 : End phase 2; 23.485535s wall, 12.843750s user + 0.125000s system = 12.968750s CPU (55.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.8541e+06, over cnt = 3347(0%), over = 3401, worst = 3, crit = 0
PHY-1001 : End optimize timing; 0.083185s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (37.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.73494e+06, over cnt = 1690(0%), over = 1697, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.963185s wall, 3.921875s user + 0.031250s system = 3.953125s CPU (133.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.71558e+06, over cnt = 680(0%), over = 682, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 1.521481s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (86.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.7175e+06, over cnt = 218(0%), over = 218, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.848480s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (90.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.72043e+06, over cnt = 61(0%), over = 61, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.529586s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (50.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.72192e+06, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.426806s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (80.5%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.72216e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.553119s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (62.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.72251e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.509424s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (39.9%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.72254e+06, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.164456s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (76.0%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.72245e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 9; 0.162885s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (67.1%)

PHY-1001 : ==== DR Iter 10 ====
PHY-1022 : len = 2.72244e+06, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 10; 0.160646s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (77.8%)

PHY-1001 : ==== DR Iter 11 ====
PHY-1022 : len = 2.72247e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 11; 0.212622s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (36.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15237(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.492    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.051907s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (62.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 785 feed throughs used by 439 nets
PHY-1001 : End commit to database; 1.800965s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (68.5%)

PHY-1001 : Current memory(MB): used = 1071, reserve = 1067, peak = 1071.
PHY-1001 : End phase 3; 12.221226s wall, 10.218750s user + 0.109375s system = 10.328125s CPU (84.5%)

PHY-1003 : Routed, final wirelength = 2.72247e+06
PHY-1001 : Current memory(MB): used = 1076, reserve = 1072, peak = 1076.
PHY-1001 : End export database. 0.119530s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (39.2%)

PHY-1001 : End detail routing;  40.764767s wall, 25.218750s user + 0.281250s system = 25.500000s CPU (62.6%)

RUN-1003 : finish command "route" in  45.412523s wall, 27.734375s user + 0.296875s system = 28.031250s CPU (61.7%)

RUN-1004 : used memory is 1005 MB, reserved memory is 1000 MB, peak memory is 1076 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15267   out of  19600   77.89%
#reg                     3006   out of  19600   15.34%
#le                     15564
  #lut only             12558   out of  15564   80.69%
  #reg only               297   out of  15564    1.91%
  #lut&reg               2709   out of  15564   17.41%
#dsp                        3   out of     29   10.34%
#bram                      12   out of     64   18.75%
  #bram9k                  12
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2141
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    247
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    178
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               134
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 70
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    52


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15564  |14628   |639     |3022    |20      |3       |
|  ISP                               |AHBISP                                      |8341   |8034    |220     |610     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7772   |7659    |76      |280     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1782   |1776    |6       |27      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1781   |1775    |6       |25      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1765   |1759    |6       |26      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |47     |41      |6       |23      |2       |0       |
|    u_demosaic                      |demosaic                                    |441    |259     |132     |256     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |138    |70      |37      |78      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |76     |39      |23      |52      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                  |86     |51      |33      |55      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |112    |81      |31      |54      |0       |0       |
|    u_gamma                         |gamma                                       |34     |34      |0       |18      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |14     |14      |0       |11      |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                   |14     |14      |0       |6       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                   |4      |4       |0       |0       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |10     |10      |0       |6       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |6      |6       |0       |2       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |4      |4       |0       |4       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |11     |11      |0       |8       |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |32     |32      |0       |15      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |6      |6       |0       |2       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |8      |8       |0       |2       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |4      |4       |0       |2       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |2      |2       |0       |1       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |2      |2       |0       |2       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |8      |8       |0       |5       |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |616    |506     |102     |272     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |248    |212     |34      |132     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |736    |534     |103     |394     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |388    |229     |60      |268     |6       |0       |
|      rd_fifo_data                  |fifo_data                                   |147    |63      |18      |120     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |18     |0       |0       |18      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |42     |19      |0       |42      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |27     |20      |0       |27      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |143    |92      |18      |118     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |21     |21      |0       |21      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |38     |18      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |31     |27      |0       |31      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |348    |305     |43      |126     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |51     |42      |9       |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |84     |84      |0       |19      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |39     |35      |4       |30      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |102    |84      |18      |30      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |72     |60      |12      |26      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5115   |5042    |56      |1340    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                    |153    |88      |65      |26      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                              |498    |319     |93      |317     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |498    |319     |93      |317     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |224    |138     |0       |208     |0       |0       |
|        reg_inst                    |register                                    |224    |138     |0       |208     |0       |0       |
|      trigger_inst                  |trigger                                     |274    |181     |93      |109     |0       |0       |
|        bus_inst                    |bus_top                                     |98     |62      |36      |33      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |50     |32      |18      |17      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                     |46     |28      |18      |14      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |108    |79      |29      |56      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13421  
    #2          2       8036   
    #3          3        676   
    #4          4        601   
    #5        5-10       935   
    #6        11-50      434   
    #7       51-100      36    
    #8       101-500     45    
    #9        >500       16    
  Average     3.08             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.751061s wall, 2.109375s user + 0.000000s system = 2.109375s CPU (120.5%)

RUN-1004 : used memory is 1006 MB, reserved memory is 1001 MB, peak memory is 1076 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 79313, tnet num: 15804, tinst num: 7999, tnode num: 90389, tedge num: 132534.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.206819s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (72.5%)

RUN-1004 : used memory is 1010 MB, reserved memory is 1004 MB, peak memory is 1076 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15804 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 6 (6 unconstrainted).
TMR-5009 WARNING: No clock constraint on 6 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 2f07ad9db636683043c93dd49081cb305af47d90622fbf6b7e8df63a62d0ebd8 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 7999
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24254, pip num: 184368
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 785
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3195 valid insts, and 490011 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100110101011101000011111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  26.815048s wall, 103.140625s user + 1.687500s system = 104.828125s CPU (390.9%)

RUN-1004 : used memory is 1115 MB, reserved memory is 1115 MB, peak memory is 1287 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240506_102505.log"
