// Seed: 658917350
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input wand id_4,
    input tri id_5,
    input wire id_6,
    input uwire id_7,
    inout wand id_8,
    input supply0 id_9,
    input tri1 id_10,
    input wor id_11,
    input tri id_12,
    input wire id_13,
    input uwire id_14,
    output wand id_15,
    input tri0 id_16,
    output tri0 id_17,
    output tri1 id_18
);
  wire id_20;
  wire id_21;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input wor id_2,
    output wire id_3,
    output supply0 id_4,
    output supply0 id_5,
    output wor id_6,
    input wire id_7,
    output tri1 id_8,
    output tri0 id_9,
    output supply0 id_10,
    input wand id_11,
    input uwire id_12,
    output tri0 id_13,
    input wor id_14
    , id_16
);
  assign id_8 = id_16;
  wire id_17;
  module_0(
      id_0,
      id_11,
      id_2,
      id_12,
      id_1,
      id_14,
      id_0,
      id_12,
      id_16,
      id_7,
      id_7,
      id_14,
      id_11,
      id_0,
      id_1,
      id_13,
      id_2,
      id_9,
      id_5
  );
endmodule
