Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Thu Sep 20 11:05:57 2018
| Host         : DESKTOP-VGS1O6M running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file btn_queue_control_sets_placed.rpt
| Design       : btn_queue
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            2 |
|     12 |            1 |
|     14 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              28 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              96 |           23 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------+-----------------------------------+------------------+----------------+
|      Clock Signal     | Enable Signal |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-----------------------+---------------+-----------------------------------+------------------+----------------+
|  my_btn1/count_reg[0] |               |                                   |                1 |              8 |
|  my_btn2/count_reg[3] |               |                                   |                1 |              8 |
|  clk_IBUF_BUFG        |               |                                   |                4 |             12 |
|  clk_IBUF_BUFG        |               | my_btn1/p_1_in[15]                |                5 |             14 |
|  clk_IBUF_BUFG        |               | my_btn2/divcounter[22]_i_1__0_n_0 |                5 |             14 |
|  clk_IBUF_BUFG        |               | my_btn1/divcounter[23]_i_1__0_n_0 |                8 |             34 |
|  clk_IBUF_BUFG        |               | my_btn2/divcounter[23]_i_1_n_0    |                5 |             34 |
+-----------------------+---------------+-----------------------------------+------------------+----------------+


