/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 0 0 352 144)
	(text "altlvds_rx0" (rect 146 -1 217 15)(font "Arial" (font_size 10)))
	(text "inst" (rect 8 128 25 140)(font "Arial" ))
	(port
		(pt 0 48)
		(input)
		(text "rx_channel_data_align[1..0]" (rect 0 0 156 14)(font "Arial" (font_size 8)))
		(text "rx_channel_data_align[1..0]" (rect 4 34 135 47)(font "Arial" (font_size 8)))
		(line (pt 0 48)(pt 144 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "rx_fifo_reset[1..0]" (rect 0 0 102 14)(font "Arial" (font_size 8)))
		(text "rx_fifo_reset[1..0]" (rect 4 50 89 63)(font "Arial" (font_size 8)))
		(line (pt 0 64)(pt 144 64)(line_width 3))
	)
	(port
		(pt 0 80)
		(input)
		(text "rx_in[1..0]" (rect 0 0 56 14)(font "Arial" (font_size 8)))
		(text "rx_in[1..0]" (rect 4 66 50 79)(font "Arial" (font_size 8)))
		(line (pt 0 80)(pt 144 80)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "rx_inclock" (rect 0 0 57 14)(font "Arial" (font_size 8)))
		(text "rx_inclock" (rect 4 82 51 95)(font "Arial" (font_size 8)))
		(line (pt 0 96)(pt 144 96))
	)
	(port
		(pt 0 112)
		(input)
		(text "rx_reset[1..0]" (rect 0 0 76 14)(font "Arial" (font_size 8)))
		(text "rx_reset[1..0]" (rect 4 98 67 111)(font "Arial" (font_size 8)))
		(line (pt 0 112)(pt 144 112)(line_width 3))
	)
	(port
		(pt 352 48)
		(output)
		(text "rx_dpa_locked[1..0]" (rect 0 0 112 14)(font "Arial" (font_size 8)))
		(text "rx_dpa_locked[1..0]" (rect 254 34 347 47)(font "Arial" (font_size 8)))
		(line (pt 352 48)(pt 208 48)(line_width 3))
	)
	(port
		(pt 352 64)
		(output)
		(text "rx_out[19..0]" (rect 0 0 71 14)(font "Arial" (font_size 8)))
		(text "rx_out[19..0]" (rect 288 50 347 63)(font "Arial" (font_size 8)))
		(line (pt 352 64)(pt 208 64)(line_width 3))
	)
	(port
		(pt 352 80)
		(output)
		(text "rx_outclock" (rect 0 0 66 14)(font "Arial" (font_size 8)))
		(text "rx_outclock" (rect 293 66 347 79)(font "Arial" (font_size 8)))
		(line (pt 352 80)(pt 208 80))
	)
	(drawing
		(line (pt 144 32)(pt 208 32))
		(line (pt 208 32)(pt 208 128))
		(line (pt 144 128)(pt 208 128))
		(line (pt 144 32)(pt 144 128))
		(line (pt 0 0)(pt 352 0))
		(line (pt 352 0)(pt 352 144))
		(line (pt 0 144)(pt 352 144))
		(line (pt 0 0)(pt 0 144))
	)
)
