# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
# Date created = 07:10:12  September 28, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		SDRAM_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSXFC6D6F31C6
set_global_assignment -name TOP_LEVEL_ENTITY fifo_row_encoder
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "07:10:12  SEPTEMBER 28, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "17.0.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008
set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF
set_global_assignment -name IP_SEARCH_PATHS "c:\\users\\tharu\\desktop\\iris\\ex2_iris\\vhdl\\subsystems\\sdram\\imaging buffer\\ip"
set_global_assignment -name VHDL_FILE "../subsystems/sdram/Command Creator/avalonmm_pkg.vhd"
set_global_assignment -name QIP_FILE "../subsystems/sdram/Imaging Buffer/IP/VNIR_ROW_FIFO.qip"
set_global_assignment -name QIP_FILE "../subsystems/sdram/Imaging Buffer/IP/SWIR_Row_FIFO.qip"
set_global_assignment -name VHDL_FILE ../util/types.vhd
set_global_assignment -name VHDL_FILE ../util/pulse_genenerator.vhd
set_global_assignment -name VHDL_FILE ../subsystems/swir/swir_types.vhd
set_global_assignment -name VHDL_FILE ../subsystems/fpga/fpga_types.vhd
set_global_assignment -name VHDL_FILE ../subsystems/vnir/base/vnir_base_pkg.vhd
set_global_assignment -name VHDL_FILE ../subsystems/vnir/base/sensor_configurer/sensor_configurer_pkg.vhd
set_global_assignment -name VHDL_FILE ../subsystems/vnir/base/lvds_decoder/lvds_decoder_pkg.vhd
set_global_assignment -name VHDL_FILE ../subsystems/vnir/base/pixel_integrator/pixel_integrator_pkg.vhd
set_global_assignment -name VHDL_FILE ../subsystems/vnir/base/frame_requester/frame_requester_pkg.vhd
set_global_assignment -name VHDL_FILE ../subsystems/vnir/vnir_pkg.vhd
set_global_assignment -name VHDL_FILE ../subsystems/sdram/sdram_types.vhd
set_global_assignment -name VHDL_FILE "../subsystems/sdram/Imaging Buffer/imaging_buffer_pkg.vhd"
set_global_assignment -name VHDL_FILE "../subsystems/sdram/Header Creator/header_creator.vhd"
set_global_assignment -name VHDL_FILE "../subsystems/sdram/Header Creator/edge_detector.vhd"
set_global_assignment -name VHDL_FILE "../subsystems/sdram/Imaging Buffer/imaging_buffer.vhd"
set_global_assignment -name VHDL_FILE ../subsystems/sdram/sdram_subsystem.vhd
set_global_assignment -name VHDL_FILE "../subsystems/sdram/Command Creator/DMA_write.vhd"
set_global_assignment -name VHDL_FILE "../subsystems/sdram/Command Creator/command_creator.vhd"
set_global_assignment -name VHDL_FILE "../subsystems/sdram/Memory Map/partition_register.vhd"
set_global_assignment -name VHDL_FILE "../subsystems/sdram/Memory Map/address_counter.vhd"
set_global_assignment -name VHDL_FILE "../subsystems/sdram/Memory Map/memory_map.vhd"
set_global_assignment -name SOURCE_FILE db/SDRAM.cmp.rdb
set_global_assignment -name VHDL_FILE "../subsystems/sdram/Imaging Buffer/fifo_row_encoder.vhd"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top