{
  "comments": [
    {
      "unresolved": false,
      "key": {
        "uuid": "15101a4d_3ddef7c3",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 3
      },
      "lineNbr": 0,
      "author": {
        "id": 1115898
      },
      "writtenOn": "2024-04-26T16:28:05Z",
      "side": 1,
      "message": "Looks good.  Tune for A510... the other CPUs will tend to not care about scheduling.  I found Cortex X1 also benefits from scheduling, but also prefers a tight loop, not too unrolled.",
      "revId": "3dc582021822f99239c5cb1aa9e0f81350414e6f",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "3baa33c0_538e5edb",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 3
      },
      "lineNbr": 0,
      "author": {
        "id": 1115898
      },
      "writtenOn": "2024-04-26T19:39:10Z",
      "side": 1,
      "message": "needs a manual rebase\n\nmerge conflict(s):\ninclude/libyuv/row.h\nsource/row_sve.cc",
      "revId": "3dc582021822f99239c5cb1aa9e0f81350414e6f",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "badb7a75_03d227b2",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 3
      },
      "lineNbr": 0,
      "author": {
        "id": 1571352
      },
      "writtenOn": "2024-04-29T13:17:49Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "3baa33c0_538e5edb",
      "revId": "3dc582021822f99239c5cb1aa9e0f81350414e6f",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "bbe29cbb_fd15c302",
        "filename": "source/row_sve.cc",
        "patchSetId": 3
      },
      "lineNbr": 171,
      "author": {
        "id": 1115898
      },
      "writtenOn": "2024-04-26T19:38:18Z",
      "side": 1,
      "message": "should this be size_t so it can be int32 if sve ever supports aarch32?",
      "revId": "3dc582021822f99239c5cb1aa9e0f81350414e6f",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "e134f1e3_e94859c2",
        "filename": "source/row_sve.cc",
        "patchSetId": 3
      },
      "lineNbr": 171,
      "author": {
        "id": 1571352
      },
      "writtenOn": "2024-04-29T13:17:49Z",
      "side": 1,
      "message": "I\u0027m not aware of any plans for SVE to be available for AArch32 so I\u0027d prefer to use the exact type sizes for now?",
      "parentUuid": "bbe29cbb_fd15c302",
      "revId": "3dc582021822f99239c5cb1aa9e0f81350414e6f",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "d9ad572f_6919341d",
        "filename": "source/row_sve.cc",
        "patchSetId": 3
      },
      "lineNbr": 172,
      "author": {
        "id": 1115898
      },
      "writtenOn": "2024-04-26T16:25:32Z",
      "side": 1,
      "message": "Remove the \u0027volatile\u0027 from future asm.  Make sure to declare clobbers correctly.\nVolatile is not respected by link time code generation (pgolite) and confuses clang-format.",
      "revId": "3dc582021822f99239c5cb1aa9e0f81350414e6f",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "9bd5936d_5ae45b47",
        "filename": "source/row_sve.cc",
        "patchSetId": 3
      },
      "lineNbr": 172,
      "author": {
        "id": 1571352
      },
      "writtenOn": "2024-04-29T13:17:49Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "d9ad572f_6919341d",
      "revId": "3dc582021822f99239c5cb1aa9e0f81350414e6f",
      "serverId": "3ce6091f-6c88-37e8-8c75-72f92ae8dfba"
    }
  ]
}