Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate F:\Projects\C75\FPGA_Project_ethernet125MHz\transeiver_phy_rst.ip --block-symbol-file --output-directory=F:\Projects\C75\FPGA_Project_ethernet125MHz\transeiver_phy_rst --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate F:\Projects\C75\FPGA_Project_ethernet125MHz\transeiver_phy_rst.ip --synthesis=VERILOG --output-directory=F:\Projects\C75\FPGA_Project_ethernet125MHz\transeiver_phy_rst --family="Cyclone 10 GX" --part=10CX220YF780E5G
Info: transeiver_phy_rst: "Transforming system: transeiver_phy_rst"
Info: transeiver_phy_rst: "Naming system components in system: transeiver_phy_rst"
Info: transeiver_phy_rst: "Processing generation queue"
Info: transeiver_phy_rst: "Generating: transeiver_phy_rst"
Info: transeiver_phy_rst: "Generating: altera_xcvr_reset_control"
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: xcvr_reset_control_0: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
Info: xcvr_reset_control_0: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
Info: transeiver_phy_rst: Done "transeiver_phy_rst" with 2 modules, 6 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in transeiver_phy_rst. No files generated.
Info: Finished: Generate IP Core Documentation
