Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/vijay/Desktop/Vlsi/Kogge-stone/adder_isim_beh.exe -prj /home/vijay/Desktop/Vlsi/Kogge-stone/adder_beh.prj work.adder work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/home/vijay/Desktop/Vlsi/Kogge-stone/../../CED18I049_DA2/CED18I049_DA2/ppg (copy).v" into library work
Analyzing Verilog file "/home/vijay/Desktop/Vlsi/Kogge-stone/../../CED18I049_DA2/CED18I049_DA2/level2 (copy).v" into library work
Analyzing Verilog file "/home/vijay/Desktop/Vlsi/Kogge-stone/../../CED18I049_DA2/CED18I049_DA2/adder (copy).v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 82936 KB
Fuse CPU Usage: 960 ms
Compiling module ppg
Compiling module level2
Compiling module adder
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /home/vijay/Desktop/Vlsi/Kogge-stone/adder_isim_beh.exe
Fuse Memory Usage: 643128 KB
Fuse CPU Usage: 970 ms
GCC CPU Usage: 380 ms
