GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc\IKASCC.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc\IKASCC_modules\IKASCC_player_a.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc\IKASCC_modules\IKASCC_player_s.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc\IKASCC_modules\IKASCC_primitives.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc\IKASCC_modules\IKASCC_vrc_a.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc\IKASCC_modules\IKASCC_vrc_s.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc_wrap\ip_ikascc_wrap.v'
Undeclared symbol 'w_rom_cs_n', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc_wrap\ip_ikascc_wrap.v":58)
Undeclared symbol 'w_rom_ma', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc_wrap\ip_ikascc_wrap.v":59)
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\pwm\ip_pwm.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v'
Compiling module 'tangcart_msx'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":26)
Compiling module 'Gowin_PLL'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\gowin_pll\gowin_pll.v":10)
WARN  (EX3771) : Module instantiation should have an instance name("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":115)
Compiling module 'ip_ikascc_wrapper'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc_wrap\ip_ikascc_wrap.v":24)
Compiling module 'IKASCC'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc\IKASCC.v":1)
Compiling module 'IKASCC_vrc_s(RAMCTRL_ASYNC=1)'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc\IKASCC_modules\IKASCC_vrc_s.v":1)
Compiling module 'IKASCC_player_s(FAST_CLOCK=1,RAMCTRL_ASYNC=1)'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc\IKASCC_modules\IKASCC_player_s.v":1)
Compiling module 'IKASCC_player_memory_s'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc\IKASCC_modules\IKASCC_player_s.v":670)
Extracting RAM for identifier 'wavetable_ram'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc\IKASCC_modules\IKASCC_player_s.v":694)
Compiling module 'IKASCC_player_control_s(RAMCTRL_ASYNC=1,ADDR_FREQ_BASE=8'h80,ADDR_VOL=8'h8A,ADDR_MUTE=8'h8F)'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc\IKASCC_modules\IKASCC_player_s.v":372)
Compiling module 'IKASCC_primitive_dncntr'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc\IKASCC_modules\IKASCC_primitives.v":1)
Compiling module 'IKASCC_primitive_dncntr(W=5)'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc\IKASCC_modules\IKASCC_primitives.v":1)
Compiling module 'IKASCC_player_control_s(RAMCTRL_ASYNC=1,ADDR_RAM_BASE=8'h20,ADDR_FREQ_BASE=8'h82,ADDR_VOL=8'h8B,ADDR_MUTE=8'h8F,BIT_MUTE=1)'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc\IKASCC_modules\IKASCC_player_s.v":372)
Compiling module 'IKASCC_player_control_s(RAMCTRL_ASYNC=1,ADDR_RAM_BASE=8'h40,ADDR_FREQ_BASE=8'h84,ADDR_VOL=8'h8C,ADDR_MUTE=8'h8F,BIT_MUTE=2)'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc\IKASCC_modules\IKASCC_player_s.v":372)
Compiling module 'IKASCC_player_control_s(RAMCTRL_ASYNC=1,ADDR_RAM_BASE=8'h60,ADDR_FREQ_BASE=8'h86,ADDR_VOL=8'h8D,ADDR_MUTE=8'h8F,BIT_MUTE=3)'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc\IKASCC_modules\IKASCC_player_s.v":372)
Compiling module 'IKASCC_player_control_s(RAMCTRL_ASYNC=1,ADDR_RAM_BASE=8'h60,ADDR_FREQ_BASE=8'h88,ADDR_VOL=8'h8E,ADDR_MUTE=8'h8F,BIT_MUTE=4)'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc\IKASCC_modules\IKASCC_player_s.v":372)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 6 for port 'o_ROMADDR'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc_wrap\ip_ikascc_wrap.v":59)
WARN  (EX3791) : Expression size 23 truncated to fit in target size 22("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\ikascc_wrap\ip_ikascc_wrap.v":78)
WARN  (EX3670) : Actual bit length 6 differs from formal bit length 5 for port 'n_led'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":127)
Compiling module 'ip_pwm'("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\pwm\ip_pwm.v":27)
NOTE  (EX0101) : Current top module is "tangcart_msx"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input n_tmerq is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":30)
WARN  (CV0016) : Input n_tiorq is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":31)
WARN  (CV0020) : Input ta[10:8] is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":34)
WARN  (CV0016) : Input button is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":39)
WARN  (CV0016) : Input dip_sw is unused("D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\src\tangcart_msx.v":40)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\impl\gwsynthesis\TangcartMSX.vg" completed
[100%] Generate report file "D:\github\HRA_product\TangCartMSX\RTL\TangcartMSX\impl\gwsynthesis\TangcartMSX_syn.rpt.html" completed
GowinSynthesis finish
