/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  reg [5:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  reg [5:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  reg [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  reg [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [9:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  reg [4:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [15:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  reg [5:0] celloutsig_0_56z;
  wire [29:0] celloutsig_0_5z;
  wire [10:0] celloutsig_0_62z;
  wire [10:0] celloutsig_0_63z;
  wire [7:0] celloutsig_0_6z;
  reg [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [25:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = !(celloutsig_1_8z[0] ? celloutsig_1_9z : celloutsig_1_4z);
  assign celloutsig_0_14z = !(celloutsig_0_8z ? celloutsig_0_5z[20] : celloutsig_0_13z);
  assign celloutsig_0_0z = ~in_data[22];
  assign celloutsig_0_33z = ~celloutsig_0_25z;
  assign celloutsig_0_40z = ~in_data[3];
  assign celloutsig_0_46z = ~celloutsig_0_10z[3];
  assign celloutsig_1_10z = ~celloutsig_1_2z;
  assign celloutsig_1_14z = ~celloutsig_1_11z;
  assign celloutsig_0_8z = ~in_data[63];
  assign celloutsig_1_4z = ~((in_data[109] | celloutsig_1_0z) & (celloutsig_1_3z[5] | celloutsig_1_2z));
  assign celloutsig_1_6z = ~((in_data[124] | celloutsig_1_5z) & (celloutsig_1_1z | celloutsig_1_2z));
  assign celloutsig_0_28z = ~((celloutsig_0_8z | celloutsig_0_23z[3]) & (celloutsig_0_2z[4] | celloutsig_0_9z));
  assign celloutsig_0_42z = celloutsig_0_5z[8] | celloutsig_0_22z;
  assign celloutsig_1_15z = celloutsig_1_1z | celloutsig_1_14z;
  assign celloutsig_0_12z = celloutsig_0_10z[2] | celloutsig_0_0z;
  assign celloutsig_0_19z = celloutsig_0_14z | celloutsig_0_16z[4];
  assign celloutsig_1_7z = celloutsig_1_3z[5] ^ celloutsig_1_2z;
  assign celloutsig_1_11z = in_data[165] ^ celloutsig_1_2z;
  assign celloutsig_1_16z = celloutsig_1_15z ^ celloutsig_1_7z;
  assign celloutsig_0_34z = ~(celloutsig_0_19z ^ celloutsig_0_27z);
  assign celloutsig_0_11z = ~(celloutsig_0_8z ^ celloutsig_0_4z);
  assign celloutsig_0_27z = ~(celloutsig_0_6z[7] ^ celloutsig_0_26z[6]);
  assign celloutsig_0_38z = { celloutsig_0_20z, celloutsig_0_28z, 1'h1 } + { celloutsig_0_36z[0], celloutsig_0_3z, celloutsig_0_29z };
  assign celloutsig_0_63z = { 1'h1, celloutsig_0_28z, celloutsig_0_43z, celloutsig_0_56z, celloutsig_0_22z, celloutsig_0_29z } + { celloutsig_0_62z[10:1], celloutsig_0_3z };
  assign celloutsig_1_19z = { celloutsig_1_3z[2], celloutsig_1_16z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_14z } + { celloutsig_1_13z[12:6], celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_49z = { celloutsig_0_18z[6], celloutsig_0_41z, celloutsig_0_44z, celloutsig_0_13z, celloutsig_0_40z, celloutsig_0_37z, celloutsig_0_40z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_12z } / { 1'h1, celloutsig_0_16z[5:2], celloutsig_0_42z, celloutsig_0_39z, celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_34z };
  assign celloutsig_0_37z = { celloutsig_0_6z[5:2], celloutsig_0_3z, celloutsig_0_18z[12:1], 1'h0, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_32z } == in_data[69:42];
  assign celloutsig_0_47z = { celloutsig_0_5z[20:13], celloutsig_0_46z, celloutsig_0_31z } == { in_data[21:14], celloutsig_0_9z, celloutsig_0_41z };
  assign celloutsig_1_9z = { 4'h0, celloutsig_1_8z[4:1], celloutsig_1_2z, celloutsig_1_0z } === { in_data[188:180], celloutsig_1_1z };
  assign celloutsig_0_13z = { in_data[12:10], celloutsig_0_4z } === celloutsig_0_10z;
  assign celloutsig_0_21z = { celloutsig_0_10z[2:0], celloutsig_0_7z } === { celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[10:8] >= { in_data[2:1], celloutsig_0_0z };
  assign celloutsig_1_1z = { in_data[153:152], celloutsig_1_0z } > in_data[110:108];
  assign celloutsig_1_2z = in_data[157:145] <= in_data[109:97];
  assign celloutsig_1_5z = { in_data[160:159], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } && { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = in_data[141:139] && { in_data[113:112], celloutsig_1_17z };
  assign celloutsig_0_9z = ! celloutsig_0_6z[7:3];
  assign celloutsig_1_3z = celloutsig_1_0z ? { in_data[174:173], 1'h1, celloutsig_1_2z, 2'h3 } : { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, 1'h0 };
  assign celloutsig_1_13z = celloutsig_1_5z ? in_data[173:148] : { 2'h0, celloutsig_1_8z[4:2], celloutsig_1_3z, 6'h00, celloutsig_1_8z[4:0], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_10z = celloutsig_0_5z[23] ? { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_9z } : { celloutsig_0_5z[21:20], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_16z = celloutsig_0_1z ? in_data[13:7] : { celloutsig_0_15z[5:2], celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[161:158] != in_data[187:184];
  assign celloutsig_0_25z = { celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_13z } != { celloutsig_0_16z[6:2], celloutsig_0_6z };
  assign celloutsig_0_41z = celloutsig_0_6z[4:0] !== { celloutsig_0_23z[5:3], celloutsig_0_0z, celloutsig_0_33z };
  assign celloutsig_0_20z = { celloutsig_0_10z[2:0], celloutsig_0_8z } !== { celloutsig_0_5z[0], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_3z = celloutsig_0_2z[11] & celloutsig_0_1z;
  assign celloutsig_0_4z = celloutsig_0_1z & celloutsig_0_0z;
  assign celloutsig_0_43z = celloutsig_0_3z & celloutsig_0_4z;
  assign celloutsig_0_44z = celloutsig_0_20z & celloutsig_0_35z;
  assign celloutsig_1_17z = celloutsig_1_4z & celloutsig_1_11z;
  assign celloutsig_0_30z = celloutsig_0_26z[4] & celloutsig_0_14z;
  assign celloutsig_0_31z = ~^ { celloutsig_0_23z[4:1], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_28z };
  assign celloutsig_0_35z = ~^ { celloutsig_0_25z, celloutsig_0_10z };
  assign celloutsig_0_29z = ~^ celloutsig_0_23z;
  assign celloutsig_0_26z = { celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_9z } >> { celloutsig_0_7z[1:0], celloutsig_0_6z };
  assign celloutsig_0_36z = { celloutsig_0_7z, celloutsig_0_27z, celloutsig_0_15z } ^ { celloutsig_0_26z[8:0], celloutsig_0_21z };
  assign celloutsig_0_6z = in_data[49:42] ^ celloutsig_0_2z[7:0];
  assign celloutsig_0_62z = { celloutsig_0_6z, celloutsig_0_42z, celloutsig_0_13z, celloutsig_0_3z } ^ { celloutsig_0_5z[19:17], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_38z };
  assign celloutsig_0_22z = ~((in_data[0] & celloutsig_0_10z[2]) | celloutsig_0_3z);
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_32z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_32z = celloutsig_0_10z[3:1];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_39z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_39z = { celloutsig_0_6z[7:6], celloutsig_0_30z, celloutsig_0_20z, celloutsig_0_12z };
  always_latch
    if (clkin_data[32]) celloutsig_0_56z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_56z = { celloutsig_0_49z[8:4], celloutsig_0_47z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_7z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_7z = celloutsig_0_5z[17:15];
  always_latch
    if (clkin_data[32]) celloutsig_0_15z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_15z = { celloutsig_0_6z[4:0], celloutsig_0_14z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_2z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_2z = { in_data[65:57], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_23z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_23z = { celloutsig_0_18z[10:6], celloutsig_0_12z };
  assign { celloutsig_0_5z[1:0], celloutsig_0_5z[20], celloutsig_0_5z[18:6], celloutsig_0_5z[4], celloutsig_0_5z[19], celloutsig_0_5z[29:21], celloutsig_0_5z[5], celloutsig_0_5z[3] } = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, in_data[88:80], celloutsig_0_0z, celloutsig_0_0z } ^ { celloutsig_0_0z, celloutsig_0_4z, in_data[23], in_data[21:20], celloutsig_0_0z, celloutsig_0_2z[12:3], celloutsig_0_2z[1], in_data[22], in_data[32:24], celloutsig_0_2z[2], celloutsig_0_2z[0] };
  assign celloutsig_0_18z[12:1] = celloutsig_0_2z[12:1] ^ { celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_14z };
  assign { celloutsig_1_8z[0], celloutsig_1_8z[2], celloutsig_1_8z[4], celloutsig_1_8z[1], celloutsig_1_8z[3] } = { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z } ^ { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_18z[0] = 1'h0;
  assign celloutsig_0_5z[2] = 1'h0;
  assign celloutsig_1_8z[10:5] = 6'h00;
  assign { out_data[128], out_data[104:96], out_data[42:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
