# Projet_SE_EPT
FSM, vhdl description and testbench, monitoring a digital lock (school project)

This repo contains the vhdl and testbench file describing the Finite State Machine diagram below, detailed report for this project (in French can be found in ./Rapport_SysEmb_EPT)

![FSM](https://github.com/SalmaG98/Projet_SE_EPT/blob/master/FSM_SysEmb.png)

Result simulation wave on Vivado:

![SimWave](https://github.com/SalmaG98/Projet_SE_EPT/blob/master/SimWave.png)
