// Seed: 140822136
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  type_10(
      id_1, id_2, 1, id_2
  );
  logic id_2, id_3, id_4, id_5, id_6;
  type_11(
      1 <= id_1, id_5, id_4 - (1)
  ); type_12(
      1, 1, id_2
  );
  logic id_7;
  defparam id_8.id_9 = 1;
endmodule
