// Seed: 1603962532
module module_0 (
    input wor id_0,
    input wor id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input tri id_6,
    output wand id_7,
    input wire id_8,
    output tri0 id_9,
    input wand id_10,
    input tri id_11,
    input wand id_12,
    input tri id_13
);
  wire id_15;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input wand id_0,
    output wor id_1,
    output supply0 id_2,
    output supply0 id_3,
    input supply1 id_4,
    output wand id_5
);
  module_0(
      id_4, id_0, id_0, id_1, id_0, id_0, id_4, id_5, id_4, id_5, id_4, id_0, id_0, id_0
  );
  wire id_7;
  initial forever @(1);
  nor (id_3, id_0, id_4);
endmodule
