<profile>

<section name = "Vivado HLS Report for 'myproject'" level="0">
<item name = "Date">Mon Nov  7 15:33:20 2022
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2577-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.309 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 5.000 ns, 5.000 ns, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, 0, 0, 1128, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 171, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="myproject_mac_mul_sub_8s_4s_16ns_16_1_1_U2">myproject_mac_mul_sub_8s_4s_16ns_16_1_1, i0 * i1 - i2</column>
<column name="myproject_mac_muladd_8s_4s_13ns_13_1_1_U1">myproject_mac_muladd_8s_4s_13ns_13_1_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln728_1_fu_315_p2">*, 0, 0, 49, 9, 4</column>
<column name="mul_ln728_2_fu_351_p2">*, 0, 0, 40, 8, 4</column>
<column name="mul_ln728_3_fu_850_p2">*, 0, 0, 33, 7, 4</column>
<column name="mul_ln728_4_fu_972_p2">*, 0, 0, 33, 7, 4</column>
<column name="mul_ln728_5_fu_1092_p2">*, 0, 0, 33, 7, 4</column>
<column name="mul_ln728_fu_663_p2">*, 0, 0, 33, 7, 4</column>
<column name="r_V_10_fu_333_p2">*, 0, 0, 11, 4, 4</column>
<column name="r_V_14_fu_423_p2">*, 0, 0, 11, 4, 4</column>
<column name="r_V_25_fu_201_p2">*, 0, 0, 11, 4, 4</column>
<column name="r_V_26_fu_257_p2">*, 0, 0, 11, 4, 4</column>
<column name="r_V_29_fu_737_p2">*, 0, 0, 17, 5, 4</column>
<column name="r_V_32_fu_305_p2">*, 0, 0, 17, 5, 4</column>
<column name="r_V_33_fu_818_p2">*, 0, 0, 23, 6, 4</column>
<column name="r_V_37_fu_441_p2">*, 0, 0, 11, 4, 4</column>
<column name="r_V_38_fu_464_p2">*, 0, 0, 11, 4, 4</column>
<column name="r_V_39_fu_470_p2">*, 0, 0, 23, 6, 4</column>
<column name="r_V_40_fu_490_p2">*, 0, 0, 11, 4, 4</column>
<column name="r_V_41_fu_514_p2">*, 0, 0, 11, 4, 4</column>
<column name="add_ln1192_1_fu_1017_p2">+, 0, 0, 20, 16, 16</column>
<column name="add_ln1192_fu_940_p2">+, 0, 0, 20, 16, 16</column>
<column name="grp_fu_1133_p2">+, 0, 0, 20, 13, 13</column>
<column name="r_V_18_fu_959_p2">+, 0, 0, 15, 7, 7</column>
<column name="r_V_fu_653_p2">+, 0, 0, 15, 7, 7</column>
<column name="ret_V_10_fu_834_p2">+, 0, 0, 25, 18, 18</column>
<column name="ret_V_12_fu_912_p2">+, 0, 0, 20, 18, 20</column>
<column name="ret_V_13_fu_1023_p2">+, 0, 0, 20, 16, 16</column>
<column name="ret_V_16_fu_532_p2">+, 0, 0, 20, 14, 14</column>
<column name="ret_V_17_fu_554_p2">+, 0, 0, 22, 15, 15</column>
<column name="ret_V_20_fu_1116_p2">+, 0, 0, 20, 20, 20</column>
<column name="ret_V_3_fu_636_p2">+, 0, 0, 21, 14, 14</column>
<column name="ret_V_5_fu_720_p2">+, 0, 0, 20, 16, 16</column>
<column name="ret_V_6_fu_755_p2">+, 0, 0, 20, 16, 16</column>
<column name="ret_V_7_fu_792_p2">+, 0, 0, 20, 15, 16</column>
<column name="ret_V_9_fu_387_p2">+, 0, 0, 24, 17, 17</column>
<column name="r_V_24_fu_1082_p2">-, 0, 0, 15, 7, 7</column>
<column name="r_V_28_fu_702_p2">-, 0, 0, 15, 1, 8</column>
<column name="r_V_30_fu_772_p2">-, 0, 0, 15, 1, 8</column>
<column name="r_V_34_fu_840_p2">-, 0, 0, 15, 7, 7</column>
<column name="r_V_35_fu_888_p2">-, 0, 0, 15, 8, 8</column>
<column name="r_V_44_fu_1054_p2">-, 0, 0, 15, 7, 7</column>
<column name="ret_V_11_fu_871_p2">-, 0, 0, 26, 19, 19</column>
<column name="ret_V_14_fu_484_p2">-, 0, 0, 21, 1, 14</column>
<column name="ret_V_15_fu_508_p2">-, 0, 0, 20, 14, 14</column>
<column name="ret_V_18_fu_576_p2">-, 0, 0, 20, 16, 16</column>
<column name="ret_V_19_fu_1076_p2">-, 0, 0, 27, 20, 20</column>
<column name="ret_V_4_fu_685_p2">-, 0, 0, 22, 15, 15</column>
<column name="ret_V_8_fu_369_p2">-, 0, 0, 23, 16, 16</column>
<column name="ret_V_fu_215_p2">-, 0, 0, 19, 1, 12</column>
<column name="sub_ln1192_2_fu_906_p2">-, 0, 0, 20, 20, 20</column>
<column name="sub_ln1192_4_fu_459_p2">-, 0, 0, 23, 16, 16</column>
<column name="sub_ln1192_5_fu_990_p2">-, 0, 0, 20, 16, 16</column>
<column name="sub_ln1192_6_fu_594_p2">-, 0, 0, 20, 16, 16</column>
<column name="sub_ln1192_7_fu_1110_p2">-, 0, 0, 20, 20, 20</column>
<column name="sub_ln1192_fu_786_p2">-, 0, 0, 20, 16, 16</column>
<column name="sub_ln728_fu_999_p2">-, 0, 0, 15, 6, 6</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="y_3_V">xor, 0, 0, 5, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="x_V_ap_vld_in_sig">9, 2, 1, 2</column>
<column name="x_V_ap_vld_preg">9, 2, 1, 2</column>
<column name="x_V_blk_n">9, 2, 1, 2</column>
<column name="x_V_in_sig">9, 2, 64, 128</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="p_Val2_23_reg_1166">4, 0, 4, 0</column>
<column name="r_V_26_reg_1172">8, 0, 8, 0</column>
<column name="r_V_31_reg_1182">4, 0, 5, 1</column>
<column name="r_V_38_reg_1220">8, 0, 8, 0</column>
<column name="r_V_9_reg_1197">4, 0, 6, 2</column>
<column name="ret_V_2_reg_1177">13, 0, 13, 0</column>
<column name="ret_V_9_reg_1192">13, 0, 17, 4</column>
<column name="sext_ln1116_4_reg_1202">8, 0, 10, 2</column>
<column name="sext_ln1118_10_reg_1187">10, 0, 10, 0</column>
<column name="sub_ln1192_4_reg_1215">16, 0, 16, 0</column>
<column name="tmp_1_reg_1150">4, 0, 4, 0</column>
<column name="tmp_2_reg_1158">4, 0, 4, 0</column>
<column name="tmp_5_reg_1207">4, 0, 4, 0</column>
<column name="trunc_ln708_5_reg_1225">4, 0, 4, 0</column>
<column name="x_V_ap_vld_preg">1, 0, 1, 0</column>
<column name="x_V_preg">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, myproject, return value</column>
<column name="x_V_ap_vld">in, 1, ap_vld, x_V, pointer</column>
<column name="x_V">in, 64, ap_vld, x_V, pointer</column>
<column name="y_0_V">out, 4, ap_vld, y_0_V, pointer</column>
<column name="y_0_V_ap_vld">out, 1, ap_vld, y_0_V, pointer</column>
<column name="y_1_V">out, 4, ap_vld, y_1_V, pointer</column>
<column name="y_1_V_ap_vld">out, 1, ap_vld, y_1_V, pointer</column>
<column name="y_2_V">out, 4, ap_vld, y_2_V, pointer</column>
<column name="y_2_V_ap_vld">out, 1, ap_vld, y_2_V, pointer</column>
<column name="y_3_V">out, 4, ap_vld, y_3_V, pointer</column>
<column name="y_3_V_ap_vld">out, 1, ap_vld, y_3_V, pointer</column>
<column name="y_4_V">out, 4, ap_vld, y_4_V, pointer</column>
<column name="y_4_V_ap_vld">out, 1, ap_vld, y_4_V, pointer</column>
</table>
</item>
</section>
</profile>
