#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e2fd90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e35370 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x1e2a5f0 .functor NOT 1, L_0x1e753c0, C4<0>, C4<0>, C4<0>;
L_0x1e751f0 .functor XOR 2, L_0x1e75000, L_0x1e750c0, C4<00>, C4<00>;
L_0x1e75300 .functor XOR 2, L_0x1e751f0, L_0x1e75260, C4<00>, C4<00>;
v0x1e72c90_0 .net *"_ivl_10", 1 0, L_0x1e75260;  1 drivers
v0x1e72d90_0 .net *"_ivl_12", 1 0, L_0x1e75300;  1 drivers
v0x1e72e70_0 .net *"_ivl_2", 1 0, L_0x1e74f40;  1 drivers
v0x1e72f30_0 .net *"_ivl_4", 1 0, L_0x1e75000;  1 drivers
v0x1e73010_0 .net *"_ivl_6", 1 0, L_0x1e750c0;  1 drivers
v0x1e73140_0 .net *"_ivl_8", 1 0, L_0x1e751f0;  1 drivers
v0x1e73220_0 .net "a", 0 0, v0x1e6f010_0;  1 drivers
v0x1e732c0_0 .net "b", 0 0, v0x1e6f0b0_0;  1 drivers
v0x1e73360_0 .net "cin", 0 0, v0x1e6f150_0;  1 drivers
v0x1e73490_0 .var "clk", 0 0;
v0x1e73530_0 .net "cout_dut", 0 0, L_0x1e74e40;  1 drivers
v0x1e73600_0 .net "cout_ref", 0 0, L_0x1e73cb0;  1 drivers
v0x1e736d0_0 .var/2u "stats1", 223 0;
v0x1e73770_0 .var/2u "strobe", 0 0;
v0x1e73810_0 .net "sum_dut", 0 0, L_0x1e74d00;  1 drivers
v0x1e738b0_0 .net "sum_ref", 0 0, L_0x1e73da0;  1 drivers
v0x1e73950_0 .net "tb_match", 0 0, L_0x1e753c0;  1 drivers
v0x1e739f0_0 .net "tb_mismatch", 0 0, L_0x1e2a5f0;  1 drivers
v0x1e73ab0_0 .net "wavedrom_enable", 0 0, v0x1e6f290_0;  1 drivers
v0x1e73b80_0 .net "wavedrom_title", 511 0, v0x1e6f380_0;  1 drivers
L_0x1e74f40 .concat [ 1 1 0 0], L_0x1e73da0, L_0x1e73cb0;
L_0x1e75000 .concat [ 1 1 0 0], L_0x1e73da0, L_0x1e73cb0;
L_0x1e750c0 .concat [ 1 1 0 0], L_0x1e74d00, L_0x1e74e40;
L_0x1e75260 .concat [ 1 1 0 0], L_0x1e73da0, L_0x1e73cb0;
L_0x1e753c0 .cmp/eeq 2, L_0x1e74f40, L_0x1e75300;
S_0x1e35500 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x1e35370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7fa42af39060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e4c500_0 .net *"_ivl_10", 0 0, L_0x7fa42af39060;  1 drivers
v0x1e295e0_0 .net *"_ivl_11", 1 0, L_0x1e74120;  1 drivers
v0x1e29900_0 .net *"_ivl_13", 1 0, L_0x1e74260;  1 drivers
L_0x7fa42af390a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e29c50_0 .net *"_ivl_16", 0 0, L_0x7fa42af390a8;  1 drivers
v0x1e29fe0_0 .net *"_ivl_17", 1 0, L_0x1e74390;  1 drivers
v0x1e2a370_0 .net *"_ivl_3", 1 0, L_0x1e73ee0;  1 drivers
L_0x7fa42af39018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1e2a700_0 .net *"_ivl_6", 0 0, L_0x7fa42af39018;  1 drivers
v0x1e6e2f0_0 .net *"_ivl_7", 1 0, L_0x1e73fd0;  1 drivers
v0x1e6e3d0_0 .net "a", 0 0, v0x1e6f010_0;  alias, 1 drivers
v0x1e6e490_0 .net "b", 0 0, v0x1e6f0b0_0;  alias, 1 drivers
v0x1e6e550_0 .net "cin", 0 0, v0x1e6f150_0;  alias, 1 drivers
v0x1e6e610_0 .net "cout", 0 0, L_0x1e73cb0;  alias, 1 drivers
v0x1e6e6d0_0 .net "sum", 0 0, L_0x1e73da0;  alias, 1 drivers
L_0x1e73cb0 .part L_0x1e74390, 1, 1;
L_0x1e73da0 .part L_0x1e74390, 0, 1;
L_0x1e73ee0 .concat [ 1 1 0 0], v0x1e6f010_0, L_0x7fa42af39018;
L_0x1e73fd0 .concat [ 1 1 0 0], v0x1e6f0b0_0, L_0x7fa42af39060;
L_0x1e74120 .arith/sum 2, L_0x1e73ee0, L_0x1e73fd0;
L_0x1e74260 .concat [ 1 1 0 0], v0x1e6f150_0, L_0x7fa42af390a8;
L_0x1e74390 .arith/sum 2, L_0x1e74120, L_0x1e74260;
S_0x1e6e830 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0x1e35370;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1e6f010_0 .var "a", 0 0;
v0x1e6f0b0_0 .var "b", 0 0;
v0x1e6f150_0 .var "cin", 0 0;
v0x1e6f1f0_0 .net "clk", 0 0, v0x1e73490_0;  1 drivers
v0x1e6f290_0 .var "wavedrom_enable", 0 0;
v0x1e6f380_0 .var "wavedrom_title", 511 0;
E_0x1e34d20/0 .event negedge, v0x1e6f1f0_0;
E_0x1e34d20/1 .event posedge, v0x1e6f1f0_0;
E_0x1e34d20 .event/or E_0x1e34d20/0, E_0x1e34d20/1;
E_0x1e34f70 .event negedge, v0x1e6f1f0_0;
E_0x1e1c9f0 .event posedge, v0x1e6f1f0_0;
S_0x1e6eb10 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1e6e830;
 .timescale -12 -12;
v0x1e6ed10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1e6ee10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1e6e830;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1e6f4e0 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0x1e35370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x1e74e40 .functor OR 1, L_0x1e748b0, L_0x1e74db0, C4<0>, C4<0>;
v0x1e723f0_0 .net "a", 0 0, v0x1e6f010_0;  alias, 1 drivers
v0x1e724b0_0 .net "b", 0 0, v0x1e6f0b0_0;  alias, 1 drivers
v0x1e72570_0 .net "cin", 0 0, v0x1e6f150_0;  alias, 1 drivers
v0x1e72610_0 .net "cout", 0 0, L_0x1e74e40;  alias, 1 drivers
v0x1e726b0_0 .net "sum", 0 0, L_0x1e74d00;  alias, 1 drivers
v0x1e727a0_0 .net "w1", 0 0, L_0x1e74800;  1 drivers
v0x1e728d0_0 .net "w2", 0 0, L_0x1e748b0;  1 drivers
v0x1e729a0_0 .net "w3", 0 0, L_0x1e74db0;  1 drivers
S_0x1e6f6f0 .scope module, "ha1" "half_adder" 4 13, 4 20 0, S_0x1e6f4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x1e74800 .functor BUFZ 1, L_0x1e3da50, C4<0>, C4<0>, C4<0>;
L_0x1e748b0 .functor BUFZ 1, L_0x1e74740, C4<0>, C4<0>, C4<0>;
v0x1e70760_0 .net "a", 0 0, v0x1e6f010_0;  alias, 1 drivers
v0x1e70890_0 .net "b", 0 0, v0x1e6f0b0_0;  alias, 1 drivers
v0x1e709e0_0 .net "cout", 0 0, L_0x1e748b0;  alias, 1 drivers
v0x1e70ab0_0 .net "sum", 0 0, L_0x1e74800;  alias, 1 drivers
v0x1e70b50_0 .net "x1", 0 0, L_0x1e3da50;  1 drivers
v0x1e70bf0_0 .net "x2", 0 0, L_0x1e4e140;  1 drivers
v0x1e70c90_0 .net "x3", 0 0, L_0x1e74740;  1 drivers
S_0x1e6f990 .scope module, "ag1" "and_gate" 4 33, 4 53 0, S_0x1e6f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1e4e140 .functor AND 1, v0x1e6f010_0, v0x1e6f0b0_0, C4<1>, C4<1>;
v0x1e6fbb0_0 .net "a", 0 0, v0x1e6f010_0;  alias, 1 drivers
v0x1e6fcc0_0 .net "b", 0 0, v0x1e6f0b0_0;  alias, 1 drivers
v0x1e6fdd0_0 .net "out", 0 0, L_0x1e4e140;  alias, 1 drivers
S_0x1e6fed0 .scope module, "ng1" "not_gate" 4 36, 4 63 0, S_0x1e6f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0x1e74740 .functor NOT 1, L_0x1e4e140, C4<0>, C4<0>, C4<0>;
v0x1e70100_0 .net "a", 0 0, L_0x1e4e140;  alias, 1 drivers
v0x1e701c0_0 .net "out", 0 0, L_0x1e74740;  alias, 1 drivers
S_0x1e702c0 .scope module, "xg1" "xor_gate" 4 31, 4 43 0, S_0x1e6f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1e3da50 .functor XOR 1, v0x1e6f010_0, v0x1e6f0b0_0, C4<0>, C4<0>;
v0x1e704d0_0 .net "a", 0 0, v0x1e6f010_0;  alias, 1 drivers
v0x1e70570_0 .net "b", 0 0, v0x1e6f0b0_0;  alias, 1 drivers
v0x1e70630_0 .net "out", 0 0, L_0x1e3da50;  alias, 1 drivers
S_0x1e70da0 .scope module, "ha2" "half_adder" 4 14, 4 20 0, S_0x1e6f4e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "cout";
L_0x1e74d00 .functor BUFZ 1, L_0x1e74940, C4<0>, C4<0>, C4<0>;
L_0x1e74db0 .functor BUFZ 1, L_0x1e74c00, C4<0>, C4<0>, C4<0>;
v0x1e71df0_0 .net "a", 0 0, L_0x1e74800;  alias, 1 drivers
v0x1e71e90_0 .net "b", 0 0, v0x1e6f150_0;  alias, 1 drivers
v0x1e71fe0_0 .net "cout", 0 0, L_0x1e74db0;  alias, 1 drivers
v0x1e720b0_0 .net "sum", 0 0, L_0x1e74d00;  alias, 1 drivers
v0x1e72150_0 .net "x1", 0 0, L_0x1e74940;  1 drivers
v0x1e721f0_0 .net "x2", 0 0, L_0x1e74b50;  1 drivers
v0x1e722e0_0 .net "x3", 0 0, L_0x1e74c00;  1 drivers
S_0x1e71030 .scope module, "ag1" "and_gate" 4 33, 4 53 0, S_0x1e70da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1e74b50 .functor AND 1, L_0x1e74800, v0x1e6f150_0, C4<1>, C4<1>;
v0x1e71230_0 .net "a", 0 0, L_0x1e74800;  alias, 1 drivers
v0x1e71320_0 .net "b", 0 0, v0x1e6f150_0;  alias, 1 drivers
v0x1e71410_0 .net "out", 0 0, L_0x1e74b50;  alias, 1 drivers
S_0x1e71510 .scope module, "ng1" "not_gate" 4 36, 4 63 0, S_0x1e70da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "out";
L_0x1e74c00 .functor NOT 1, L_0x1e74b50, C4<0>, C4<0>, C4<0>;
v0x1e71740_0 .net "a", 0 0, L_0x1e74b50;  alias, 1 drivers
v0x1e71830_0 .net "out", 0 0, L_0x1e74c00;  alias, 1 drivers
S_0x1e71930 .scope module, "xg1" "xor_gate" 4 31, 4 43 0, S_0x1e70da0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out";
L_0x1e74940 .functor XOR 1, L_0x1e74800, v0x1e6f150_0, C4<0>, C4<0>;
v0x1e71b40_0 .net "a", 0 0, L_0x1e74800;  alias, 1 drivers
v0x1e71c30_0 .net "b", 0 0, v0x1e6f150_0;  alias, 1 drivers
v0x1e71cf0_0 .net "out", 0 0, L_0x1e74940;  alias, 1 drivers
S_0x1e72ac0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x1e35370;
 .timescale -12 -12;
E_0x1e34ab0 .event anyedge, v0x1e73770_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1e73770_0;
    %nor/r;
    %assign/vec4 v0x1e73770_0, 0;
    %wait E_0x1e34ab0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1e6e830;
T_3 ;
    %wait E_0x1e1c9f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1e6f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e6f0b0_0, 0;
    %assign/vec4 v0x1e6f010_0, 0;
    %wait E_0x1e1c9f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1e6f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e6f0b0_0, 0;
    %assign/vec4 v0x1e6f010_0, 0;
    %wait E_0x1e1c9f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1e6f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e6f0b0_0, 0;
    %assign/vec4 v0x1e6f010_0, 0;
    %wait E_0x1e1c9f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1e6f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e6f0b0_0, 0;
    %assign/vec4 v0x1e6f010_0, 0;
    %wait E_0x1e1c9f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1e6f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e6f0b0_0, 0;
    %assign/vec4 v0x1e6f010_0, 0;
    %wait E_0x1e1c9f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1e6f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e6f0b0_0, 0;
    %assign/vec4 v0x1e6f010_0, 0;
    %wait E_0x1e1c9f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1e6f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e6f0b0_0, 0;
    %assign/vec4 v0x1e6f010_0, 0;
    %wait E_0x1e34f70;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1e6ee10;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e34d20;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1e6f150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1e6f0b0_0, 0;
    %assign/vec4 v0x1e6f010_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1e35370;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e73490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e73770_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1e35370;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1e73490_0;
    %inv;
    %store/vec4 v0x1e73490_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1e35370;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1e6f1f0_0, v0x1e739f0_0, v0x1e73220_0, v0x1e732c0_0, v0x1e73360_0, v0x1e73600_0, v0x1e73530_0, v0x1e738b0_0, v0x1e73810_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1e35370;
T_7 ;
    %load/vec4 v0x1e736d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1e736d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1e736d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1e736d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1e736d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1e736d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1e736d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e736d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1e736d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1e736d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1e35370;
T_8 ;
    %wait E_0x1e34d20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e736d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e736d0_0, 4, 32;
    %load/vec4 v0x1e73950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1e736d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e736d0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1e736d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e736d0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1e73600_0;
    %load/vec4 v0x1e73600_0;
    %load/vec4 v0x1e73530_0;
    %xor;
    %load/vec4 v0x1e73600_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1e736d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e736d0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1e736d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e736d0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1e738b0_0;
    %load/vec4 v0x1e738b0_0;
    %load/vec4 v0x1e73810_0;
    %xor;
    %load/vec4 v0x1e738b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1e736d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e736d0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1e736d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1e736d0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/fadd/iter0/response1/top_module.sv";
