<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu7cg-fbvb900-1-i</Part>
        <TopModelName>IFFT_AP</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>2.00</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.262</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>54</Best-caseLatency>
            <Average-caseLatency>1843739</Average-caseLatency>
            <Worst-caseLatency>8734370</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>9.219 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>43.672 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>
                <range>
                    <min>55</min>
                    <max>8734371</max>
                </range>
            </DataflowPipelineThroughput>
            <Interval-min>55</Interval-min>
            <Interval-max>8734371</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>160</BRAM_18K>
            <DSP>226</DSP>
            <FF>32930</FF>
            <LUT>36019</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>624</BRAM_18K>
            <DSP>1728</DSP>
            <FF>460800</FF>
            <LUT>230400</LUT>
            <URAM>96</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_ctrl_bus_AWVALID</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_AWREADY</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_AWADDR</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_WVALID</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_WREADY</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_WDATA</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_WSTRB</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_ARVALID</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_ARREADY</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_ARADDR</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_RVALID</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_RREADY</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_RDATA</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_RRESP</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_BVALID</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_BREADY</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_bus_BRESP</name>
            <Object>ctrl_bus</Object>
            <Type>pointer</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>IFFT_AP</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>IFFT_AP</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>IFFT_AP</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="7">
            <ModuleName>IFFT_AP</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc21_U0</InstName>
                    <ModuleName>entry_proc21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>158</ID>
                </Instance>
                <Instance>
                    <InstName>vr_ifft_U0</InstName>
                    <ModuleName>vr_ifft</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>168</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_dataflow_parent_loop_proc_fu_86</InstName>
                            <ModuleName>dataflow_parent_loop_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>86</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>dataflow_in_loop_VITIS_LOOP_208_1_U0</InstName>
                                    <ModuleName>dataflow_in_loop_VITIS_LOOP_208_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>102</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc20_U0</InstName>
                                            <ModuleName>entry_proc20</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>178</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>rd_data_U0</InstName>
                                            <ModuleName>rd_data</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>185</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2_fu_131</InstName>
                                                    <ModuleName>rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>131</ID>
                                                    <BindInstances>add_ln1027_fu_103_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln157_fu_177_p2 add_ln160_fu_201_p2 add_ln157_1_fu_224_p2 mul_31ns_8ns_32_2_1_U16 mul_8ns_31ns_38_2_1_U17 mul_31ns_9s_32_2_1_U18</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>collect_input_U0</InstName>
                                            <ModuleName>collect_input</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>201</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_collect_input_Pipeline_VITIS_LOOP_91_2_fu_78</InstName>
                                                    <ModuleName>collect_input_Pipeline_VITIS_LOOP_91_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>78</ID>
                                                    <BindInstances>add_ln1027_fu_182_p2 add_ln173_fu_200_p2 add_ln173_1_fu_299_p2 add_ln173_2_fu_334_p2 add_ln173_3_fu_356_p2 add_ln91_fu_318_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln1027_fu_96_p2 add_ln88_fu_133_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>fft_stage_U0</InstName>
                                            <ModuleName>fft_stage</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>208</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_fft_stage_Pipeline_SKIP_X_SKIP_Y_fu_68</InstName>
                                                    <ModuleName>fft_stage_Pipeline_SKIP_X_SKIP_Y</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>68</ID>
                                                    <BindInstances>add_ln1027_fu_308_p2 add_ln57_fu_320_p2 add_ln388_fu_407_p2 add_ln328_fu_418_p2 hmul_16ns_16ns_16_4_max_dsp_1_U49 hsub_16ns_16ns_16_5_full_dsp_1_U42 hmul_16ns_16ns_16_4_max_dsp_1_U50 hadd_16ns_16ns_16_5_full_dsp_1_U35 add_ln388_1_fu_434_p2 add_ln388_2_fu_445_p2 hmul_16ns_16ns_16_4_max_dsp_1_U51 hsub_16ns_16ns_16_5_full_dsp_1_U43 hmul_16ns_16ns_16_4_max_dsp_1_U49 hadd_16ns_16ns_16_5_full_dsp_1_U35 hmul_16ns_16ns_16_4_max_dsp_1_U50 hsub_16ns_16ns_16_5_full_dsp_1_U42 hmul_16ns_16ns_16_4_max_dsp_1_U51 hadd_16ns_16ns_16_5_full_dsp_1_U36 hadd_16ns_16ns_16_5_full_dsp_1_U37 hadd_16ns_16ns_16_5_full_dsp_1_U36 hadd_16ns_16ns_16_5_full_dsp_1_U37 hadd_16ns_16ns_16_5_full_dsp_1_U38 hsub_16ns_16ns_16_5_full_dsp_1_U43 hsub_16ns_16ns_16_5_full_dsp_1_U44 hsub_16ns_16ns_16_5_full_dsp_1_U45 hsub_16ns_16ns_16_5_full_dsp_1_U46 hadd_16ns_16ns_16_5_full_dsp_1_U38 hadd_16ns_16ns_16_5_full_dsp_1_U39 hadd_16ns_16ns_16_5_full_dsp_1_U40 hadd_16ns_16ns_16_5_full_dsp_1_U41 hsub_16ns_16ns_16_5_full_dsp_1_U44 hsub_16ns_16ns_16_5_full_dsp_1_U45 hsub_16ns_16ns_16_5_full_dsp_1_U47 hsub_16ns_16ns_16_5_full_dsp_1_U48 add_ln47_fu_451_p2 add_ln22_fu_344_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_fft_stage_Pipeline_VITIS_LOOP_66_2_fu_78</InstName>
                                                    <ModuleName>fft_stage_Pipeline_VITIS_LOOP_66_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>78</ID>
                                                    <BindInstances>add_ln1027_fu_179_p2 add_ln70_fu_192_p2 add_ln71_fu_209_p2 add_ln72_fu_241_p2 add_ln73_fu_256_p2 add_ln66_fu_220_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>mul_7ns_7ns_14_1_1_U63 add_ln1027_fu_112_p2 add_ln63_fu_168_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>fft_stage_1_U0</InstName>
                                            <ModuleName>fft_stage_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>215</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_fu_74</InstName>
                                                    <ModuleName>fft_stage_1_Pipeline_SKIP_X_SKIP_Y</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>74</ID>
                                                    <BindInstances>add40_fu_405_p2 add_ln1027_fu_416_p2 add_ln57_fu_437_p2 add40_mid1_fu_502_p2 add_ln1027_4_fu_575_p2 add_ln29_fu_598_p2 add_ln388_fu_696_p2 add_ln328_fu_706_p2 hmul_16ns_16ns_16_4_max_dsp_1_U82 hmul_16ns_16ns_16_4_max_dsp_1_U83 hsub_16ns_16ns_16_5_full_dsp_1_U75 hmul_16ns_16ns_16_4_max_dsp_1_U84 hmul_16ns_16ns_16_4_max_dsp_1_U85 hadd_16ns_16ns_16_5_full_dsp_1_U68 add_ln30_fu_604_p2 add_ln388_9_fu_711_p2 add_ln388_10_fu_721_p2 hmul_16ns_16ns_16_4_max_dsp_1_U86 hmul_16ns_16ns_16_4_max_dsp_1_U87 hsub_16ns_16ns_16_5_full_dsp_1_U76 hmul_16ns_16ns_16_4_max_dsp_1_U82 hmul_16ns_16ns_16_4_max_dsp_1_U83 hadd_16ns_16ns_16_5_full_dsp_1_U68 hmul_16ns_16ns_16_4_max_dsp_1_U84 hmul_16ns_16ns_16_4_max_dsp_1_U85 hsub_16ns_16ns_16_5_full_dsp_1_U75 hmul_16ns_16ns_16_4_max_dsp_1_U86 hmul_16ns_16ns_16_4_max_dsp_1_U87 hadd_16ns_16ns_16_5_full_dsp_1_U69 hadd_16ns_16ns_16_5_full_dsp_1_U70 hadd_16ns_16ns_16_5_full_dsp_1_U69 hadd_16ns_16ns_16_5_full_dsp_1_U70 hadd_16ns_16ns_16_5_full_dsp_1_U71 hsub_16ns_16ns_16_5_full_dsp_1_U76 hsub_16ns_16ns_16_5_full_dsp_1_U77 hsub_16ns_16ns_16_5_full_dsp_1_U78 hsub_16ns_16ns_16_5_full_dsp_1_U79 hadd_16ns_16ns_16_5_full_dsp_1_U71 hadd_16ns_16ns_16_5_full_dsp_1_U72 hadd_16ns_16ns_16_5_full_dsp_1_U73 hadd_16ns_16ns_16_5_full_dsp_1_U74 hsub_16ns_16ns_16_5_full_dsp_1_U77 hsub_16ns_16ns_16_5_full_dsp_1_U78 hsub_16ns_16ns_16_5_full_dsp_1_U80 hsub_16ns_16ns_16_5_full_dsp_1_U81 add_ln47_fu_622_p2 add_ln22_fu_516_p2 w_U w_10_U</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_fft_stage_1_Pipeline_VITIS_LOOP_66_2_fu_88</InstName>
                                                    <ModuleName>fft_stage_1_Pipeline_VITIS_LOOP_66_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>88</ID>
                                                    <BindInstances>add_ln1027_fu_179_p2 add_ln70_fu_192_p2 add_ln71_fu_209_p2 add_ln72_fu_241_p2 add_ln73_fu_256_p2 add_ln66_fu_220_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>mul_7ns_7ns_14_1_1_U98 add_ln1027_fu_122_p2 add_ln63_fu_180_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>fft_stage_2_U0</InstName>
                                            <ModuleName>fft_stage_2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>226</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_fft_stage_2_Pipeline_VITIS_LOOP_66_2_fu_74</InstName>
                                                    <ModuleName>fft_stage_2_Pipeline_VITIS_LOOP_66_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>74</ID>
                                                    <BindInstances>add_ln1027_fu_179_p2 add_ln70_fu_192_p2 add_ln71_fu_209_p2 add_ln72_fu_241_p2 add_ln73_fu_256_p2 add_ln66_fu_220_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_fu_84</InstName>
                                                    <ModuleName>fft_stage_2_Pipeline_SKIP_X_SKIP_Y</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>84</ID>
                                                    <BindInstances>add40_fu_407_p2 add_ln1027_fu_418_p2 j1_20_fu_433_p2 add_ln57_fu_445_p2 add40_mid1_fu_508_p2 add_ln1027_3_fu_581_p2 add_ln28_fu_604_p2 add_ln29_fu_609_p2 add_ln388_fu_706_p2 add_ln328_fu_716_p2 hmul_16ns_16ns_16_4_max_dsp_1_U120 hmul_16ns_16ns_16_4_max_dsp_1_U121 hsub_16ns_16ns_16_5_full_dsp_1_U113 hmul_16ns_16ns_16_4_max_dsp_1_U122 hmul_16ns_16ns_16_4_max_dsp_1_U123 hadd_16ns_16ns_16_5_full_dsp_1_U106 add_ln30_fu_615_p2 add_ln388_7_fu_721_p2 add_ln388_8_fu_731_p2 hmul_16ns_16ns_16_4_max_dsp_1_U124 hmul_16ns_16ns_16_4_max_dsp_1_U125 hsub_16ns_16ns_16_5_full_dsp_1_U114 hmul_16ns_16ns_16_4_max_dsp_1_U120 hmul_16ns_16ns_16_4_max_dsp_1_U121 hadd_16ns_16ns_16_5_full_dsp_1_U106 hmul_16ns_16ns_16_4_max_dsp_1_U122 hmul_16ns_16ns_16_4_max_dsp_1_U123 hsub_16ns_16ns_16_5_full_dsp_1_U113 hmul_16ns_16ns_16_4_max_dsp_1_U124 hmul_16ns_16ns_16_4_max_dsp_1_U125 hadd_16ns_16ns_16_5_full_dsp_1_U107 hadd_16ns_16ns_16_5_full_dsp_1_U108 hadd_16ns_16ns_16_5_full_dsp_1_U107 hadd_16ns_16ns_16_5_full_dsp_1_U108 hadd_16ns_16ns_16_5_full_dsp_1_U109 hsub_16ns_16ns_16_5_full_dsp_1_U114 hsub_16ns_16ns_16_5_full_dsp_1_U115 hsub_16ns_16ns_16_5_full_dsp_1_U116 hsub_16ns_16ns_16_5_full_dsp_1_U117 hadd_16ns_16ns_16_5_full_dsp_1_U109 hadd_16ns_16ns_16_5_full_dsp_1_U110 hadd_16ns_16ns_16_5_full_dsp_1_U111 hadd_16ns_16ns_16_5_full_dsp_1_U112 hsub_16ns_16ns_16_5_full_dsp_1_U115 hsub_16ns_16ns_16_5_full_dsp_1_U116 hsub_16ns_16ns_16_5_full_dsp_1_U118 hsub_16ns_16ns_16_5_full_dsp_1_U119 j2_10_fu_627_p2 add_ln47_fu_639_p2 add_ln22_fu_522_p2 w_6_U w_11_U</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln1027_fu_122_p2 add_ln63_fu_159_p2 mul_7ns_7ns_14_1_1_U132</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>fft_stage_3_U0</InstName>
                                            <ModuleName>fft_stage_3</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>237</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_fu_74</InstName>
                                                    <ModuleName>fft_stage_3_Pipeline_SKIP_X_SKIP_Y</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>74</ID>
                                                    <BindInstances>add40_fu_405_p2 add_ln1027_fu_416_p2 j1_16_fu_431_p2 add_ln57_fu_443_p2 add40_mid1_fu_506_p2 add_ln1027_2_fu_579_p2 add_ln28_fu_602_p2 add_ln29_fu_607_p2 add_ln388_fu_704_p2 add_ln328_fu_714_p2 hmul_16ns_16ns_16_4_max_dsp_1_U150 hmul_16ns_16ns_16_4_max_dsp_1_U151 hsub_16ns_16ns_16_5_full_dsp_1_U143 hmul_16ns_16ns_16_4_max_dsp_1_U152 hmul_16ns_16ns_16_4_max_dsp_1_U153 hadd_16ns_16ns_16_5_full_dsp_1_U136 add_ln30_fu_613_p2 add_ln388_5_fu_719_p2 add_ln388_6_fu_729_p2 hmul_16ns_16ns_16_4_max_dsp_1_U154 hmul_16ns_16ns_16_4_max_dsp_1_U155 hsub_16ns_16ns_16_5_full_dsp_1_U144 hmul_16ns_16ns_16_4_max_dsp_1_U150 hmul_16ns_16ns_16_4_max_dsp_1_U151 hadd_16ns_16ns_16_5_full_dsp_1_U136 hmul_16ns_16ns_16_4_max_dsp_1_U152 hmul_16ns_16ns_16_4_max_dsp_1_U153 hsub_16ns_16ns_16_5_full_dsp_1_U143 hmul_16ns_16ns_16_4_max_dsp_1_U154 hmul_16ns_16ns_16_4_max_dsp_1_U155 hadd_16ns_16ns_16_5_full_dsp_1_U137 hadd_16ns_16ns_16_5_full_dsp_1_U138 hadd_16ns_16ns_16_5_full_dsp_1_U137 hadd_16ns_16ns_16_5_full_dsp_1_U138 hadd_16ns_16ns_16_5_full_dsp_1_U139 hsub_16ns_16ns_16_5_full_dsp_1_U144 hsub_16ns_16ns_16_5_full_dsp_1_U145 hsub_16ns_16ns_16_5_full_dsp_1_U146 hsub_16ns_16ns_16_5_full_dsp_1_U147 hadd_16ns_16ns_16_5_full_dsp_1_U139 hadd_16ns_16ns_16_5_full_dsp_1_U140 hadd_16ns_16ns_16_5_full_dsp_1_U141 hadd_16ns_16ns_16_5_full_dsp_1_U142 hsub_16ns_16ns_16_5_full_dsp_1_U145 hsub_16ns_16ns_16_5_full_dsp_1_U146 hsub_16ns_16ns_16_5_full_dsp_1_U148 hsub_16ns_16ns_16_5_full_dsp_1_U149 j2_7_fu_625_p2 add_ln47_fu_637_p2 add_ln22_fu_520_p2 w_7_U w_12_U</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_fft_stage_3_Pipeline_VITIS_LOOP_66_2_fu_88</InstName>
                                                    <ModuleName>fft_stage_3_Pipeline_VITIS_LOOP_66_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>88</ID>
                                                    <BindInstances>add_ln1027_fu_179_p2 add_ln70_fu_192_p2 add_ln71_fu_209_p2 add_ln72_fu_241_p2 add_ln73_fu_256_p2 add_ln66_fu_220_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>mul_7ns_7ns_14_1_1_U166 add_ln1027_fu_122_p2 add_ln63_fu_180_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>fft_stage_4_U0</InstName>
                                            <ModuleName>fft_stage_4</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>248</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_fft_stage_4_Pipeline_VITIS_LOOP_66_2_fu_74</InstName>
                                                    <ModuleName>fft_stage_4_Pipeline_VITIS_LOOP_66_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>74</ID>
                                                    <BindInstances>add_ln1027_fu_179_p2 add_ln70_fu_192_p2 add_ln71_fu_209_p2 add_ln72_fu_241_p2 add_ln73_fu_256_p2 add_ln66_fu_220_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_fu_84</InstName>
                                                    <ModuleName>fft_stage_4_Pipeline_SKIP_X_SKIP_Y</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>84</ID>
                                                    <BindInstances>add40_fu_407_p2 add_ln1027_fu_418_p2 j1_12_fu_433_p2 add_ln57_fu_445_p2 add40_mid1_fu_508_p2 add_ln1027_1_fu_581_p2 add_ln28_fu_604_p2 add_ln29_fu_609_p2 add_ln388_fu_706_p2 add_ln328_fu_716_p2 hmul_16ns_16ns_16_4_max_dsp_1_U188 hmul_16ns_16ns_16_4_max_dsp_1_U189 hsub_16ns_16ns_16_5_full_dsp_1_U181 hmul_16ns_16ns_16_4_max_dsp_1_U190 hmul_16ns_16ns_16_4_max_dsp_1_U191 hadd_16ns_16ns_16_5_full_dsp_1_U174 add_ln30_fu_615_p2 add_ln388_3_fu_721_p2 add_ln388_4_fu_731_p2 hmul_16ns_16ns_16_4_max_dsp_1_U192 hmul_16ns_16ns_16_4_max_dsp_1_U193 hsub_16ns_16ns_16_5_full_dsp_1_U182 hmul_16ns_16ns_16_4_max_dsp_1_U188 hmul_16ns_16ns_16_4_max_dsp_1_U189 hadd_16ns_16ns_16_5_full_dsp_1_U174 hmul_16ns_16ns_16_4_max_dsp_1_U190 hmul_16ns_16ns_16_4_max_dsp_1_U191 hsub_16ns_16ns_16_5_full_dsp_1_U181 hmul_16ns_16ns_16_4_max_dsp_1_U192 hmul_16ns_16ns_16_4_max_dsp_1_U193 hadd_16ns_16ns_16_5_full_dsp_1_U175 hadd_16ns_16ns_16_5_full_dsp_1_U176 hadd_16ns_16ns_16_5_full_dsp_1_U175 hadd_16ns_16ns_16_5_full_dsp_1_U176 hadd_16ns_16ns_16_5_full_dsp_1_U177 hsub_16ns_16ns_16_5_full_dsp_1_U182 hsub_16ns_16ns_16_5_full_dsp_1_U183 hsub_16ns_16ns_16_5_full_dsp_1_U184 hsub_16ns_16ns_16_5_full_dsp_1_U185 hadd_16ns_16ns_16_5_full_dsp_1_U177 hadd_16ns_16ns_16_5_full_dsp_1_U178 hadd_16ns_16ns_16_5_full_dsp_1_U179 hadd_16ns_16ns_16_5_full_dsp_1_U180 hsub_16ns_16ns_16_5_full_dsp_1_U183 hsub_16ns_16ns_16_5_full_dsp_1_U184 hsub_16ns_16ns_16_5_full_dsp_1_U186 hsub_16ns_16ns_16_5_full_dsp_1_U187 j2_4_fu_627_p2 add_ln47_fu_639_p2 add_ln22_fu_522_p2 w_8_U w_13_U</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln1027_fu_122_p2 add_ln63_fu_159_p2 mul_7ns_7ns_14_1_1_U200</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>fft_stage_5_U0</InstName>
                                            <ModuleName>fft_stage_5</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>259</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2_fu_56</InstName>
                                                    <ModuleName>fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>56</ID>
                                                    <BindInstances>add_ln1027_fu_264_p2 add_ln63_fu_276_p2 add_ln70_fu_340_p2 add_ln70_1_fu_396_p2 add_ln71_fu_367_p2 add_ln72_fu_414_p2 add_ln73_fu_429_p2 add_ln72_1_fu_444_p2 add_ln66_fu_378_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_fu_72</InstName>
                                                    <ModuleName>fft_stage_5_Pipeline_SKIP_X_SKIP_Y</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>72</ID>
                                                    <BindInstances>add40_fu_493_p2 add_ln1027_fu_510_p2 j1_5_fu_525_p2 add_ln57_fu_537_p2 add40_mid1_fu_616_p2 add_ln28_fu_734_p2 add_ln29_fu_746_p2 add_ln29_1_fu_751_p2 add_ln388_fu_890_p2 add_ln328_fu_900_p2 hmul_16ns_16ns_16_4_max_dsp_1_U220 hmul_16ns_16ns_16_4_max_dsp_1_U221 hsub_16ns_16ns_16_5_full_dsp_1_U216 hmul_16ns_16ns_16_4_max_dsp_1_U222 hmul_16ns_16ns_16_4_max_dsp_1_U220 hadd_16ns_16ns_16_5_full_dsp_1_U211 add_ln30_fu_756_p2 add_ln30_1_fu_762_p2 add_ln388_1_fu_905_p2 add_ln388_2_fu_915_p2 hmul_16ns_16ns_16_4_max_dsp_1_U221 hmul_16ns_16ns_16_4_max_dsp_1_U222 hsub_16ns_16ns_16_5_full_dsp_1_U216 hmul_16ns_16ns_16_4_max_dsp_1_U220 hmul_16ns_16ns_16_4_max_dsp_1_U221 hadd_16ns_16ns_16_5_full_dsp_1_U211 hmul_16ns_16ns_16_4_max_dsp_1_U222 hmul_16ns_16ns_16_4_max_dsp_1_U220 hsub_16ns_16ns_16_5_full_dsp_1_U216 hmul_16ns_16ns_16_4_max_dsp_1_U221 hmul_16ns_16ns_16_4_max_dsp_1_U222 hadd_16ns_16ns_16_5_full_dsp_1_U211 hadd_16ns_16ns_16_5_full_dsp_1_U212 hadd_16ns_16ns_16_5_full_dsp_1_U212 hadd_16ns_16ns_16_5_full_dsp_1_U211 hadd_16ns_16ns_16_5_full_dsp_1_U212 hsub_16ns_16ns_16_5_full_dsp_1_U216 hsub_16ns_16ns_16_5_full_dsp_1_U217 hsub_16ns_16ns_16_5_full_dsp_1_U217 hsub_16ns_16ns_16_5_full_dsp_1_U218 hadd_16ns_16ns_16_5_full_dsp_1_U212 hadd_16ns_16ns_16_5_full_dsp_1_U213 add_ln36_fu_1017_p2 add_ln38_fu_1030_p2 hadd_16ns_16ns_16_5_full_dsp_1_U214 hadd_16ns_16ns_16_5_full_dsp_1_U215 add_ln37_fu_1035_p2 add_ln39_fu_1040_p2 hsub_16ns_16ns_16_5_full_dsp_1_U217 hsub_16ns_16ns_16_5_full_dsp_1_U218 hsub_16ns_16ns_16_5_full_dsp_1_U219 hsub_16ns_16ns_16_5_full_dsp_1_U218 j2_1_fu_798_p2 add_ln47_fu_808_p2 add_ln22_fu_666_p2 w_9_U w_14_U</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln63_fu_116_p2 mul_8ns_7ns_70_1_1_U232 mul_7ns_7ns_14_1_1_U233</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>pool_U0</InstName>
                                            <ModuleName>pool</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>273</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_pool_Pipeline_VITIS_LOOP_178_2_fu_110</InstName>
                                                    <ModuleName>pool_Pipeline_VITIS_LOOP_178_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>110</ID>
                                                    <BindInstances>add_ln196_1_fu_1295_p2 add_ln151_fu_493_p2 add_ln151_1_fu_505_p2 add_ln188_fu_466_p2 add_ln151_2_fu_517_p2 add_ln151_3_fu_529_p2 hdiv_16ns_16ns_16_7_no_dsp_1_U241 hdiv_16ns_16ns_16_7_no_dsp_1_U242 add_ln196_fu_1306_p2 add_ln178_fu_482_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>hmul_16ns_16ns_16_4_max_dsp_1_U302 add_ln175_1_fu_246_p2 empty_70_fu_292_p2 add_ln175_2_fu_324_p2 add_ln175_3_fu_329_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>push_out_U0</InstName>
                                            <ModuleName>push_out</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>284</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_fu_58</InstName>
                                                    <ModuleName>push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>58</ID>
                                                    <BindInstances>add_ln1027_fu_153_p2 add_ln136_fu_165_p2 add_ln143_fu_215_p2 add_ln144_fu_232_p2 add_ln139_fu_243_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln136_fu_95_p2 mul_8ns_8ns_71_1_1_U317</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>actp_regp_c9_U ctrl1_regp_c8_U in_st1_U input_data2_U out_data_13_U out_data_24_U out_data_35_U out_data_46_U out_data_57_U out_data_6_0_08_U out_data_6_0_19_U out_data_6_1_010_U out_data_6_1_111_U out_data_712_U ctrl1_regp_c7_channel8_U ctrl1_regp_c6_channel7_U ctrl1_regp_c5_channel6_U ctrl1_regp_c4_channel5_U ctrl1_regp_c3_channel4_U ctrl1_regp_c2_channel3_U ctrl1_regp_c1_channel2_U ctrl1_regp_c_channel_U actp_regp_c_channel_U</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_8ns_8ns_16_1_1_U352 mul_mul_16ns_16ns_32_4_1_U353</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Block_entry6_proc_U0</InstName>
                    <ModuleName>Block_entry6_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>206</ID>
                </Instance>
                <Instance>
                    <InstName>buffer_write_U0</InstName>
                    <ModuleName>buffer_write</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>220</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_dataflow_parent_loop_proc18_fu_100</InstName>
                            <ModuleName>dataflow_parent_loop_proc18</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>100</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>dataflow_in_loop_VITIS_LOOP_332_1_U0</InstName>
                                    <ModuleName>dataflow_in_loop_VITIS_LOOP_332_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>125</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>buffer_U0</InstName>
                                            <ModuleName>buffer_r</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>130</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_fu_58</InstName>
                                                    <ModuleName>buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>58</ID>
                                                    <BindInstances>add_ln1027_fu_236_p2 pn_x_2_fu_245_p2 mul_8ns_8ns_16_1_1_U369 add_ln307_fu_356_p2 ret_V_4_fu_409_p2 add_ln314_fu_423_p2 ret_V_fu_429_p2 add_ln316_fu_445_p2 x_fu_451_p2 add_ln307_1_fu_264_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln304_fu_82_p2 mul_8ns_8ns_39_1_1_U379 mul_8ns_16ns_47_1_1_U380</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>entry_proc_U0</InstName>
                                            <ModuleName>entry_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>146</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>write_U0</InstName>
                                            <ModuleName>write_r</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>159</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_write_Pipeline_VITIS_LOOP_273_2_fu_160</InstName>
                                                    <ModuleName>write_Pipeline_VITIS_LOOP_273_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>160</ID>
                                                    <BindInstances>add_ln273_fu_216_p2 add_ln278_fu_235_p2 add_ln278_1_fu_252_p2 add_ln278_2_fu_284_p2 add_ln278_3_fu_300_p2 add_ln273_1_fu_263_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_write_Pipeline_VITIS_LOOP_286_5_fu_173</InstName>
                                                    <ModuleName>write_Pipeline_VITIS_LOOP_286_5</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>173</ID>
                                                    <BindInstances>add_ln286_fu_216_p2 add_ln291_fu_235_p2 add_ln291_1_fu_252_p2 add_ln291_2_fu_284_p2 add_ln291_3_fu_300_p2 add_ln286_1_fu_263_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>add_ln270_fu_219_p2 add_ln270_1_fu_245_p2 add_ln273_1_fu_251_p2 add_ln270_2_fu_273_p2 add_ln273_fu_303_p2 add_ln280_fu_318_p2 add_ln293_fu_336_p2 add_ln283_fu_377_p2 add_ln286_fu_407_p2 add_ln293_1_fu_422_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>layer2_reg_ifs_c_U out2_c_U out1_c_U buffer1_U buffer1_1_U ctrl1_reg_ls_c_channel_U actp_reg_pool_size_c_channel_U</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                    <BindInstances>mul_mul_16ns_8ns_24_4_1_U435</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>out2_c_U out1_c_U out_st_U trunc_ln372_loc_channel_U trunc_ln372_1_loc_channel_U trunc_ln372_2_loc_channel_U trunc_ln372_3_loc_channel_U trunc_ln372_4_loc_channel_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc21</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_entry6_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>58</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc20</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2</Name>
            <Loops>
                <VITIS_LOOP_157_1_VITIS_LOOP_160_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>19</Average-caseLatency>
                    <Worst-caseLatency>67</Worst-caseLatency>
                    <Best-caseRealTimeLatency>15.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>95.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.335 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 67</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_157_1_VITIS_LOOP_160_2>
                        <Name>VITIS_LOOP_157_1_VITIS_LOOP_160_2</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>1 ~ 65</Latency>
                        <AbsoluteTimeLatency>5.000 ns ~ 0.325 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_157_1_VITIS_LOOP_160_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>125</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_157_1_VITIS_LOOP_160_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_103_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>rd_data</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>78</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.390 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 78</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>864</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>809</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_177_p2" SOURCE="src/fft.cpp:157" URAM="0" VARIABLE="add_ln157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln160_fu_201_p2" SOURCE="src/fft.cpp:160" URAM="0" VARIABLE="add_ln160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_1_fu_224_p2" SOURCE="src/fft.cpp:157" URAM="0" VARIABLE="add_ln157_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_8ns_32_2_1_U16" SOURCE="src/fft.cpp:157" URAM="0" VARIABLE="mul_ln157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_31ns_38_2_1_U17" SOURCE="src/fft.cpp:157" URAM="0" VARIABLE="mul_ln157_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_9s_32_2_1_U18" SOURCE="src/fft.cpp:157" URAM="0" VARIABLE="mul_ln157_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>collect_input_Pipeline_VITIS_LOOP_91_2</Name>
            <Loops>
                <VITIS_LOOP_91_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.852</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_91_2>
                        <Name>VITIS_LOOP_91_2</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>4</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_91_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>106</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>309</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_182_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_200_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:173" URAM="0" VARIABLE="add_ln173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_1_fu_299_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:173" URAM="0" VARIABLE="add_ln173_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_2_fu_334_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:173" URAM="0" VARIABLE="add_ln173_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_3_fu_356_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:173" URAM="0" VARIABLE="add_ln173_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_91_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_318_p2" SOURCE="src/fft.cpp:91" URAM="0" VARIABLE="add_ln91"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>collect_input</Name>
            <Loops>
                <VITIS_LOOP_88_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.852</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>65</Average-caseLatency>
                    <Worst-caseLatency>193</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.325 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.965 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 193</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_88_1>
                        <Name>VITIS_LOOP_88_1</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 192</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.960 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>12</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 12</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_collect_input_Pipeline_VITIS_LOOP_91_2_fu_78</Instance>
                        </InstanceList>
                    </VITIS_LOOP_88_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>172</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>409</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_96_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_88_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln88_fu_133_p2" SOURCE="src/fft.cpp:88" URAM="0" VARIABLE="add_ln88"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_Pipeline_SKIP_X_SKIP_Y</Name>
            <Loops>
                <SKIP_X_SKIP_Y/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>56</Average-caseLatency>
                    <Worst-caseLatency>152</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.760 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 152</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SKIP_X_SKIP_Y>
                        <Name>SKIP_X_SKIP_Y</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 150</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.750 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>25</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SKIP_X_SKIP_Y>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>34</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>3428</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2867</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_308_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_320_p2" SOURCE="src/fft.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_fu_407_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388" URAM="0" VARIABLE="add_ln388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_418_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:328" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U49" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul3_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U42" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="p_r"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U50" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul6_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U35" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="p_r_M_imag_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_1_fu_434_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388" URAM="0" VARIABLE="add_ln388_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_2_fu_445_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388" URAM="0" VARIABLE="add_ln388_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U51" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul3_i_i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U43" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="p_r_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U49" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul6_i_i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U35" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="p_r_M_imag_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U50" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul3_i_i3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U42" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="p_r_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U51" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul6_i_i3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U36" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="p_r_M_imag_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U37" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U36" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U37" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U38" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U43" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U44" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U45" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U46" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U38" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U39" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U40" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U41" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U44" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U45" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U47" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U48" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_451_p2" SOURCE="src/fft.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_344_p2" SOURCE="src/fft.cpp:22" URAM="0" VARIABLE="add_ln22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_Pipeline_VITIS_LOOP_66_2</Name>
            <Loops>
                <VITIS_LOOP_66_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_66_2>
                        <Name>VITIS_LOOP_66_2</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>4</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_66_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>90</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>305</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_179_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_192_p2" SOURCE="src/fft.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_209_p2" SOURCE="src/fft.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_241_p2" SOURCE="src/fft.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_256_p2" SOURCE="src/fft.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_220_p2" SOURCE="src/fft.cpp:66" URAM="0" VARIABLE="add_ln66"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage</Name>
            <Loops>
                <VITIS_LOOP_63_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>210</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.335 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 210</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_63_1>
                        <Name>VITIS_LOOP_63_1</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 208</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.040 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5</min>
                                <max>13</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5 ~ 13</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fft_stage_Pipeline_VITIS_LOOP_66_2_fu_78</Instance>
                        </InstanceList>
                    </VITIS_LOOP_63_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>34</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>3617</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3497</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_7ns_14_1_1_U63" SOURCE="src/fft.cpp:17" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_112_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_168_p2" SOURCE="src/fft.cpp:63" URAM="0" VARIABLE="add_ln63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_1_Pipeline_SKIP_X_SKIP_Y</Name>
            <Loops>
                <SKIP_X_SKIP_Y/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>57</Average-caseLatency>
                    <Worst-caseLatency>153</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.285 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.765 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 153</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SKIP_X_SKIP_Y>
                        <Name>SKIP_X_SKIP_Y</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 151</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.755 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SKIP_X_SKIP_Y>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>3718</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3457</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add40_fu_405_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_416_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_437_p2" SOURCE="src/fft.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add40_mid1_fu_502_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add40_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_4_fu_575_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_598_p2" SOURCE="src/fft.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_fu_696_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388" URAM="0" VARIABLE="add_ln388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_706_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:328" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U82" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U83" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul3_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U75" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="p_r"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U84" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul6_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U85" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul9_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U68" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="p_r_M_imag_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_604_p2" SOURCE="src/fft.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_9_fu_711_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388" URAM="0" VARIABLE="add_ln388_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_10_fu_721_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388" URAM="0" VARIABLE="add_ln388_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U86" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul_i_i9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U87" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul3_i_i9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U76" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="p_r_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U82" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul6_i_i9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U83" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul9_i_i9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U68" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="p_r_M_imag_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U84" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul_i_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U85" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul3_i_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U75" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="p_r_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U86" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul6_i_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U87" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul9_i_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U69" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="p_r_M_imag_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U70" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U69" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U70" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U71" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U76" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U77" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U78" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U79" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U71" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U72" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U73" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U74" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U77" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U78" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U80" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U81" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_622_p2" SOURCE="src/fft.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_516_p2" SOURCE="src/fft.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="w_U" SOURCE="" URAM="0" VARIABLE="w"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="w_10_U" SOURCE="" URAM="0" VARIABLE="w_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_1_Pipeline_VITIS_LOOP_66_2</Name>
            <Loops>
                <VITIS_LOOP_66_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_66_2>
                        <Name>VITIS_LOOP_66_2</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>4</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_66_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>90</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>305</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_179_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_192_p2" SOURCE="src/fft.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_209_p2" SOURCE="src/fft.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_241_p2" SOURCE="src/fft.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_256_p2" SOURCE="src/fft.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_220_p2" SOURCE="src/fft.cpp:66" URAM="0" VARIABLE="add_ln66"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_1</Name>
            <Loops>
                <VITIS_LOOP_63_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>210</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.335 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 210</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_63_1>
                        <Name>VITIS_LOOP_63_1</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 208</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.040 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5</min>
                                <max>13</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5 ~ 13</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fft_stage_1_Pipeline_VITIS_LOOP_66_2_fu_88</Instance>
                        </InstanceList>
                    </VITIS_LOOP_63_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>3906</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4080</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_7ns_14_1_1_U98" SOURCE="src/fft.cpp:17" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_122_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_180_p2" SOURCE="src/fft.cpp:63" URAM="0" VARIABLE="add_ln63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_2_Pipeline_VITIS_LOOP_66_2</Name>
            <Loops>
                <VITIS_LOOP_66_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_66_2>
                        <Name>VITIS_LOOP_66_2</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>4</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_66_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>90</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>305</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_179_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_192_p2" SOURCE="src/fft.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_209_p2" SOURCE="src/fft.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_241_p2" SOURCE="src/fft.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_256_p2" SOURCE="src/fft.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_220_p2" SOURCE="src/fft.cpp:66" URAM="0" VARIABLE="add_ln66"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_2_Pipeline_SKIP_X_SKIP_Y</Name>
            <Loops>
                <SKIP_X_SKIP_Y/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>57</Average-caseLatency>
                    <Worst-caseLatency>153</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.285 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.765 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 153</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SKIP_X_SKIP_Y>
                        <Name>SKIP_X_SKIP_Y</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 151</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.755 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SKIP_X_SKIP_Y>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>3720</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3602</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add40_fu_407_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_418_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="j1_20_fu_433_p2" SOURCE="src/fft.cpp:52" URAM="0" VARIABLE="j1_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_445_p2" SOURCE="src/fft.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add40_mid1_fu_508_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add40_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_3_fu_581_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_604_p2" SOURCE="src/fft.cpp:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_609_p2" SOURCE="src/fft.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_fu_706_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388" URAM="0" VARIABLE="add_ln388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_716_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:328" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U120" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U121" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul3_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U113" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="p_r"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U122" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul6_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U123" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul9_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U106" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="p_r_M_imag_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_615_p2" SOURCE="src/fft.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_7_fu_721_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388" URAM="0" VARIABLE="add_ln388_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_8_fu_731_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388" URAM="0" VARIABLE="add_ln388_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U124" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul_i_i7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U125" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul3_i_i7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U114" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="p_r_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U120" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul6_i_i7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U121" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul9_i_i7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U106" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="p_r_M_imag_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U122" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul_i_i8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U123" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul3_i_i8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U113" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="p_r_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U124" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul6_i_i8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U125" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul9_i_i8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U107" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="p_r_M_imag_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U108" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U107" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U108" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U109" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U114" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U115" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U116" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U117" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U109" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U110" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U111" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U112" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U115" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U116" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U118" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U119" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="j2_10_fu_627_p2" SOURCE="src/fft.cpp:42" URAM="0" VARIABLE="j2_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_639_p2" SOURCE="src/fft.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_522_p2" SOURCE="src/fft.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="w_6_U" SOURCE="" URAM="0" VARIABLE="w_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="w_11_U" SOURCE="" URAM="0" VARIABLE="w_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_2</Name>
            <Loops>
                <VITIS_LOOP_63_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>210</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.335 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 210</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_63_1>
                        <Name>VITIS_LOOP_63_1</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 208</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.040 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5</min>
                                <max>13</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5 ~ 13</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fft_stage_2_Pipeline_VITIS_LOOP_66_2_fu_74</Instance>
                        </InstanceList>
                    </VITIS_LOOP_63_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>3908</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4226</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_122_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_159_p2" SOURCE="src/fft.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_7ns_14_1_1_U132" SOURCE="src/fft.cpp:17" URAM="0" VARIABLE="bound"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_3_Pipeline_SKIP_X_SKIP_Y</Name>
            <Loops>
                <SKIP_X_SKIP_Y/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>57</Average-caseLatency>
                    <Worst-caseLatency>153</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.285 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.765 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 153</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SKIP_X_SKIP_Y>
                        <Name>SKIP_X_SKIP_Y</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 151</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.755 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SKIP_X_SKIP_Y>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>3722</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3603</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add40_fu_405_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_416_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="j1_16_fu_431_p2" SOURCE="src/fft.cpp:52" URAM="0" VARIABLE="j1_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_443_p2" SOURCE="src/fft.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add40_mid1_fu_506_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add40_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_2_fu_579_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_602_p2" SOURCE="src/fft.cpp:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_607_p2" SOURCE="src/fft.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_fu_704_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388" URAM="0" VARIABLE="add_ln388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_714_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:328" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U150" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U151" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul3_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U143" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="p_r"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U152" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul6_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U153" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul9_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U136" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="p_r_M_imag_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_613_p2" SOURCE="src/fft.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_5_fu_719_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388" URAM="0" VARIABLE="add_ln388_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_6_fu_729_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388" URAM="0" VARIABLE="add_ln388_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U154" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul_i_i5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U155" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul3_i_i5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U144" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="p_r_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U150" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul6_i_i5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U151" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul9_i_i5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U136" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="p_r_M_imag_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U152" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul_i_i6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U153" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul3_i_i6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U143" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="p_r_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U154" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul6_i_i6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U155" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul9_i_i6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U137" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="p_r_M_imag_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U138" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U137" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U138" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U139" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U144" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U145" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U146" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U147" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U139" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U140" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U141" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U142" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U145" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U146" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U148" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U149" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="j2_7_fu_625_p2" SOURCE="src/fft.cpp:42" URAM="0" VARIABLE="j2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_637_p2" SOURCE="src/fft.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_520_p2" SOURCE="src/fft.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="w_7_U" SOURCE="" URAM="0" VARIABLE="w_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="w_12_U" SOURCE="" URAM="0" VARIABLE="w_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_3_Pipeline_VITIS_LOOP_66_2</Name>
            <Loops>
                <VITIS_LOOP_66_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_66_2>
                        <Name>VITIS_LOOP_66_2</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>4</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_66_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>90</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>305</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_179_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_192_p2" SOURCE="src/fft.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_209_p2" SOURCE="src/fft.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_241_p2" SOURCE="src/fft.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_256_p2" SOURCE="src/fft.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_220_p2" SOURCE="src/fft.cpp:66" URAM="0" VARIABLE="add_ln66"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_3</Name>
            <Loops>
                <VITIS_LOOP_63_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>210</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.335 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 210</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_63_1>
                        <Name>VITIS_LOOP_63_1</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 208</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.040 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5</min>
                                <max>13</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5 ~ 13</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fft_stage_3_Pipeline_VITIS_LOOP_66_2_fu_88</Instance>
                        </InstanceList>
                    </VITIS_LOOP_63_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>3910</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4226</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_7ns_14_1_1_U166" SOURCE="src/fft.cpp:17" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_122_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_180_p2" SOURCE="src/fft.cpp:63" URAM="0" VARIABLE="add_ln63"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_4_Pipeline_VITIS_LOOP_66_2</Name>
            <Loops>
                <VITIS_LOOP_66_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.704</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_66_2>
                        <Name>VITIS_LOOP_66_2</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>4</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 8</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_66_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>90</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>305</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_179_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_192_p2" SOURCE="src/fft.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_209_p2" SOURCE="src/fft.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_241_p2" SOURCE="src/fft.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_256_p2" SOURCE="src/fft.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_220_p2" SOURCE="src/fft.cpp:66" URAM="0" VARIABLE="add_ln66"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_4_Pipeline_SKIP_X_SKIP_Y</Name>
            <Loops>
                <SKIP_X_SKIP_Y/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>57</Average-caseLatency>
                    <Worst-caseLatency>153</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.285 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.765 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 153</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SKIP_X_SKIP_Y>
                        <Name>SKIP_X_SKIP_Y</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 151</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.755 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>26</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SKIP_X_SKIP_Y>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>3724</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3605</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add40_fu_407_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_418_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="j1_12_fu_433_p2" SOURCE="src/fft.cpp:52" URAM="0" VARIABLE="j1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_445_p2" SOURCE="src/fft.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add40_mid1_fu_508_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add40_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_1_fu_581_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_604_p2" SOURCE="src/fft.cpp:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_609_p2" SOURCE="src/fft.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_fu_706_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388" URAM="0" VARIABLE="add_ln388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_716_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:328" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U188" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U189" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul3_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U181" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="p_r"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U190" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul6_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U191" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul9_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U174" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="p_r_M_imag_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_615_p2" SOURCE="src/fft.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_3_fu_721_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388" URAM="0" VARIABLE="add_ln388_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_4_fu_731_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388" URAM="0" VARIABLE="add_ln388_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U192" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul_i_i3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U193" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul3_i_i3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U182" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="p_r_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U188" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul6_i_i3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U189" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul9_i_i3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U174" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="p_r_M_imag_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U190" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul_i_i4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U191" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul3_i_i4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U181" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="p_r_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U192" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul6_i_i4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U193" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul9_i_i4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U175" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="p_r_M_imag_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U176" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U175" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U176" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U177" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U182" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U183" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U184" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U185" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U177" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U178" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U179" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U180" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U183" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U184" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U186" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U187" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="j2_4_fu_627_p2" SOURCE="src/fft.cpp:42" URAM="0" VARIABLE="j2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_639_p2" SOURCE="src/fft.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_522_p2" SOURCE="src/fft.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="w_8_U" SOURCE="" URAM="0" VARIABLE="w_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="w_13_U" SOURCE="" URAM="0" VARIABLE="w_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_4</Name>
            <Loops>
                <VITIS_LOOP_63_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>67</Average-caseLatency>
                    <Worst-caseLatency>210</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.335 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.050 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 210</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_63_1>
                        <Name>VITIS_LOOP_63_1</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 208</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.040 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>5</min>
                                <max>13</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>5 ~ 13</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_fft_stage_4_Pipeline_VITIS_LOOP_66_2_fu_74</Instance>
                        </InstanceList>
                    </VITIS_LOOP_63_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>40</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>3912</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4229</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_122_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_159_p2" SOURCE="src/fft.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_7ns_14_1_1_U200" SOURCE="src/fft.cpp:17" URAM="0" VARIABLE="bound"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2</Name>
            <Loops>
                <VITIS_LOOP_63_1_VITIS_LOOP_66_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.812</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>35</Average-caseLatency>
                    <Worst-caseLatency>131</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.175 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.655 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 131</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_63_1_VITIS_LOOP_66_2>
                        <Name>VITIS_LOOP_63_1_VITIS_LOOP_66_2</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 129</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.645 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_63_1_VITIS_LOOP_66_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>273</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>614</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_264_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_276_p2" SOURCE="src/fft.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_340_p2" SOURCE="src/fft.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_396_p2" SOURCE="src/fft.cpp:70" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_367_p2" SOURCE="src/fft.cpp:71" URAM="0" VARIABLE="add_ln71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_fu_414_p2" SOURCE="src/fft.cpp:72" URAM="0" VARIABLE="add_ln72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_429_p2" SOURCE="src/fft.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln72_1_fu_444_p2" SOURCE="src/fft.cpp:72" URAM="0" VARIABLE="add_ln72_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_63_1_VITIS_LOOP_66_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_fu_378_p2" SOURCE="src/fft.cpp:66" URAM="0" VARIABLE="add_ln66"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_5_Pipeline_SKIP_X_SKIP_Y</Name>
            <Loops>
                <SKIP_X_SKIP_Y/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>91</Average-caseLatency>
                    <Worst-caseLatency>283</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.455 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.415 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 283</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <SKIP_X_SKIP_Y>
                        <Name>SKIP_X_SKIP_Y</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 281</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 1.405 us</AbsoluteTimeLatency>
                        <PipelineII>4</PipelineII>
                        <PipelineDepth>30</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </SKIP_X_SKIP_Y>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>24</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>3043</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3175</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add40_fu_493_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_510_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="j1_5_fu_525_p2" SOURCE="src/fft.cpp:52" URAM="0" VARIABLE="j1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_537_p2" SOURCE="src/fft.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add40_mid1_fu_616_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add40_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_734_p2" SOURCE="src/fft.cpp:28" URAM="0" VARIABLE="add_ln28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_746_p2" SOURCE="src/fft.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_1_fu_751_p2" SOURCE="src/fft.cpp:29" URAM="0" VARIABLE="add_ln29_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_fu_890_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388" URAM="0" VARIABLE="add_ln388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln328_fu_900_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:328" URAM="0" VARIABLE="add_ln328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U220" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U221" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul3_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U216" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="p_r"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U222" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul6_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U220" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul9_i_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U211" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="p_r_M_imag_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_756_p2" SOURCE="src/fft.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_762_p2" SOURCE="src/fft.cpp:30" URAM="0" VARIABLE="add_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_1_fu_905_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388" URAM="0" VARIABLE="add_ln388_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln388_2_fu_915_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:388" URAM="0" VARIABLE="add_ln388_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U221" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul_i_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U222" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul3_i_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U216" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="p_r_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U220" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul6_i_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U221" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul9_i_i1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U211" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="p_r_M_imag_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U222" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul_i_i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U220" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="mul3_i_i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U216" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:301" URAM="0" VARIABLE="p_r_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U221" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul6_i_i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="SKIP_X_SKIP_Y" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U222" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="mul9_i_i2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U211" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:302" URAM="0" VARIABLE="p_r_M_imag_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U212" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U212" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U211" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U212" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U216" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U217" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U217" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U218" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U212" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U213" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_1017_p2" SOURCE="src/fft.cpp:36" URAM="0" VARIABLE="add_ln36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_1030_p2" SOURCE="src/fft.cpp:38" URAM="0" VARIABLE="add_ln38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U214" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:278" URAM="0" VARIABLE="p_r_M_real_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hadd" PRAGMA="" RTLNAME="hadd_16ns_16ns_16_5_full_dsp_1_U215" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:279" URAM="0" VARIABLE="p_r_M_imag_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_1035_p2" SOURCE="src/fft.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_1040_p2" SOURCE="src/fft.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U217" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U218" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U219" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:289" URAM="0" VARIABLE="p_r_M_real_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hsub" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="SKIP_X_SKIP_Y" OPTYPE="hsub" PRAGMA="" RTLNAME="hsub_16ns_16ns_16_5_full_dsp_1_U218" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:290" URAM="0" VARIABLE="p_r_M_imag_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="j2_1_fu_798_p2" SOURCE="src/fft.cpp:42" URAM="0" VARIABLE="j2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_808_p2" SOURCE="src/fft.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="SKIP_X_SKIP_Y" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_666_p2" SOURCE="src/fft.cpp:22" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="w_9_U" SOURCE="" URAM="0" VARIABLE="w_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="w_14_U" SOURCE="" URAM="0" VARIABLE="w_14"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft_stage_5</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>65</Average-caseLatency>
                    <Worst-caseLatency>285</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.325 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.425 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 285</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>24</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>3462</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4214</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_116_p2" SOURCE="src/fft.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_7ns_70_1_1_U232" SOURCE="src/fft.cpp:63" URAM="0" VARIABLE="mul_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_7ns_14_1_1_U233" SOURCE="src/fft.cpp:17" URAM="0" VARIABLE="bound"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pool_Pipeline_VITIS_LOOP_178_2</Name>
            <Loops>
                <VITIS_LOOP_178_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.990</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>35</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.105 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.140 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.175 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>21 ~ 35</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_178_2>
                        <Name>VITIS_LOOP_178_2</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>14</max>
                            </range>
                        </TripCount>
                        <Latency>19 ~ 33</Latency>
                        <AbsoluteTimeLatency>95.000 ns ~ 0.165 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>21</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_178_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1333</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1269</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_1_fu_1295_p2" SOURCE="src/fft.cpp:196" URAM="0" VARIABLE="add_ln196_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_fu_493_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:151" URAM="0" VARIABLE="add_ln151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_1_fu_505_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:151" URAM="0" VARIABLE="add_ln151_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_466_p2" SOURCE="src/fft.cpp:188" URAM="0" VARIABLE="add_ln188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_2_fu_517_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:151" URAM="0" VARIABLE="add_ln151_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_3_fu_529_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/complex:151" URAM="0" VARIABLE="add_ln151_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hdiv" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="VITIS_LOOP_178_2" OPTYPE="hdiv" PRAGMA="" RTLNAME="hdiv_16ns_16ns_16_7_no_dsp_1_U241" SOURCE="src/fft.cpp:196" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hdiv" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="VITIS_LOOP_178_2" OPTYPE="hdiv" PRAGMA="" RTLNAME="hdiv_16ns_16ns_16_7_no_dsp_1_U242" SOURCE="src/fft.cpp:196" URAM="0" VARIABLE="div1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln196_fu_1306_p2" SOURCE="src/fft.cpp:196" URAM="0" VARIABLE="add_ln196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_178_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln178_fu_482_p2" SOURCE="src/fft.cpp:178" URAM="0" VARIABLE="add_ln178"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>pool</Name>
            <Loops>
                <VITIS_LOOP_175_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.320</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>224</Average-caseLatency>
                    <Worst-caseLatency>532</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14 ~ 532</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_175_1>
                        <Name>VITIS_LOOP_175_1</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>14</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 518</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 2.590 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>23</min>
                                <max>37</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>23 ~ 37</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_pool_Pipeline_VITIS_LOOP_178_2_fu_110</Instance>
                        </InstanceList>
                    </VITIS_LOOP_175_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1799</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1694</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op hmul" DSP="2" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="hmul" PRAGMA="" RTLNAME="hmul_16ns_16ns_16_4_max_dsp_1_U302" SOURCE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln175_1_fu_246_p2" SOURCE="src/fft.cpp:175" URAM="0" VARIABLE="add_ln175_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_175_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_70_fu_292_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="empty_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_175_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln175_2_fu_324_p2" SOURCE="src/fft.cpp:175" URAM="0" VARIABLE="add_ln175_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_175_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln175_3_fu_329_p2" SOURCE="src/fft.cpp:175" URAM="0" VARIABLE="add_ln175_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2</Name>
            <Loops>
                <VITIS_LOOP_136_1_VITIS_LOOP_139_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.852</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>130</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2 ~ 130</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_136_1_VITIS_LOOP_139_2>
                        <Name>VITIS_LOOP_136_1_VITIS_LOOP_139_2</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>64</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 128</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 0.640 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_136_1_VITIS_LOOP_139_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>228</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>419</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_139_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_153_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_139_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_165_p2" SOURCE="src/fft.cpp:136" URAM="0" VARIABLE="add_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_139_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_215_p2" SOURCE="src/fft.cpp:143" URAM="0" VARIABLE="add_ln143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_139_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_232_p2" SOURCE="src/fft.cpp:144" URAM="0" VARIABLE="add_ln144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_136_1_VITIS_LOOP_139_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_243_p2" SOURCE="src/fft.cpp:139" URAM="0" VARIABLE="add_ln139"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>push_out</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.852</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17</Best-caseLatency>
                    <Average-caseLatency>49</Average-caseLatency>
                    <Worst-caseLatency>145</Worst-caseLatency>
                    <Best-caseRealTimeLatency>85.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.245 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.725 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17 ~ 145</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>455</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>617</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln136_fu_95_p2" SOURCE="src/fft.cpp:136" URAM="0" VARIABLE="add_ln136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_71_1_1_U317" SOURCE="src/fft.cpp:136" URAM="0" VARIABLE="bound"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_in_loop_VITIS_LOOP_208_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.320</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65</Best-caseLatency>
                    <Average-caseLatency>757</Average-caseLatency>
                    <Worst-caseLatency>2224</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.325 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.785 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>11.120 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>18</min>
                            <max>533</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>18 ~ 533</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>128</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>20</UTIL_BRAM>
                    <DSP>223</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>27217</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>29146</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="actp_regp_c9_U" SOURCE="" URAM="0" VARIABLE="actp_regp_c9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_regp_c8_U" SOURCE="" URAM="0" VARIABLE="ctrl1_regp_c8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="in_st1_U" SOURCE="" URAM="0" VARIABLE="in_st1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="input_data2_U" SOURCE="" URAM="0" VARIABLE="input_data2"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_13_U" SOURCE="" URAM="0" VARIABLE="out_data_13"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_24_U" SOURCE="" URAM="0" VARIABLE="out_data_24"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_35_U" SOURCE="" URAM="0" VARIABLE="out_data_35"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_46_U" SOURCE="" URAM="0" VARIABLE="out_data_46"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_57_U" SOURCE="" URAM="0" VARIABLE="out_data_57"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_6_0_08_U" SOURCE="" URAM="0" VARIABLE="out_data_6_0_08"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_6_0_19_U" SOURCE="" URAM="0" VARIABLE="out_data_6_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_6_1_010_U" SOURCE="" URAM="0" VARIABLE="out_data_6_1_010"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_6_1_111_U" SOURCE="" URAM="0" VARIABLE="out_data_6_1_111"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="out_data_712_U" SOURCE="" URAM="0" VARIABLE="out_data_712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_regp_c7_channel8_U" SOURCE="src/fft.cpp:249" URAM="0" VARIABLE="ctrl1_regp_c7_channel8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="34" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_regp_c6_channel7_U" SOURCE="src/fft.cpp:250" URAM="0" VARIABLE="ctrl1_regp_c6_channel7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="40" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_regp_c5_channel6_U" SOURCE="src/fft.cpp:251" URAM="0" VARIABLE="ctrl1_regp_c5_channel6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="40" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_regp_c4_channel5_U" SOURCE="src/fft.cpp:252" URAM="0" VARIABLE="ctrl1_regp_c4_channel5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="40" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_regp_c3_channel4_U" SOURCE="src/fft.cpp:253" URAM="0" VARIABLE="ctrl1_regp_c3_channel4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="40" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_regp_c2_channel3_U" SOURCE="src/fft.cpp:254" URAM="0" VARIABLE="ctrl1_regp_c2_channel3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="24" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_regp_c1_channel2_U" SOURCE="src/fft.cpp:255" URAM="0" VARIABLE="ctrl1_regp_c1_channel2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_regp_c_channel_U" SOURCE="src/fft.cpp:256" URAM="0" VARIABLE="ctrl1_regp_c_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="actp_regp_c_channel_U" SOURCE="src/fft.cpp:256" URAM="0" VARIABLE="actp_regp_c_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_parent_loop_proc</Name>
            <Loops>
                <VITIS_LOOP_208_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.320</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50</Best-caseLatency>
                    <Average-caseLatency>1843735</Average-caseLatency>
                    <Worst-caseLatency>8734366</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.250 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.219 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>43.672 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50 ~ 8734366</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_208_1>
                        <Name>VITIS_LOOP_208_1</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>16384</max>
                            </range>
                        </TripCount>
                        <Latency>49 ~ 8734365</Latency>
                        <AbsoluteTimeLatency>0.245 us ~ 43.672 ms</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>
                            <range>
                                <min>18</min>
                                <max>533</max>
                            </range>
                        </DataflowPipelineThroughput>
                        <PipelineDepth>49 ~ 8734365</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                        <InstanceList>
                            <Instance>dataflow_in_loop_VITIS_LOOP_208_1_U0</Instance>
                        </InstanceList>
                    </VITIS_LOOP_208_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>128</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>20</UTIL_BRAM>
                    <DSP>223</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>27725</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>29266</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>vr_ifft</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.320</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>54</Best-caseLatency>
                    <Average-caseLatency>1843739</Average-caseLatency>
                    <Worst-caseLatency>8734370</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.219 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>43.672 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>54 ~ 8734370</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>128</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>20</UTIL_BRAM>
                    <DSP>224</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>27766</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>6</UTIL_FF>
                    <LUT>29379</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U352" SOURCE="" URAM="0" VARIABLE="conv3_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_16ns_32_4_1_U353" SOURCE="src/fft.cpp:208" URAM="0" VARIABLE="mul_ln208"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>1.500</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>38</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3</Name>
            <Loops>
                <VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>172</Average-caseLatency>
                    <Worst-caseLatency>1572</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.860 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.860 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 1572</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3>
                        <Name>VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1568</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 1570</Latency>
                        <AbsoluteTimeLatency>10.000 ns ~ 7.850 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>331</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>650</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_236_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3" OPTYPE="add" PRAGMA="" RTLNAME="pn_x_2_fu_245_p2" SOURCE="src/fft.cpp:304" URAM="0" VARIABLE="pn_x_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_16_1_1_U369" SOURCE="src/fft.cpp:302" URAM="0" VARIABLE="mul_ln302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln307_fu_356_p2" SOURCE="src/fft.cpp:307" URAM="0" VARIABLE="add_ln307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_4_fu_409_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln314_fu_423_p2" SOURCE="src/fft.cpp:314" URAM="0" VARIABLE="add_ln314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_429_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln316_fu_445_p2" SOURCE="src/fft.cpp:316" URAM="0" VARIABLE="add_ln316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3" OPTYPE="add" PRAGMA="" RTLNAME="x_fu_451_p2" SOURCE="src/fft.cpp:310" URAM="0" VARIABLE="x"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln307_1_fu_264_p2" SOURCE="src/fft.cpp:307" URAM="0" VARIABLE="add_ln307_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>buffer_r</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>2.953</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>188</Average-caseLatency>
                    <Worst-caseLatency>1588</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.940 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.940 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20 ~ 1588</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>575</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>888</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln304_fu_82_p2" SOURCE="src/fft.cpp:304" URAM="0" VARIABLE="add_ln304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_39_1_1_U379" SOURCE="src/fft.cpp:304" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_16ns_47_1_1_U380" SOURCE="src/fft.cpp:304" URAM="0" VARIABLE="bound4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_Pipeline_VITIS_LOOP_273_2</Name>
            <Loops>
                <VITIS_LOOP_273_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>32</Average-caseLatency>
                    <Worst-caseLatency>60</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 60</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_273_2>
                        <Name>VITIS_LOOP_273_2</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>28</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 58</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 0.290 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_273_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>276</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>417</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_273_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_216_p2" SOURCE="src/fft.cpp:273" URAM="0" VARIABLE="add_ln273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_273_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln278_fu_235_p2" SOURCE="src/fft.cpp:278" URAM="0" VARIABLE="add_ln278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_273_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln278_1_fu_252_p2" SOURCE="src/fft.cpp:278" URAM="0" VARIABLE="add_ln278_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_273_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln278_2_fu_284_p2" SOURCE="src/fft.cpp:278" URAM="0" VARIABLE="add_ln278_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_273_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln278_3_fu_300_p2" SOURCE="src/fft.cpp:278" URAM="0" VARIABLE="add_ln278_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_273_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_1_fu_263_p2" SOURCE="src/fft.cpp:273" URAM="0" VARIABLE="add_ln273_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_Pipeline_VITIS_LOOP_286_5</Name>
            <Loops>
                <VITIS_LOOP_286_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>32</Average-caseLatency>
                    <Worst-caseLatency>60</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.300 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 60</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_286_5>
                        <Name>VITIS_LOOP_286_5</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>28</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 58</Latency>
                        <AbsoluteTimeLatency>20.000 ns ~ 0.290 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_286_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>276</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>417</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_286_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln286_fu_216_p2" SOURCE="src/fft.cpp:286" URAM="0" VARIABLE="add_ln286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_286_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_fu_235_p2" SOURCE="src/fft.cpp:291" URAM="0" VARIABLE="add_ln291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_286_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_1_fu_252_p2" SOURCE="src/fft.cpp:291" URAM="0" VARIABLE="add_ln291_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_286_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_2_fu_284_p2" SOURCE="src/fft.cpp:291" URAM="0" VARIABLE="add_ln291_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_286_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln291_3_fu_300_p2" SOURCE="src/fft.cpp:291" URAM="0" VARIABLE="add_ln291_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_286_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln286_1_fu_263_p2" SOURCE="src/fft.cpp:286" URAM="0" VARIABLE="add_ln286_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_r</Name>
            <Loops>
                <VITIS_LOOP_270_1/>
                <VITIS_LOOP_283_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>3.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>178</Average-caseLatency>
                    <Worst-caseLatency>1966</Worst-caseLatency>
                    <Best-caseRealTimeLatency>65.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.890 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.830 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13 ~ 1966</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_270_1>
                        <Name>VITIS_LOOP_270_1</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>14</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 966</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 4.830 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>69</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 69</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_write_Pipeline_VITIS_LOOP_273_2_fu_160</Instance>
                        </InstanceList>
                    </VITIS_LOOP_270_1>
                    <VITIS_LOOP_283_4>
                        <Name>VITIS_LOOP_283_4</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>14</max>
                            </range>
                        </TripCount>
                        <Latency>0 ~ 966</Latency>
                        <AbsoluteTimeLatency>0 ns ~ 4.830 us</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2</min>
                                <max>69</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2 ~ 69</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_write_Pipeline_VITIS_LOOP_286_5_fu_173</Instance>
                        </InstanceList>
                    </VITIS_LOOP_283_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1434</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2133</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln270_fu_219_p2" SOURCE="src/fft.cpp:270" URAM="0" VARIABLE="add_ln270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln270_1_fu_245_p2" SOURCE="src/fft.cpp:270" URAM="0" VARIABLE="add_ln270_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_1_fu_251_p2" SOURCE="src/fft.cpp:273" URAM="0" VARIABLE="add_ln273_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_270_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln270_2_fu_273_p2" SOURCE="src/fft.cpp:270" URAM="0" VARIABLE="add_ln270_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_270_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln273_fu_303_p2" SOURCE="src/fft.cpp:273" URAM="0" VARIABLE="add_ln273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_270_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln280_fu_318_p2" SOURCE="src/fft.cpp:280" URAM="0" VARIABLE="add_ln280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_fu_336_p2" SOURCE="src/fft.cpp:293" URAM="0" VARIABLE="add_ln293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_283_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln283_fu_377_p2" SOURCE="src/fft.cpp:283" URAM="0" VARIABLE="add_ln283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_283_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln286_fu_407_p2" SOURCE="src/fft.cpp:286" URAM="0" VARIABLE="add_ln286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_283_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln293_1_fu_422_p2" SOURCE="src/fft.cpp:293" URAM="0" VARIABLE="add_ln293_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_in_loop_VITIS_LOOP_332_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.262</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>367</Average-caseLatency>
                    <Worst-caseLatency>3555</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.835 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.775 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>21</min>
                            <max>1967</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>21 ~ 1967</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2512</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3480</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_reg_ifs_c_U" SOURCE="" URAM="0" VARIABLE="layer2_reg_ifs_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out2_c_U" SOURCE="" URAM="0" VARIABLE="out2_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out1_c_U" SOURCE="" URAM="0" VARIABLE="out1_c"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buffer1_U" SOURCE="src/fft.cpp:328" URAM="0" VARIABLE="buffer1"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buffer1_1_U" SOURCE="src/fft.cpp:328" URAM="0" VARIABLE="buffer1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ctrl1_reg_ls_c_channel_U" SOURCE="src/fft.cpp:336" URAM="0" VARIABLE="ctrl1_reg_ls_c_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="actp_reg_pool_size_c_channel_U" SOURCE="src/fft.cpp:336" URAM="0" VARIABLE="actp_reg_pool_size_c_channel"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dataflow_parent_loop_proc18</Name>
            <Loops>
                <VITIS_LOOP_332_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.262</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>96949</Average-caseLatency>
                    <Worst-caseLatency>2015799</Worst-caseLatency>
                    <Best-caseRealTimeLatency>80.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.485 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.079 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16 ~ 2015799</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_332_1>
                        <Name>VITIS_LOOP_332_1</Name>
                        <Slack>3.00</Slack>
                        <TripCount>
                            <range>
                                <min>0</min>
                                <max>1024</max>
                            </range>
                        </TripCount>
                        <Latency>15 ~ 2015798</Latency>
                        <AbsoluteTimeLatency>75.000 ns ~ 10.079 ms</AbsoluteTimeLatency>
                        <DataflowPipelineThroughput>
                            <range>
                                <min>21</min>
                                <max>1967</max>
                            </range>
                        </DataflowPipelineThroughput>
                        <PipelineDepth>15 ~ 2015798</PipelineDepth>
                        <PipelineType>dataflow</PipelineType>
                        <InstanceList>
                            <Instance>dataflow_in_loop_VITIS_LOOP_332_1_U0</Instance>
                        </InstanceList>
                    </VITIS_LOOP_332_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2896</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3576</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>buffer_write</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.262</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>96953</Average-caseLatency>
                    <Worst-caseLatency>2015803</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.485 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.079 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20 ~ 2015803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>32</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3057</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3678</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_8ns_24_4_1_U435" SOURCE="" URAM="0" VARIABLE="mul_i_i"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>IFFT_AP</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>2.00</ClockUncertainty>
                    <EstimatedClockPeriod>4.262</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>54</Best-caseLatency>
                    <Average-caseLatency>1843739</Average-caseLatency>
                    <Worst-caseLatency>8734370</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.270 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.219 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>43.672 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>55</min>
                            <max>8734371</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>55 ~ 8734371</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>160</BRAM_18K>
                    <AVAIL_BRAM>624</AVAIL_BRAM>
                    <UTIL_BRAM>25</UTIL_BRAM>
                    <DSP>226</DSP>
                    <AVAIL_DSP>1728</AVAIL_DSP>
                    <UTIL_DSP>13</UTIL_DSP>
                    <FF>32930</FF>
                    <AVAIL_FF>460800</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>36019</LUT>
                    <AVAIL_LUT>230400</AVAIL_LUT>
                    <UTIL_LUT>15</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>96</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out2_c_U" SOURCE="src/fft.cpp:368" URAM="0" VARIABLE="out2_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out1_c_U" SOURCE="src/fft.cpp:368" URAM="0" VARIABLE="out1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="out_st_U" SOURCE="" URAM="0" VARIABLE="out_st"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="trunc_ln372_loc_channel_U" SOURCE="" URAM="0" VARIABLE="trunc_ln372_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="trunc_ln372_1_loc_channel_U" SOURCE="" URAM="0" VARIABLE="trunc_ln372_1_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="trunc_ln372_2_loc_channel_U" SOURCE="" URAM="0" VARIABLE="trunc_ln372_2_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="trunc_ln372_3_loc_channel_U" SOURCE="" URAM="0" VARIABLE="trunc_ln372_3_loc_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="trunc_ln372_4_loc_channel_U" SOURCE="" URAM="0" VARIABLE="trunc_ln372_4_loc_channel"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>in_st1_U</Name>
            <ParentInst>dataflow_in_loop_VITIS_LOOP_208_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>out_st_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_export display_name="VR_IFFT" output="/home/shine/Desktop/fft_story/vivado/ip_repo" version="1.0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in" index="0" direction="inout" srcType="vector&lt;std::complex&lt;__fp16&gt;, 4&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="s_axi_ctrl_bus" name="" usage="address" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out1" index="1" direction="inout" srcType="vector&lt;__fp16, 8&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_ctrl_bus" name="out1_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl_bus" name="out1_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out2" index="2" direction="inout" srcType="vector&lt;__fp16, 8&gt;*" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_ctrl_bus" name="out2_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_ctrl_bus" name="out2_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ctrl1_regp" index="3" direction="in" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl_bus" name="ctrl1_regp" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ctrl2_regp" index="4" direction="in" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl_bus" name="ctrl2_regp" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer1_regp" index="5" direction="in" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl_bus" name="layer1_regp" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer2_regp" index="6" direction="in" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl_bus" name="layer2_regp" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="actp_regp" index="7" direction="in" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_ctrl_bus" name="actp_regp" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_ctrl_bus" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_ctrl_bus_" paramPrefix="C_S_AXI_CTRL_BUS_">
            <ports>
                <port>s_axi_ctrl_bus_ARADDR</port>
                <port>s_axi_ctrl_bus_ARREADY</port>
                <port>s_axi_ctrl_bus_ARVALID</port>
                <port>s_axi_ctrl_bus_AWADDR</port>
                <port>s_axi_ctrl_bus_AWREADY</port>
                <port>s_axi_ctrl_bus_AWVALID</port>
                <port>s_axi_ctrl_bus_BREADY</port>
                <port>s_axi_ctrl_bus_BRESP</port>
                <port>s_axi_ctrl_bus_BVALID</port>
                <port>s_axi_ctrl_bus_RDATA</port>
                <port>s_axi_ctrl_bus_RREADY</port>
                <port>s_axi_ctrl_bus_RRESP</port>
                <port>s_axi_ctrl_bus_RVALID</port>
                <port>s_axi_ctrl_bus_WDATA</port>
                <port>s_axi_ctrl_bus_WREADY</port>
                <port>s_axi_ctrl_bus_WSTRB</port>
                <port>s_axi_ctrl_bus_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="in_r_1" access="W" description="Data signal of in_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_r" access="W" description="Bit 31 to 0 of in_r"/>
                    </fields>
                </register>
                <register offset="0x14" name="in_r_2" access="W" description="Data signal of in_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_r" access="W" description="Bit 63 to 32 of in_r"/>
                    </fields>
                </register>
                <register offset="0x1c" name="out1_1" access="W" description="Data signal of out1" range="32">
                    <fields>
                        <field offset="0" width="32" name="out1" access="W" description="Bit 31 to 0 of out1"/>
                    </fields>
                </register>
                <register offset="0x20" name="out1_2" access="W" description="Data signal of out1" range="32">
                    <fields>
                        <field offset="0" width="32" name="out1" access="W" description="Bit 63 to 32 of out1"/>
                    </fields>
                </register>
                <register offset="0x28" name="out2_1" access="W" description="Data signal of out2" range="32">
                    <fields>
                        <field offset="0" width="32" name="out2" access="W" description="Bit 31 to 0 of out2"/>
                    </fields>
                </register>
                <register offset="0x2c" name="out2_2" access="W" description="Data signal of out2" range="32">
                    <fields>
                        <field offset="0" width="32" name="out2" access="W" description="Bit 63 to 32 of out2"/>
                    </fields>
                </register>
                <register offset="0x34" name="ctrl1_regp" access="W" description="Data signal of ctrl1_regp" range="32">
                    <fields>
                        <field offset="0" width="32" name="ctrl1_regp" access="W" description="Bit 31 to 0 of ctrl1_regp"/>
                    </fields>
                </register>
                <register offset="0x3c" name="ctrl2_regp" access="W" description="Data signal of ctrl2_regp" range="32">
                    <fields>
                        <field offset="0" width="32" name="ctrl2_regp" access="W" description="Bit 31 to 0 of ctrl2_regp"/>
                    </fields>
                </register>
                <register offset="0x44" name="layer1_regp" access="W" description="Data signal of layer1_regp" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer1_regp" access="W" description="Bit 31 to 0 of layer1_regp"/>
                    </fields>
                </register>
                <register offset="0x4c" name="layer2_regp" access="W" description="Data signal of layer2_regp" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer2_regp" access="W" description="Bit 31 to 0 of layer2_regp"/>
                    </fields>
                </register>
                <register offset="0x54" name="actp_regp" access="W" description="Data signal of actp_regp" range="32">
                    <fields>
                        <field offset="0" width="32" name="actp_regp" access="W" description="Bit 31 to 0 of actp_regp"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="out1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="out2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="ctrl1_regp"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="ctrl2_regp"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="layer1_regp"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="76" argName="layer2_regp"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="84" argName="actp_regp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_ctrl_bus:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="128" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="in"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out1"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="out1"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="out2"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="128" final_bitwidth="128" argName="out2"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">128 -&gt; 128, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_ctrl_bus">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_ctrl_bus">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_ctrl_bus">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_ctrl_bus">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_ctrl_bus">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_ctrl_bus">in_r_1, 0x10, 32, W, Data signal of in_r, </column>
                    <column name="s_axi_ctrl_bus">in_r_2, 0x14, 32, W, Data signal of in_r, </column>
                    <column name="s_axi_ctrl_bus">out1_1, 0x1c, 32, W, Data signal of out1, </column>
                    <column name="s_axi_ctrl_bus">out1_2, 0x20, 32, W, Data signal of out1, </column>
                    <column name="s_axi_ctrl_bus">out2_1, 0x28, 32, W, Data signal of out2, </column>
                    <column name="s_axi_ctrl_bus">out2_2, 0x2c, 32, W, Data signal of out2, </column>
                    <column name="s_axi_ctrl_bus">ctrl1_regp, 0x34, 32, W, Data signal of ctrl1_regp, </column>
                    <column name="s_axi_ctrl_bus">ctrl2_regp, 0x3c, 32, W, Data signal of ctrl2_regp, </column>
                    <column name="s_axi_ctrl_bus">layer1_regp, 0x44, 32, W, Data signal of layer1_regp, </column>
                    <column name="s_axi_ctrl_bus">layer2_regp, 0x4c, 32, W, Data signal of layer2_regp, </column>
                    <column name="s_axi_ctrl_bus">actp_regp, 0x54, 32, W, Data signal of actp_regp, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_chain, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in">inout, vector&lt;std::complex&lt;__fp16&gt; 4&gt;*</column>
                    <column name="out1">inout, vector&lt;__fp16 8&gt;*</column>
                    <column name="out2">inout, vector&lt;__fp16 8&gt;*</column>
                    <column name="ctrl1_regp">in, pointer</column>
                    <column name="ctrl2_regp">in, pointer</column>
                    <column name="layer1_regp">in, pointer</column>
                    <column name="layer2_regp">in, pointer</column>
                    <column name="actp_regp">in, pointer</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="in">m_axi_gmem, interface, , </column>
                    <column name="in">s_axi_ctrl_bus, interface, offset, </column>
                    <column name="out1">m_axi_gmem, interface, , </column>
                    <column name="out1">s_axi_ctrl_bus, register, offset, name=out1_1 offset=0x1c range=32</column>
                    <column name="out1">s_axi_ctrl_bus, register, offset, name=out1_2 offset=0x20 range=32</column>
                    <column name="out2">m_axi_gmem, interface, , </column>
                    <column name="out2">s_axi_ctrl_bus, register, offset, name=out2_1 offset=0x28 range=32</column>
                    <column name="out2">s_axi_ctrl_bus, register, offset, name=out2_2 offset=0x2c range=32</column>
                    <column name="ctrl1_regp">s_axi_ctrl_bus, register, , name=ctrl1_regp offset=0x34 range=32</column>
                    <column name="ctrl2_regp">s_axi_ctrl_bus, register, , name=ctrl2_regp offset=0x3c range=32</column>
                    <column name="layer1_regp">s_axi_ctrl_bus, register, , name=layer1_regp offset=0x44 range=32</column>
                    <column name="layer2_regp">s_axi_ctrl_bus, register, , name=layer2_regp offset=0x4c range=32</column>
                    <column name="actp_regp">s_axi_ctrl_bus, register, , name=actp_regp offset=0x54 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem">VITIS_LOOP_160_2, read, variable, 128, src/fft.cpp:160:20</column>
                    <column name="m_axi_gmem">VITIS_LOOP_273_2, write, variable, 128, src/fft.cpp:273:20</column>
                    <column name="m_axi_gmem">VITIS_LOOP_286_5, write, variable, 128, src/fft.cpp:286:20</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem">out1, VITIS_LOOP_270_1, Could not analyze pattern, 214-229, src/fft.cpp:270:20</column>
                    <column name="m_axi_gmem">out2, VITIS_LOOP_283_4, Could not analyze pattern, 214-229, src/fft.cpp:283:20</column>
                    <column name="m_axi_gmem">in, VITIS_LOOP_160_2, Could not widen since type i128 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, src/fft.cpp:160:20</column>
                    <column name="m_axi_gmem">out2, VITIS_LOOP_286_5, Could not widen since type i128 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, src/fft.cpp:286:20</column>
                    <column name="m_axi_gmem">out1, VITIS_LOOP_273_2, Could not widen since type i128 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, src/fft.cpp:273:20</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="src/fft.cpp:19" status="valid" parentFunction="fft_stage" variable="" isDirective="0" options="max=8"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:24" status="valid" parentFunction="fft_stage" variable="" isDirective="0" options="max=8"/>
        <Pragma type="pipeline" location="src/fft.cpp:25" status="valid" parentFunction="fft_stage" variable="" isDirective="0" options="II=2"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:65" status="valid" parentFunction="fft_stage" variable="" isDirective="0" options="max=16"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:68" status="valid" parentFunction="fft_stage" variable="" isDirective="0" options="max=4"/>
        <Pragma type="pipeline" location="src/fft.cpp:69" status="valid" parentFunction="fft_stage" variable="" isDirective="0" options="II=2"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:90" status="valid" parentFunction="collect_input" variable="" isDirective="0" options="max=16"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:93" status="valid" parentFunction="collect_input" variable="" isDirective="0" options="max=4"/>
        <Pragma type="pipeline" location="src/fft.cpp:94" status="valid" parentFunction="collect_input" variable="" isDirective="0" options="II=2"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:138" status="valid" parentFunction="push_out" variable="" isDirective="0" options="max=16"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:141" status="valid" parentFunction="push_out" variable="" isDirective="0" options="max=4"/>
        <Pragma type="pipeline" location="src/fft.cpp:142" status="valid" parentFunction="push_out" variable="" isDirective="0" options="II=2"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:159" status="valid" parentFunction="rd_data" variable="" isDirective="0" options="max=16"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:162" status="valid" parentFunction="rd_data" variable="" isDirective="0" options="max=4"/>
        <Pragma type="pipeline" location="src/fft.cpp:163" status="valid" parentFunction="rd_data" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:177" status="valid" parentFunction="pool" variable="" isDirective="0" options="MAX=14"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:180" status="valid" parentFunction="pool" variable="" isDirective="0" options="MAX=14"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:184" status="valid" parentFunction="pool" variable="" isDirective="0" options="MAX=1"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:187" status="valid" parentFunction="pool" variable="" isDirective="0" options="MAX=1"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:210" status="valid" parentFunction="vr_ifft" variable="" isDirective="0" options="max=16384"/>
        <Pragma type="bind_storage" location="src/fft.cpp:221" status="valid" parentFunction="vr_ifft" variable="input_data" isDirective="0" options="variable=input_data type=ram_t2p impl=bram"/>
        <Pragma type="bind_storage" location="src/fft.cpp:222" status="valid" parentFunction="vr_ifft" variable="out_data_1" isDirective="0" options="variable=out_data_1 type=ram_t2p impl=bram"/>
        <Pragma type="bind_storage" location="src/fft.cpp:223" status="valid" parentFunction="vr_ifft" variable="out_data_2" isDirective="0" options="variable=out_data_2 type=ram_t2p impl=bram"/>
        <Pragma type="bind_storage" location="src/fft.cpp:224" status="valid" parentFunction="vr_ifft" variable="out_data_3" isDirective="0" options="variable=out_data_3 type=ram_t2p impl=bram"/>
        <Pragma type="bind_storage" location="src/fft.cpp:225" status="valid" parentFunction="vr_ifft" variable="out_data_4" isDirective="0" options="variable=out_data_4 type=ram_t2p impl=bram"/>
        <Pragma type="bind_storage" location="src/fft.cpp:226" status="valid" parentFunction="vr_ifft" variable="out_data_5" isDirective="0" options="variable=out_data_5 type=ram_t2p impl=bram"/>
        <Pragma type="bind_storage" location="src/fft.cpp:227" status="valid" parentFunction="vr_ifft" variable="out_data_6" isDirective="0" options="variable=out_data_6 type=ram_t2p impl=bram"/>
        <Pragma type="bind_storage" location="src/fft.cpp:228" status="valid" parentFunction="vr_ifft" variable="out_data_7" isDirective="0" options="variable=out_data_7 type=ram_t2p impl=bram"/>
        <Pragma type="array_partition" location="src/fft.cpp:229" status="valid" parentFunction="vr_ifft" variable="out_data_6" isDirective="0" options="variable=out_data_6 dim=1 type=cyclic factor=2"/>
        <Pragma type="array_partition" location="src/fft.cpp:230" status="valid" parentFunction="vr_ifft" variable="out_data_6" isDirective="0" options="variable=out_data_6 dim=2 type=cyclic factor=2"/>
        <Pragma type="array_partition" location="src/fft.cpp:233" status="valid" parentFunction="vr_ifft" variable="w" isDirective="0" options="variable=w type=complete"/>
        <Pragma type="aggregate" location="src/fft.cpp:235" status="valid" parentFunction="vr_ifft" variable="input_data" isDirective="0" options="variable=input_data compact=bit"/>
        <Pragma type="aggregate" location="src/fft.cpp:236" status="valid" parentFunction="vr_ifft" variable="" isDirective="0" options="variable= out_data_1 compact=bit"/>
        <Pragma type="aggregate" location="src/fft.cpp:237" status="valid" parentFunction="vr_ifft" variable="" isDirective="0" options="variable= out_data_2 compact=bit"/>
        <Pragma type="aggregate" location="src/fft.cpp:238" status="valid" parentFunction="vr_ifft" variable="" isDirective="0" options="variable= out_data_3 compact=bit"/>
        <Pragma type="aggregate" location="src/fft.cpp:239" status="valid" parentFunction="vr_ifft" variable="" isDirective="0" options="variable= out_data_4 compact=bit"/>
        <Pragma type="aggregate" location="src/fft.cpp:240" status="valid" parentFunction="vr_ifft" variable="" isDirective="0" options="variable= out_data_5 compact=bit"/>
        <Pragma type="aggregate" location="src/fft.cpp:241" status="valid" parentFunction="vr_ifft" variable="" isDirective="0" options="variable= out_data_6 compact=bit"/>
        <Pragma type="aggregate" location="src/fft.cpp:242" status="valid" parentFunction="vr_ifft" variable="" isDirective="0" options="variable= out_data_7 compact=bit"/>
        <Pragma type="dataflow" location="src/fft.cpp:247" status="valid" parentFunction="vr_ifft" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:272" status="valid" parentFunction="write" variable="" isDirective="0" options="max=14"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:275" status="valid" parentFunction="write" variable="" isDirective="0" options="max=28"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:285" status="valid" parentFunction="write" variable="" isDirective="0" options="max=14"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:288" status="valid" parentFunction="write" variable="" isDirective="0" options="max=28"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:306" status="valid" parentFunction="buffer" variable="" isDirective="0" options="max=16"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:309" status="valid" parentFunction="buffer" variable="" isDirective="0" options="max=14"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:312" status="valid" parentFunction="buffer" variable="" isDirective="0" options="max=7"/>
        <Pragma type="array_partition" location="src/fft.cpp:330" status="valid" parentFunction="buffer_write" variable="buffer1" isDirective="0" options="variable=buffer1 type=cyclic dim=2 factor=2"/>
        <Pragma type="array_partition" location="src/fft.cpp:331" status="valid" parentFunction="buffer_write" variable="buffer2" isDirective="0" options="variable=buffer2 type=cyclic dim=2 factor=2"/>
        <Pragma type="loop_tripcount" location="src/fft.cpp:334" status="valid" parentFunction="buffer_write" variable="" isDirective="0" options="max=1024"/>
        <Pragma type="dataflow" location="src/fft.cpp:335" status="valid" parentFunction="buffer_write" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="src/fft.cpp:348" status="valid" parentFunction="ifft_ap" variable="in" isDirective="0" options="mode=m_axi port=in offset=slave bundle=gmem depth=1024"/>
        <Pragma type="interface" location="src/fft.cpp:349" status="valid" parentFunction="ifft_ap" variable="out1" isDirective="0" options="mode=m_axi port=out1 offset=slave bundle=gmem depth=1024"/>
        <Pragma type="interface" location="src/fft.cpp:350" status="valid" parentFunction="ifft_ap" variable="out2" isDirective="0" options="mode=m_axi port=out2 offset=slave bundle=gmem depth=1024"/>
        <Pragma type="interface" location="src/fft.cpp:351" status="valid" parentFunction="ifft_ap" variable="in" isDirective="0" options="mode=s_axilite port=in bundle=ctrl_bus"/>
        <Pragma type="interface" location="src/fft.cpp:352" status="valid" parentFunction="ifft_ap" variable="out1" isDirective="0" options="mode=s_axilite port=out1 bundle=ctrl_bus"/>
        <Pragma type="interface" location="src/fft.cpp:353" status="valid" parentFunction="ifft_ap" variable="out2" isDirective="0" options="mode=s_axilite port=out2 bundle=ctrl_bus"/>
        <Pragma type="interface" location="src/fft.cpp:354" status="valid" parentFunction="ifft_ap" variable="ctrl1_regp" isDirective="0" options="mode=s_axilite port=ctrl1_regp bundle=ctrl_bus"/>
        <Pragma type="interface" location="src/fft.cpp:355" status="valid" parentFunction="ifft_ap" variable="ctrl2_regp" isDirective="0" options="mode=s_axilite port=ctrl2_regp bundle=ctrl_bus"/>
        <Pragma type="interface" location="src/fft.cpp:356" status="valid" parentFunction="ifft_ap" variable="layer1_regp" isDirective="0" options="mode=s_axilite port=layer1_regp bundle=ctrl_bus"/>
        <Pragma type="interface" location="src/fft.cpp:357" status="valid" parentFunction="ifft_ap" variable="layer2_regp" isDirective="0" options="mode=s_axilite port=layer2_regp bundle=ctrl_bus"/>
        <Pragma type="interface" location="src/fft.cpp:358" status="valid" parentFunction="ifft_ap" variable="actp_regp" isDirective="0" options="mode=s_axilite port=actp_regp bundle=ctrl_bus"/>
        <Pragma type="interface" location="src/fft.cpp:359" status="valid" parentFunction="ifft_ap" variable="return" isDirective="0" options="ap_ctrl_chain port=return"/>
        <Pragma type="interface" location="src/fft.cpp:360" status="valid" parentFunction="ifft_ap" variable="return" isDirective="0" options="mode=s_axilite port=return bundle=ctrl_bus"/>
        <Pragma type="dataflow" location="src/fft.cpp:368" status="valid" parentFunction="ifft_ap" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

