$date
	Thu Jun 12 08:01:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module vectors_tb $end
$var wire 3 ! _out [2:0] $end
$var wire 3 " out [2:0] $end
$var wire 1 # o2 $end
$var wire 1 $ o1 $end
$var wire 1 % o0 $end
$var wire 1 & _o2 $end
$var wire 1 ' _o1 $end
$var wire 1 ( _o0 $end
$var reg 3 ) in [2:0] $end
$scope module dut $end
$var wire 3 * outv [2:0] $end
$var wire 3 + vec [2:0] $end
$var wire 1 # o2 $end
$var wire 1 $ o1 $end
$var wire 1 % o0 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 +
b0 *
b0 )
0(
0'
0&
0%
0$
0#
b0 "
b0 !
$end
#5000
1(
1%
b1 "
b1 *
b1 !
b1 )
b1 +
#10000
0(
1'
0%
1$
b10 "
b10 *
b10 !
b10 )
b10 +
#15000
1(
1%
b11 "
b11 *
b11 !
b11 )
b11 +
#20000
0(
0'
1&
0%
0$
1#
b100 "
b100 *
b100 !
b100 )
b100 +
#25000
1(
1%
b101 "
b101 *
b101 !
b101 )
b101 +
#30000
0(
1'
0%
1$
b110 "
b110 *
b110 !
b110 )
b110 +
#35000
1(
1%
b111 "
b111 *
b111 !
b111 )
b111 +
#40000
