#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 28 15:14:02 2019
# Process ID: 6488
# Current directory: D:/Xilinx/hw/lab6/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2796 D:\Xilinx\hw\lab6\CPU\CPU.xpr
# Log file: D:/Xilinx/hw/lab6/CPU/vivado.log
# Journal file: D:/Xilinx/hw/lab6/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/hw/lab6/CPU/CPU.xpr
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_1 -dir d:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50.000} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636}] [get_ips clk_wiz_1]
generate_target {instantiation_template} [get_files d:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
generate_target all [get_files  d:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_1] }
export_ip_user_files -of_objects [get_files d:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
launch_runs  clk_wiz_1_synth_1
export_simulation -of_objects [get_files d:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory D:/Xilinx/hw/lab6/CPU/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/hw/lab6/CPU/CPU.ip_user_files -ipstatic_source_dir D:/Xilinx/hw/lab6/CPU/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/modelsim} {questa=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/questa} {riviera=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_simulation
source CPU_tb.tcl
restart
run all
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
disconnect_hw_server localhost:3121
connect_hw_server
disconnect_hw_server localhost:3121
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {D:/Xilinx/hw/lab6/CPU/CPU.runs/impl_1/DDU.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
close_sim
