//=========================================================
// src/InitDevice.c: generated by Hardware Configurator
//
// This file will be regenerated when saving a document.
// leave the sections inside the "$[...]" comment tags alone
// or they will be overwritten!
//=========================================================

// USER INCLUDES
#include <SI_EFM8BB1_Register_Enums.h>
#include "InitDevice.h"

// USER PROTOTYPES
// USER FUNCTIONS

// $[Library Includes]
// [Library Includes]$

//==============================================================================
// enter_DefaultMode_from_RESET
//==============================================================================
extern void enter_DefaultMode_from_RESET(void)
{
  // $[Config Calls]
  WDT_0_enter_DefaultMode_from_RESET();
  PBCFG_0_enter_DefaultMode_from_RESET();
  LFOSC_0_enter_DefaultMode_from_RESET();
  CLOCK_0_enter_DefaultMode_from_RESET();
  // [Config Calls]$

}

//================================================================================
// WDT_0_enter_DefaultMode_from_RESET
//================================================================================
extern void WDT_0_enter_DefaultMode_from_RESET(void)
{
  // $[WDTCN - Watchdog Timer Control]
  //Disable Watchdog with key sequence
  WDTCN = 0xDE; //First key
  WDTCN = 0xAD; //Second key
  // [WDTCN - Watchdog Timer Control]$

}

//================================================================================
// PBCFG_0_enter_DefaultMode_from_RESET
//================================================================================
extern void PBCFG_0_enter_DefaultMode_from_RESET(void)
{
  // $[XBR2 - Port I/O Crossbar 2]
  /*
   // Weak Pullups enabled 
   // Crossbar enabled
   */
  XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED;
  // [XBR2 - Port I/O Crossbar 2]$

  // $[PRTDRV - Port Drive Strength]
  // [PRTDRV - Port Drive Strength]$

  // $[XBR0 - Port I/O Crossbar 0]
  // [XBR0 - Port I/O Crossbar 0]$

  // $[XBR1 - Port I/O Crossbar 1]
  // [XBR1 - Port I/O Crossbar 1]$

}

//================================================================================
// LFOSC_0_enter_DefaultMode_from_RESET
//================================================================================
extern void LFOSC_0_enter_DefaultMode_from_RESET(void)
{
  // $[LFO0CN - Low Frequency Oscillator Control]
  /*
   // Internal L-F Oscillator Enabled
   */
  LFO0CN |= LFO0CN_OSCLEN__ENABLED;
  // [LFO0CN - Low Frequency Oscillator Control]$

  // $[Wait for LFOSC Ready]
  while ((LFO0CN & LFO0CN_OSCLRDY__BMASK) != LFO0CN_OSCLRDY__SET)
    ;
  // [Wait for LFOSC Ready]$

}

//================================================================================
// CLOCK_0_enter_DefaultMode_from_RESET
//================================================================================
extern void CLOCK_0_enter_DefaultMode_from_RESET(void)
{
  // $[CLKSEL - Clock Select]
  /*
   // Clock derived from the Internal High-Frequency Oscillator
   // SYSCLK is equal to selected clock source divided by 1
   */
  CLKSEL = CLKSEL_CLKSL__HFOSC | CLKSEL_CLKDIV__SYSCLK_DIV_1;
  // [CLKSEL - Clock Select]$

}

//==============================================================================
// enter_Sleep_Mode_from_DefaultMode
//==============================================================================
extern void enter_Sleep_Mode_from_DefaultMode(void)
{
  // $[Config Calls]
  PORTS_1_enter_Sleep_Mode_from_DefaultMode();
  PBCFG_0_enter_Sleep_Mode_from_DefaultMode();
  TIMER_SETUP_0_enter_Sleep_Mode_from_DefaultMode();
  INTERRUPT_0_enter_Sleep_Mode_from_DefaultMode();
  // [Config Calls]$

}

//================================================================================
// PORTS_1_enter_Sleep_Mode_from_DefaultMode
//================================================================================
extern void PORTS_1_enter_Sleep_Mode_from_DefaultMode(void)
{
  // $[P1 - Port 1 Pin Latch]
  // [P1 - Port 1 Pin Latch]$

  // $[P1MDOUT - Port 1 Output Mode]
  /*
   // P1.0 output is open-drain
   // P1.1 output is open-drain
   // P1.2 output is open-drain
   // P1.3 output is open-drain
   // P1.4 output is push-pull
   // P1.5 output is open-drain
   // P1.6 output is open-drain
   // P1.7 output is open-drain
   */
  P1MDOUT = P1MDOUT_B0__OPEN_DRAIN
            | P1MDOUT_B1__OPEN_DRAIN
            | P1MDOUT_B2__OPEN_DRAIN
            | P1MDOUT_B3__OPEN_DRAIN
            | P1MDOUT_B4__PUSH_PULL
            | P1MDOUT_B5__OPEN_DRAIN
            | P1MDOUT_B6__OPEN_DRAIN
            | P1MDOUT_B7__OPEN_DRAIN;
  // [P1MDOUT - Port 1 Output Mode]$

  // $[P1MDIN - Port 1 Input Mode]
  // [P1MDIN - Port 1 Input Mode]$

  // $[P1SKIP - Port 1 Skip]
  /*
   // P1.0 pin is not skipped by the crossbar
   // P1.1 pin is not skipped by the crossbar
   // P1.2 pin is not skipped by the crossbar
   // P1.3 pin is not skipped by the crossbar
   // P1.4 pin is skipped by the crossbar
   // P1.5 pin is not skipped by the crossbar
   // P1.6 pin is not skipped by the crossbar
   // P1.7 pin is not skipped by the crossbar
   */
  P1SKIP = P1SKIP_B0__NOT_SKIPPED
           | P1SKIP_B1__NOT_SKIPPED
           | P1SKIP_B2__NOT_SKIPPED
           | P1SKIP_B3__NOT_SKIPPED
           | P1SKIP_B4__SKIPPED
           | P1SKIP_B5__NOT_SKIPPED
           | P1SKIP_B6__NOT_SKIPPED
           | P1SKIP_B7__NOT_SKIPPED;
  // [P1SKIP - Port 1 Skip]$

  // $[P1MASK - Port 1 Mask]
  // [P1MASK - Port 1 Mask]$

  // $[P1MAT - Port 1 Match]
  // [P1MAT - Port 1 Match]$

}

//================================================================================
// PBCFG_0_enter_Sleep_Mode_from_DefaultMode
//================================================================================
extern void PBCFG_0_enter_Sleep_Mode_from_DefaultMode(void)
{
  // $[XBR2 - Port I/O Crossbar 2]
  // [XBR2 - Port I/O Crossbar 2]$

  // $[PRTDRV - Port Drive Strength]
  // [PRTDRV - Port Drive Strength]$

  // $[XBR0 - Port I/O Crossbar 0]
  // [XBR0 - Port I/O Crossbar 0]$

  // $[XBR1 - Port I/O Crossbar 1]
  // [XBR1 - Port I/O Crossbar 1]$

}

//================================================================================
// TIMER_SETUP_0_enter_Sleep_Mode_from_DefaultMode
//================================================================================
extern void TIMER_SETUP_0_enter_Sleep_Mode_from_DefaultMode(void)
{
  // $[CKCON0 - Clock Control 0]
  /*
   // System clock divided by 12
   // Counter/Timer 0 uses the system clock
   // Timer 2 high byte uses the clock defined by T2XCLK in TMR2CN0
   // Timer 2 low byte uses the clock defined by T2XCLK in TMR2CN0
   // Timer 3 high byte uses the clock defined by T3XCLK in TMR3CN0
   // Timer 3 low byte uses the clock defined by T3XCLK in TMR3CN0
   // Timer 1 uses the clock defined by the prescale field, SCA
   */
  CKCON0 = CKCON0_SCA__SYSCLK_DIV_12
           | CKCON0_T0M__SYSCLK
           | CKCON0_T2MH__EXTERNAL_CLOCK
           | CKCON0_T2ML__EXTERNAL_CLOCK
           | CKCON0_T3MH__EXTERNAL_CLOCK
           | CKCON0_T3ML__EXTERNAL_CLOCK
           | CKCON0_T1M__PRESCALE;
  // [CKCON0 - Clock Control 0]$

  // $[TMOD - Timer 0/1 Mode]
  /*
   // Mode 1, 16-bit Counter/Timer
   // Mode 0, 13-bit Counter/Timer
   // Timer Mode. Timer 0 increments on the clock defined by T0M in the
   //     CKCON0 register
   // Timer 0 enabled when TR0 = 1 irrespective of INT0 logic level
   // Timer Mode. Timer 1 increments on the clock defined by T1M in the
   //     CKCON0 register
   // Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level
   */
  TMOD = TMOD_T0M__MODE1
         | TMOD_T1M__MODE0
         | TMOD_CT0__TIMER
         | TMOD_GATE0__DISABLED
         | TMOD_CT1__TIMER
         | TMOD_GATE1__DISABLED;
  // [TMOD - Timer 0/1 Mode]$

  // $[TCON - Timer 0/1 Control]
  // [TCON - Timer 0/1 Control]$

}

//================================================================================
// INTERRUPT_0_enter_Sleep_Mode_from_DefaultMode
//================================================================================
extern void INTERRUPT_0_enter_Sleep_Mode_from_DefaultMode(void)
{
  // $[EIE1 - Extended Interrupt Enable 1]
  // [EIE1 - Extended Interrupt Enable 1]$

  // $[EIP1 - Extended Interrupt Priority 1]
  // [EIP1 - Extended Interrupt Priority 1]$

  // $[IE - Interrupt Enable]
  /*
   // Disable all interrupt sources
   // Disable external interrupt 0
   // Disable external interrupt 1
   // Disable all SPI0 interrupts
   // Enable interrupt requests generated by the TF0 flag
   // Disable all Timer 1 interrupt
   // Disable Timer 2 interrupt
   // Disable UART0 interrupt
   */
  IE = IE_EA__DISABLED
       | IE_EX0__DISABLED
       | IE_EX1__DISABLED
       | IE_ESPI0__DISABLED
       | IE_ET0__ENABLED
       | IE_ET1__DISABLED
       | IE_ET2__DISABLED
       | IE_ES0__DISABLED;
  // [IE - Interrupt Enable]$

  // $[IP - Interrupt Priority]
  // [IP - Interrupt Priority]$

}

extern void enter_DefaultMode_from_Sleep_Mode(void)
{
  // $[Config Calls]
  PORTS_1_enter_DefaultMode_from_Sleep_Mode();
  PBCFG_0_enter_DefaultMode_from_Sleep_Mode();
  INTERRUPT_0_enter_DefaultMode_from_Sleep_Mode();
  // [Config Calls]$

}

extern void PORTS_1_enter_DefaultMode_from_Sleep_Mode(void)
{
  // $[P1 - Port 1 Pin Latch]
  // [P1 - Port 1 Pin Latch]$

  // $[P1MDOUT - Port 1 Output Mode]
  /*
   // P1.0 output is open-drain
   // P1.1 output is open-drain
   // P1.2 output is open-drain
   // P1.3 output is open-drain
   // P1.4 output is open-drain
   // P1.5 output is open-drain
   // P1.6 output is open-drain
   // P1.7 output is open-drain
   */
  P1MDOUT = P1MDOUT_B0__OPEN_DRAIN
            | P1MDOUT_B1__OPEN_DRAIN
            | P1MDOUT_B2__OPEN_DRAIN
            | P1MDOUT_B3__OPEN_DRAIN
            | P1MDOUT_B4__OPEN_DRAIN
            | P1MDOUT_B5__OPEN_DRAIN
            | P1MDOUT_B6__OPEN_DRAIN
            | P1MDOUT_B7__OPEN_DRAIN;
  // [P1MDOUT - Port 1 Output Mode]$

  // $[P1MDIN - Port 1 Input Mode]
  // [P1MDIN - Port 1 Input Mode]$

  // $[P1SKIP - Port 1 Skip]
  /*
   // P1.0 pin is not skipped by the crossbar
   // P1.1 pin is not skipped by the crossbar
   // P1.2 pin is not skipped by the crossbar
   // P1.3 pin is not skipped by the crossbar
   // P1.4 pin is not skipped by the crossbar
   // P1.5 pin is not skipped by the crossbar
   // P1.6 pin is not skipped by the crossbar
   // P1.7 pin is not skipped by the crossbar
   */
  P1SKIP = P1SKIP_B0__NOT_SKIPPED
           | P1SKIP_B1__NOT_SKIPPED
           | P1SKIP_B2__NOT_SKIPPED
           | P1SKIP_B3__NOT_SKIPPED
           | P1SKIP_B4__NOT_SKIPPED
           | P1SKIP_B5__NOT_SKIPPED
           | P1SKIP_B6__NOT_SKIPPED
           | P1SKIP_B7__NOT_SKIPPED;
  // [P1SKIP - Port 1 Skip]$

  // $[P1MASK - Port 1 Mask]
  // [P1MASK - Port 1 Mask]$

  // $[P1MAT - Port 1 Match]
  // [P1MAT - Port 1 Match]$

}

extern void PBCFG_0_enter_DefaultMode_from_Sleep_Mode(void)
{
  // $[XBR2 - Port I/O Crossbar 2]
  // [XBR2 - Port I/O Crossbar 2]$

  // $[PRTDRV - Port Drive Strength]
  // [PRTDRV - Port Drive Strength]$

  // $[XBR0 - Port I/O Crossbar 0]
  // [XBR0 - Port I/O Crossbar 0]$

  // $[XBR1 - Port I/O Crossbar 1]
  // [XBR1 - Port I/O Crossbar 1]$

}

extern void INTERRUPT_0_enter_DefaultMode_from_Sleep_Mode(void)
{
  // $[EIE1 - Extended Interrupt Enable 1]
  // [EIE1 - Extended Interrupt Enable 1]$

  // $[EIP1 - Extended Interrupt Priority 1]
  // [EIP1 - Extended Interrupt Priority 1]$

  // $[IE - Interrupt Enable]
  /*
   // Disable all interrupt sources
   // Disable external interrupt 0
   // Disable external interrupt 1
   // Disable all SPI0 interrupts
   // Disable all Timer 0 interrupt
   // Disable all Timer 1 interrupt
   // Disable Timer 2 interrupt
   // Disable UART0 interrupt
   */
  IE = IE_EA__DISABLED
       | IE_EX0__DISABLED
       | IE_EX1__DISABLED
       | IE_ESPI0__DISABLED
       | IE_ET0__DISABLED
       | IE_ET1__DISABLED
       | IE_ET2__DISABLED
       | IE_ES0__DISABLED;
  // [IE - Interrupt Enable]$

  // $[IP - Interrupt Priority]
  // [IP - Interrupt Priority]$

}

