

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Fri Oct 21 21:44:58 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_initial
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_fft_Pipeline_Reverse_fu_104  |fft_Pipeline_Reverse  |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
        |grp_fft_Pipeline_DFTpts_fu_112   |fft_Pipeline_DFTpts   |        ?|        ?|          ?|          ?|     ?|     ?|       no|
        +---------------------------------+----------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- stages      |        ?|        ?|         ?|          -|          -|       10|        no|
        | + butterfly  |        ?|        ?|         ?|          -|          -|  1 ~ 512|        no|
        +--------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    117|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|    2640|   6058|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    284|    -|
|Register         |        -|    -|     136|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   16|    2776|   6459|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    7|       2|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |grp_fft_Pipeline_DFTpts_fu_112   |fft_Pipeline_DFTpts   |        0|  16|  1547|  2482|    0|
    |grp_fft_Pipeline_Reverse_fu_104  |fft_Pipeline_Reverse  |        0|   0|  1093|  3525|    0|
    |mul_9s_9s_9_1_1_U18              |mul_9s_9s_9_1_1       |        0|   0|     0|    51|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+
    |Total                            |                      |        0|  16|  2640|  6058|    0|
    +---------------------------------+----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |W_imag_U  |W_imag_ROM_AUTO_1R  |        1|  0|   0|    0|   512|   32|     1|        16384|
    |W_real_U  |W_real_ROM_AUTO_1R  |        1|  0|   0|    0|   512|   32|     1|        16384|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                    |        2|  0|   0|    0|  1024|   64|     2|        32768|
    +----------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln98_fu_181_p2   |         +|   0|  0|  13|          10|           1|
    |stage_3_fu_196_p2    |         +|   0|  0|  13|           4|           1|
    |icmp_ln90_fu_136_p2  |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln98_fu_176_p2  |      icmp|   0|  0|  11|          10|          10|
    |ec_V_fu_166_p2       |      lshr|   0|  0|  47|          11|          19|
    |DFTpts_fu_150_p2     |       shl|   0|  0|  24|           1|          11|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 117|          40|          46|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |X_I_address0  |  14|          3|   10|         30|
    |X_I_address1  |  14|          3|   10|         30|
    |X_I_ce0       |  14|          3|    1|          3|
    |X_I_ce1       |  14|          3|    1|          3|
    |X_I_d0        |  14|          3|   32|         96|
    |X_I_d1        |  14|          3|   32|         96|
    |X_I_we0       |  14|          3|    1|          3|
    |X_I_we1       |  14|          3|    1|          3|
    |X_R_address0  |  14|          3|   10|         30|
    |X_R_address1  |  14|          3|   10|         30|
    |X_R_ce0       |  14|          3|    1|          3|
    |X_R_ce1       |  14|          3|    1|          3|
    |X_R_d0        |  14|          3|   32|         96|
    |X_R_d1        |  14|          3|   32|         96|
    |X_R_we0       |  14|          3|    1|          3|
    |X_R_we1       |  14|          3|    1|          3|
    |ap_NS_fsm     |  42|          8|    1|          8|
    |j_reg_92      |   9|          2|   10|         20|
    |stage_fu_62   |   9|          2|    4|          8|
    +--------------+----+-----------+-----+-----------+
    |Total         | 284|         60|  191|        564|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |DFTpts_reg_224                                |  11|   0|   11|          0|
    |add_ln98_reg_243                              |  10|   0|   10|          0|
    |ap_CS_fsm                                     |   7|   0|    7|          0|
    |c2_reg_263                                    |  32|   0|   32|          0|
    |grp_fft_Pipeline_DFTpts_fu_112_ap_start_reg   |   1|   0|    1|          0|
    |grp_fft_Pipeline_Reverse_fu_104_ap_start_reg  |   1|   0|    1|          0|
    |j_reg_92                                      |  10|   0|   10|          0|
    |ret_V_reg_248                                 |   9|   0|    9|          0|
    |s2_reg_268                                    |  32|   0|   32|          0|
    |stage_fu_62                                   |   4|   0|    4|          0|
    |trunc_ln98_reg_235                            |   9|   0|    9|          0|
    |trunc_ln_reg_229                              |  10|   0|   10|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 136|   0|  136|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|           fft|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|           fft|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|           fft|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|           fft|  return value|
|X_R_address0  |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce0       |  out|    1|   ap_memory|           X_R|         array|
|X_R_we0       |  out|    1|   ap_memory|           X_R|         array|
|X_R_d0        |  out|   32|   ap_memory|           X_R|         array|
|X_R_q0        |   in|   32|   ap_memory|           X_R|         array|
|X_R_address1  |  out|   10|   ap_memory|           X_R|         array|
|X_R_ce1       |  out|    1|   ap_memory|           X_R|         array|
|X_R_we1       |  out|    1|   ap_memory|           X_R|         array|
|X_R_d1        |  out|   32|   ap_memory|           X_R|         array|
|X_R_q1        |   in|   32|   ap_memory|           X_R|         array|
|X_I_address0  |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce0       |  out|    1|   ap_memory|           X_I|         array|
|X_I_we0       |  out|    1|   ap_memory|           X_I|         array|
|X_I_d0        |  out|   32|   ap_memory|           X_I|         array|
|X_I_q0        |   in|   32|   ap_memory|           X_I|         array|
|X_I_address1  |  out|   10|   ap_memory|           X_I|         array|
|X_I_ce1       |  out|    1|   ap_memory|           X_I|         array|
|X_I_we1       |  out|    1|   ap_memory|           X_I|         array|
|X_I_d1        |  out|   32|   ap_memory|           X_I|         array|
|X_I_q1        |   in|   32|   ap_memory|           X_I|         array|
+--------------+-----+-----+------------+--------------+--------------+

