===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 20.1012 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.2476 ( 17.5%)    4.2476 ( 21.1%)  FIR Parser
    7.3312 ( 30.1%)    5.1834 ( 25.8%)  'firrtl.circuit' Pipeline
    1.4593 (  6.0%)    0.7296 (  3.6%)    'firrtl.module' Pipeline
    1.2441 (  5.1%)    0.6298 (  3.1%)      CSE
    0.0009 (  0.0%)    0.0005 (  0.0%)        (A) DominanceInfo
    0.2108 (  0.9%)    0.1129 (  0.6%)      LowerCHIRRTL
    0.1369 (  0.6%)    0.1369 (  0.7%)    InferWidths
    0.5314 (  2.2%)    0.5314 (  2.6%)    InferResets
    0.0471 (  0.2%)    0.0471 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0435 (  0.2%)    0.0435 (  0.2%)    PrefixModules
    0.4010 (  1.6%)    0.4010 (  2.0%)    LowerFIRRTLTypes
    1.9320 (  7.9%)    0.9661 (  4.8%)    'firrtl.module' Pipeline
    0.6570 (  2.7%)    0.3402 (  1.7%)      ExpandWhens
    1.2708 (  5.2%)    0.6479 (  3.2%)      Canonicalizer
    0.2233 (  0.9%)    0.2233 (  1.1%)    Inliner
    1.3776 (  5.7%)    1.3776 (  6.9%)    IMConstProp
    0.0408 (  0.2%)    0.0408 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0006 (  0.0%)    0.0006 (  0.0%)    BlackBoxReader
    0.9045 (  3.7%)    0.4524 (  2.3%)    'firrtl.module' Pipeline
    0.9019 (  3.7%)    0.4510 (  2.2%)      Canonicalizer
    0.1850 (  0.8%)    0.1850 (  0.9%)    CreateSiFiveMetadata
    0.1290 (  0.5%)    0.1290 (  0.6%)    EmitOMIR
    0.0425 (  0.2%)    0.0425 (  0.2%)      (A) circt::firrtl::InstanceGraph
    1.4577 (  6.0%)    1.4577 (  7.3%)  LowerFIRRTLToHW
    0.3635 (  1.5%)    0.3635 (  1.8%)  HWMemSimImpl
    4.1453 ( 17.0%)    2.0730 ( 10.3%)  'hw.module' Pipeline
    0.3903 (  1.6%)    0.2093 (  1.0%)    HWCleanup
    0.8493 (  3.5%)    0.4263 (  2.1%)    CSE
    0.0013 (  0.0%)    0.0008 (  0.0%)      (A) DominanceInfo
    2.3980 (  9.9%)    1.2344 (  6.1%)    Canonicalizer
    0.0161 (  0.1%)    0.0093 (  0.0%)    HWLegalizeModules
    0.4804 (  2.0%)    0.2605 (  1.3%)    PrettifyVerilog
    6.7671 ( 27.8%)    6.7671 ( 33.7%)  ExportVerilog
    0.0055 (  0.0%)    0.0055 (  0.0%)  Rest
   24.3220 (100.0%)   20.1012 (100.0%)  Total

{
  totalTime: 20.146,
  maxMemory: 811188224
}
