/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [14:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire [28:0] celloutsig_0_29z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_36z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  reg [3:0] celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [7:0] _02_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _02_ <= 8'h00;
    else _02_ <= { celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_19z };
  assign { _01_[14], _00_, _01_[12], _01_[10:6] } = _02_;
  assign celloutsig_0_31z = celloutsig_0_12z ? 1'h0 : in_data[74];
  assign celloutsig_1_2z = in_data[119] ? celloutsig_1_0z[7] : celloutsig_1_1z;
  assign celloutsig_1_10z = celloutsig_1_7z[4] ? celloutsig_1_8z : celloutsig_1_7z[4];
  assign celloutsig_0_11z = celloutsig_0_0z ? celloutsig_0_0z : 1'h0;
  assign celloutsig_0_15z = celloutsig_0_0z ? 1'h0 : celloutsig_0_14z;
  assign celloutsig_0_4z = ~((in_data[74] | in_data[90]) & celloutsig_0_0z);
  assign celloutsig_0_61z = ~((celloutsig_0_14z | 1'h0) & celloutsig_0_48z);
  assign celloutsig_1_9z = ~((celloutsig_1_3z | celloutsig_1_0z[13]) & in_data[140]);
  assign celloutsig_1_18z = ~((celloutsig_1_10z | in_data[143]) & in_data[156]);
  assign celloutsig_0_14z = ~((1'h0 | 1'h0) & 1'h0);
  reg [10:0] _13_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _13_ <= 11'h000;
    else _13_ <= { celloutsig_1_0z[9:0], celloutsig_1_14z };
  assign out_data[106:96] = _13_;
  assign celloutsig_1_12z = { celloutsig_1_0z[2], celloutsig_1_1z, celloutsig_1_11z } == { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_12z = { in_data[58:51], celloutsig_0_7z, 1'h0, celloutsig_0_7z, celloutsig_0_0z } == { 1'h0, celloutsig_0_9z, celloutsig_0_0z, 1'h0, celloutsig_0_11z, celloutsig_0_0z, 1'h0, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_11z, 1'h0 };
  assign celloutsig_0_18z = { in_data[68], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_14z } == { 1'h0, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_19z = { celloutsig_0_4z, celloutsig_0_11z, 1'h0, celloutsig_0_18z } == { celloutsig_0_11z, 1'h0, celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_25z = { _01_[9:6], 1'h0, celloutsig_0_18z, 1'h0, celloutsig_0_0z, celloutsig_0_0z, 1'h0, celloutsig_0_0z, celloutsig_0_12z, 1'h0, celloutsig_0_15z } == { in_data[64:52], celloutsig_0_11z };
  assign celloutsig_0_23z = { celloutsig_0_14z, celloutsig_0_10z, 1'h0, celloutsig_0_7z, 1'h0, celloutsig_0_16z, 2'h0, celloutsig_0_14z, 1'h0 } >= { in_data[31:29], celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_16z };
  assign celloutsig_0_48z = { celloutsig_0_36z, celloutsig_0_12z, celloutsig_0_14z, celloutsig_0_19z } < { celloutsig_0_29z[5], celloutsig_0_31z, celloutsig_0_25z, 1'h0 };
  assign celloutsig_1_4z = { in_data[177:171], celloutsig_1_3z, celloutsig_1_2z } < { in_data[115:113], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z } < { in_data[187], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_0z[3], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_5z } < { celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_0_32z = celloutsig_0_27z[7:5] * { celloutsig_0_4z, 1'h0, celloutsig_0_31z };
  assign celloutsig_1_0z = in_data[128:113] * in_data[161:146];
  assign celloutsig_1_7z = { celloutsig_1_0z[13:2], celloutsig_1_4z } * { celloutsig_1_0z[13:2], celloutsig_1_3z };
  assign celloutsig_0_27z[7:1] = { _00_, _01_[12], 1'h0, _01_[10:8], 1'h0, celloutsig_0_10z } * { 1'h0, celloutsig_0_0z, celloutsig_0_16z, 1'h0, celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_25z };
  assign celloutsig_0_28z = { 2'h0, celloutsig_0_20z } * { celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_25z };
  assign celloutsig_0_29z = { in_data[38:29], 1'h0, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_22z, celloutsig_0_7z, 1'h0, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_28z, 3'h0, celloutsig_0_26z, 2'h0, celloutsig_0_26z } * { _01_[12], 1'h0, _01_[10:6], 6'h00, celloutsig_0_25z, 1'h0, celloutsig_0_20z, celloutsig_0_11z, 3'h0, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_0z, 2'h0, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_0_0z = in_data[47:41] != in_data[25:19];
  assign celloutsig_0_7z = { in_data[90:83], celloutsig_0_0z, celloutsig_0_0z, 2'h0, celloutsig_0_0z } != { in_data[34:23], 1'h0 };
  assign celloutsig_1_5z = celloutsig_1_0z[7:3] != celloutsig_1_0z[5:1];
  assign celloutsig_1_8z = { in_data[147:132], celloutsig_1_4z } != { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_14z = { in_data[161:126], celloutsig_1_1z } != { in_data[185:167], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_12z };
  assign celloutsig_0_16z = { in_data[15:2], 1'h0 } != { in_data[61:48], celloutsig_0_9z };
  assign celloutsig_0_26z = in_data[88:83] != { 4'h0, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_36z = & { celloutsig_0_26z, in_data[88:86] };
  assign celloutsig_0_9z = celloutsig_0_0z & celloutsig_0_4z;
  assign celloutsig_0_20z = celloutsig_0_0z & celloutsig_0_18z;
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_60z = 4'h0;
    else if (!clkin_data[96]) celloutsig_0_60z = { celloutsig_0_4z, celloutsig_0_32z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z[13] & in_data[137]) | (in_data[168] & in_data[151]));
  assign celloutsig_1_3z = ~((celloutsig_1_0z[1] & celloutsig_1_1z) | (celloutsig_1_0z[5] & celloutsig_1_1z));
  assign celloutsig_0_10z = ~((1'h0 & celloutsig_0_4z) | (celloutsig_0_0z & celloutsig_0_7z));
  assign celloutsig_0_22z = ~((celloutsig_0_19z & celloutsig_0_0z) | (celloutsig_0_20z & 1'h0));
  assign { _01_[13], _01_[11], _01_[5:0] } = { _00_, 7'h00 };
  assign celloutsig_0_27z[0] = 1'h0;
  assign { out_data[128], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
