'timescale 1ns/1ns

module ParityGenerator(
    input[7:0] data_in,
    output parity_out
);

assign parity_out = ^data_in;

endmodule 
