13:16:07 INFO  : Registering command handlers for SDK TCF services
13:16:08 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
13:16:11 INFO  : XSCT server has started successfully.
13:16:12 INFO  : Successfully done setting XSCT server connection channel  
13:16:12 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
13:16:12 INFO  : Successfully done setting SDK workspace  
13:17:20 INFO  : Registering command handlers for SDK TCF services
13:17:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
13:17:25 INFO  : XSCT server has started successfully.
13:17:25 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
13:17:25 INFO  : Successfully done setting XSCT server connection channel  
13:17:25 INFO  : Successfully done setting SDK workspace  
13:17:25 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
13:18:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:18:33 INFO  : 'fpga -state' command is executed.
13:18:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:18:33 INFO  : 'jtag frequency' command is executed.
13:18:33 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:18:33 INFO  : Context for 'APU' is selected.
13:18:33 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:18:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:33 INFO  : Context for 'APU' is selected.
13:18:34 INFO  : 'stop' command is executed.
13:18:34 INFO  : 'ps7_init' command is executed.
13:18:34 INFO  : 'ps7_post_config' command is executed.
13:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:18:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:34 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:34 INFO  : Memory regions updated for context APU
13:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:35 INFO  : 'con' command is executed.
13:18:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:18:35 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:20:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:20:36 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:20:44 INFO  : Disconnected from the channel tcfchan#1.
13:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:20:46 INFO  : 'fpga -state' command is executed.
13:20:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:20:46 INFO  : 'jtag frequency' command is executed.
13:20:46 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:20:46 INFO  : Context for 'APU' is selected.
13:20:49 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:20:49 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:49 INFO  : Context for 'APU' is selected.
13:20:49 INFO  : 'stop' command is executed.
13:20:50 INFO  : 'ps7_init' command is executed.
13:20:50 INFO  : 'ps7_post_config' command is executed.
13:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:50 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:50 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:50 INFO  : Memory regions updated for context APU
13:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:51 INFO  : 'con' command is executed.
13:20:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:20:51 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:21:52 INFO  : Disconnected from the channel tcfchan#2.
13:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:21:53 INFO  : 'fpga -state' command is executed.
13:21:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:21:54 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:21:54 INFO  : 'jtag frequency' command is executed.
13:21:54 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:21:54 INFO  : Context for 'APU' is selected.
13:21:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:21:57 INFO  : 'configparams force-mem-access 1' command is executed.
13:21:57 INFO  : Context for 'APU' is selected.
13:21:57 INFO  : 'stop' command is executed.
13:21:58 INFO  : 'ps7_init' command is executed.
13:21:58 INFO  : 'ps7_post_config' command is executed.
13:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:58 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:21:58 INFO  : 'configparams force-mem-access 0' command is executed.
13:21:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:21:58 INFO  : Memory regions updated for context APU
13:21:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:21:58 INFO  : 'con' command is executed.
13:21:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:21:58 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:22:12 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:22:17 INFO  : Disconnected from the channel tcfchan#3.
13:22:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:22:18 INFO  : 'fpga -state' command is executed.
13:22:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:22:18 INFO  : 'jtag frequency' command is executed.
13:22:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:22:18 INFO  : Context for 'APU' is selected.
13:22:22 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:22:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:22 INFO  : Context for 'APU' is selected.
13:22:22 INFO  : 'stop' command is executed.
13:22:22 INFO  : 'ps7_init' command is executed.
13:22:22 INFO  : 'ps7_post_config' command is executed.
13:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:22:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:23 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:23 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:23 INFO  : Memory regions updated for context APU
13:22:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:23 INFO  : 'con' command is executed.
13:22:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:22:23 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:34:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1542486871419,  Project:1542483772726
13:34:51 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:35:06 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
13:35:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:35:18 INFO  : 
13:35:19 INFO  : Updating hardware inferred compiler options for Vision.
13:35:19 INFO  : Clearing existing target manager status.
13:35:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:35:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:36:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:36:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:36:31 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:36:49 INFO  : Disconnected from the channel tcfchan#4.
13:36:53 ERROR : no targets found with "jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0". available targets:
  1  APU
     2  ARM Cortex-A9 MPCore #0 (Running)
     3  ARM Cortex-A9 MPCore #1 (Running)
  4* xc7z020
13:37:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:37:28 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:37:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:37:40 INFO  : 'fpga -state' command is executed.
13:37:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:37:40 INFO  : 'jtag frequency' command is executed.
13:37:40 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:37:40 INFO  : Context for 'APU' is selected.
13:37:40 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:37:40 INFO  : 'configparams force-mem-access 1' command is executed.
13:37:40 INFO  : Context for 'APU' is selected.
13:37:40 INFO  : 'stop' command is executed.
13:37:41 INFO  : 'ps7_init' command is executed.
13:37:41 INFO  : 'ps7_post_config' command is executed.
13:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:37:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:41 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:37:41 INFO  : 'configparams force-mem-access 0' command is executed.
13:37:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:37:41 INFO  : Memory regions updated for context APU
13:37:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:37:42 INFO  : 'con' command is executed.
13:37:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:37:42 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:39:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:39:17 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:39:33 INFO  : Disconnected from the channel tcfchan#5.
13:39:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:39:34 INFO  : 'fpga -state' command is executed.
13:39:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:39:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:39:34 INFO  : 'jtag frequency' command is executed.
13:39:34 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:39:34 INFO  : Context for 'APU' is selected.
13:39:37 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:39:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:39:37 INFO  : Context for 'APU' is selected.
13:39:37 INFO  : 'stop' command is executed.
13:39:37 INFO  : 'ps7_init' command is executed.
13:39:37 INFO  : 'ps7_post_config' command is executed.
13:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:39:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:37 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:39:37 INFO  : 'configparams force-mem-access 0' command is executed.
13:39:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:39:37 INFO  : Memory regions updated for context APU
13:39:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:39:38 INFO  : 'con' command is executed.
13:39:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:39:38 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:41:28 INFO  : Disconnected from the channel tcfchan#6.
13:41:58 INFO  : Registering command handlers for SDK TCF services
13:41:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
13:42:04 INFO  : XSCT server has started successfully.
13:42:07 INFO  : Successfully done setting XSCT server connection channel  
13:42:07 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
13:42:07 INFO  : Successfully done setting SDK workspace  
13:42:07 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
13:43:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:43:18 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:43:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:43:34 INFO  : 'fpga -state' command is executed.
13:43:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:43:34 INFO  : 'jtag frequency' command is executed.
13:43:34 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:43:34 INFO  : Context for 'APU' is selected.
13:43:34 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:43:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:43:35 INFO  : Context for 'APU' is selected.
13:43:35 INFO  : 'stop' command is executed.
13:43:35 INFO  : 'ps7_init' command is executed.
13:43:35 INFO  : 'ps7_post_config' command is executed.
13:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:43:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:36 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:43:36 INFO  : 'configparams force-mem-access 0' command is executed.
13:43:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:43:36 INFO  : Memory regions updated for context APU
13:43:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:43:36 INFO  : 'con' command is executed.
13:43:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:43:36 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:44:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:44:03 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:44:13 INFO  : Disconnected from the channel tcfchan#1.
13:44:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:44:14 INFO  : 'fpga -state' command is executed.
13:44:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:14 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:44:14 INFO  : 'jtag frequency' command is executed.
13:44:14 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:44:14 INFO  : Context for 'APU' is selected.
13:44:17 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:44:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:44:17 INFO  : Context for 'APU' is selected.
13:44:17 INFO  : 'stop' command is executed.
13:44:17 INFO  : 'ps7_init' command is executed.
13:44:17 INFO  : 'ps7_post_config' command is executed.
13:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:18 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:44:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:44:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:44:18 INFO  : Memory regions updated for context APU
13:44:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:44:18 INFO  : 'con' command is executed.
13:44:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:44:18 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:44:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:44:53 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:45:07 INFO  : Disconnected from the channel tcfchan#2.
13:45:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:45:09 INFO  : 'fpga -state' command is executed.
13:45:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:09 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:45:09 INFO  : 'jtag frequency' command is executed.
13:45:09 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:09 INFO  : Context for 'APU' is selected.
13:45:11 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:45:11 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:11 INFO  : Context for 'APU' is selected.
13:45:11 INFO  : 'stop' command is executed.
13:45:12 INFO  : 'ps7_init' command is executed.
13:45:12 INFO  : 'ps7_post_config' command is executed.
13:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:12 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:12 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:12 INFO  : Memory regions updated for context APU
13:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:13 INFO  : 'con' command is executed.
13:45:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:45:13 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:47:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:47:42 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:47:57 INFO  : Disconnected from the channel tcfchan#3.
13:47:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:47:58 INFO  : 'fpga -state' command is executed.
13:47:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:58 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:47:58 INFO  : 'jtag frequency' command is executed.
13:47:58 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:47:58 INFO  : Context for 'APU' is selected.
13:48:01 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:48:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:01 INFO  : Context for 'APU' is selected.
13:48:01 INFO  : 'stop' command is executed.
13:48:01 INFO  : 'ps7_init' command is executed.
13:48:02 INFO  : 'ps7_post_config' command is executed.
13:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:02 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:02 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:02 INFO  : Memory regions updated for context APU
13:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:02 INFO  : 'con' command is executed.
13:48:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:48:02 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:49:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:49:21 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:49:26 INFO  : Disconnected from the channel tcfchan#4.
13:49:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:49:27 INFO  : 'fpga -state' command is executed.
13:49:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:49:28 INFO  : 'jtag frequency' command is executed.
13:49:28 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:49:28 INFO  : Context for 'APU' is selected.
13:49:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:49:30 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:30 INFO  : Context for 'APU' is selected.
13:49:30 INFO  : 'stop' command is executed.
13:49:31 INFO  : 'ps7_init' command is executed.
13:49:31 INFO  : 'ps7_post_config' command is executed.
13:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:49:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:31 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:31 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:32 INFO  : Memory regions updated for context APU
13:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:32 INFO  : 'con' command is executed.
13:49:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:49:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
13:50:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:50:44 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
13:50:59 INFO  : Disconnected from the channel tcfchan#5.
13:51:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
13:51:00 INFO  : 'fpga -state' command is executed.
13:51:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:51:00 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
13:51:00 INFO  : 'jtag frequency' command is executed.
13:51:00 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:51:00 INFO  : Context for 'APU' is selected.
13:51:03 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
13:51:03 INFO  : 'configparams force-mem-access 1' command is executed.
13:51:03 INFO  : Context for 'APU' is selected.
13:51:03 INFO  : 'stop' command is executed.
13:51:03 INFO  : 'ps7_init' command is executed.
13:51:03 INFO  : 'ps7_post_config' command is executed.
13:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:51:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:04 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:51:04 INFO  : 'configparams force-mem-access 0' command is executed.
13:51:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

13:51:04 INFO  : Memory regions updated for context APU
13:51:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:51:04 INFO  : 'con' command is executed.
13:51:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

13:51:04 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:18:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1542489129624,  Project:1542486871419
14:18:24 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:18:27 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
14:18:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:18:37 INFO  : 
14:18:38 INFO  : Updating hardware inferred compiler options for Vision.
14:18:38 INFO  : Clearing existing target manager status.
14:18:38 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:18:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:21:49 INFO  : Disconnected from the channel tcfchan#6.
14:22:18 INFO  : Registering command handlers for SDK TCF services
14:22:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
14:22:23 INFO  : XSCT server has started successfully.
14:22:26 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
14:22:26 INFO  : Successfully done setting XSCT server connection channel  
14:22:26 INFO  : Successfully done setting SDK workspace  
14:22:26 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
14:25:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:25:26 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
14:25:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:25:39 INFO  : 'fpga -state' command is executed.
14:25:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:25:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:25:40 INFO  : 'jtag frequency' command is executed.
14:25:40 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:25:40 INFO  : Context for 'APU' is selected.
14:25:40 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
14:25:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:25:40 INFO  : Context for 'APU' is selected.
14:25:40 INFO  : 'stop' command is executed.
14:25:40 INFO  : 'ps7_init' command is executed.
14:25:40 INFO  : 'ps7_post_config' command is executed.
14:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:41 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:25:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:25:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

14:25:41 INFO  : Memory regions updated for context APU
14:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:25:41 INFO  : 'con' command is executed.
14:25:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:25:41 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:26:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:26:15 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
14:26:23 INFO  : Disconnected from the channel tcfchan#1.
14:26:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:26:24 INFO  : 'fpga -state' command is executed.
14:26:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:26:24 INFO  : 'jtag frequency' command is executed.
14:26:24 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:26:24 INFO  : Context for 'APU' is selected.
14:26:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
14:26:27 INFO  : 'configparams force-mem-access 1' command is executed.
14:26:27 INFO  : Context for 'APU' is selected.
14:26:27 INFO  : 'stop' command is executed.
14:26:27 INFO  : 'ps7_init' command is executed.
14:26:27 INFO  : 'ps7_post_config' command is executed.
14:26:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:26:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:26:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

14:26:28 INFO  : Memory regions updated for context APU
14:26:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:26:28 INFO  : 'con' command is executed.
14:26:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:26:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:50:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1542491352299,  Project:1542489129624
14:50:08 INFO  : Project VISION_wrapper_hw_platform_0's source hardware specification located at C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:50:22 INFO  : Copied contents of C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf into \VISION_wrapper_hw_platform_0\system.hdf.
14:50:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:50:34 INFO  : 
14:50:35 INFO  : Updating hardware inferred compiler options for Vision.
14:50:35 INFO  : Clearing existing target manager status.
14:50:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:50:38 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:53:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:53:29 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
14:53:38 INFO  : Disconnected from the channel tcfchan#2.
14:53:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:53:40 INFO  : 'fpga -state' command is executed.
14:53:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:53:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:53:40 INFO  : 'jtag frequency' command is executed.
14:53:40 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:53:40 INFO  : Context for 'APU' is selected.
14:53:40 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
14:53:40 INFO  : 'configparams force-mem-access 1' command is executed.
14:53:40 INFO  : Context for 'APU' is selected.
14:53:41 INFO  : 'stop' command is executed.
14:53:41 INFO  : 'ps7_init' command is executed.
14:53:41 INFO  : 'ps7_post_config' command is executed.
14:53:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:53:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:41 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:53:41 INFO  : 'configparams force-mem-access 0' command is executed.
14:53:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

14:53:42 INFO  : Memory regions updated for context APU
14:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:53:42 INFO  : 'con' command is executed.
14:53:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:53:42 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
14:57:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:57:29 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
14:57:39 INFO  : Disconnected from the channel tcfchan#3.
14:57:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
14:57:41 INFO  : 'fpga -state' command is executed.
14:57:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:41 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
14:57:41 INFO  : 'jtag frequency' command is executed.
14:57:41 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:41 INFO  : Context for 'APU' is selected.
14:57:43 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
14:57:43 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:43 INFO  : Context for 'APU' is selected.
14:57:43 INFO  : 'stop' command is executed.
14:57:44 INFO  : 'ps7_init' command is executed.
14:57:44 INFO  : 'ps7_post_config' command is executed.
14:57:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:44 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:44 INFO  : Memory regions updated for context APU
14:57:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:45 INFO  : 'con' command is executed.
14:57:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

14:57:45 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:01:46 INFO  : Disconnected from the channel tcfchan#4.
15:01:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:01:47 INFO  : 'fpga -state' command is executed.
15:01:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:47 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:01:47 INFO  : 'jtag frequency' command is executed.
15:01:47 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:47 INFO  : Context for 'APU' is selected.
15:01:47 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:01:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:47 INFO  : Context for 'APU' is selected.
15:01:48 INFO  : 'stop' command is executed.
15:01:48 INFO  : 'ps7_init' command is executed.
15:01:48 INFO  : 'ps7_post_config' command is executed.
15:01:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:01:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:49 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:49 INFO  : Memory regions updated for context APU
15:01:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:49 INFO  : 'con' command is executed.
15:01:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:01:49 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:02:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:02:25 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
15:02:32 INFO  : Disconnected from the channel tcfchan#5.
15:02:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:02:33 INFO  : 'fpga -state' command is executed.
15:02:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:02:34 INFO  : 'jtag frequency' command is executed.
15:02:34 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:34 INFO  : Context for 'APU' is selected.
15:02:34 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:02:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:34 INFO  : Context for 'APU' is selected.
15:02:34 INFO  : 'stop' command is executed.
15:02:34 INFO  : 'ps7_init' command is executed.
15:02:34 INFO  : 'ps7_post_config' command is executed.
15:02:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:35 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:35 INFO  : Memory regions updated for context APU
15:02:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:35 INFO  : 'con' command is executed.
15:02:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:02:35 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:23:07 INFO  : Disconnected from the channel tcfchan#6.
15:23:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:23:09 INFO  : 'fpga -state' command is executed.
15:23:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:09 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:23:09 INFO  : 'jtag frequency' command is executed.
15:23:09 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:09 INFO  : Context for 'APU' is selected.
15:23:09 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:23:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:09 INFO  : Context for 'APU' is selected.
15:23:09 INFO  : 'stop' command is executed.
15:23:10 INFO  : 'ps7_init' command is executed.
15:23:10 INFO  : 'ps7_post_config' command is executed.
15:23:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:10 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:10 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:10 INFO  : Memory regions updated for context APU
15:23:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:11 INFO  : 'con' command is executed.
15:23:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:23:11 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:26:32 INFO  : Disconnected from the channel tcfchan#7.
15:26:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:26:34 INFO  : 'fpga -state' command is executed.
15:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:34 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:26:34 INFO  : 'jtag frequency' command is executed.
15:26:34 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:34 INFO  : Context for 'APU' is selected.
15:26:34 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:26:34 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:34 INFO  : Context for 'APU' is selected.
15:26:34 INFO  : 'stop' command is executed.
15:26:35 INFO  : 'ps7_init' command is executed.
15:26:35 INFO  : 'ps7_post_config' command is executed.
15:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:35 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:35 INFO  : Memory regions updated for context APU
15:26:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:35 INFO  : 'con' command is executed.
15:26:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:26:35 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:30:12 INFO  : Disconnected from the channel tcfchan#8.
15:30:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:30:13 INFO  : 'fpga -state' command is executed.
15:30:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:30:14 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:30:14 INFO  : 'jtag frequency' command is executed.
15:30:14 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:30:14 INFO  : Context for 'APU' is selected.
15:30:14 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:30:14 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:14 INFO  : Context for 'APU' is selected.
15:30:14 INFO  : 'stop' command is executed.
15:30:15 INFO  : 'ps7_init' command is executed.
15:30:15 INFO  : 'ps7_post_config' command is executed.
15:30:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:30:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:15 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:30:15 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:16 INFO  : Memory regions updated for context APU
15:30:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:30:16 INFO  : 'con' command is executed.
15:30:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:30:16 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:31:42 INFO  : Disconnected from the channel tcfchan#9.
15:31:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:31:43 INFO  : 'fpga -state' command is executed.
15:31:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:31:44 INFO  : 'jtag frequency' command is executed.
15:31:44 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:44 INFO  : Context for 'APU' is selected.
15:31:44 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:31:44 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:44 INFO  : Context for 'APU' is selected.
15:31:44 INFO  : 'stop' command is executed.
15:31:45 INFO  : 'ps7_init' command is executed.
15:31:45 INFO  : 'ps7_post_config' command is executed.
15:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:45 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:45 INFO  : Memory regions updated for context APU
15:31:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:45 INFO  : 'con' command is executed.
15:31:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:31:45 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:58:28 INFO  : Disconnected from the channel tcfchan#10.
15:58:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:58:29 INFO  : 'fpga -state' command is executed.
15:58:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:58:30 INFO  : 'jtag frequency' command is executed.
15:58:30 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:58:30 INFO  : Context for 'APU' is selected.
15:58:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:58:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:58:30 INFO  : Context for 'APU' is selected.
15:58:30 INFO  : 'stop' command is executed.
15:58:31 INFO  : 'ps7_init' command is executed.
15:58:31 INFO  : 'ps7_post_config' command is executed.
15:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:31 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:58:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:31 INFO  : Memory regions updated for context APU
15:58:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:58:31 INFO  : 'con' command is executed.
15:58:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:58:31 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:59:20 INFO  : Disconnected from the channel tcfchan#11.
15:59:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
15:59:21 INFO  : 'fpga -state' command is executed.
15:59:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:22 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
15:59:22 INFO  : 'jtag frequency' command is executed.
15:59:22 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:59:22 INFO  : Context for 'APU' is selected.
15:59:22 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
15:59:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:22 INFO  : Context for 'APU' is selected.
15:59:22 INFO  : 'stop' command is executed.
15:59:22 INFO  : 'ps7_init' command is executed.
15:59:22 INFO  : 'ps7_post_config' command is executed.
15:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:59:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:23 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:23 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:23 INFO  : Memory regions updated for context APU
15:59:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:23 INFO  : 'con' command is executed.
15:59:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

15:59:23 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
15:59:59 INFO  : Disconnected from the channel tcfchan#12.
16:00:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:00:00 INFO  : 'fpga -state' command is executed.
16:00:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:00 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:00:00 INFO  : 'jtag frequency' command is executed.
16:00:00 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:00:00 INFO  : Context for 'APU' is selected.
16:00:01 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:00:01 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:01 INFO  : Context for 'APU' is selected.
16:00:01 INFO  : 'stop' command is executed.
16:00:01 INFO  : 'ps7_init' command is executed.
16:00:01 INFO  : 'ps7_post_config' command is executed.
16:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:02 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:02 INFO  : Memory regions updated for context APU
16:00:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:02 INFO  : 'con' command is executed.
16:00:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:00:02 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:01:02 INFO  : Disconnected from the channel tcfchan#13.
16:01:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:01:04 INFO  : 'fpga -state' command is executed.
16:01:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:04 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:01:04 INFO  : 'jtag frequency' command is executed.
16:01:04 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:04 INFO  : Context for 'APU' is selected.
16:01:04 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:01:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:04 INFO  : Context for 'APU' is selected.
16:01:04 INFO  : 'stop' command is executed.
16:01:05 INFO  : 'ps7_init' command is executed.
16:01:05 INFO  : 'ps7_post_config' command is executed.
16:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:05 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:05 INFO  : Memory regions updated for context APU
16:01:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:05 INFO  : 'con' command is executed.
16:01:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:01:05 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:01:38 INFO  : Disconnected from the channel tcfchan#14.
16:01:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:01:39 INFO  : 'fpga -state' command is executed.
16:01:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:39 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:01:39 INFO  : 'jtag frequency' command is executed.
16:01:39 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:01:39 INFO  : Context for 'APU' is selected.
16:01:39 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:01:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:39 INFO  : Context for 'APU' is selected.
16:01:39 INFO  : 'stop' command is executed.
16:01:40 INFO  : 'ps7_init' command is executed.
16:01:40 INFO  : 'ps7_post_config' command is executed.
16:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:01:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:40 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:40 INFO  : Memory regions updated for context APU
16:01:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:41 INFO  : 'con' command is executed.
16:01:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:01:41 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:02:29 INFO  : Disconnected from the channel tcfchan#15.
16:02:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:02:30 INFO  : 'fpga -state' command is executed.
16:02:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:02:30 INFO  : 'jtag frequency' command is executed.
16:02:30 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:02:30 INFO  : Context for 'APU' is selected.
16:02:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:02:30 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:30 INFO  : Context for 'APU' is selected.
16:02:31 INFO  : 'stop' command is executed.
16:02:31 INFO  : 'ps7_init' command is executed.
16:02:31 INFO  : 'ps7_post_config' command is executed.
16:02:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:02:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:31 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:31 INFO  : Memory regions updated for context APU
16:02:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:32 INFO  : 'con' command is executed.
16:02:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:02:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:03:11 INFO  : Disconnected from the channel tcfchan#16.
16:03:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:03:12 INFO  : 'fpga -state' command is executed.
16:03:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:12 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:03:12 INFO  : 'jtag frequency' command is executed.
16:03:12 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:12 INFO  : Context for 'APU' is selected.
16:03:12 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:03:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:12 INFO  : Context for 'APU' is selected.
16:03:13 INFO  : 'stop' command is executed.
16:03:13 INFO  : 'ps7_init' command is executed.
16:03:13 INFO  : 'ps7_post_config' command is executed.
16:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:13 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:13 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:13 INFO  : Memory regions updated for context APU
16:03:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:14 INFO  : 'con' command is executed.
16:03:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:03:14 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:03:43 INFO  : Disconnected from the channel tcfchan#17.
16:03:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:03:44 INFO  : 'fpga -state' command is executed.
16:03:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:03:44 INFO  : 'jtag frequency' command is executed.
16:03:44 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:03:44 INFO  : Context for 'APU' is selected.
16:03:44 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:03:44 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:45 INFO  : Context for 'APU' is selected.
16:03:45 INFO  : 'stop' command is executed.
16:03:45 INFO  : 'ps7_init' command is executed.
16:03:45 INFO  : 'ps7_post_config' command is executed.
16:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:03:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:45 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:03:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:45 INFO  : Memory regions updated for context APU
16:03:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:03:46 INFO  : 'con' command is executed.
16:03:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:03:46 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:05:26 INFO  : Disconnected from the channel tcfchan#18.
16:05:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:05:27 INFO  : 'fpga -state' command is executed.
16:05:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:05:27 INFO  : 'jtag frequency' command is executed.
16:05:27 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:27 INFO  : Context for 'APU' is selected.
16:05:27 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:05:27 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:27 INFO  : Context for 'APU' is selected.
16:05:27 INFO  : 'stop' command is executed.
16:05:28 INFO  : 'ps7_init' command is executed.
16:05:28 INFO  : 'ps7_post_config' command is executed.
16:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:28 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:28 INFO  : Memory regions updated for context APU
16:05:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:28 INFO  : 'con' command is executed.
16:05:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:05:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:11:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:11:53 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:12:57 INFO  : Disconnected from the channel tcfchan#19.
16:12:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:12:58 INFO  : 'fpga -state' command is executed.
16:12:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:58 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:12:58 INFO  : 'jtag frequency' command is executed.
16:12:58 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:12:59 INFO  : Context for 'APU' is selected.
16:12:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:12:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:12:59 INFO  : Context for 'APU' is selected.
16:12:59 INFO  : 'stop' command is executed.
16:12:59 INFO  : 'ps7_init' command is executed.
16:12:59 INFO  : 'ps7_post_config' command is executed.
16:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:12:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:12:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:00 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:13:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:00 INFO  : Memory regions updated for context APU
16:13:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:13:00 INFO  : 'con' command is executed.
16:13:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:13:00 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:17:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:17:44 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:17:53 INFO  : Disconnected from the channel tcfchan#20.
16:17:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:17:54 INFO  : 'fpga -state' command is executed.
16:17:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:55 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:17:55 INFO  : 'jtag frequency' command is executed.
16:17:55 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:17:55 INFO  : Context for 'APU' is selected.
16:17:55 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:17:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:55 INFO  : Context for 'APU' is selected.
16:17:55 INFO  : 'stop' command is executed.
16:17:55 INFO  : 'ps7_init' command is executed.
16:17:55 INFO  : 'ps7_post_config' command is executed.
16:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:17:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:56 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:56 INFO  : Memory regions updated for context APU
16:17:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:56 INFO  : 'con' command is executed.
16:17:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:17:56 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:25:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:25:38 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
16:25:45 INFO  : Disconnected from the channel tcfchan#21.
16:25:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:25:46 INFO  : 'fpga -state' command is executed.
16:25:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:46 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:25:46 INFO  : 'jtag frequency' command is executed.
16:25:46 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:25:46 INFO  : Context for 'APU' is selected.
16:25:46 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:25:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:46 INFO  : Context for 'APU' is selected.
16:25:47 INFO  : 'stop' command is executed.
16:25:47 INFO  : 'ps7_init' command is executed.
16:25:47 INFO  : 'ps7_post_config' command is executed.
16:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:25:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:48 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:48 INFO  : Memory regions updated for context APU
16:25:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:48 INFO  : 'con' command is executed.
16:25:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:25:48 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:38:55 INFO  : Disconnected from the channel tcfchan#22.
16:38:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:38:56 INFO  : 'fpga -state' command is executed.
16:38:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:56 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:38:56 INFO  : 'jtag frequency' command is executed.
16:38:56 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:38:56 INFO  : Context for 'APU' is selected.
16:38:56 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:38:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:56 INFO  : Context for 'APU' is selected.
16:38:56 INFO  : 'stop' command is executed.
16:38:57 INFO  : 'ps7_init' command is executed.
16:38:57 INFO  : 'ps7_post_config' command is executed.
16:38:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:57 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:57 INFO  : Memory regions updated for context APU
16:38:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:58 INFO  : 'con' command is executed.
16:38:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:38:58 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
16:39:28 INFO  : Disconnected from the channel tcfchan#23.
16:39:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
16:39:29 INFO  : 'fpga -state' command is executed.
16:39:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
16:39:29 INFO  : 'jtag frequency' command is executed.
16:39:29 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:39:29 INFO  : Context for 'APU' is selected.
16:39:29 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
16:39:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:39:29 INFO  : Context for 'APU' is selected.
16:39:29 INFO  : 'stop' command is executed.
16:39:30 INFO  : 'ps7_init' command is executed.
16:39:30 INFO  : 'ps7_post_config' command is executed.
16:39:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:39:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:30 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:39:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:39:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

16:39:30 INFO  : Memory regions updated for context APU
16:39:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:39:31 INFO  : 'con' command is executed.
16:39:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

16:39:31 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:00:22 INFO  : Disconnected from the channel tcfchan#24.
17:00:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:00:23 INFO  : 'fpga -state' command is executed.
17:00:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:24 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:00:24 INFO  : 'jtag frequency' command is executed.
17:00:24 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:24 INFO  : Context for 'APU' is selected.
17:00:24 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:00:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:24 INFO  : Context for 'APU' is selected.
17:00:24 INFO  : 'stop' command is executed.
17:00:24 INFO  : 'ps7_init' command is executed.
17:00:24 INFO  : 'ps7_post_config' command is executed.
17:00:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:25 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:25 INFO  : Memory regions updated for context APU
17:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:25 INFO  : 'con' command is executed.
17:00:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:00:25 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:01:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:01:18 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:01:24 INFO  : Disconnected from the channel tcfchan#25.
17:01:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:01:25 INFO  : 'fpga -state' command is executed.
17:01:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:25 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:01:25 INFO  : 'jtag frequency' command is executed.
17:01:25 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:25 INFO  : Context for 'APU' is selected.
17:01:25 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:01:25 INFO  : 'configparams force-mem-access 1' command is executed.
17:01:26 INFO  : Context for 'APU' is selected.
17:01:26 INFO  : 'stop' command is executed.
17:01:26 INFO  : 'ps7_init' command is executed.
17:01:26 INFO  : 'ps7_post_config' command is executed.
17:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:01:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:26 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:01:26 INFO  : 'configparams force-mem-access 0' command is executed.
17:01:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:01:26 INFO  : Memory regions updated for context APU
17:01:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:01:27 INFO  : 'con' command is executed.
17:01:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:01:27 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:08:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:08:13 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:08:18 INFO  : Disconnected from the channel tcfchan#26.
17:08:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:08:19 INFO  : 'fpga -state' command is executed.
17:08:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:08:20 INFO  : 'jtag frequency' command is executed.
17:08:20 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:08:20 INFO  : Context for 'APU' is selected.
17:08:20 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:08:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:08:20 INFO  : Context for 'APU' is selected.
17:08:20 INFO  : 'stop' command is executed.
17:08:20 INFO  : 'ps7_init' command is executed.
17:08:20 INFO  : 'ps7_post_config' command is executed.
17:08:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:21 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:08:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:08:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:08:21 INFO  : Memory regions updated for context APU
17:08:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:08:21 INFO  : 'con' command is executed.
17:08:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:08:21 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:09:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:09:43 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:09:50 INFO  : Disconnected from the channel tcfchan#27.
17:09:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:09:51 INFO  : 'fpga -state' command is executed.
17:09:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:52 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:09:52 INFO  : 'jtag frequency' command is executed.
17:09:52 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:09:52 INFO  : Context for 'APU' is selected.
17:09:52 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:09:52 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:52 INFO  : Context for 'APU' is selected.
17:09:52 INFO  : 'stop' command is executed.
17:09:52 INFO  : 'ps7_init' command is executed.
17:09:52 INFO  : 'ps7_post_config' command is executed.
17:09:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:09:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:53 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:09:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:53 INFO  : Memory regions updated for context APU
17:09:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:09:53 INFO  : 'con' command is executed.
17:09:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:09:53 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:11:27 INFO  : Disconnected from the channel tcfchan#28.
17:11:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:11:28 INFO  : 'fpga -state' command is executed.
17:11:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:11:29 INFO  : 'jtag frequency' command is executed.
17:11:29 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:11:29 INFO  : Context for 'APU' is selected.
17:11:29 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:11:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:29 INFO  : Context for 'APU' is selected.
17:11:29 INFO  : 'stop' command is executed.
17:11:30 INFO  : 'ps7_init' command is executed.
17:11:30 INFO  : 'ps7_post_config' command is executed.
17:11:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:11:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:30 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:11:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:30 INFO  : Memory regions updated for context APU
17:11:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:11:30 INFO  : 'con' command is executed.
17:11:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:11:30 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:19:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:19:20 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:20:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:20:36 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:20:39 INFO  : Disconnected from the channel tcfchan#29.
17:20:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:20:40 INFO  : 'fpga -state' command is executed.
17:20:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:20:41 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:20:41 INFO  : 'jtag frequency' command is executed.
17:20:41 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:20:41 INFO  : Context for 'APU' is selected.
17:20:41 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:20:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:41 INFO  : Context for 'APU' is selected.
17:20:41 INFO  : 'stop' command is executed.
17:20:41 INFO  : 'ps7_init' command is executed.
17:20:42 INFO  : 'ps7_post_config' command is executed.
17:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:42 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:20:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:42 INFO  : Memory regions updated for context APU
17:20:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:20:42 INFO  : 'con' command is executed.
17:20:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:20:42 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:32:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:32:08 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
17:32:12 INFO  : Disconnected from the channel tcfchan#30.
17:32:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:32:13 INFO  : 'fpga -state' command is executed.
17:32:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:13 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:32:13 INFO  : 'jtag frequency' command is executed.
17:32:13 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:32:13 INFO  : Context for 'APU' is selected.
17:32:13 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:32:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:13 INFO  : Context for 'APU' is selected.
17:32:13 INFO  : 'stop' command is executed.
17:32:14 INFO  : 'ps7_init' command is executed.
17:32:14 INFO  : 'ps7_post_config' command is executed.
17:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:32:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:14 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:14 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:14 INFO  : Memory regions updated for context APU
17:32:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:15 INFO  : 'con' command is executed.
17:32:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:32:15 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:34:04 INFO  : Disconnected from the channel tcfchan#31.
17:34:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:34:06 INFO  : 'fpga -state' command is executed.
17:34:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:06 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:34:06 INFO  : 'jtag frequency' command is executed.
17:34:06 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:06 INFO  : Context for 'APU' is selected.
17:34:06 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:34:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:06 INFO  : Context for 'APU' is selected.
17:34:06 INFO  : 'stop' command is executed.
17:34:07 INFO  : 'ps7_init' command is executed.
17:34:07 INFO  : 'ps7_post_config' command is executed.
17:34:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:34:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:07 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:07 INFO  : Memory regions updated for context APU
17:34:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:07 INFO  : 'con' command is executed.
17:34:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:34:07 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
17:34:20 INFO  : Disconnected from the channel tcfchan#32.
17:34:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
17:34:21 INFO  : 'fpga -state' command is executed.
17:34:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:34:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
17:34:21 INFO  : 'jtag frequency' command is executed.
17:34:21 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:34:21 INFO  : Context for 'APU' is selected.
17:34:21 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
17:34:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:34:21 INFO  : Context for 'APU' is selected.
17:34:21 INFO  : 'stop' command is executed.
17:34:22 INFO  : 'ps7_init' command is executed.
17:34:22 INFO  : 'ps7_post_config' command is executed.
17:34:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:34:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:22 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:34:22 INFO  : 'configparams force-mem-access 0' command is executed.
17:34:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

17:34:22 INFO  : Memory regions updated for context APU
17:34:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:34:23 INFO  : 'con' command is executed.
17:34:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

17:34:23 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:08:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:08:10 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:08:21 INFO  : Disconnected from the channel tcfchan#33.
19:08:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:08:22 INFO  : 'fpga -state' command is executed.
19:08:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:23 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:08:23 INFO  : 'jtag frequency' command is executed.
19:08:23 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:08:23 INFO  : Context for 'APU' is selected.
19:08:23 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:08:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:23 INFO  : Context for 'APU' is selected.
19:08:23 INFO  : 'stop' command is executed.
19:08:24 INFO  : 'ps7_init' command is executed.
19:08:24 INFO  : 'ps7_post_config' command is executed.
19:08:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:08:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:24 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:24 INFO  : Memory regions updated for context APU
19:08:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:24 INFO  : 'con' command is executed.
19:08:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:08:24 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:08:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:08:46 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:08:56 INFO  : Disconnected from the channel tcfchan#34.
19:08:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:08:58 INFO  : 'fpga -state' command is executed.
19:08:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:58 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:08:58 INFO  : 'jtag frequency' command is executed.
19:08:58 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:08:58 INFO  : Context for 'APU' is selected.
19:08:58 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:08:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:58 INFO  : Context for 'APU' is selected.
19:08:58 INFO  : 'stop' command is executed.
19:08:59 INFO  : 'ps7_init' command is executed.
19:08:59 INFO  : 'ps7_post_config' command is executed.
19:08:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:08:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:59 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:59 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:59 INFO  : Memory regions updated for context APU
19:08:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:59 INFO  : 'con' command is executed.
19:08:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:08:59 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:09:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:09:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:09:56 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:10:07 INFO  : Disconnected from the channel tcfchan#35.
19:10:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:10:08 INFO  : 'fpga -state' command is executed.
19:10:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:08 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:10:08 INFO  : 'jtag frequency' command is executed.
19:10:08 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:10:08 INFO  : Context for 'APU' is selected.
19:10:08 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:10:08 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:08 INFO  : Context for 'APU' is selected.
19:10:08 INFO  : 'stop' command is executed.
19:10:09 INFO  : 'ps7_init' command is executed.
19:10:09 INFO  : 'ps7_post_config' command is executed.
19:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:10:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:10 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:10:10 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:10 INFO  : Memory regions updated for context APU
19:10:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:10 INFO  : 'con' command is executed.
19:10:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:10:10 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:10:38 INFO  : Disconnected from the channel tcfchan#36.
19:10:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:10:39 INFO  : 'fpga -state' command is executed.
19:10:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:10:40 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:10:40 INFO  : 'jtag frequency' command is executed.
19:10:40 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:10:40 INFO  : Context for 'APU' is selected.
19:10:40 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:10:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:10:40 INFO  : Context for 'APU' is selected.
19:10:40 INFO  : 'stop' command is executed.
19:10:41 INFO  : 'ps7_init' command is executed.
19:10:41 INFO  : 'ps7_post_config' command is executed.
19:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:41 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:10:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:10:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:10:41 INFO  : Memory regions updated for context APU
19:10:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:10:41 INFO  : 'con' command is executed.
19:10:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:10:41 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:13:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:13:36 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:13:46 INFO  : Disconnected from the channel tcfchan#37.
19:13:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:13:47 INFO  : 'fpga -state' command is executed.
19:13:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:13:47 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:13:47 INFO  : 'jtag frequency' command is executed.
19:13:47 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:13:47 INFO  : Context for 'APU' is selected.
19:13:47 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:13:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:13:47 INFO  : Context for 'APU' is selected.
19:13:47 INFO  : 'stop' command is executed.
19:13:48 INFO  : 'ps7_init' command is executed.
19:13:48 INFO  : 'ps7_post_config' command is executed.
19:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:48 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:13:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:13:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:13:48 INFO  : Memory regions updated for context APU
19:13:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:13:49 INFO  : 'con' command is executed.
19:13:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:13:49 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:18:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:18:21 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:18:29 INFO  : Disconnected from the channel tcfchan#38.
19:18:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:18:30 INFO  : 'fpga -state' command is executed.
19:18:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:18:31 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:18:31 INFO  : 'jtag frequency' command is executed.
19:18:31 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:18:31 INFO  : Context for 'APU' is selected.
19:18:31 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:18:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:18:31 INFO  : Context for 'APU' is selected.
19:18:31 INFO  : 'stop' command is executed.
19:18:31 INFO  : 'ps7_init' command is executed.
19:18:31 INFO  : 'ps7_post_config' command is executed.
19:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:32 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:18:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:18:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:18:32 INFO  : Memory regions updated for context APU
19:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:18:32 INFO  : 'con' command is executed.
19:18:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:18:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:22:12 INFO  : Disconnected from the channel tcfchan#39.
19:23:00 INFO  : Registering command handlers for SDK TCF services
19:23:01 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
19:23:07 INFO  : XSCT server has started successfully.
19:23:07 INFO  : Successfully done setting XSCT server connection channel  
19:23:10 INFO  : Successfully done setting SDK workspace  
19:23:10 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
19:23:10 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
19:23:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:23:29 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:23:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:23:37 INFO  : 'fpga -state' command is executed.
19:23:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:37 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:23:37 INFO  : 'jtag frequency' command is executed.
19:23:37 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:23:37 INFO  : Context for 'APU' is selected.
19:23:37 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:23:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:23:37 INFO  : Context for 'APU' is selected.
19:23:37 INFO  : 'stop' command is executed.
19:23:38 INFO  : 'ps7_init' command is executed.
19:23:38 INFO  : 'ps7_post_config' command is executed.
19:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:23:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:38 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:38 INFO  : Memory regions updated for context APU
19:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:39 INFO  : 'con' command is executed.
19:23:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:23:39 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:30:41 INFO  : Disconnected from the channel tcfchan#1.
19:31:13 INFO  : Registering command handlers for SDK TCF services
19:31:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
19:31:18 INFO  : XSCT server has started successfully.
19:31:19 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
19:31:19 INFO  : Successfully done setting XSCT server connection channel  
19:31:19 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
19:31:22 INFO  : Successfully done setting SDK workspace  
19:32:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:32:26 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:32:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:32:37 INFO  : 'fpga -state' command is executed.
19:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:38 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:32:38 INFO  : 'jtag frequency' command is executed.
19:32:38 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:32:38 INFO  : Context for 'APU' is selected.
19:32:38 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:32:38 INFO  : 'configparams force-mem-access 1' command is executed.
19:32:38 INFO  : Context for 'APU' is selected.
19:32:38 INFO  : 'stop' command is executed.
19:32:38 INFO  : 'ps7_init' command is executed.
19:32:38 INFO  : 'ps7_post_config' command is executed.
19:32:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:32:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:39 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:32:39 INFO  : 'configparams force-mem-access 0' command is executed.
19:32:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:32:39 INFO  : Memory regions updated for context APU
19:32:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:32:39 INFO  : 'con' command is executed.
19:32:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:32:40 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:36:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:36:25 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:36:36 INFO  : Disconnected from the channel tcfchan#1.
19:36:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:36:37 INFO  : 'fpga -state' command is executed.
19:36:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:37 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:36:37 INFO  : 'jtag frequency' command is executed.
19:36:37 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:36:38 INFO  : Context for 'APU' is selected.
19:36:40 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:36:40 INFO  : 'configparams force-mem-access 1' command is executed.
19:36:40 INFO  : Context for 'APU' is selected.
19:36:40 INFO  : 'stop' command is executed.
19:36:41 INFO  : 'ps7_init' command is executed.
19:36:41 INFO  : 'ps7_post_config' command is executed.
19:36:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:36:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:41 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:36:41 INFO  : 'configparams force-mem-access 0' command is executed.
19:36:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:36:41 INFO  : Memory regions updated for context APU
19:36:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:36:42 INFO  : 'con' command is executed.
19:36:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:36:42 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:38:21 INFO  : Disconnected from the channel tcfchan#2.
19:38:45 INFO  : Registering command handlers for SDK TCF services
19:38:46 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
19:38:50 INFO  : XSCT server has started successfully.
19:38:51 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
19:38:51 INFO  : Successfully done setting XSCT server connection channel  
19:38:51 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
19:38:55 INFO  : Successfully done setting SDK workspace  
19:40:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:40:09 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:40:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:40:22 INFO  : 'fpga -state' command is executed.
19:40:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:23 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:40:23 INFO  : 'jtag frequency' command is executed.
19:40:23 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:40:23 INFO  : Context for 'APU' is selected.
19:40:23 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:40:23 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:23 INFO  : Context for 'APU' is selected.
19:40:23 INFO  : 'stop' command is executed.
19:40:23 INFO  : 'ps7_init' command is executed.
19:40:24 INFO  : 'ps7_post_config' command is executed.
19:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:24 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:24 INFO  : Memory regions updated for context APU
19:40:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:25 INFO  : 'con' command is executed.
19:40:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:40:25 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:41:42 INFO  : Disconnected from the channel tcfchan#1.
19:41:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:41:43 INFO  : 'fpga -state' command is executed.
19:41:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:43 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:41:43 INFO  : 'jtag frequency' command is executed.
19:41:43 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:41:43 INFO  : Context for 'APU' is selected.
19:41:46 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:41:46 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:46 INFO  : Context for 'APU' is selected.
19:41:46 INFO  : 'stop' command is executed.
19:41:47 INFO  : 'ps7_init' command is executed.
19:41:47 INFO  : 'ps7_post_config' command is executed.
19:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:41:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:47 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:47 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:47 INFO  : Memory regions updated for context APU
19:41:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:48 INFO  : 'con' command is executed.
19:41:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:41:48 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:43:26 INFO  : Disconnected from the channel tcfchan#2.
19:43:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:43:27 INFO  : 'fpga -state' command is executed.
19:43:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:43:27 INFO  : 'jtag frequency' command is executed.
19:43:28 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:43:28 INFO  : Context for 'APU' is selected.
19:43:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:43:30 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:30 INFO  : Context for 'APU' is selected.
19:43:30 INFO  : 'stop' command is executed.
19:43:31 INFO  : 'ps7_init' command is executed.
19:43:31 INFO  : 'ps7_post_config' command is executed.
19:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:43:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:31 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:31 INFO  : Memory regions updated for context APU
19:43:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:32 INFO  : 'con' command is executed.
19:43:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:43:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:43:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:43:44 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:43:51 INFO  : Disconnected from the channel tcfchan#3.
19:43:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:43:52 INFO  : 'fpga -state' command is executed.
19:43:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:52 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:43:52 INFO  : 'jtag frequency' command is executed.
19:43:52 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:43:52 INFO  : Context for 'APU' is selected.
19:43:55 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:43:55 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:55 INFO  : Context for 'APU' is selected.
19:43:55 INFO  : 'stop' command is executed.
19:43:55 INFO  : 'ps7_init' command is executed.
19:43:55 INFO  : 'ps7_post_config' command is executed.
19:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:43:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:56 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:56 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:56 INFO  : Memory regions updated for context APU
19:43:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:56 INFO  : 'con' command is executed.
19:43:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:43:56 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:44:21 INFO  : Disconnected from the channel tcfchan#4.
19:44:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:44:23 INFO  : 'fpga -state' command is executed.
19:44:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:23 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:44:23 INFO  : 'jtag frequency' command is executed.
19:44:23 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:44:23 INFO  : Context for 'APU' is selected.
19:44:26 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:44:26 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:26 INFO  : Context for 'APU' is selected.
19:44:26 INFO  : 'stop' command is executed.
19:44:27 INFO  : 'ps7_init' command is executed.
19:44:27 INFO  : 'ps7_post_config' command is executed.
19:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:27 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:27 INFO  : Memory regions updated for context APU
19:44:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:28 INFO  : 'con' command is executed.
19:44:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:44:28 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:44:49 INFO  : Disconnected from the channel tcfchan#5.
19:44:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:44:50 INFO  : 'fpga -state' command is executed.
19:44:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:51 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:44:51 INFO  : 'jtag frequency' command is executed.
19:44:51 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:44:51 INFO  : Context for 'APU' is selected.
19:44:54 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:44:54 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:54 INFO  : Context for 'APU' is selected.
19:44:54 INFO  : 'stop' command is executed.
19:44:54 INFO  : 'ps7_init' command is executed.
19:44:54 INFO  : 'ps7_post_config' command is executed.
19:44:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:55 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:55 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:55 INFO  : Memory regions updated for context APU
19:44:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:55 INFO  : 'con' command is executed.
19:44:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:44:55 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:52:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:52:06 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:52:15 INFO  : Disconnected from the channel tcfchan#6.
19:52:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:52:17 INFO  : 'fpga -state' command is executed.
19:52:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:52:17 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:52:17 INFO  : 'jtag frequency' command is executed.
19:52:17 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:52:17 INFO  : Context for 'APU' is selected.
19:52:20 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:52:20 INFO  : 'configparams force-mem-access 1' command is executed.
19:52:20 INFO  : Context for 'APU' is selected.
19:52:20 INFO  : 'stop' command is executed.
19:52:20 INFO  : 'ps7_init' command is executed.
19:52:20 INFO  : 'ps7_post_config' command is executed.
19:52:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:21 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:52:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:21 INFO  : Memory regions updated for context APU
19:52:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:52:21 INFO  : 'con' command is executed.
19:52:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:52:21 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:54:42 INFO  : Disconnected from the channel tcfchan#7.
19:54:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:54:44 INFO  : 'fpga -state' command is executed.
19:54:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:44 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:54:44 INFO  : 'jtag frequency' command is executed.
19:54:44 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:54:44 INFO  : Context for 'APU' is selected.
19:54:47 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:54:47 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:47 INFO  : Context for 'APU' is selected.
19:54:47 INFO  : 'stop' command is executed.
19:54:47 INFO  : 'ps7_init' command is executed.
19:54:47 INFO  : 'ps7_post_config' command is executed.
19:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:48 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:48 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:48 INFO  : Memory regions updated for context APU
19:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:48 INFO  : 'con' command is executed.
19:54:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:54:48 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:55:12 INFO  : Disconnected from the channel tcfchan#8.
19:55:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:55:13 INFO  : 'fpga -state' command is executed.
19:55:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:14 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:55:14 INFO  : 'jtag frequency' command is executed.
19:55:14 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:55:14 INFO  : Context for 'APU' is selected.
19:55:17 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:55:17 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:17 INFO  : Context for 'APU' is selected.
19:55:17 INFO  : 'stop' command is executed.
19:55:17 INFO  : 'ps7_init' command is executed.
19:55:17 INFO  : 'ps7_post_config' command is executed.
19:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:55:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:18 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:18 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:18 INFO  : Memory regions updated for context APU
19:55:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:18 INFO  : 'con' command is executed.
19:55:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:55:18 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:56:55 INFO  : Disconnected from the channel tcfchan#9.
19:56:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:56:57 INFO  : 'fpga -state' command is executed.
19:56:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:57 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:56:57 INFO  : 'jtag frequency' command is executed.
19:56:57 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:56:57 INFO  : Context for 'APU' is selected.
19:56:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:56:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:00 INFO  : Context for 'APU' is selected.
19:57:00 INFO  : 'stop' command is executed.
19:57:00 INFO  : 'ps7_init' command is executed.
19:57:00 INFO  : 'ps7_post_config' command is executed.
19:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:01 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:01 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:01 INFO  : Memory regions updated for context APU
19:57:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:01 INFO  : 'con' command is executed.
19:57:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:57:01 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:59:31 INFO  : Disconnected from the channel tcfchan#10.
19:59:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:59:32 INFO  : 'fpga -state' command is executed.
19:59:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:59:33 INFO  : 'jtag frequency' command is executed.
19:59:33 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:59:33 INFO  : Context for 'APU' is selected.
19:59:36 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:59:36 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:36 INFO  : Context for 'APU' is selected.
19:59:36 INFO  : 'stop' command is executed.
19:59:36 INFO  : 'ps7_init' command is executed.
19:59:36 INFO  : 'ps7_post_config' command is executed.
19:59:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:37 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:37 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:37 INFO  : Memory regions updated for context APU
19:59:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:37 INFO  : 'con' command is executed.
19:59:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:59:37 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:02:07 INFO  : Disconnected from the channel tcfchan#11.
20:02:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:02:08 INFO  : 'fpga -state' command is executed.
20:02:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:09 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:02:09 INFO  : 'jtag frequency' command is executed.
20:02:09 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:09 INFO  : Context for 'APU' is selected.
20:02:11 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:02:11 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:11 INFO  : Context for 'APU' is selected.
20:02:11 INFO  : 'stop' command is executed.
20:02:12 INFO  : 'ps7_init' command is executed.
20:02:12 INFO  : 'ps7_post_config' command is executed.
20:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:13 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:13 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:13 INFO  : Memory regions updated for context APU
20:02:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:13 INFO  : 'con' command is executed.
20:02:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:02:13 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:02:26 INFO  : Disconnected from the channel tcfchan#12.
20:02:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:02:27 INFO  : 'fpga -state' command is executed.
20:02:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:02:27 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:02:27 INFO  : 'jtag frequency' command is executed.
20:02:28 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:02:28 INFO  : Context for 'APU' is selected.
20:02:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:02:30 INFO  : 'configparams force-mem-access 1' command is executed.
20:02:30 INFO  : Context for 'APU' is selected.
20:02:30 INFO  : 'stop' command is executed.
20:02:31 INFO  : 'ps7_init' command is executed.
20:02:31 INFO  : 'ps7_post_config' command is executed.
20:02:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:02:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:31 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:02:31 INFO  : 'configparams force-mem-access 0' command is executed.
20:02:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:02:32 INFO  : Memory regions updated for context APU
20:02:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:02:32 INFO  : 'con' command is executed.
20:02:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:02:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:05:17 INFO  : Disconnected from the channel tcfchan#13.
20:05:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:05:18 INFO  : 'fpga -state' command is executed.
20:05:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:05:19 INFO  : 'jtag frequency' command is executed.
20:05:19 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:05:19 INFO  : Context for 'APU' is selected.
20:05:22 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:05:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:05:22 INFO  : Context for 'APU' is selected.
20:05:22 INFO  : 'stop' command is executed.
20:05:23 INFO  : 'ps7_init' command is executed.
20:05:23 INFO  : 'ps7_post_config' command is executed.
20:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:05:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:23 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:05:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:05:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:05:23 INFO  : Memory regions updated for context APU
20:05:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:05:24 INFO  : 'con' command is executed.
20:05:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:05:24 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:19:55 INFO  : Disconnected from the channel tcfchan#14.
20:19:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:19:56 INFO  : 'fpga -state' command is executed.
20:19:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:56 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:19:56 INFO  : 'jtag frequency' command is executed.
20:19:56 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:19:56 INFO  : Context for 'APU' is selected.
20:19:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:19:59 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:59 INFO  : Context for 'APU' is selected.
20:19:59 INFO  : 'stop' command is executed.
20:20:00 INFO  : 'ps7_init' command is executed.
20:20:00 INFO  : 'ps7_post_config' command is executed.
20:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:00 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:20:00 INFO  : 'configparams force-mem-access 0' command is executed.
20:20:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:20:00 INFO  : Memory regions updated for context APU
20:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:20:01 INFO  : 'con' command is executed.
20:20:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:20:01 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:20:43 INFO  : Disconnected from the channel tcfchan#15.
20:21:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:21:11 INFO  : 'fpga -state' command is executed.
20:21:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:12 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:21:12 INFO  : 'jtag frequency' command is executed.
20:21:12 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:12 INFO  : Context for 'APU' is selected.
20:21:14 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:21:14 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:14 INFO  : Context for 'APU' is selected.
20:21:14 INFO  : 'stop' command is executed.
20:21:15 INFO  : 'ps7_init' command is executed.
20:21:15 INFO  : 'ps7_post_config' command is executed.
20:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:21:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:15 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:15 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:15 INFO  : Memory regions updated for context APU
20:21:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:16 INFO  : 'con' command is executed.
20:21:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:21:16 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:21:32 INFO  : Disconnected from the channel tcfchan#16.
20:21:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:21:33 INFO  : 'fpga -state' command is executed.
20:21:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:21:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:21:33 INFO  : 'jtag frequency' command is executed.
20:21:33 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:21:33 INFO  : Context for 'APU' is selected.
20:21:36 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:21:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:21:36 INFO  : Context for 'APU' is selected.
20:21:36 INFO  : 'stop' command is executed.
20:21:36 INFO  : 'ps7_init' command is executed.
20:21:36 INFO  : 'ps7_post_config' command is executed.
20:21:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:37 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:21:37 INFO  : 'configparams force-mem-access 0' command is executed.
20:21:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:21:37 INFO  : Memory regions updated for context APU
20:21:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:21:37 INFO  : 'con' command is executed.
20:21:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:21:37 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:22:51 INFO  : Disconnected from the channel tcfchan#17.
20:22:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:22:53 INFO  : 'fpga -state' command is executed.
20:22:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:22:53 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:22:53 INFO  : 'jtag frequency' command is executed.
20:22:53 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:22:53 INFO  : Context for 'APU' is selected.
20:22:56 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:22:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:22:56 INFO  : Context for 'APU' is selected.
20:22:56 INFO  : 'stop' command is executed.
20:22:56 INFO  : 'ps7_init' command is executed.
20:22:56 INFO  : 'ps7_post_config' command is executed.
20:22:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:22:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:57 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:22:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:22:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:22:57 INFO  : Memory regions updated for context APU
20:22:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:22:57 INFO  : 'con' command is executed.
20:22:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:22:57 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:23:18 INFO  : Disconnected from the channel tcfchan#18.
20:23:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:23:19 INFO  : 'fpga -state' command is executed.
20:23:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:23:19 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:23:19 INFO  : 'jtag frequency' command is executed.
20:23:19 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:23:20 INFO  : Context for 'APU' is selected.
20:23:22 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:23:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:23:22 INFO  : Context for 'APU' is selected.
20:23:22 INFO  : 'stop' command is executed.
20:23:23 INFO  : 'ps7_init' command is executed.
20:23:23 INFO  : 'ps7_post_config' command is executed.
20:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:23:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:23 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:23:23 INFO  : 'configparams force-mem-access 0' command is executed.
20:23:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:23:24 INFO  : Memory regions updated for context APU
20:23:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:23:24 INFO  : 'con' command is executed.
20:23:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:23:24 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:25:21 INFO  : Disconnected from the channel tcfchan#19.
20:25:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:25:22 INFO  : 'fpga -state' command is executed.
20:25:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:25:22 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:25:22 INFO  : 'jtag frequency' command is executed.
20:25:22 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:25:23 INFO  : Context for 'APU' is selected.
20:25:25 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:25:25 INFO  : 'configparams force-mem-access 1' command is executed.
20:25:25 INFO  : Context for 'APU' is selected.
20:25:25 INFO  : 'stop' command is executed.
20:25:26 INFO  : 'ps7_init' command is executed.
20:25:26 INFO  : 'ps7_post_config' command is executed.
20:25:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:25:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:27 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:25:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:25:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:25:27 INFO  : Memory regions updated for context APU
20:25:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:25:27 INFO  : 'con' command is executed.
20:25:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:25:27 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
20:29:33 INFO  : Disconnected from the channel tcfchan#20.
20:29:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
20:29:34 INFO  : 'fpga -state' command is executed.
20:29:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:29:35 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
20:29:35 INFO  : 'jtag frequency' command is executed.
20:29:35 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:29:35 INFO  : Context for 'APU' is selected.
20:29:37 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
20:29:37 INFO  : 'configparams force-mem-access 1' command is executed.
20:29:37 INFO  : Context for 'APU' is selected.
20:29:38 INFO  : 'stop' command is executed.
20:29:38 INFO  : 'ps7_init' command is executed.
20:29:38 INFO  : 'ps7_post_config' command is executed.
20:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:29:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:39 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:29:39 INFO  : 'configparams force-mem-access 0' command is executed.
20:29:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

20:29:39 INFO  : Memory regions updated for context APU
20:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:29:39 INFO  : 'con' command is executed.
20:29:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

20:29:39 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:07:03 INFO  : Disconnected from the channel tcfchan#21.
22:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:07:04 INFO  : 'fpga -state' command is executed.
22:07:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:04 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:07:04 INFO  : 'jtag frequency' command is executed.
22:07:04 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:04 INFO  : Context for 'APU' is selected.
22:07:07 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:07:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:07 INFO  : Context for 'APU' is selected.
22:07:08 INFO  : 'stop' command is executed.
22:07:08 INFO  : 'ps7_init' command is executed.
22:07:08 INFO  : 'ps7_post_config' command is executed.
22:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:07:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:09 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:09 INFO  : Memory regions updated for context APU
22:07:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:09 INFO  : 'con' command is executed.
22:07:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:07:09 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:07:51 INFO  : Disconnected from the channel tcfchan#22.
22:07:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:07:52 INFO  : 'fpga -state' command is executed.
22:07:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:07:53 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:07:53 INFO  : 'jtag frequency' command is executed.
22:07:53 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:07:53 INFO  : Context for 'APU' is selected.
22:07:56 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:07:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:07:56 INFO  : Context for 'APU' is selected.
22:07:56 INFO  : 'stop' command is executed.
22:07:56 INFO  : 'ps7_init' command is executed.
22:07:56 INFO  : 'ps7_post_config' command is executed.
22:07:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:57 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:07:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:07:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:07:57 INFO  : Memory regions updated for context APU
22:07:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:07:57 INFO  : 'con' command is executed.
22:07:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:07:57 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:11:54 INFO  : Disconnected from the channel tcfchan#23.
22:11:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:11:55 INFO  : 'fpga -state' command is executed.
22:11:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:56 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:11:56 INFO  : 'jtag frequency' command is executed.
22:11:56 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:11:56 INFO  : Context for 'APU' is selected.
22:11:58 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:11:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:11:58 INFO  : Context for 'APU' is selected.
22:11:58 INFO  : 'stop' command is executed.
22:11:59 INFO  : 'ps7_init' command is executed.
22:11:59 INFO  : 'ps7_post_config' command is executed.
22:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:59 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:11:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:11:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:59 INFO  : Memory regions updated for context APU
22:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:12:00 INFO  : 'con' command is executed.
22:12:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:12:00 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:15:16 INFO  : Disconnected from the channel tcfchan#24.
22:15:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:15:17 INFO  : 'fpga -state' command is executed.
22:15:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:15:18 INFO  : 'jtag frequency' command is executed.
22:15:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:15:18 INFO  : Context for 'APU' is selected.
22:15:21 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:15:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:21 INFO  : Context for 'APU' is selected.
22:15:21 INFO  : 'stop' command is executed.
22:15:21 INFO  : 'ps7_init' command is executed.
22:15:21 INFO  : 'ps7_post_config' command is executed.
22:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:15:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:22 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:22 INFO  : Memory regions updated for context APU
22:15:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:22 INFO  : 'con' command is executed.
22:15:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:15:22 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:23:26 INFO  : Disconnected from the channel tcfchan#25.
22:23:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:23:27 INFO  : 'fpga -state' command is executed.
22:23:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:23:28 INFO  : 'jtag frequency' command is executed.
22:23:28 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:23:28 INFO  : Context for 'APU' is selected.
22:23:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:23:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:23:30 INFO  : Context for 'APU' is selected.
22:23:30 INFO  : 'stop' command is executed.
22:23:31 INFO  : 'ps7_init' command is executed.
22:23:31 INFO  : 'ps7_post_config' command is executed.
22:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:23:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:31 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:23:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:23:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:23:32 INFO  : Memory regions updated for context APU
22:23:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:23:32 INFO  : 'con' command is executed.
22:23:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:23:32 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:25:34 INFO  : Disconnected from the channel tcfchan#26.
22:25:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:25:36 INFO  : 'fpga -state' command is executed.
22:25:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:36 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:25:36 INFO  : 'jtag frequency' command is executed.
22:25:36 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:25:36 INFO  : Context for 'APU' is selected.
22:25:39 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:25:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:39 INFO  : Context for 'APU' is selected.
22:25:39 INFO  : 'stop' command is executed.
22:25:39 INFO  : 'ps7_init' command is executed.
22:25:39 INFO  : 'ps7_post_config' command is executed.
22:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:40 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:40 INFO  : Memory regions updated for context APU
22:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:40 INFO  : 'con' command is executed.
22:25:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:25:40 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:32:26 INFO  : Disconnected from the channel tcfchan#27.
22:32:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:32:27 INFO  : 'fpga -state' command is executed.
22:32:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:32:28 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:32:28 INFO  : 'jtag frequency' command is executed.
22:32:28 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:32:28 INFO  : Context for 'APU' is selected.
22:32:30 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:32:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:32:30 INFO  : Context for 'APU' is selected.
22:32:30 INFO  : 'stop' command is executed.
22:32:31 INFO  : 'ps7_init' command is executed.
22:32:31 INFO  : 'ps7_post_config' command is executed.
22:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:31 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:32:31 INFO  : 'configparams force-mem-access 0' command is executed.
22:32:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:32:31 INFO  : Memory regions updated for context APU
22:32:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:32:31 INFO  : 'con' command is executed.
22:32:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:32:31 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:34:22 INFO  : Disconnected from the channel tcfchan#28.
22:34:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:34:23 INFO  : 'fpga -state' command is executed.
22:34:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:23 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:34:23 INFO  : 'jtag frequency' command is executed.
22:34:23 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:34:24 INFO  : Context for 'APU' is selected.
22:34:26 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:34:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:34:26 INFO  : Context for 'APU' is selected.
22:34:26 INFO  : 'stop' command is executed.
22:34:27 INFO  : 'ps7_init' command is executed.
22:34:27 INFO  : 'ps7_post_config' command is executed.
22:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:27 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:34:27 INFO  : 'configparams force-mem-access 0' command is executed.
22:34:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:34:27 INFO  : Memory regions updated for context APU
22:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:34:27 INFO  : 'con' command is executed.
22:34:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:34:27 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:36:59 INFO  : Disconnected from the channel tcfchan#29.
22:37:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:37:00 INFO  : 'fpga -state' command is executed.
22:37:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:01 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:37:01 INFO  : 'jtag frequency' command is executed.
22:37:01 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:37:01 INFO  : Context for 'APU' is selected.
22:37:04 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:37:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:04 INFO  : Context for 'APU' is selected.
22:37:04 INFO  : 'stop' command is executed.
22:37:05 INFO  : 'ps7_init' command is executed.
22:37:05 INFO  : 'ps7_post_config' command is executed.
22:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:05 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:05 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:05 INFO  : Memory regions updated for context APU
22:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:05 INFO  : 'con' command is executed.
22:37:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:37:05 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:48:53 INFO  : Disconnected from the channel tcfchan#30.
22:48:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:48:54 INFO  : 'fpga -state' command is executed.
22:48:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:55 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:48:55 INFO  : 'jtag frequency' command is executed.
22:48:55 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:48:55 INFO  : Context for 'APU' is selected.
22:48:58 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:48:58 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:58 INFO  : Context for 'APU' is selected.
22:48:58 INFO  : 'stop' command is executed.
22:48:58 INFO  : 'ps7_init' command is executed.
22:48:59 INFO  : 'ps7_post_config' command is executed.
22:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:59 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:59 INFO  : Memory regions updated for context APU
22:48:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:59 INFO  : 'con' command is executed.
22:48:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:48:59 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:50:47 INFO  : Inferring section assignments and sizes from elf file: C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\Debug\Vision.elf
22:53:40 INFO  : Successfully generated C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\Vision\src\lscript.ld.
22:53:40 INFO  : Applying linker script to all configurations of project Vision.
22:53:40 INFO  : Setting rebuild state to true for all configurations of project Vision.
22:54:16 INFO  : Disconnected from the channel tcfchan#31.
22:54:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:54:18 INFO  : 'fpga -state' command is executed.
22:54:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:54:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:54:18 INFO  : 'jtag frequency' command is executed.
22:54:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:54:18 INFO  : Context for 'APU' is selected.
22:54:21 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:54:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:54:21 INFO  : Context for 'APU' is selected.
22:54:21 INFO  : 'stop' command is executed.
22:54:22 INFO  : 'ps7_init' command is executed.
22:54:22 INFO  : 'ps7_post_config' command is executed.
22:54:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:54:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:22 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:54:22 INFO  : 'configparams force-mem-access 0' command is executed.
22:54:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:54:22 INFO  : Memory regions updated for context APU
22:54:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:54:23 INFO  : 'con' command is executed.
22:54:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:54:23 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:56:34 INFO  : Disconnected from the channel tcfchan#32.
22:56:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:56:35 INFO  : 'fpga -state' command is executed.
22:56:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:56:35 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:56:35 INFO  : 'jtag frequency' command is executed.
22:56:35 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:56:36 INFO  : Context for 'APU' is selected.
22:56:39 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:56:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:56:39 INFO  : Context for 'APU' is selected.
22:56:39 INFO  : 'stop' command is executed.
22:56:39 INFO  : 'ps7_init' command is executed.
22:56:39 INFO  : 'ps7_post_config' command is executed.
22:56:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:40 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:56:40 INFO  : 'configparams force-mem-access 0' command is executed.
22:56:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:56:40 INFO  : Memory regions updated for context APU
22:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:56:40 INFO  : 'con' command is executed.
22:56:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:56:40 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
22:58:55 INFO  : Disconnected from the channel tcfchan#33.
22:58:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
22:58:56 INFO  : 'fpga -state' command is executed.
22:58:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:57 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
22:58:57 INFO  : 'jtag frequency' command is executed.
22:58:57 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:58:57 INFO  : Context for 'APU' is selected.
22:59:00 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
22:59:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:59:00 INFO  : Context for 'APU' is selected.
22:59:00 INFO  : 'stop' command is executed.
22:59:01 INFO  : 'ps7_init' command is executed.
22:59:01 INFO  : 'ps7_post_config' command is executed.
22:59:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:59:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:01 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:59:02 INFO  : 'configparams force-mem-access 0' command is executed.
22:59:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

22:59:02 INFO  : Memory regions updated for context APU
22:59:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:59:02 INFO  : 'con' command is executed.
22:59:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

22:59:02 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
23:02:32 INFO  : Disconnected from the channel tcfchan#34.
23:02:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
23:02:33 INFO  : 'fpga -state' command is executed.
23:02:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:33 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
23:02:33 INFO  : 'jtag frequency' command is executed.
23:02:33 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:02:33 INFO  : Context for 'APU' is selected.
23:02:36 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
23:02:36 INFO  : 'configparams force-mem-access 1' command is executed.
23:02:36 INFO  : Context for 'APU' is selected.
23:02:36 INFO  : 'stop' command is executed.
23:02:36 INFO  : 'ps7_init' command is executed.
23:02:36 INFO  : 'ps7_post_config' command is executed.
23:02:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:37 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:02:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:02:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

23:02:37 INFO  : Memory regions updated for context APU
23:02:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:02:37 INFO  : 'con' command is executed.
23:02:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

23:02:37 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
23:16:51 INFO  : Disconnected from the channel tcfchan#35.
23:16:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
23:16:52 INFO  : 'fpga -state' command is executed.
23:16:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:53 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
23:16:53 INFO  : 'jtag frequency' command is executed.
23:16:53 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:16:53 INFO  : Context for 'APU' is selected.
23:16:57 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
23:16:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:57 INFO  : Context for 'APU' is selected.
23:16:57 INFO  : 'stop' command is executed.
23:16:58 INFO  : 'ps7_init' command is executed.
23:16:58 INFO  : 'ps7_post_config' command is executed.
23:16:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:16:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:58 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:58 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:58 INFO  : Memory regions updated for context APU
23:16:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:59 INFO  : 'con' command is executed.
23:16:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

23:16:59 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
23:22:15 INFO  : Disconnected from the channel tcfchan#36.
23:22:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
23:22:16 INFO  : 'fpga -state' command is executed.
23:22:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:22:17 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
23:22:17 INFO  : 'jtag frequency' command is executed.
23:22:17 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:22:17 INFO  : Context for 'APU' is selected.
23:22:19 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
23:22:19 INFO  : 'configparams force-mem-access 1' command is executed.
23:22:19 INFO  : Context for 'APU' is selected.
23:22:19 INFO  : 'stop' command is executed.
23:22:20 INFO  : 'ps7_init' command is executed.
23:22:20 INFO  : 'ps7_post_config' command is executed.
23:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:22:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:20 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:22:20 INFO  : 'configparams force-mem-access 0' command is executed.
23:22:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

23:22:20 INFO  : Memory regions updated for context APU
23:22:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:22:21 INFO  : 'con' command is executed.
23:22:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

23:22:21 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
23:32:10 INFO  : Disconnected from the channel tcfchan#37.
17:35:28 INFO  : Registering command handlers for SDK TCF services
17:35:29 INFO  : Launching XSCT server: xsct.bat -interactive C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\temp_xsdb_launch_script.tcl
17:35:35 INFO  : XSCT server has started successfully.
17:35:39 INFO  : Processing command line option -hwspec C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper.hdf.
17:35:39 INFO  : Successfully done setting XSCT server connection channel  
17:35:39 INFO  : Successfully done setting SDK workspace  
17:35:39 INFO  : Checking for hwspec changes in the project VISION_wrapper_hw_platform_0.
19:03:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:03:42 INFO  : FPGA configured successfully with bitstream "C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/VISION_wrapper.bit"
19:03:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:03:48 INFO  : 'fpga -state' command is executed.
19:03:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:48 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:03:48 INFO  : 'jtag frequency' command is executed.
19:03:48 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:03:48 INFO  : Context for 'APU' is selected.
19:03:48 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:03:48 INFO  : 'configparams force-mem-access 1' command is executed.
19:03:49 INFO  : Context for 'APU' is selected.
19:03:49 INFO  : 'stop' command is executed.
19:03:49 INFO  : 'ps7_init' command is executed.
19:03:49 INFO  : 'ps7_post_config' command is executed.
19:03:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:50 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:03:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:03:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:03:50 INFO  : Memory regions updated for context APU
19:03:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:03:50 INFO  : 'con' command is executed.
19:03:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:03:50 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:05:00 INFO  : Disconnected from the channel tcfchan#1.
19:05:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:05:01 INFO  : 'fpga -state' command is executed.
19:05:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:05:02 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:05:02 INFO  : 'jtag frequency' command is executed.
19:05:02 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:05:02 INFO  : Context for 'APU' is selected.
19:05:04 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:05:04 INFO  : 'configparams force-mem-access 1' command is executed.
19:05:04 INFO  : Context for 'APU' is selected.
19:05:04 INFO  : 'stop' command is executed.
19:05:05 INFO  : 'ps7_init' command is executed.
19:05:05 INFO  : 'ps7_post_config' command is executed.
19:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:05:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:05 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:05:05 INFO  : 'configparams force-mem-access 0' command is executed.
19:05:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:05:06 INFO  : Memory regions updated for context APU
19:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:05:06 INFO  : 'con' command is executed.
19:05:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:05:06 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:06:17 INFO  : Disconnected from the channel tcfchan#2.
19:06:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:06:18 INFO  : 'fpga -state' command is executed.
19:06:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:06:18 INFO  : 'jtag frequency' command is executed.
19:06:18 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:06:18 INFO  : Context for 'APU' is selected.
19:06:21 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:06:21 INFO  : 'configparams force-mem-access 1' command is executed.
19:06:21 INFO  : Context for 'APU' is selected.
19:06:21 INFO  : 'stop' command is executed.
19:06:21 INFO  : 'ps7_init' command is executed.
19:06:21 INFO  : 'ps7_post_config' command is executed.
19:06:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:06:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:22 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:06:22 INFO  : 'configparams force-mem-access 0' command is executed.
19:06:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:06:22 INFO  : Memory regions updated for context APU
19:06:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:06:22 INFO  : 'con' command is executed.
19:06:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:06:22 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:11:54 INFO  : Disconnected from the channel tcfchan#3.
19:11:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:11:56 INFO  : 'fpga -state' command is executed.
19:11:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:11:56 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:11:56 INFO  : 'jtag frequency' command is executed.
19:11:56 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:11:56 INFO  : Context for 'APU' is selected.
19:11:59 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:11:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:11:59 INFO  : Context for 'APU' is selected.
19:11:59 INFO  : 'stop' command is executed.
19:11:59 INFO  : 'ps7_init' command is executed.
19:11:59 INFO  : 'ps7_post_config' command is executed.
19:11:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:00 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:12:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:12:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:12:00 INFO  : Memory regions updated for context APU
19:12:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:12:00 INFO  : 'con' command is executed.
19:12:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:12:00 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:13:42 INFO  : Disconnected from the channel tcfchan#4.
19:17:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:17:30 INFO  : 'fpga -state' command is executed.
19:17:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:17:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:17:30 INFO  : 'jtag frequency' command is executed.
19:17:30 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:17:30 INFO  : Context for 'APU' is selected.
19:17:33 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:17:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:17:33 INFO  : Context for 'APU' is selected.
19:17:33 INFO  : 'stop' command is executed.
19:17:33 INFO  : 'ps7_init' command is executed.
19:17:33 INFO  : 'ps7_post_config' command is executed.
19:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:34 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:17:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:17:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:17:34 INFO  : Memory regions updated for context APU
19:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:17:34 INFO  : 'con' command is executed.
19:17:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:17:34 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
19:57:29 INFO  : Disconnected from the channel tcfchan#5.
19:57:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A" && level==0} -index 1' command is executed.
19:57:30 INFO  : 'fpga -state' command is executed.
19:57:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:30 INFO  : Jtag cable 'Digilent Arty Z7 003017A703B2A' is selected.
19:57:30 INFO  : 'jtag frequency' command is executed.
19:57:30 INFO  : Sourcing of 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:57:30 INFO  : Context for 'APU' is selected.
19:57:33 INFO  : Hardware design information is loaded from 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf'.
19:57:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:33 INFO  : Context for 'APU' is selected.
19:57:33 INFO  : 'stop' command is executed.
19:57:34 INFO  : 'ps7_init' command is executed.
19:57:34 INFO  : 'ps7_post_config' command is executed.
19:57:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:57:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:34 INFO  : The application 'C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
loadhw -hw C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/VISION_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
dow C:/github/Senior-Project-Vivado/Vision_Project/Vision_Project.sdk/Vision/Debug/Vision.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:34 INFO  : Memory regions updated for context APU
19:57:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:34 INFO  : 'con' command is executed.
19:57:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A703B2A"} -index 0
con
----------------End of Script----------------

19:57:34 INFO  : Launch script is exported to file 'C:\github\Senior-Project-Vivado\Vision_Project\Vision_Project.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_vision.elf_on_local.tcl'
