<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3610" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3610{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3610{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3610{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_3610{left:69px;bottom:1079px;letter-spacing:0.18px;}
#t5_3610{left:150px;bottom:1079px;letter-spacing:0.2px;word-spacing:-1.6px;}
#t6_3610{left:149px;bottom:1053px;letter-spacing:0.2px;word-spacing:-0.01px;}
#t7_3610{left:149px;bottom:1027px;letter-spacing:0.21px;word-spacing:-0.01px;}
#t8_3610{left:69px;bottom:1002px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t9_3610{left:160px;bottom:1009px;}
#ta_3610{left:176px;bottom:1002px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_3610{left:69px;bottom:985px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tc_3610{left:69px;bottom:969px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#td_3610{left:69px;bottom:952px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#te_3610{left:69px;bottom:893px;letter-spacing:0.14px;}
#tf_3610{left:151px;bottom:893px;letter-spacing:0.15px;word-spacing:0.01px;}
#tg_3610{left:69px;bottom:869px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#th_3610{left:69px;bottom:852px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#ti_3610{left:69px;bottom:836px;letter-spacing:-0.21px;}
#tj_3610{left:157px;bottom:836px;letter-spacing:-0.14px;word-spacing:-0.34px;}
#tk_3610{left:69px;bottom:409px;letter-spacing:0.17px;}
#tl_3610{left:150px;bottom:409px;letter-spacing:0.2px;word-spacing:-0.89px;}
#tm_3610{left:149px;bottom:383px;letter-spacing:0.2px;word-spacing:0.02px;}
#tn_3610{left:149px;bottom:357px;letter-spacing:0.21px;}
#to_3610{left:69px;bottom:332px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tp_3610{left:252px;bottom:339px;}
#tq_3610{left:267px;bottom:332px;letter-spacing:-0.31px;}
#tr_3610{left:301px;bottom:339px;}
#ts_3610{left:317px;bottom:332px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tt_3610{left:69px;bottom:316px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tu_3610{left:69px;bottom:299px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#tv_3610{left:69px;bottom:282px;letter-spacing:-0.21px;word-spacing:-0.39px;}
#tw_3610{left:224px;bottom:791px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tx_3610{left:319px;bottom:791px;letter-spacing:0.13px;word-spacing:-0.02px;}
#ty_3610{left:73px;bottom:771px;letter-spacing:-0.16px;}
#tz_3610{left:204px;bottom:771px;letter-spacing:-0.1px;word-spacing:-0.22px;}
#t10_3610{left:257px;bottom:771px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t11_3610{left:419px;bottom:771px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t12_3610{left:73px;bottom:749px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t13_3610{left:170px;bottom:755px;}
#t14_3610{left:70px;bottom:503px;letter-spacing:-0.14px;}
#t15_3610{left:69px;bottom:484px;letter-spacing:-0.11px;}
#t16_3610{left:204px;bottom:749px;letter-spacing:-0.14px;}
#t17_3610{left:257px;bottom:749px;letter-spacing:-0.17px;}
#t18_3610{left:73px;bottom:726px;letter-spacing:-0.11px;word-spacing:-0.14px;}
#t19_3610{left:204px;bottom:726px;letter-spacing:-0.15px;}
#t1a_3610{left:257px;bottom:726px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1b_3610{left:257px;bottom:709px;letter-spacing:-0.13px;}
#t1c_3610{left:419px;bottom:726px;letter-spacing:-0.12px;}
#t1d_3610{left:419px;bottom:704px;letter-spacing:-0.12px;}
#t1e_3610{left:419px;bottom:683px;letter-spacing:-0.11px;}
#t1f_3610{left:419px;bottom:661px;letter-spacing:-0.12px;}
#t1g_3610{left:419px;bottom:640px;letter-spacing:-0.13px;}
#t1h_3610{left:204px;bottom:617px;letter-spacing:-0.13px;}
#t1i_3610{left:257px;bottom:617px;letter-spacing:-0.12px;}
#t1j_3610{left:204px;bottom:594px;letter-spacing:-0.19px;}
#t1k_3610{left:257px;bottom:594px;letter-spacing:-0.14px;}
#t1l_3610{left:419px;bottom:594px;letter-spacing:-0.13px;}
#t1m_3610{left:204px;bottom:571px;letter-spacing:-0.14px;}
#t1n_3610{left:419px;bottom:571px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1o_3610{left:73px;bottom:548px;letter-spacing:-0.11px;}
#t1p_3610{left:73px;bottom:532px;letter-spacing:-0.11px;}
#t1q_3610{left:177px;bottom:538px;}
#t1r_3610{left:204px;bottom:548px;letter-spacing:-0.14px;}

.s1_3610{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3610{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3610{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3610{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3610{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3610{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3610{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s8_3610{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3610{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_3610{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sb_3610{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sc_3610{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3610" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3610Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3610" style="-webkit-user-select: none;"><object width="935" height="1210" data="3610/3610.svg" type="image/svg+xml" id="pdf3610" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3610" class="t s1_3610">17-28 </span><span id="t2_3610" class="t s1_3610">Vol. 3B </span>
<span id="t3_3610" class="t s2_3610">INTERPRETING MACHINE CHECK ERROR CODES </span>
<span id="t4_3610" class="t s3_3610">17.10 </span><span id="t5_3610" class="t s3_3610">INCREMENTAL DECODING INFORMATION: PROCESSOR FAMILY WITH CPUID </span>
<span id="t6_3610" class="t s3_3610">DISPLAYFAMILY_DISPLAYMODEL SIGNATURE 06_5FH, MACHINE ERROR </span>
<span id="t7_3610" class="t s3_3610">CODES FOR MACHINE CHECK </span>
<span id="t8_3610" class="t s4_3610">In Intel Atom </span>
<span id="t9_3610" class="t s5_3610">® </span>
<span id="ta_3610" class="t s4_3610">processors based on Goldmont Microarchitecture with CPUID DisplayFamily_DisplaySignature </span>
<span id="tb_3610" class="t s4_3610">06_5FH (Denverton), incremental error codes for the memory controller unit are reported in the register banks </span>
<span id="tc_3610" class="t s4_3610">IA32_MC6 and IA32_MC7. Table 17-33 in Section 17.10.1 lists model-specific fields to interpret error codes appli- </span>
<span id="td_3610" class="t s4_3610">cable to IA32_MCi_STATUS, where i = 6, 7. </span>
<span id="te_3610" class="t s6_3610">17.10.1 </span><span id="tf_3610" class="t s6_3610">Integrated Memory Controller Machine Check Errors </span>
<span id="tg_3610" class="t s4_3610">MC error codes associated with integrated memory controllers are reported in the IA32_MC6_STATUS and </span>
<span id="th_3610" class="t s4_3610">IA32_MC7_STATUS MSRs. The supported error codes follow the architectural MCACOD definition type </span>
<span id="ti_3610" class="t s7_3610">1MMMCCCC</span><span id="tj_3610" class="t s4_3610">; see Chapter 16, “Machine-Check Architecture.” </span>
<span id="tk_3610" class="t s3_3610">17.11 </span><span id="tl_3610" class="t s3_3610">INCREMENTAL DECODING INFORMATION: 3RD GENERATION INTEL® XEON® </span>
<span id="tm_3610" class="t s3_3610">SCALABLE PROCESSOR FAMILY, MACHINE ERROR CODES FOR MACHINE </span>
<span id="tn_3610" class="t s3_3610">CHECK </span>
<span id="to_3610" class="t s4_3610">In the 3rd generation Intel </span>
<span id="tp_3610" class="t s5_3610">® </span>
<span id="tq_3610" class="t s4_3610">Xeon </span>
<span id="tr_3610" class="t s5_3610">® </span>
<span id="ts_3610" class="t s4_3610">Scalable Processor Family with CPUID DisplayFamily_DisplaySignatures of </span>
<span id="tt_3610" class="t s4_3610">06_6AH and 06_6CH, incremental error codes for internal machine check errors from the PCU controller are </span>
<span id="tu_3610" class="t s4_3610">reported in the register bank IA32_MC4. Table 17-34 in Section 17.11.1 lists model-specific fields to interpret error </span>
<span id="tv_3610" class="t s4_3610">codes applicable to IA32_MC4_STATUS. </span>
<span id="tw_3610" class="t s8_3610">Table 17-33. </span><span id="tx_3610" class="t s8_3610">Intel IMC MC Error Codes for IA32_MCi_STATUS (i= 6, 7) </span>
<span id="ty_3610" class="t s9_3610">Type </span><span id="tz_3610" class="t s9_3610">Bit No. </span><span id="t10_3610" class="t s9_3610">Bit Function </span><span id="t11_3610" class="t s9_3610">Bit Description </span>
<span id="t12_3610" class="t sa_3610">MCA Error Codes </span>
<span id="t13_3610" class="t sb_3610">1 </span>
<span id="t14_3610" class="t sc_3610">NOTES: </span>
<span id="t15_3610" class="t sa_3610">1. These fields are architecturally defined. Refer to Chapter 16, “Machine-Check Architecture,” for more information. </span>
<span id="t16_3610" class="t sa_3610">15:0 </span><span id="t17_3610" class="t sa_3610">MCACOD </span>
<span id="t18_3610" class="t sa_3610">Model Specific Errors </span><span id="t19_3610" class="t sa_3610">31:16 </span><span id="t1a_3610" class="t sa_3610">Reserved, except for the </span>
<span id="t1b_3610" class="t sa_3610">following </span>
<span id="t1c_3610" class="t sa_3610">01H: Cmd/Addr parity. </span>
<span id="t1d_3610" class="t sa_3610">02H: Corrected Demand/Patrol Scrub error. </span>
<span id="t1e_3610" class="t sa_3610">04H: Uncorrected patrol scrub error. </span>
<span id="t1f_3610" class="t sa_3610">08H: Uncorrected demand read error. </span>
<span id="t1g_3610" class="t sa_3610">10H: WDB read ECC. </span>
<span id="t1h_3610" class="t sa_3610">36:32 </span><span id="t1i_3610" class="t sa_3610">Other Info </span>
<span id="t1j_3610" class="t sa_3610">37 </span><span id="t1k_3610" class="t sa_3610">Reserved </span><span id="t1l_3610" class="t sa_3610">Reserved </span>
<span id="t1m_3610" class="t sa_3610">56:38 </span><span id="t1n_3610" class="t sa_3610">See Chapter 16, “Machine-Check Architecture.” </span>
<span id="t1o_3610" class="t sa_3610">Status Register </span>
<span id="t1p_3610" class="t sa_3610">Validity Indicators </span>
<span id="t1q_3610" class="t sb_3610">1 </span>
<span id="t1r_3610" class="t sa_3610">63:57 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
