Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,33
design__inferred_latch__count,0
design__instance__count,8081
design__instance__area,58063.2
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,6
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,17
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,1.0139497518539429
power__switching__total,1.209369421005249
power__leakage__total,5.8245870349082907e-08
power__total,2.2233190536499023
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.51983
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.51983
timing__hold__ws__corner:nom_tt_025C_1v80,0.320496
timing__setup__ws__corner:nom_tt_025C_1v80,1.598576
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.320496
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,1.598576
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,33
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,17
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.951271
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.951271
timing__hold__ws__corner:nom_ss_100C_1v60,0.870142
timing__setup__ws__corner:nom_ss_100C_1v60,-15.071887
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-792.435852
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,-15.071887
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.870142
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,76
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-15.071887
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,76
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,17
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.347196
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.347196
timing__hold__ws__corner:nom_ff_n40C_1v95,0.116447
timing__setup__ws__corner:nom_ff_n40C_1v95,8.201702
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.116447
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,8.201702
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,53
design__max_fanout_violation__count,17
design__max_cap_violation__count,0
clock__skew__worst_hold,0.969492
clock__skew__worst_setup,0.337214
timing__hold__ws,0.113497
timing__setup__ws,-15.648452
timing__hold__tns,0.0
timing__setup__tns,-831.267334
timing__hold__wns,0.0
timing__setup__wns,-15.648452
timing__hold_vio__count,0
timing__hold_r2r__ws,0.113497
timing__hold_r2r_vio__count,0
timing__setup_vio__count,228
timing__setup_r2r__ws,-15.648452
timing__setup_r2r_vio__count,228
design__die__bbox,0.0 0.0 334.88 225.76
design__core__bbox,2.76 2.72 332.12 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,75602.5
design__core__area,72564.6
design__instance__count__stdcell,8081
design__instance__area__stdcell,58063.2
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.800159
design__instance__utilization__stdcell,0.800159
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,135070
design__violations,0
design__instance__count__setup_buffer,60
design__instance__count__hold_buffer,49
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
route__net,7063
route__net__special,2
route__drc_errors__iter:1,4021
route__wirelength__iter:1,149649
route__drc_errors__iter:2,2257
route__wirelength__iter:2,148100
route__drc_errors__iter:3,2281
route__wirelength__iter:3,147883
route__drc_errors__iter:4,421
route__wirelength__iter:4,147551
route__drc_errors__iter:5,22
route__wirelength__iter:5,147466
route__drc_errors__iter:6,1
route__wirelength__iter:6,147444
route__drc_errors__iter:7,0
route__wirelength__iter:7,147441
route__drc_errors,0
route__wirelength,147441
route__vias,47658
route__vias__singlecut,47658
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,503.72
timing__unannotated_net__count__corner:nom_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,17
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.505781
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.505781
timing__hold__ws__corner:min_tt_025C_1v80,0.31627
timing__setup__ws__corner:min_tt_025C_1v80,1.925942
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.31627
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,1.925942
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,17
design__max_fanout_violation__count__corner:min_ss_100C_1v60,17
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.927239
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.927239
timing__hold__ws__corner:min_ss_100C_1v60,0.861017
timing__setup__ws__corner:min_ss_100C_1v60,-14.467039
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-751.871338
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,-14.467039
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.861017
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,75
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-14.467039
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,75
timing__unannotated_net__count__corner:min_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,17
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.337214
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.337214
timing__hold__ws__corner:min_ff_n40C_1v95,0.113497
timing__setup__ws__corner:min_ff_n40C_1v95,8.403505
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.113497
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,8.403505
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,6
design__max_fanout_violation__count__corner:max_tt_025C_1v80,17
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.532232
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.532232
timing__hold__ws__corner:max_tt_025C_1v80,0.323727
timing__setup__ws__corner:max_tt_025C_1v80,1.280679
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.323727
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,1.280679
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,33
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,53
design__max_fanout_violation__count__corner:max_ss_100C_1v60,17
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.969492
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.969492
timing__hold__ws__corner:max_ss_100C_1v60,0.875512
timing__setup__ws__corner:max_ss_100C_1v60,-15.648452
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-831.267334
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,-15.648452
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.875512
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,77
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-15.648452
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,77
timing__unannotated_net__count__corner:max_ss_100C_1v60,33
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,17
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.357452
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.357452
timing__hold__ws__corner:max_ff_n40C_1v95,0.118691
timing__setup__ws__corner:max_ff_n40C_1v95,7.989791
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.118691
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,7.989791
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,33
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,33
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.71482
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79173
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0851752
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.213992
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0116627
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.213992
ir__voltage__worst,1.70999999999999996447286321199499070644378662109375
ir__drop__avg,0.008269999999999999573674358543939888477325439453125
ir__drop__worst,0.085199999999999997957189634689711965620517730712890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
