/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LCD */
#define LCD_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_LCDPort__0__PORT 2u
#define LCD_LCDPort__0__SHIFT 0u
#define LCD_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_LCDPort__1__PORT 2u
#define LCD_LCDPort__1__SHIFT 1u
#define LCD_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_LCDPort__2__PORT 2u
#define LCD_LCDPort__2__SHIFT 2u
#define LCD_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_LCDPort__3__PORT 2u
#define LCD_LCDPort__3__SHIFT 3u
#define LCD_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_LCDPort__4__PORT 2u
#define LCD_LCDPort__4__SHIFT 4u
#define LCD_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_LCDPort__5__PORT 2u
#define LCD_LCDPort__5__SHIFT 5u
#define LCD_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_LCDPort__6__PORT 2u
#define LCD_LCDPort__6__SHIFT 6u
#define LCD_LCDPort__AG CYREG_PRT2_AG
#define LCD_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_LCDPort__DR CYREG_PRT2_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 2u
#define LCD_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT2_PS
#define LCD_LCDPort__SHIFT 0u
#define LCD_LCDPort__SLW CYREG_PRT2_SLW

/* poti */
#define poti__0__INTTYPE CYREG_PICU6_INTTYPE5
#define poti__0__MASK 0x20u
#define poti__0__PC CYREG_PRT6_PC5
#define poti__0__PORT 6u
#define poti__0__SHIFT 5u
#define poti__AG CYREG_PRT6_AG
#define poti__AMUX CYREG_PRT6_AMUX
#define poti__BIE CYREG_PRT6_BIE
#define poti__BIT_MASK CYREG_PRT6_BIT_MASK
#define poti__BYP CYREG_PRT6_BYP
#define poti__CTL CYREG_PRT6_CTL
#define poti__DM0 CYREG_PRT6_DM0
#define poti__DM1 CYREG_PRT6_DM1
#define poti__DM2 CYREG_PRT6_DM2
#define poti__DR CYREG_PRT6_DR
#define poti__INP_DIS CYREG_PRT6_INP_DIS
#define poti__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define poti__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define poti__LCD_EN CYREG_PRT6_LCD_EN
#define poti__MASK 0x20u
#define poti__PORT 6u
#define poti__PRT CYREG_PRT6_PRT
#define poti__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define poti__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define poti__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define poti__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define poti__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define poti__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define poti__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define poti__PS CYREG_PRT6_PS
#define poti__SHIFT 5u
#define poti__SLW CYREG_PRT6_SLW

/* BLED3 */
#define BLED3__0__INTTYPE CYREG_PICU6_INTTYPE3
#define BLED3__0__MASK 0x08u
#define BLED3__0__PC CYREG_PRT6_PC3
#define BLED3__0__PORT 6u
#define BLED3__0__SHIFT 3u
#define BLED3__AG CYREG_PRT6_AG
#define BLED3__AMUX CYREG_PRT6_AMUX
#define BLED3__BIE CYREG_PRT6_BIE
#define BLED3__BIT_MASK CYREG_PRT6_BIT_MASK
#define BLED3__BYP CYREG_PRT6_BYP
#define BLED3__CTL CYREG_PRT6_CTL
#define BLED3__DM0 CYREG_PRT6_DM0
#define BLED3__DM1 CYREG_PRT6_DM1
#define BLED3__DM2 CYREG_PRT6_DM2
#define BLED3__DR CYREG_PRT6_DR
#define BLED3__INP_DIS CYREG_PRT6_INP_DIS
#define BLED3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define BLED3__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define BLED3__LCD_EN CYREG_PRT6_LCD_EN
#define BLED3__MASK 0x08u
#define BLED3__PORT 6u
#define BLED3__PRT CYREG_PRT6_PRT
#define BLED3__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define BLED3__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define BLED3__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define BLED3__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define BLED3__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define BLED3__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define BLED3__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define BLED3__PS CYREG_PRT6_PS
#define BLED3__SHIFT 3u
#define BLED3__SLW CYREG_PRT6_SLW

/* IR_BBA */
#define IR_BBA__0__INTTYPE CYREG_PICU5_INTTYPE1
#define IR_BBA__0__MASK 0x02u
#define IR_BBA__0__PC CYREG_PRT5_PC1
#define IR_BBA__0__PORT 5u
#define IR_BBA__0__SHIFT 1u
#define IR_BBA__AG CYREG_PRT5_AG
#define IR_BBA__AMUX CYREG_PRT5_AMUX
#define IR_BBA__BIE CYREG_PRT5_BIE
#define IR_BBA__BIT_MASK CYREG_PRT5_BIT_MASK
#define IR_BBA__BYP CYREG_PRT5_BYP
#define IR_BBA__CTL CYREG_PRT5_CTL
#define IR_BBA__DM0 CYREG_PRT5_DM0
#define IR_BBA__DM1 CYREG_PRT5_DM1
#define IR_BBA__DM2 CYREG_PRT5_DM2
#define IR_BBA__DR CYREG_PRT5_DR
#define IR_BBA__INP_DIS CYREG_PRT5_INP_DIS
#define IR_BBA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define IR_BBA__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define IR_BBA__LCD_EN CYREG_PRT5_LCD_EN
#define IR_BBA__MASK 0x02u
#define IR_BBA__PORT 5u
#define IR_BBA__PRT CYREG_PRT5_PRT
#define IR_BBA__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define IR_BBA__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define IR_BBA__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define IR_BBA__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define IR_BBA__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define IR_BBA__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define IR_BBA__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define IR_BBA__PS CYREG_PRT5_PS
#define IR_BBA__SHIFT 1u
#define IR_BBA__SLW CYREG_PRT5_SLW

/* IR_BLA */
#define IR_BLA__0__INTTYPE CYREG_PICU5_INTTYPE0
#define IR_BLA__0__MASK 0x01u
#define IR_BLA__0__PC CYREG_PRT5_PC0
#define IR_BLA__0__PORT 5u
#define IR_BLA__0__SHIFT 0u
#define IR_BLA__AG CYREG_PRT5_AG
#define IR_BLA__AMUX CYREG_PRT5_AMUX
#define IR_BLA__BIE CYREG_PRT5_BIE
#define IR_BLA__BIT_MASK CYREG_PRT5_BIT_MASK
#define IR_BLA__BYP CYREG_PRT5_BYP
#define IR_BLA__CTL CYREG_PRT5_CTL
#define IR_BLA__DM0 CYREG_PRT5_DM0
#define IR_BLA__DM1 CYREG_PRT5_DM1
#define IR_BLA__DM2 CYREG_PRT5_DM2
#define IR_BLA__DR CYREG_PRT5_DR
#define IR_BLA__INP_DIS CYREG_PRT5_INP_DIS
#define IR_BLA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define IR_BLA__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define IR_BLA__LCD_EN CYREG_PRT5_LCD_EN
#define IR_BLA__MASK 0x01u
#define IR_BLA__PORT 5u
#define IR_BLA__PRT CYREG_PRT5_PRT
#define IR_BLA__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define IR_BLA__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define IR_BLA__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define IR_BLA__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define IR_BLA__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define IR_BLA__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define IR_BLA__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define IR_BLA__PS CYREG_PRT5_PS
#define IR_BLA__SHIFT 0u
#define IR_BLA__SLW CYREG_PRT5_SLW

/* IR_BRA */
#define IR_BRA__0__INTTYPE CYREG_PICU5_INTTYPE2
#define IR_BRA__0__MASK 0x04u
#define IR_BRA__0__PC CYREG_PRT5_PC2
#define IR_BRA__0__PORT 5u
#define IR_BRA__0__SHIFT 2u
#define IR_BRA__AG CYREG_PRT5_AG
#define IR_BRA__AMUX CYREG_PRT5_AMUX
#define IR_BRA__BIE CYREG_PRT5_BIE
#define IR_BRA__BIT_MASK CYREG_PRT5_BIT_MASK
#define IR_BRA__BYP CYREG_PRT5_BYP
#define IR_BRA__CTL CYREG_PRT5_CTL
#define IR_BRA__DM0 CYREG_PRT5_DM0
#define IR_BRA__DM1 CYREG_PRT5_DM1
#define IR_BRA__DM2 CYREG_PRT5_DM2
#define IR_BRA__DR CYREG_PRT5_DR
#define IR_BRA__INP_DIS CYREG_PRT5_INP_DIS
#define IR_BRA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define IR_BRA__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define IR_BRA__LCD_EN CYREG_PRT5_LCD_EN
#define IR_BRA__MASK 0x04u
#define IR_BRA__PORT 5u
#define IR_BRA__PRT CYREG_PRT5_PRT
#define IR_BRA__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define IR_BRA__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define IR_BRA__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define IR_BRA__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define IR_BRA__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define IR_BRA__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define IR_BRA__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define IR_BRA__PS CYREG_PRT5_PS
#define IR_BRA__SHIFT 2u
#define IR_BRA__SLW CYREG_PRT5_SLW

/* IR_FFA */
#define IR_FFA__0__INTTYPE CYREG_PICU4_INTTYPE5
#define IR_FFA__0__MASK 0x20u
#define IR_FFA__0__PC CYREG_PRT4_PC5
#define IR_FFA__0__PORT 4u
#define IR_FFA__0__SHIFT 5u
#define IR_FFA__AG CYREG_PRT4_AG
#define IR_FFA__AMUX CYREG_PRT4_AMUX
#define IR_FFA__BIE CYREG_PRT4_BIE
#define IR_FFA__BIT_MASK CYREG_PRT4_BIT_MASK
#define IR_FFA__BYP CYREG_PRT4_BYP
#define IR_FFA__CTL CYREG_PRT4_CTL
#define IR_FFA__DM0 CYREG_PRT4_DM0
#define IR_FFA__DM1 CYREG_PRT4_DM1
#define IR_FFA__DM2 CYREG_PRT4_DM2
#define IR_FFA__DR CYREG_PRT4_DR
#define IR_FFA__INP_DIS CYREG_PRT4_INP_DIS
#define IR_FFA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define IR_FFA__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define IR_FFA__LCD_EN CYREG_PRT4_LCD_EN
#define IR_FFA__MASK 0x20u
#define IR_FFA__PORT 4u
#define IR_FFA__PRT CYREG_PRT4_PRT
#define IR_FFA__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define IR_FFA__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define IR_FFA__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define IR_FFA__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define IR_FFA__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define IR_FFA__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define IR_FFA__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define IR_FFA__PS CYREG_PRT4_PS
#define IR_FFA__SHIFT 5u
#define IR_FFA__SLW CYREG_PRT4_SLW

/* IR_FL1 */
#define IR_FL1__0__INTTYPE CYREG_PICU5_INTTYPE6
#define IR_FL1__0__MASK 0x40u
#define IR_FL1__0__PC CYREG_PRT5_PC6
#define IR_FL1__0__PORT 5u
#define IR_FL1__0__SHIFT 6u
#define IR_FL1__AG CYREG_PRT5_AG
#define IR_FL1__AMUX CYREG_PRT5_AMUX
#define IR_FL1__BIE CYREG_PRT5_BIE
#define IR_FL1__BIT_MASK CYREG_PRT5_BIT_MASK
#define IR_FL1__BYP CYREG_PRT5_BYP
#define IR_FL1__CTL CYREG_PRT5_CTL
#define IR_FL1__DM0 CYREG_PRT5_DM0
#define IR_FL1__DM1 CYREG_PRT5_DM1
#define IR_FL1__DM2 CYREG_PRT5_DM2
#define IR_FL1__DR CYREG_PRT5_DR
#define IR_FL1__INP_DIS CYREG_PRT5_INP_DIS
#define IR_FL1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define IR_FL1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define IR_FL1__LCD_EN CYREG_PRT5_LCD_EN
#define IR_FL1__MASK 0x40u
#define IR_FL1__PORT 5u
#define IR_FL1__PRT CYREG_PRT5_PRT
#define IR_FL1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define IR_FL1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define IR_FL1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define IR_FL1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define IR_FL1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define IR_FL1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define IR_FL1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define IR_FL1__PS CYREG_PRT5_PS
#define IR_FL1__SHIFT 6u
#define IR_FL1__SLW CYREG_PRT5_SLW

/* IR_FLA */
#define IR_FLA__0__INTTYPE CYREG_PICU4_INTTYPE4
#define IR_FLA__0__MASK 0x10u
#define IR_FLA__0__PC CYREG_PRT4_PC4
#define IR_FLA__0__PORT 4u
#define IR_FLA__0__SHIFT 4u
#define IR_FLA__AG CYREG_PRT4_AG
#define IR_FLA__AMUX CYREG_PRT4_AMUX
#define IR_FLA__BIE CYREG_PRT4_BIE
#define IR_FLA__BIT_MASK CYREG_PRT4_BIT_MASK
#define IR_FLA__BYP CYREG_PRT4_BYP
#define IR_FLA__CTL CYREG_PRT4_CTL
#define IR_FLA__DM0 CYREG_PRT4_DM0
#define IR_FLA__DM1 CYREG_PRT4_DM1
#define IR_FLA__DM2 CYREG_PRT4_DM2
#define IR_FLA__DR CYREG_PRT4_DR
#define IR_FLA__INP_DIS CYREG_PRT4_INP_DIS
#define IR_FLA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define IR_FLA__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define IR_FLA__LCD_EN CYREG_PRT4_LCD_EN
#define IR_FLA__MASK 0x10u
#define IR_FLA__PORT 4u
#define IR_FLA__PRT CYREG_PRT4_PRT
#define IR_FLA__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define IR_FLA__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define IR_FLA__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define IR_FLA__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define IR_FLA__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define IR_FLA__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define IR_FLA__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define IR_FLA__PS CYREG_PRT4_PS
#define IR_FLA__SHIFT 4u
#define IR_FLA__SLW CYREG_PRT4_SLW

/* IR_FR2 */
#define IR_FR2__0__INTTYPE CYREG_PICU5_INTTYPE7
#define IR_FR2__0__MASK 0x80u
#define IR_FR2__0__PC CYREG_PRT5_PC7
#define IR_FR2__0__PORT 5u
#define IR_FR2__0__SHIFT 7u
#define IR_FR2__AG CYREG_PRT5_AG
#define IR_FR2__AMUX CYREG_PRT5_AMUX
#define IR_FR2__BIE CYREG_PRT5_BIE
#define IR_FR2__BIT_MASK CYREG_PRT5_BIT_MASK
#define IR_FR2__BYP CYREG_PRT5_BYP
#define IR_FR2__CTL CYREG_PRT5_CTL
#define IR_FR2__DM0 CYREG_PRT5_DM0
#define IR_FR2__DM1 CYREG_PRT5_DM1
#define IR_FR2__DM2 CYREG_PRT5_DM2
#define IR_FR2__DR CYREG_PRT5_DR
#define IR_FR2__INP_DIS CYREG_PRT5_INP_DIS
#define IR_FR2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define IR_FR2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define IR_FR2__LCD_EN CYREG_PRT5_LCD_EN
#define IR_FR2__MASK 0x80u
#define IR_FR2__PORT 5u
#define IR_FR2__PRT CYREG_PRT5_PRT
#define IR_FR2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define IR_FR2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define IR_FR2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define IR_FR2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define IR_FR2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define IR_FR2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define IR_FR2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define IR_FR2__PS CYREG_PRT5_PS
#define IR_FR2__SHIFT 7u
#define IR_FR2__SLW CYREG_PRT5_SLW

/* IR_FRA */
#define IR_FRA__0__INTTYPE CYREG_PICU4_INTTYPE6
#define IR_FRA__0__MASK 0x40u
#define IR_FRA__0__PC CYREG_PRT4_PC6
#define IR_FRA__0__PORT 4u
#define IR_FRA__0__SHIFT 6u
#define IR_FRA__AG CYREG_PRT4_AG
#define IR_FRA__AMUX CYREG_PRT4_AMUX
#define IR_FRA__BIE CYREG_PRT4_BIE
#define IR_FRA__BIT_MASK CYREG_PRT4_BIT_MASK
#define IR_FRA__BYP CYREG_PRT4_BYP
#define IR_FRA__CTL CYREG_PRT4_CTL
#define IR_FRA__DM0 CYREG_PRT4_DM0
#define IR_FRA__DM1 CYREG_PRT4_DM1
#define IR_FRA__DM2 CYREG_PRT4_DM2
#define IR_FRA__DR CYREG_PRT4_DR
#define IR_FRA__INP_DIS CYREG_PRT4_INP_DIS
#define IR_FRA__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define IR_FRA__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define IR_FRA__LCD_EN CYREG_PRT4_LCD_EN
#define IR_FRA__MASK 0x40u
#define IR_FRA__PORT 4u
#define IR_FRA__PRT CYREG_PRT4_PRT
#define IR_FRA__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define IR_FRA__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define IR_FRA__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define IR_FRA__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define IR_FRA__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define IR_FRA__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define IR_FRA__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define IR_FRA__PS CYREG_PRT4_PS
#define IR_FRA__SHIFT 6u
#define IR_FRA__SLW CYREG_PRT4_SLW

/* ADC_pot */
#define ADC_pot_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_pot_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_pot_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_pot_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_pot_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_pot_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_pot_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_pot_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_pot_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_pot_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_pot_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_pot_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_pot_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_pot_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_pot_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_pot_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_pot_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_pot_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_pot_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_pot_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC_pot_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADC_pot_Bypass__0__MASK 0x04u
#define ADC_pot_Bypass__0__PC CYREG_PRT0_PC2
#define ADC_pot_Bypass__0__PORT 0u
#define ADC_pot_Bypass__0__SHIFT 2u
#define ADC_pot_Bypass__AG CYREG_PRT0_AG
#define ADC_pot_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_pot_Bypass__BIE CYREG_PRT0_BIE
#define ADC_pot_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_pot_Bypass__BYP CYREG_PRT0_BYP
#define ADC_pot_Bypass__CTL CYREG_PRT0_CTL
#define ADC_pot_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_pot_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_pot_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_pot_Bypass__DR CYREG_PRT0_DR
#define ADC_pot_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_pot_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_pot_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_pot_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_pot_Bypass__MASK 0x04u
#define ADC_pot_Bypass__PORT 0u
#define ADC_pot_Bypass__PRT CYREG_PRT0_PRT
#define ADC_pot_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_pot_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_pot_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_pot_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_pot_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_pot_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_pot_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_pot_Bypass__PS CYREG_PRT0_PS
#define ADC_pot_Bypass__SHIFT 2u
#define ADC_pot_Bypass__SLW CYREG_PRT0_SLW
#define ADC_pot_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_pot_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_pot_IRQ__INTC_MASK 0x02u
#define ADC_pot_IRQ__INTC_NUMBER 1u
#define ADC_pot_IRQ__INTC_PRIOR_NUM 7u
#define ADC_pot_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_pot_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_pot_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_pot_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_pot_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_pot_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_pot_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_pot_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_pot_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_pot_theACLK__INDEX 0x00u
#define ADC_pot_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_pot_theACLK__PM_ACT_MSK 0x01u
#define ADC_pot_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_pot_theACLK__PM_STBY_MSK 0x01u

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* LEFT_PWM */
#define LEFT_PWM_PWMHW__CAP0 CYREG_TMR0_CAP0
#define LEFT_PWM_PWMHW__CAP1 CYREG_TMR0_CAP1
#define LEFT_PWM_PWMHW__CFG0 CYREG_TMR0_CFG0
#define LEFT_PWM_PWMHW__CFG1 CYREG_TMR0_CFG1
#define LEFT_PWM_PWMHW__CFG2 CYREG_TMR0_CFG2
#define LEFT_PWM_PWMHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define LEFT_PWM_PWMHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define LEFT_PWM_PWMHW__PER0 CYREG_TMR0_PER0
#define LEFT_PWM_PWMHW__PER1 CYREG_TMR0_PER1
#define LEFT_PWM_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define LEFT_PWM_PWMHW__PM_ACT_MSK 0x01u
#define LEFT_PWM_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define LEFT_PWM_PWMHW__PM_STBY_MSK 0x01u
#define LEFT_PWM_PWMHW__RT0 CYREG_TMR0_RT0
#define LEFT_PWM_PWMHW__RT1 CYREG_TMR0_RT1
#define LEFT_PWM_PWMHW__SR0 CYREG_TMR0_SR0

/* BSTOPGOMB */
#define BSTOPGOMB__0__INTTYPE CYREG_PICU6_INTTYPE4
#define BSTOPGOMB__0__MASK 0x10u
#define BSTOPGOMB__0__PC CYREG_PRT6_PC4
#define BSTOPGOMB__0__PORT 6u
#define BSTOPGOMB__0__SHIFT 4u
#define BSTOPGOMB__AG CYREG_PRT6_AG
#define BSTOPGOMB__AMUX CYREG_PRT6_AMUX
#define BSTOPGOMB__BIE CYREG_PRT6_BIE
#define BSTOPGOMB__BIT_MASK CYREG_PRT6_BIT_MASK
#define BSTOPGOMB__BYP CYREG_PRT6_BYP
#define BSTOPGOMB__CTL CYREG_PRT6_CTL
#define BSTOPGOMB__DM0 CYREG_PRT6_DM0
#define BSTOPGOMB__DM1 CYREG_PRT6_DM1
#define BSTOPGOMB__DM2 CYREG_PRT6_DM2
#define BSTOPGOMB__DR CYREG_PRT6_DR
#define BSTOPGOMB__INP_DIS CYREG_PRT6_INP_DIS
#define BSTOPGOMB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define BSTOPGOMB__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define BSTOPGOMB__LCD_EN CYREG_PRT6_LCD_EN
#define BSTOPGOMB__MASK 0x10u
#define BSTOPGOMB__PORT 6u
#define BSTOPGOMB__PRT CYREG_PRT6_PRT
#define BSTOPGOMB__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define BSTOPGOMB__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define BSTOPGOMB__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define BSTOPGOMB__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define BSTOPGOMB__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define BSTOPGOMB__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define BSTOPGOMB__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define BSTOPGOMB__PS CYREG_PRT6_PS
#define BSTOPGOMB__SHIFT 4u
#define BSTOPGOMB__SLW CYREG_PRT6_SLW

/* RIGHT_PWM */
#define RIGHT_PWM_PWMHW__CAP0 CYREG_TMR1_CAP0
#define RIGHT_PWM_PWMHW__CAP1 CYREG_TMR1_CAP1
#define RIGHT_PWM_PWMHW__CFG0 CYREG_TMR1_CFG0
#define RIGHT_PWM_PWMHW__CFG1 CYREG_TMR1_CFG1
#define RIGHT_PWM_PWMHW__CFG2 CYREG_TMR1_CFG2
#define RIGHT_PWM_PWMHW__CNT_CMP0 CYREG_TMR1_CNT_CMP0
#define RIGHT_PWM_PWMHW__CNT_CMP1 CYREG_TMR1_CNT_CMP1
#define RIGHT_PWM_PWMHW__PER0 CYREG_TMR1_PER0
#define RIGHT_PWM_PWMHW__PER1 CYREG_TMR1_PER1
#define RIGHT_PWM_PWMHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define RIGHT_PWM_PWMHW__PM_ACT_MSK 0x02u
#define RIGHT_PWM_PWMHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define RIGHT_PWM_PWMHW__PM_STBY_MSK 0x02u
#define RIGHT_PWM_PWMHW__RT0 CYREG_TMR1_RT0
#define RIGHT_PWM_PWMHW__RT1 CYREG_TMR1_RT1
#define RIGHT_PWM_PWMHW__SR0 CYREG_TMR1_SR0

/* BSTARTGOMB */
#define BSTARTGOMB__0__INTTYPE CYREG_PICU6_INTTYPE1
#define BSTARTGOMB__0__MASK 0x02u
#define BSTARTGOMB__0__PC CYREG_PRT6_PC1
#define BSTARTGOMB__0__PORT 6u
#define BSTARTGOMB__0__SHIFT 1u
#define BSTARTGOMB__AG CYREG_PRT6_AG
#define BSTARTGOMB__AMUX CYREG_PRT6_AMUX
#define BSTARTGOMB__BIE CYREG_PRT6_BIE
#define BSTARTGOMB__BIT_MASK CYREG_PRT6_BIT_MASK
#define BSTARTGOMB__BYP CYREG_PRT6_BYP
#define BSTARTGOMB__CTL CYREG_PRT6_CTL
#define BSTARTGOMB__DM0 CYREG_PRT6_DM0
#define BSTARTGOMB__DM1 CYREG_PRT6_DM1
#define BSTARTGOMB__DM2 CYREG_PRT6_DM2
#define BSTARTGOMB__DR CYREG_PRT6_DR
#define BSTARTGOMB__INP_DIS CYREG_PRT6_INP_DIS
#define BSTARTGOMB__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define BSTARTGOMB__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define BSTARTGOMB__LCD_EN CYREG_PRT6_LCD_EN
#define BSTARTGOMB__MASK 0x02u
#define BSTARTGOMB__PORT 6u
#define BSTARTGOMB__PRT CYREG_PRT6_PRT
#define BSTARTGOMB__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define BSTARTGOMB__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define BSTARTGOMB__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define BSTARTGOMB__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define BSTARTGOMB__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define BSTARTGOMB__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define BSTARTGOMB__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define BSTARTGOMB__PS CYREG_PRT6_PS
#define BSTARTGOMB__SHIFT 1u
#define BSTARTGOMB__SLW CYREG_PRT6_SLW

/* ADC_SARANAL */
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB05_CTL
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB05_CTL
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB05_MSK
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB05_MSK
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define ADC_SARANAL_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB05_ST
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB02_03_ACTL
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB02_03_CTL
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB02_03_CTL
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB02_03_CTL
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB02_03_MSK
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB02_03_MSK
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB02_03_MSK
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__2__MASK 0x04u
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__2__POS 2
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB02_ACTL
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B0_UDB02_CTL
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB02_ST_CTL
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B0_UDB02_CTL
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B0_UDB02_ST_CTL
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__MASK 0x07u
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB02_MSK_ACTL
#define ADC_SARANAL_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B0_UDB02_MSK
#define ADC_SARANAL_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_SARANAL_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_SARANAL_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB01_02_ACTL
#define ADC_SARANAL_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B0_UDB01_02_ST
#define ADC_SARANAL_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_SARANAL_bSAR_SEQ_EOCSts__MASK_REG CYREG_B0_UDB01_MSK
#define ADC_SARANAL_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B0_UDB01_ACTL
#define ADC_SARANAL_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B0_UDB01_ST
#define ADC_SARANAL_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SARANAL_FinalBuf__DRQ_NUMBER 0u
#define ADC_SARANAL_FinalBuf__NUMBEROF_TDS 0u
#define ADC_SARANAL_FinalBuf__PRIORITY 2u
#define ADC_SARANAL_FinalBuf__TERMIN_EN 0u
#define ADC_SARANAL_FinalBuf__TERMIN_SEL 0u
#define ADC_SARANAL_FinalBuf__TERMOUT0_EN 1u
#define ADC_SARANAL_FinalBuf__TERMOUT0_SEL 0u
#define ADC_SARANAL_FinalBuf__TERMOUT1_EN 0u
#define ADC_SARANAL_FinalBuf__TERMOUT1_SEL 0u
#define ADC_SARANAL_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_SARANAL_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_SARANAL_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_SARANAL_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SARANAL_IntClock__INDEX 0x01u
#define ADC_SARANAL_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SARANAL_IntClock__PM_ACT_MSK 0x02u
#define ADC_SARANAL_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SARANAL_IntClock__PM_STBY_MSK 0x02u
#define ADC_SARANAL_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SARANAL_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SARANAL_IRQ__INTC_MASK 0x01u
#define ADC_SARANAL_IRQ__INTC_NUMBER 0u
#define ADC_SARANAL_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SARANAL_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SARANAL_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SARANAL_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_SARANAL_SAR_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SARANAL_SAR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SARANAL_SAR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SARANAL_SAR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SARANAL_SAR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SARANAL_SAR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SARANAL_SAR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SARANAL_SAR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SARANAL_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SARANAL_SAR_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SARANAL_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SARANAL_SAR_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SARANAL_SAR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SARANAL_SAR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SARANAL_SAR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SARANAL_SAR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SARANAL_SAR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SARANAL_SAR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SARANAL_SAR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SARANAL_SAR_ADC_SAR__WRK1 CYREG_SAR0_WRK1
#define ADC_SARANAL_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SARANAL_TempBuf__DRQ_NUMBER 1u
#define ADC_SARANAL_TempBuf__NUMBEROF_TDS 0u
#define ADC_SARANAL_TempBuf__PRIORITY 2u
#define ADC_SARANAL_TempBuf__TERMIN_EN 0u
#define ADC_SARANAL_TempBuf__TERMIN_SEL 0u
#define ADC_SARANAL_TempBuf__TERMOUT0_EN 1u
#define ADC_SARANAL_TempBuf__TERMOUT0_SEL 1u
#define ADC_SARANAL_TempBuf__TERMOUT1_EN 0u
#define ADC_SARANAL_TempBuf__TERMOUT1_SEL 0u

/* LEFT_MOTOR_DIR */
#define LEFT_MOTOR_DIR__0__INTTYPE CYREG_PICU4_INTTYPE0
#define LEFT_MOTOR_DIR__0__MASK 0x01u
#define LEFT_MOTOR_DIR__0__PC CYREG_PRT4_PC0
#define LEFT_MOTOR_DIR__0__PORT 4u
#define LEFT_MOTOR_DIR__0__SHIFT 0u
#define LEFT_MOTOR_DIR__AG CYREG_PRT4_AG
#define LEFT_MOTOR_DIR__AMUX CYREG_PRT4_AMUX
#define LEFT_MOTOR_DIR__BIE CYREG_PRT4_BIE
#define LEFT_MOTOR_DIR__BIT_MASK CYREG_PRT4_BIT_MASK
#define LEFT_MOTOR_DIR__BYP CYREG_PRT4_BYP
#define LEFT_MOTOR_DIR__CTL CYREG_PRT4_CTL
#define LEFT_MOTOR_DIR__DM0 CYREG_PRT4_DM0
#define LEFT_MOTOR_DIR__DM1 CYREG_PRT4_DM1
#define LEFT_MOTOR_DIR__DM2 CYREG_PRT4_DM2
#define LEFT_MOTOR_DIR__DR CYREG_PRT4_DR
#define LEFT_MOTOR_DIR__INP_DIS CYREG_PRT4_INP_DIS
#define LEFT_MOTOR_DIR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define LEFT_MOTOR_DIR__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LEFT_MOTOR_DIR__LCD_EN CYREG_PRT4_LCD_EN
#define LEFT_MOTOR_DIR__MASK 0x01u
#define LEFT_MOTOR_DIR__PORT 4u
#define LEFT_MOTOR_DIR__PRT CYREG_PRT4_PRT
#define LEFT_MOTOR_DIR__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LEFT_MOTOR_DIR__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LEFT_MOTOR_DIR__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LEFT_MOTOR_DIR__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LEFT_MOTOR_DIR__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LEFT_MOTOR_DIR__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LEFT_MOTOR_DIR__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LEFT_MOTOR_DIR__PS CYREG_PRT4_PS
#define LEFT_MOTOR_DIR__SHIFT 0u
#define LEFT_MOTOR_DIR__SLW CYREG_PRT4_SLW

/* RIGHT_MOTOR_DIR */
#define RIGHT_MOTOR_DIR__0__INTTYPE CYREG_PICU4_INTTYPE3
#define RIGHT_MOTOR_DIR__0__MASK 0x08u
#define RIGHT_MOTOR_DIR__0__PC CYREG_PRT4_PC3
#define RIGHT_MOTOR_DIR__0__PORT 4u
#define RIGHT_MOTOR_DIR__0__SHIFT 3u
#define RIGHT_MOTOR_DIR__AG CYREG_PRT4_AG
#define RIGHT_MOTOR_DIR__AMUX CYREG_PRT4_AMUX
#define RIGHT_MOTOR_DIR__BIE CYREG_PRT4_BIE
#define RIGHT_MOTOR_DIR__BIT_MASK CYREG_PRT4_BIT_MASK
#define RIGHT_MOTOR_DIR__BYP CYREG_PRT4_BYP
#define RIGHT_MOTOR_DIR__CTL CYREG_PRT4_CTL
#define RIGHT_MOTOR_DIR__DM0 CYREG_PRT4_DM0
#define RIGHT_MOTOR_DIR__DM1 CYREG_PRT4_DM1
#define RIGHT_MOTOR_DIR__DM2 CYREG_PRT4_DM2
#define RIGHT_MOTOR_DIR__DR CYREG_PRT4_DR
#define RIGHT_MOTOR_DIR__INP_DIS CYREG_PRT4_INP_DIS
#define RIGHT_MOTOR_DIR__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define RIGHT_MOTOR_DIR__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define RIGHT_MOTOR_DIR__LCD_EN CYREG_PRT4_LCD_EN
#define RIGHT_MOTOR_DIR__MASK 0x08u
#define RIGHT_MOTOR_DIR__PORT 4u
#define RIGHT_MOTOR_DIR__PRT CYREG_PRT4_PRT
#define RIGHT_MOTOR_DIR__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define RIGHT_MOTOR_DIR__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define RIGHT_MOTOR_DIR__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define RIGHT_MOTOR_DIR__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define RIGHT_MOTOR_DIR__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define RIGHT_MOTOR_DIR__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define RIGHT_MOTOR_DIR__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define RIGHT_MOTOR_DIR__PS CYREG_PRT4_PS
#define RIGHT_MOTOR_DIR__SHIFT 3u
#define RIGHT_MOTOR_DIR__SLW CYREG_PRT4_SLW

/* LEFT_MOTOR_CONTROL */
#define LEFT_MOTOR_CONTROL__0__INTTYPE CYREG_PICU4_INTTYPE2
#define LEFT_MOTOR_CONTROL__0__MASK 0x04u
#define LEFT_MOTOR_CONTROL__0__PC CYREG_PRT4_PC2
#define LEFT_MOTOR_CONTROL__0__PORT 4u
#define LEFT_MOTOR_CONTROL__0__SHIFT 2u
#define LEFT_MOTOR_CONTROL__AG CYREG_PRT4_AG
#define LEFT_MOTOR_CONTROL__AMUX CYREG_PRT4_AMUX
#define LEFT_MOTOR_CONTROL__BIE CYREG_PRT4_BIE
#define LEFT_MOTOR_CONTROL__BIT_MASK CYREG_PRT4_BIT_MASK
#define LEFT_MOTOR_CONTROL__BYP CYREG_PRT4_BYP
#define LEFT_MOTOR_CONTROL__CTL CYREG_PRT4_CTL
#define LEFT_MOTOR_CONTROL__DM0 CYREG_PRT4_DM0
#define LEFT_MOTOR_CONTROL__DM1 CYREG_PRT4_DM1
#define LEFT_MOTOR_CONTROL__DM2 CYREG_PRT4_DM2
#define LEFT_MOTOR_CONTROL__DR CYREG_PRT4_DR
#define LEFT_MOTOR_CONTROL__INP_DIS CYREG_PRT4_INP_DIS
#define LEFT_MOTOR_CONTROL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define LEFT_MOTOR_CONTROL__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LEFT_MOTOR_CONTROL__LCD_EN CYREG_PRT4_LCD_EN
#define LEFT_MOTOR_CONTROL__MASK 0x04u
#define LEFT_MOTOR_CONTROL__PORT 4u
#define LEFT_MOTOR_CONTROL__PRT CYREG_PRT4_PRT
#define LEFT_MOTOR_CONTROL__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LEFT_MOTOR_CONTROL__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LEFT_MOTOR_CONTROL__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LEFT_MOTOR_CONTROL__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LEFT_MOTOR_CONTROL__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LEFT_MOTOR_CONTROL__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LEFT_MOTOR_CONTROL__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LEFT_MOTOR_CONTROL__PS CYREG_PRT4_PS
#define LEFT_MOTOR_CONTROL__SHIFT 2u
#define LEFT_MOTOR_CONTROL__SLW CYREG_PRT4_SLW

/* Right_MOTOR_CONTROL */
#define Right_MOTOR_CONTROL__0__INTTYPE CYREG_PICU4_INTTYPE1
#define Right_MOTOR_CONTROL__0__MASK 0x02u
#define Right_MOTOR_CONTROL__0__PC CYREG_PRT4_PC1
#define Right_MOTOR_CONTROL__0__PORT 4u
#define Right_MOTOR_CONTROL__0__SHIFT 1u
#define Right_MOTOR_CONTROL__AG CYREG_PRT4_AG
#define Right_MOTOR_CONTROL__AMUX CYREG_PRT4_AMUX
#define Right_MOTOR_CONTROL__BIE CYREG_PRT4_BIE
#define Right_MOTOR_CONTROL__BIT_MASK CYREG_PRT4_BIT_MASK
#define Right_MOTOR_CONTROL__BYP CYREG_PRT4_BYP
#define Right_MOTOR_CONTROL__CTL CYREG_PRT4_CTL
#define Right_MOTOR_CONTROL__DM0 CYREG_PRT4_DM0
#define Right_MOTOR_CONTROL__DM1 CYREG_PRT4_DM1
#define Right_MOTOR_CONTROL__DM2 CYREG_PRT4_DM2
#define Right_MOTOR_CONTROL__DR CYREG_PRT4_DR
#define Right_MOTOR_CONTROL__INP_DIS CYREG_PRT4_INP_DIS
#define Right_MOTOR_CONTROL__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Right_MOTOR_CONTROL__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Right_MOTOR_CONTROL__LCD_EN CYREG_PRT4_LCD_EN
#define Right_MOTOR_CONTROL__MASK 0x02u
#define Right_MOTOR_CONTROL__PORT 4u
#define Right_MOTOR_CONTROL__PRT CYREG_PRT4_PRT
#define Right_MOTOR_CONTROL__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Right_MOTOR_CONTROL__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Right_MOTOR_CONTROL__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Right_MOTOR_CONTROL__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Right_MOTOR_CONTROL__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Right_MOTOR_CONTROL__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Right_MOTOR_CONTROL__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Right_MOTOR_CONTROL__PS CYREG_PRT4_PS
#define Right_MOTOR_CONTROL__SHIFT 1u
#define Right_MOTOR_CONTROL__SLW CYREG_PRT4_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "potrobika"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
