// Verilated -*- SystemC -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vriscv_soc.h for the primary calling header

#include "Vriscv_soc__pch.h"
#include "Vriscv_soc_riscv_core.h"

VL_ATTR_COLD void Vriscv_soc_riscv_core___ctor_var_reset(Vriscv_soc_riscv_core* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vriscv_soc__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+          Vriscv_soc_riscv_core___ctor_var_reset\n"); );
    // Body
    vlSelf->__PVT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__rst_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_d_data_rd_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__mem_d_accept_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_d_ack_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_d_error_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_d_resp_tag_i = VL_RAND_RESET_I(11);
    vlSelf->__PVT__mem_i_accept_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_i_valid_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_i_error_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_i_inst_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__intr_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__reset_vector_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__cpu_id_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__mem_d_addr_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__mem_d_data_wr_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__mem_d_rd_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_d_wr_o = VL_RAND_RESET_I(4);
    vlSelf->__PVT__mem_d_cacheable_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_d_req_tag_o = VL_RAND_RESET_I(11);
    vlSelf->__PVT__mem_d_invalidate_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_d_flush_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_i_rd_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_i_flush_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_i_invalidate_o = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mem_i_pc_o = VL_RAND_RESET_I(32);
    vlSelf->__PVT__mmu_flush_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__csr_stall_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__arb_mmu_error_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mmu_lsu_error_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mmu_lsu_wr_w = VL_RAND_RESET_I(4);
    vlSelf->__PVT__muldiv_stall_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__lsu_stall_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__writeback_csr_idx_w = VL_RAND_RESET_I(5);
    vlSelf->__PVT__mmu_ifetch_pc_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__arb_cpu_flush_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__arb_mmu_ack_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mmu_lsu_accept_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mmu_ifetch_accept_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mmu_lsu_ack_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch_pc_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__mmu_lsu_rd_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__arb_cpu_invalidate_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__mmu_ifetch_rd_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch_valid_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__fetch_instr_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_mmu__DOT__state_q = VL_RAND_RESET_I(2);
    vlSelf->__PVT__u_mmu__DOT__load_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_mmu__DOT__store_q = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_mmu__DOT__load_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_mmu__DOT__store_w = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_mmu__DOT__lsu_in_addr_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_mmu__DOT__lsu_addr_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_mmu__DOT__itlb_hit_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_mmu__DOT__dtlb_hit_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_mmu__DOT__dtlb_req_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_mmu__DOT__vm_enable_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_mmu__DOT__itlb_miss_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_mmu__DOT__dtlb_miss_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_mmu__DOT__request_addr_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_mmu__DOT__pte_addr_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_mmu__DOT__pte_entry_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_mmu__DOT__virt_addr_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_mmu__DOT__itlb_valid_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_mmu__DOT__itlb_va_addr_q = VL_RAND_RESET_I(20);
    vlSelf->__PVT__u_mmu__DOT__itlb_entry_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_mmu__DOT__pc_fault_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_mmu__DOT__dtlb_valid_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_mmu__DOT__dtlb_va_addr_q = VL_RAND_RESET_I(20);
    vlSelf->__PVT__u_mmu__DOT__dtlb_entry_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_mmu__DOT__load_fault_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_mmu__DOT__store_fault_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_mmu__DOT__mem_req_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_arb__DOT__read_hold_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_arb__DOT__src_mmu_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_arb__DOT__src_mmu_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_lsu__DOT__mem_addr_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_lsu__DOT__mem_data_wr_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_lsu__DOT__mem_rd_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_lsu__DOT__mem_wr_q = VL_RAND_RESET_I(4);
    vlSelf->__PVT__u_lsu__DOT__mem_cacheable_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_lsu__DOT__mem_req_tag_q = VL_RAND_RESET_I(11);
    vlSelf->__PVT__u_lsu__DOT__mem_invalidate_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_lsu__DOT__mem_flush_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_lsu__DOT__mem_unaligned_ld_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_lsu__DOT__mem_unaligned_st_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_lsu__DOT__load_inst_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_lsu__DOT__load_signed_inst_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_lsu__DOT__mem_addr_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_lsu__DOT__mem_unaligned_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_lsu__DOT__fault_addr_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_lsu__DOT__addr_lsb_r = VL_RAND_RESET_I(2);
    vlSelf->__PVT__u_lsu__DOT__load_byte_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_lsu__DOT__load_half_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_lsu__DOT__load_word_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_lsu__DOT__load_signed_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_lsu__DOT__wb_idx_r = VL_RAND_RESET_I(5);
    vlSelf->__PVT__u_lsu__DOT__wb_result_r = VL_RAND_RESET_I(32);
    vlSelf->u_lsu__DOT____VdfgExtracted_h68300021__0 = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_csr__DOT__csr_mepc_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_mcause_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_sr_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_mtvec_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_mip_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_mie_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_mpriv_q = VL_RAND_RESET_I(2);
    vlSelf->__PVT__u_csr__DOT__csr_mcycle_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_mscratch_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_sepc_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_stvec_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_scause_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_stval_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_satp_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_sscratch_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__pc_m_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__exc_src_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_access_fault_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_csr__DOT__exception_m_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_csr__DOT__imm12_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__priv_r = VL_RAND_RESET_I(2);
    vlSelf->__PVT__u_csr__DOT__readonly_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_csr__DOT__set_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_csr__DOT__clr_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_csr__DOT__csr_mepc_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_mcause_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_sr_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_mtvec_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_mip_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_mie_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_mtime_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_mtimecmp_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_mpriv_r = VL_RAND_RESET_I(2);
    vlSelf->__PVT__u_csr__DOT__csr_mcycle_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_mscratch_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_sepc_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_stvec_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_scause_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_stval_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_satp_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_sscratch_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_medeleg_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_medeleg_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_mideleg_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__csr_mideleg_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__take_intr_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_csr__DOT__take_exception_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_csr__DOT__exception_s_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_csr__DOT__interrupt_s_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_csr__DOT__data_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__result_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__valid_unit_inst_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_csr__DOT__irq_pending_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__m_enabled_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_csr__DOT__m_interrupts_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__s_enabled_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_csr__DOT__s_interrupts_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__irq_masked_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__writeback_en_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_csr__DOT__writeback_idx_q = VL_RAND_RESET_I(5);
    vlSelf->__PVT__u_csr__DOT__writeback_value_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__writeback_squash_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_csr__DOT__branch_r = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_csr__DOT__branch_target_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__branch_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_csr__DOT__branch_target_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_csr__DOT__reset_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_muldiv__DOT__rd_q = VL_RAND_RESET_I(5);
    vlSelf->__PVT__u_muldiv__DOT__wb_result_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_muldiv__DOT__wb_rd_q = VL_RAND_RESET_I(5);
    VL_RAND_RESET_W(65, vlSelf->__PVT__u_muldiv__DOT__mult_result_w);
    vlSelf->__PVT__u_muldiv__DOT__operand_b_r = VL_RAND_RESET_Q(33);
    vlSelf->__PVT__u_muldiv__DOT__operand_a_r = VL_RAND_RESET_Q(33);
    vlSelf->__PVT__u_muldiv__DOT__result_r = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_muldiv__DOT__mult_result_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_muldiv__DOT__mult_busy_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_muldiv__DOT__mult_inst_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_muldiv__DOT__div_rem_inst_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_muldiv__DOT__signed_operation_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_muldiv__DOT__div_operation_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_muldiv__DOT__dividend_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_muldiv__DOT__divisor_q = VL_RAND_RESET_Q(63);
    vlSelf->__PVT__u_muldiv__DOT__quotient_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_muldiv__DOT__q_mask_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_muldiv__DOT__div_inst_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_muldiv__DOT__div_busy_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_muldiv__DOT__invert_res_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_muldiv__DOT__div_start_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_muldiv__DOT__div_complete_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_fetch__DOT__active_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_fetch__DOT__fetch_pc_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_fetch__DOT__branch_pc_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_fetch__DOT__branch_valid_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_fetch__DOT__icache_fetch_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_fetch__DOT__icache_invalidate_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_fetch__DOT__skid_buffer_q = VL_RAND_RESET_Q(64);
    vlSelf->__PVT__u_fetch__DOT__skid_valid_q = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_fetch__DOT__icache_busy_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_fetch__DOT__stall_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_fetch__DOT__branch_w = VL_RAND_RESET_I(1);
    vlSelf->__PVT__u_fetch__DOT__branch_pc_w = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_fetch__DOT__pc_d_q = VL_RAND_RESET_I(32);
    vlSelf->__PVT__u_fetch__DOT__fetch_page_fault_q = VL_RAND_RESET_I(1);
    vlSelf->__VdfgTmp_h01038a72__0 = 0;
    vlSelf->__Vdly__u_lsu__DOT__mem_flush_q = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__u_lsu__DOT__mem_invalidate_q = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__u_lsu__DOT__mem_wr_q = VL_RAND_RESET_I(4);
    vlSelf->__Vdly__u_csr__DOT__reset_q = VL_RAND_RESET_I(1);
    vlSelf->__Vdly__u_muldiv__DOT__dividend_q = VL_RAND_RESET_I(32);
    vlSelf->__Vdly__u_muldiv__DOT__quotient_q = VL_RAND_RESET_I(32);
}
