Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  9 20:58:01 2020
| Host         : LAPTOP-8T04MTTM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file my_DSP_Hardware_wrapper_timing_summary_routed.rpt -pb my_DSP_Hardware_wrapper_timing_summary_routed.pb -rpx my_DSP_Hardware_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : my_DSP_Hardware_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.070       -3.651                      2                  475       -3.330      -42.446                     13                  475        1.845        0.000                       0                    79  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
adc_clk         {0.000 4.000}        8.000           125.000         
  dac_2clk_out  {0.000 2.000}        4.000           250.000         
  dac_2ph_out   {-0.500 1.500}       4.000           250.000         
  dac_clk_fb    {0.000 4.000}        8.000           125.000         
  dac_clk_out   {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk               2.197        0.000                      0                  400       -3.330      -42.446                     13                  400        2.000        0.000                       0                    23  
  dac_2clk_out                                                                                                                                                    1.845        0.000                       0                     3  
  dac_2ph_out                                                                                                                                                     1.845        0.000                       0                     3  
  dac_clk_fb                                                                                                                                                      5.845        0.000                       0                     3  
  dac_clk_out         0.911        0.000                      0                   45        0.301        0.000                      0                   45        3.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dac_clk_out   dac_2clk_out       -2.070       -2.070                      1                    1        0.340        0.000                      0                    1  
dac_clk_out   dac_2ph_out        -1.581       -1.581                      1                    1        0.257        0.000                      0                    1  
adc_clk       dac_clk_out         3.816        0.000                      0                   28        0.115        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.197ns,  Total Violation        0.000ns
Hold  :           13  Failing Endpoints,  Worst Slack       -3.330ns,  Total Violation      -42.446ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 adc_dat_a_i[15]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        7.021ns  (logic 7.021ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 ZHOLD_DELAY=1)
  Input Delay:            3.400ns
  Clock Path Skew:        4.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  3.400     3.400    
    V16                                               0.000     3.400 r  adc_dat_a_i[15] (IN)
                         net (fo=0)                   0.000     3.400    adc_dat_a_i[15]
    V16                  IBUF (Prop_ibuf_I_O)         0.956     4.356 r  adc_dat_a_i_IBUF[15]_inst/O
                         net (fo=1, routed)           0.000     4.356    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_i[15]
    ILOGIC_X0Y14         ZHOLD_DELAY (Prop_zhold_delay_DLYIN_DLYIFF)
                                                      6.065    10.421 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]_OPT_INSERTED/DLYIFF
                         net (fo=1, routed)           0.000    10.421    my_DSP_Hardware_i/my_AD_Converter_0/inst/OPT_ZHD_N_adc_dat_a_reg[15]
    ILOGIC_X0Y14         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.551    12.463    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y14         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/C
                         clock pessimism              0.000    12.463    
                         clock uncertainty           -0.035    12.428    
    ILOGIC_X0Y14         FDRE (Setup_fdre_C_D)        0.191    12.619    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]
  -------------------------------------------------------------------
                         required time                         12.619    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_Filter_0/inst/dsp5/DSP48E1_inst/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.517ns (14.938%)  route 2.944ns (85.062%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.770     4.932    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y14         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/Q
                         net (fo=8, routed)           2.944     8.392    my_DSP_Hardware_i/my_Filter_0/inst/dsp5/B_IN[17]
    DSP48_X1Y25          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp5/DSP48E1_inst/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.574    12.486    my_DSP_Hardware_i/my_Filter_0/inst/dsp5/CLK
    DSP48_X1Y25          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp5/DSP48E1_inst/CLK
                         clock pessimism              0.249    12.735    
                         clock uncertainty           -0.035    12.700    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.506    12.194    my_DSP_Hardware_i/my_Filter_0/inst/dsp5/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.517ns (15.520%)  route 2.814ns (84.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 12.484 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.770     4.932    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/Q
                         net (fo=8, routed)           2.814     8.263    my_DSP_Hardware_i/my_Filter_0/inst/dsp6/B_IN[5]
    DSP48_X1Y26          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.572    12.484    my_DSP_Hardware_i/my_Filter_0/inst/dsp6/CLK
    DSP48_X1Y26          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
                         clock pessimism              0.249    12.733    
                         clock uncertainty           -0.035    12.698    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.506    12.192    my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.517ns (15.527%)  route 2.813ns (84.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 12.484 - 8.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.762     4.924    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y30         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.517     5.441 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[13]/Q
                         net (fo=8, routed)           2.813     8.253    my_DSP_Hardware_i/my_Filter_0/inst/dsp6/B_IN[15]
    DSP48_X1Y26          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.572    12.484    my_DSP_Hardware_i/my_Filter_0/inst/dsp6/CLK
    DSP48_X1Y26          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
                         clock pessimism              0.249    12.733    
                         clock uncertainty           -0.035    12.698    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.506    12.192    my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -8.253    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.987ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_Filter_0/inst/dsp5/DSP48E1_inst/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.517ns (15.746%)  route 2.766ns (84.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.762     4.924    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y30         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.517     5.441 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[13]/Q
                         net (fo=8, routed)           2.766     8.207    my_DSP_Hardware_i/my_Filter_0/inst/dsp5/B_IN[15]
    DSP48_X1Y25          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp5/DSP48E1_inst/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.574    12.486    my_DSP_Hardware_i/my_Filter_0/inst/dsp5/CLK
    DSP48_X1Y25          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp5/DSP48E1_inst/CLK
                         clock pessimism              0.249    12.735    
                         clock uncertainty           -0.035    12.700    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.506    12.194    my_DSP_Hardware_i/my_Filter_0/inst/dsp5/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -8.207    
  -------------------------------------------------------------------
                         slack                                  3.987    

Slack (MET) :             3.993ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_Filter_0/inst/dsp0/DSP48E1_inst/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.271ns  (logic 0.517ns (15.803%)  route 2.754ns (84.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 12.488 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.770     4.932    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y14         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/Q
                         net (fo=8, routed)           2.754     8.203    my_DSP_Hardware_i/my_Filter_0/inst/dsp0/B_IN[17]
    DSP48_X1Y24          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp0/DSP48E1_inst/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.576    12.488    my_DSP_Hardware_i/my_Filter_0/inst/dsp0/CLK
    DSP48_X1Y24          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp0/DSP48E1_inst/CLK
                         clock pessimism              0.249    12.737    
                         clock uncertainty           -0.035    12.702    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.506    12.196    my_DSP_Hardware_i/my_Filter_0/inst/dsp0/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                  3.993    

Slack (MET) :             4.122ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_Filter_0/inst/dsp5/DSP48E1_inst/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.517ns (16.461%)  route 2.624ns (83.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.770     4.932    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/Q
                         net (fo=8, routed)           2.624     8.072    my_DSP_Hardware_i/my_Filter_0/inst/dsp5/B_IN[5]
    DSP48_X1Y25          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp5/DSP48E1_inst/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.574    12.486    my_DSP_Hardware_i/my_Filter_0/inst/dsp5/CLK
    DSP48_X1Y25          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp5/DSP48E1_inst/CLK
                         clock pessimism              0.249    12.735    
                         clock uncertainty           -0.035    12.700    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.506    12.194    my_DSP_Hardware_i/my_Filter_0/inst/dsp5/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                  4.122    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_Filter_0/inst/dsp0/DSP48E1_inst/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.141ns  (logic 0.517ns (16.461%)  route 2.624ns (83.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 12.488 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.770     4.932    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/Q
                         net (fo=8, routed)           2.624     8.072    my_DSP_Hardware_i/my_Filter_0/inst/dsp0/B_IN[5]
    DSP48_X1Y24          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp0/DSP48E1_inst/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.576    12.488    my_DSP_Hardware_i/my_Filter_0/inst/dsp0/CLK
    DSP48_X1Y24          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp0/DSP48E1_inst/CLK
                         clock pessimism              0.249    12.737    
                         clock uncertainty           -0.035    12.702    
    DSP48_X1Y24          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -0.506    12.196    my_DSP_Hardware_i/my_Filter_0/inst/dsp0/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.124ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.517ns (16.463%)  route 2.623ns (83.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.484ns = ( 12.484 - 8.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.766     4.928    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y32         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[14]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y32         FDRE (Prop_fdre_C_Q)         0.517     5.445 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[14]/Q
                         net (fo=8, routed)           2.623     8.068    my_DSP_Hardware_i/my_Filter_0/inst/dsp6/B_IN[16]
    DSP48_X1Y26          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.572    12.484    my_DSP_Hardware_i/my_Filter_0/inst/dsp6/CLK
    DSP48_X1Y26          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
                         clock pessimism              0.249    12.733    
                         clock uncertainty           -0.035    12.698    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.506    12.192    my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.192    
                         arrival time                          -8.068    
  -------------------------------------------------------------------
                         slack                                  4.124    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_Filter_0/inst/dsp5/DSP48E1_inst/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.120ns  (logic 0.517ns (16.573%)  route 2.603ns (83.427%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.486ns = ( 12.486 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.770     4.932    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y35         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[2]/Q
                         net (fo=8, routed)           2.603     8.051    my_DSP_Hardware_i/my_Filter_0/inst/dsp5/B_IN[4]
    DSP48_X1Y25          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp5/DSP48E1_inst/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.574    12.486    my_DSP_Hardware_i/my_Filter_0/inst/dsp5/CLK
    DSP48_X1Y25          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp5/DSP48E1_inst/CLK
                         clock pessimism              0.249    12.735    
                         clock uncertainty           -0.035    12.700    
    DSP48_X1Y25          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.506    12.194    my_DSP_Hardware_i/my_Filter_0/inst/dsp5/DSP48E1_inst
  -------------------------------------------------------------------
                         required time                         12.194    
                         arrival time                          -8.051    
  -------------------------------------------------------------------
                         slack                                  4.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.330ns  (arrival time - required time)
  Source:                 adc_dat_a_i[3]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.828ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    W16                                               0.000     1.000 f  adc_dat_a_i[3] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[3]
    W16                  IBUF (Prop_ibuf_I_O)         0.828     1.828 f  adc_dat_a_i_IBUF[3]_inst/O
                         net (fo=1, routed)           0.000     1.828    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_i[3]
    ILOGIC_X0Y13         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.770     4.932    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/C
                         clock pessimism              0.000     4.932    
                         clock uncertainty            0.035     4.967    
    ILOGIC_X0Y13         FDRE (Hold_fdre_C_D)         0.191     5.158    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.158    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                 -3.330    

Slack (VIOLATED) :        -3.301ns  (arrival time - required time)
  Source:                 adc_dat_a_i[11]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.860ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    T14                                               0.000     1.000 f  adc_dat_a_i[11] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[11]
    T14                  IBUF (Prop_ibuf_I_O)         0.860     1.860 f  adc_dat_a_i_IBUF[11]_inst/O
                         net (fo=1, routed)           0.000     1.860    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_i[11]
    ILOGIC_X0Y40         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[11]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.773     4.935    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y40         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[11]/C
                         clock pessimism              0.000     4.935    
                         clock uncertainty            0.035     4.970    
    ILOGIC_X0Y40         FDRE (Hold_fdre_C_D)         0.191     5.161    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.161    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                 -3.301    

Slack (VIOLATED) :        -3.298ns  (arrival time - required time)
  Source:                 adc_dat_a_i[12]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.863ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    T15                                               0.000     1.000 f  adc_dat_a_i[12] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[12]
    T15                  IBUF (Prop_ibuf_I_O)         0.863     1.863 f  adc_dat_a_i_IBUF[12]_inst/O
                         net (fo=1, routed)           0.000     1.863    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_i[12]
    ILOGIC_X0Y39         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[12]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.773     4.935    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y39         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[12]/C
                         clock pessimism              0.000     4.935    
                         clock uncertainty            0.035     4.970    
    ILOGIC_X0Y39         FDRE (Hold_fdre_C_D)         0.191     5.161    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[12]
  -------------------------------------------------------------------
                         required time                         -5.161    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                 -3.298    

Slack (VIOLATED) :        -3.292ns  (arrival time - required time)
  Source:                 adc_dat_a_i[10]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.870ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    V13                                               0.000     1.000 f  adc_dat_a_i[10] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[10]
    V13                  IBUF (Prop_ibuf_I_O)         0.870     1.870 f  adc_dat_a_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000     1.870    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_i[10]
    ILOGIC_X0Y43         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[10]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.774     4.936    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y43         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[10]/C
                         clock pessimism              0.000     4.936    
                         clock uncertainty            0.035     4.971    
    ILOGIC_X0Y43         FDRE (Hold_fdre_C_D)         0.191     5.162    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.162    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                 -3.292    

Slack (VIOLATED) :        -3.278ns  (arrival time - required time)
  Source:                 adc_dat_a_i[9]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.884ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    V12                                               0.000     1.000 f  adc_dat_a_i[9] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[9]
    V12                  IBUF (Prop_ibuf_I_O)         0.884     1.884 f  adc_dat_a_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     1.884    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_i[9]
    ILOGIC_X0Y42         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[9]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.774     4.936    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y42         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[9]/C
                         clock pessimism              0.000     4.936    
                         clock uncertainty            0.035     4.971    
    ILOGIC_X0Y42         FDRE (Hold_fdre_C_D)         0.191     5.162    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.162    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                 -3.278    

Slack (VIOLATED) :        -3.275ns  (arrival time - required time)
  Source:                 adc_dat_a_i[14]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.879ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    T16                                               0.000     1.000 f  adc_dat_a_i[14] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[14]
    T16                  IBUF (Prop_ibuf_I_O)         0.879     1.879 f  adc_dat_a_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.000     1.879    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_i[14]
    ILOGIC_X0Y32         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[14]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.766     4.928    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y32         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[14]/C
                         clock pessimism              0.000     4.928    
                         clock uncertainty            0.035     4.963    
    ILOGIC_X0Y32         FDRE (Hold_fdre_C_D)         0.191     5.154    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.154    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                 -3.275    

Slack (VIOLATED) :        -3.272ns  (arrival time - required time)
  Source:                 adc_dat_a_i[8]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.890ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.936ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    W13                                               0.000     1.000 f  adc_dat_a_i[8] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[8]
    W13                  IBUF (Prop_ibuf_I_O)         0.890     1.890 f  adc_dat_a_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     1.890    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_i[8]
    ILOGIC_X0Y41         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[8]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.774     4.936    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y41         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[8]/C
                         clock pessimism              0.000     4.936    
                         clock uncertainty            0.035     4.971    
    ILOGIC_X0Y41         FDRE (Hold_fdre_C_D)         0.191     5.162    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.162    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                 -3.272    

Slack (VIOLATED) :        -3.247ns  (arrival time - required time)
  Source:                 adc_dat_a_i[2]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.911ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y17                                               0.000     1.000 f  adc_dat_a_i[2] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[2]
    Y17                  IBUF (Prop_ibuf_I_O)         0.911     1.911 f  adc_dat_a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     1.911    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_i[2]
    ILOGIC_X0Y35         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[2]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.770     4.932    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y35         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[2]/C
                         clock pessimism              0.000     4.932    
                         clock uncertainty            0.035     4.967    
    ILOGIC_X0Y35         FDRE (Hold_fdre_C_D)         0.191     5.158    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.158    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                 -3.247    

Slack (VIOLATED) :        -3.240ns  (arrival time - required time)
  Source:                 adc_dat_a_i[4]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.918ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.932ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y16                                               0.000     1.000 f  adc_dat_a_i[4] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[4]
    Y16                  IBUF (Prop_ibuf_I_O)         0.918     1.918 f  adc_dat_a_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     1.918    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_i[4]
    ILOGIC_X0Y36         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[4]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.770     4.932    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y36         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[4]/C
                         clock pessimism              0.000     4.932    
                         clock uncertainty            0.035     4.967    
    ILOGIC_X0Y36         FDRE (Hold_fdre_C_D)         0.191     5.158    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.158    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                 -3.240    

Slack (VIOLATED) :        -3.237ns  (arrival time - required time)
  Source:                 adc_dat_a_i[5]
                            (input port clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.913ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        4.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
                         input delay                  1.000     1.000    
    W15                                               0.000     1.000 f  adc_dat_a_i[5] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[5]
    W15                  IBUF (Prop_ibuf_I_O)         0.913     1.913 f  adc_dat_a_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     1.913    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_i[5]
    ILOGIC_X0Y29         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[5]/D  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.762     4.924    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y29         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[5]/C
                         clock pessimism              0.000     4.924    
                         clock uncertainty            0.035     4.959    
    ILOGIC_X0Y29         FDRE (Hold_fdre_C_D)         0.191     5.150    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.150    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                 -3.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/I
Min Period        n/a     DSP48E1/CLK       n/a            2.154         8.000       5.846      DSP48_X1Y22     my_DSP_Hardware_i/my_Filter_0/inst/dsp1/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            2.154         8.000       5.846      DSP48_X1Y20     my_DSP_Hardware_i/my_Filter_0/inst/dsp2/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            2.154         8.000       5.846      DSP48_X1Y21     my_DSP_Hardware_i/my_Filter_0/inst/dsp3/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            2.154         8.000       5.846      DSP48_X1Y23     my_DSP_Hardware_i/my_Filter_0/inst/dsp4/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            2.154         8.000       5.846      DSP48_X1Y25     my_DSP_Hardware_i/my_Filter_0/inst/dsp5/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            2.154         8.000       5.846      DSP48_X1Y26     my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
Min Period        n/a     DSP48E1/CLK       n/a            2.154         8.000       5.846      DSP48_X1Y24     my_DSP_Hardware_i/my_Filter_0/inst/dsp0/DSP48E1_inst/CLK
Min Period        n/a     FDRE/C            n/a            1.474         8.000       6.526      ILOGIC_X0Y43    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[10]/C
Min Period        n/a     FDRE/C            n/a            1.474         8.000       6.526      ILOGIC_X0Y40    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[11]/C
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2clk_out
  To Clock:  dac_2clk_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2clk_out
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2   my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac2_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y84    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt/C
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  dac_2ph_out
  To Clock:  dac_2ph_out

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_2ph_out
Waveform(ns):       { -0.500 1.500 }
Period(ns):         4.000
Sources:            { my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y3   my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac2ph_buf/I
Min Period  n/a     ODDR/C             n/a            1.474         4.000       2.526      OLOGIC_X0Y83    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk/C
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_fb
  To Clock:  dac_clk_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y4   my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dacfb_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        0.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_rst/D2
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.112ns  (logic 0.456ns (21.591%)  route 1.656ns (78.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.656     7.006    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y58         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_rst/D2
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.544     8.456    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y58         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_rst/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y58         ODDR (Setup_oddr_C_D2)      -0.834     7.917    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_rst
  -------------------------------------------------------------------
                         required time                          7.917    
                         arrival time                          -7.006    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             1.048ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_8/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 0.456ns (22.721%)  route 1.551ns (77.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.551     6.901    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y64         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_8/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.540     8.452    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y64         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_8/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y64         ODDR (Setup_oddr_C_R)       -0.798     7.949    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_8
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -6.901    
  -------------------------------------------------------------------
                         slack                                  1.048    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_sel/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.456ns (23.266%)  route 1.504ns (76.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 8.456 - 4.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.504     6.854    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y57         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.544     8.456    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y57         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_sel/C
                         clock pessimism              0.363     8.820    
                         clock uncertainty           -0.069     8.751    
    OLOGIC_X0Y57         ODDR (Setup_oddr_C_R)       -0.798     7.953    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_sel
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -6.854    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.188ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_6/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.866ns  (logic 0.456ns (24.439%)  route 1.410ns (75.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 8.451 - 4.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.410     6.760    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y66         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_6/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.539     8.451    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y66         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_6/C
                         clock pessimism              0.363     8.815    
                         clock uncertainty           -0.069     8.746    
    OLOGIC_X0Y66         ODDR (Setup_oddr_C_R)       -0.798     7.948    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_6
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                  1.188    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_9/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.858ns  (logic 0.456ns (24.546%)  route 1.402ns (75.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.402     6.752    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y63         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_9/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.540     8.452    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y63         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_9/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y63         ODDR (Setup_oddr_C_R)       -0.798     7.949    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_9
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -6.752    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_1/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.456ns (24.690%)  route 1.391ns (75.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.391     6.741    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y85         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_1/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.540     8.452    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y85         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_1/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y85         ODDR (Setup_oddr_C_R)       -0.798     7.949    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_1
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_11/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.456ns (24.859%)  route 1.378ns (75.141%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.378     6.728    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y69         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_11/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.535     8.447    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y69         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_11/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y69         ODDR (Setup_oddr_C_R)       -0.798     7.944    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_11
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -6.728    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             1.224ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_5/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.825ns  (logic 0.456ns (24.983%)  route 1.369ns (75.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.369     6.719    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.535     8.447    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y79         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_5/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y79         ODDR (Setup_oddr_C_R)       -0.798     7.944    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_5
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -6.719    
  -------------------------------------------------------------------
                         slack                                  1.224    

Slack (MET) :             1.251ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_0/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.804ns  (logic 0.456ns (25.279%)  route 1.348ns (74.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.452ns = ( 8.452 - 4.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.348     6.698    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.540     8.452    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y86         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_0/C
                         clock pessimism              0.363     8.816    
                         clock uncertainty           -0.069     8.747    
    OLOGIC_X0Y86         ODDR (Setup_oddr_C_R)       -0.798     7.949    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_0
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -6.698    
  -------------------------------------------------------------------
                         slack                                  1.251    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_10/R
                            (falling edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (dac_clk_out fall@4.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.797ns  (logic 0.456ns (25.375%)  route 1.341ns (74.625%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 8.447 - 4.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.341     6.691    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     4.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     6.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     6.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509     8.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     5.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594     6.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.535     8.447    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y70         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_10/C
                         clock pessimism              0.363     8.811    
                         clock uncertainty           -0.069     8.742    
    OLOGIC_X0Y70         ODDR (Setup_oddr_C_R)       -0.798     7.944    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_10
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                  1.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_7/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.141ns (17.377%)  route 0.670ns (82.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.670     2.450    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y65         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_7/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y65         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_7/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y65         ODDR (Hold_oddr_C_R)         0.476     2.148    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_7
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_13/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.141ns (17.167%)  route 0.680ns (82.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.680     2.460    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y92         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_13/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.853     1.999    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y92         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_13/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y92         ODDR (Hold_oddr_C_R)         0.476     2.150    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_13
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.460    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_4/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.141ns (17.104%)  route 0.683ns (82.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.683     2.463    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y80         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_4/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.847     1.993    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y80         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_4/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y80         ODDR (Hold_oddr_C_R)         0.476     2.144    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_4
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_10/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.141ns (16.946%)  route 0.691ns (83.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.691     2.470    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y70         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_10/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.847     1.993    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y70         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_10/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y70         ODDR (Hold_oddr_C_R)         0.476     2.144    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_10
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_0/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.141ns (16.828%)  route 0.697ns (83.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.697     2.476    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y86         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_0/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y86         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_0/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y86         ODDR (Hold_oddr_C_R)         0.476     2.148    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_0
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.476    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_sel/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.141ns (16.747%)  route 0.701ns (83.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.701     2.480    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y57         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_sel/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.853     1.999    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y57         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_sel/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y57         ODDR (Hold_oddr_C_R)         0.476     2.150    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_sel
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_2/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.141ns (16.774%)  route 0.700ns (83.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.700     2.479    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y82         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_2/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.849     1.995    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y82         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_2/C
                         clock pessimism             -0.325     1.670    
    OLOGIC_X0Y82         ODDR (Hold_oddr_C_R)         0.476     2.146    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_2
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_5/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.141ns (16.622%)  route 0.707ns (83.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.707     2.487    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y79         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_5/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.847     1.993    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y79         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_5/C
                         clock pessimism             -0.325     1.668    
    OLOGIC_X0Y79         ODDR (Hold_oddr_C_R)         0.476     2.144    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_5
  -------------------------------------------------------------------
                         required time                         -2.144    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_12/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.141ns (16.420%)  route 0.718ns (83.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.718     2.497    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y91         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_12/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.853     1.999    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y91         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_12/C
                         clock pessimism             -0.325     1.674    
    OLOGIC_X0Y91         ODDR (Hold_oddr_C_R)         0.476     2.150    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_12
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.497    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_9/R
                            (rising edge-triggered cell ODDR clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.141ns (16.400%)  route 0.719ns (83.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.719     2.498    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y63         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_9/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.851     1.997    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    OLOGIC_X0Y63         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_9/C
                         clock pessimism             -0.325     1.672    
    OLOGIC_X0Y63         ODDR (Hold_oddr_C_R)         0.476     2.148    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_9
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.350    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dac_clk_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0   my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y86    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_0/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y85    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_1/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y70    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_10/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y69    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_11/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y91    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_12/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y92    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_13/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y82    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_2/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y81    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_3/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y80    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_4/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y90    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y65    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y65    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y69    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y69    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y74    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y74    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y81    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y72    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y72    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y69    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[12]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X37Y69    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X42Y90    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y78    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y74    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y74    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y72    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y72    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X40Y71    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X36Y67    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_2clk_out

Setup :            1  Failing Endpoint ,  Worst Slack       -2.070ns,  Total Violation       -2.070ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.070ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt/R
                            (falling edge-triggered cell ODDR clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (dac_2clk_out fall@2.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.456ns (16.771%)  route 2.263ns (83.229%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 6.451 - 2.000 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          2.263     7.613    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y84         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out fall edge)
                                                      2.000     2.000 f  
    U18                                               0.000     2.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     2.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     2.940 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     4.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     4.912 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509     6.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.194     3.227 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           1.594     4.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.912 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac2_buf/O
                         net (fo=1, routed)           1.539     6.451    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_2clk_buf
    OLOGIC_X0Y84         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt/C
                         clock pessimism              0.079     6.530    
                         clock uncertainty           -0.189     6.341    
    OLOGIC_X0Y84         ODDR (Setup_oddr_C_R)       -0.798     5.543    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt
  -------------------------------------------------------------------
                         required time                          5.543    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                 -2.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt/R
                            (rising edge-triggered cell ODDR clocked by dac_2clk_out  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             dac_2clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_2clk_out rise@0.000ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.141ns (10.658%)  route 1.182ns (89.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.551     1.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     0.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     1.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     1.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     1.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.182     2.961    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y84         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_2clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT1
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_2clk_out
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac2_buf/O
                         net (fo=1, routed)           0.851     1.997    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_2clk_buf
    OLOGIC_X0Y84         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt/C
                         clock pessimism             -0.040     1.957    
                         clock uncertainty            0.189     2.146    
    OLOGIC_X0Y84         ODDR (Hold_oddr_C_R)         0.476     2.622    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_wrt
  -------------------------------------------------------------------
                         required time                         -2.622    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.340    





---------------------------------------------------------------------------------------------------
From Clock:  dac_clk_out
  To Clock:  dac_2ph_out

Setup :            1  Failing Endpoint ,  Worst Slack       -1.581ns,  Total Violation       -1.581ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.581ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk/R
                            (falling edge-triggered cell ODDR clocked by dac_2ph_out  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_2ph_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (dac_2ph_out fall@1.500ns - dac_clk_out rise@0.000ns)
  Data Path Delay:        1.730ns  (logic 0.456ns (26.352%)  route 1.274ns (73.648%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 5.951 - 1.500 ) 
    Source Clock Delay      (SCD):    4.894ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.702     4.863    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.557     1.306 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.754     3.060    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.161 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.733     4.894    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.456     5.350 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          1.274     6.625    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y83         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_2ph_out fall edge)
                                                      1.500     1.500 f  
    U18                                               0.000     1.500 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     1.500    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     2.440 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880     4.320    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092     4.412 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509     5.921    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -3.194     2.727 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT2
                         net (fo=1, routed)           1.594     4.321    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_2ph_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     4.412 f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac2ph_buf/O
                         net (fo=1, routed)           1.539     5.951    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_2ph_buf
    OLOGIC_X0Y83         ODDR                                         f  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk/C
                         clock pessimism              0.079     6.030    
                         clock uncertainty           -0.189     5.841    
    OLOGIC_X0Y83         ODDR (Setup_oddr_C_R)       -0.798     5.043    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk
  -------------------------------------------------------------------
                         required time                          5.043    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                 -1.581    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk/R
                            (rising edge-triggered cell ODDR clocked by dac_2ph_out  {rise@-0.500ns fall@1.500ns period=4.000ns})
  Path Group:             dac_2ph_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.500ns  (dac_2ph_out rise@7.500ns - dac_clk_out rise@8.000ns)
  Data Path Delay:        0.740ns  (logic 0.141ns (19.043%)  route 0.599ns (80.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 9.497 - 7.500 ) 
    Source Clock Delay      (SCD):    1.638ns = ( 9.638 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     8.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     9.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     9.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.551     9.606    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.073     8.533 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.497     9.030    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.056 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.583     9.638    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X39Y83         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     9.779 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst_reg/Q
                         net (fo=19, routed)          0.599    10.379    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_rst
    OLOGIC_X0Y83         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk/R
  -------------------------------------------------------------------    -------------------

                         (clock dac_2ph_out rise edge)
                                                      7.500     7.500 r  
    U18                                               0.000     7.500 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     7.500    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     7.933 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     8.616    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     8.646 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     9.463    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -1.390     8.073 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT2
                         net (fo=1, routed)           0.544     8.617    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_2ph_out
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     8.646 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac2ph_buf/O
                         net (fo=1, routed)           0.851     9.497    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_2ph_buf
    OLOGIC_X0Y83         ODDR                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk/C
                         clock pessimism             -0.040     9.457    
                         clock uncertainty            0.189     9.646    
    OLOGIC_X0Y83         ODDR (Hold_oddr_C_R)         0.476    10.122    my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_clk
  -------------------------------------------------------------------
                         required time                        -10.122    
                         arrival time                          10.379    
  -------------------------------------------------------------------
                         slack                                  0.257    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  dac_clk_out

Setup :            0  Failing Endpoints,  Worst Slack        3.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.816ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.697ns (18.195%)  route 3.134ns (81.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.770     4.932    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y35         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y35         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[2]/Q
                         net (fo=8, routed)           3.134     8.582    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[0]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.180     8.762 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b[2]_i_1/O
                         net (fo=1, routed)           0.000     8.762    my_DSP_Hardware_i/my_DA_Converter_0/inst/p_1_out[2]
    SLICE_X43Y71         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.554    12.466    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y71         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[2]/C
                         clock pessimism              0.249    12.715    
                         clock uncertainty           -0.166    12.549    
    SLICE_X43Y71         FDRE (Setup_fdre_C_D)        0.029    12.578    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[2]
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                          -8.762    
  -------------------------------------------------------------------
                         slack                                  3.816    

Slack (MET) :             3.895ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.749ns  (logic 0.697ns (18.591%)  route 3.052ns (81.409%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.935ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.773     4.935    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y39         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y39         FDRE (Prop_fdre_C_Q)         0.517     5.452 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[12]/Q
                         net (fo=8, routed)           3.052     8.504    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[10]
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.180     8.684 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b[12]_i_1/O
                         net (fo=1, routed)           0.000     8.684    my_DSP_Hardware_i/my_DA_Converter_0/inst/p_1_out[12]
    SLICE_X43Y69         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.555    12.467    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y69         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[12]/C
                         clock pessimism              0.249    12.716    
                         clock uncertainty           -0.166    12.550    
    SLICE_X43Y69         FDRE (Setup_fdre_C_D)        0.029    12.579    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[12]
  -------------------------------------------------------------------
                         required time                         12.579    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  3.895    

Slack (MET) :             3.903ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.697ns (18.559%)  route 3.059ns (81.441%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.470ns = ( 12.470 - 8.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.762     4.924    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y29         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y29         FDRE (Prop_fdre_C_Q)         0.517     5.441 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[5]/Q
                         net (fo=8, routed)           3.059     8.499    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[3]
    SLICE_X43Y67         LUT1 (Prop_lut1_I0_O)        0.180     8.679 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b[5]_i_1/O
                         net (fo=1, routed)           0.000     8.679    my_DSP_Hardware_i/my_DA_Converter_0/inst/p_1_out[5]
    SLICE_X43Y67         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.558    12.470    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y67         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[5]/C
                         clock pessimism              0.249    12.719    
                         clock uncertainty           -0.166    12.553    
    SLICE_X43Y67         FDRE (Setup_fdre_C_D)        0.029    12.582    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[5]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -8.679    
  -------------------------------------------------------------------
                         slack                                  3.903    

Slack (MET) :             3.934ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 0.697ns (18.752%)  route 3.020ns (81.248%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.769     4.931    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y34         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.517     5.448 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[6]/Q
                         net (fo=8, routed)           3.020     8.468    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[4]
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.180     8.648 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b[6]_i_1/O
                         net (fo=1, routed)           0.000     8.648    my_DSP_Hardware_i/my_DA_Converter_0/inst/p_1_out[6]
    SLICE_X43Y69         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.555    12.467    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y69         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[6]/C
                         clock pessimism              0.249    12.716    
                         clock uncertainty           -0.166    12.550    
    SLICE_X43Y69         FDRE (Setup_fdre_C_D)        0.032    12.582    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[6]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  3.934    

Slack (MET) :             4.097ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.697ns (19.577%)  route 2.863ns (80.423%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.762     4.924    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y30         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[13]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y30         FDRE (Prop_fdre_C_Q)         0.517     5.441 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[13]/Q
                         net (fo=8, routed)           2.863     8.304    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[11]
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.180     8.484 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b[13]_i_1/O
                         net (fo=1, routed)           0.000     8.484    my_DSP_Hardware_i/my_DA_Converter_0/inst/p_1_out[13]
    SLICE_X43Y69         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.555    12.467    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y69         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[13]/C
                         clock pessimism              0.249    12.716    
                         clock uncertainty           -0.166    12.550    
    SLICE_X43Y69         FDRE (Setup_fdre_C_D)        0.031    12.581    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[13]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  4.097    

Slack (MET) :             4.118ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.531ns  (logic 0.697ns (19.738%)  route 2.834ns (80.262%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 12.466 - 8.000 ) 
    Source Clock Delay      (SCD):    4.931ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.769     4.931    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y33         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         FDRE (Prop_fdre_C_Q)         0.517     5.448 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[7]/Q
                         net (fo=8, routed)           2.834     8.282    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[5]
    SLICE_X43Y71         LUT1 (Prop_lut1_I0_O)        0.180     8.462 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b[7]_i_1/O
                         net (fo=1, routed)           0.000     8.462    my_DSP_Hardware_i/my_DA_Converter_0/inst/p_1_out[7]
    SLICE_X43Y71         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.554    12.466    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y71         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[7]/C
                         clock pessimism              0.249    12.715    
                         clock uncertainty           -0.166    12.549    
    SLICE_X43Y71         FDRE (Setup_fdre_C_D)        0.031    12.580    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[7]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                  4.118    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.503ns  (logic 0.697ns (19.898%)  route 2.806ns (80.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 12.461 - 8.000 ) 
    Source Clock Delay      (SCD):    4.928ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.766     4.928    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y32         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[14]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y32         FDRE (Prop_fdre_C_Q)         0.517     5.445 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[14]/Q
                         net (fo=8, routed)           2.806     8.250    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[12]
    SLICE_X43Y75         LUT1 (Prop_lut1_I0_O)        0.180     8.430 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b[14]_i_1/O
                         net (fo=1, routed)           0.000     8.430    my_DSP_Hardware_i/my_DA_Converter_0/inst/p_1_out[14]
    SLICE_X43Y75         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.549    12.461    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y75         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[14]/C
                         clock pessimism              0.249    12.710    
                         clock uncertainty           -0.166    12.544    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)        0.029    12.573    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[14]
  -------------------------------------------------------------------
                         required time                         12.573    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.517ns (15.980%)  route 2.718ns (84.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 12.461 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.770     4.932    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y14         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y14         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[15]/Q
                         net (fo=8, routed)           2.718     8.167    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[13]
    SLICE_X43Y75         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.549    12.461    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y75         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[15]/C
                         clock pessimism              0.249    12.710    
                         clock uncertainty           -0.166    12.544    
    SLICE_X43Y75         FDRE (Setup_fdre_C_D)       -0.103    12.441    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[15]
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                          -8.167    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.307ns  (logic 0.697ns (21.077%)  route 2.610ns (78.923%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.463ns = ( 12.463 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.770     4.932    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[3]/Q
                         net (fo=8, routed)           2.610     8.058    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[1]
    SLICE_X43Y73         LUT1 (Prop_lut1_I0_O)        0.180     8.238 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b[3]_i_1/O
                         net (fo=1, routed)           0.000     8.238    my_DSP_Hardware_i/my_DA_Converter_0/inst/p_1_out[3]
    SLICE_X43Y73         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.551    12.463    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y73         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[3]/C
                         clock pessimism              0.249    12.712    
                         clock uncertainty           -0.166    12.546    
    SLICE_X43Y73         FDRE (Setup_fdre_C_D)        0.029    12.575    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[3]
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                          -8.238    
  -------------------------------------------------------------------
                         slack                                  4.336    

Slack (MET) :             4.574ns  (required time - arrival time)
  Source:                 my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dac_clk_out rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        3.076ns  (logic 0.697ns (22.660%)  route 2.379ns (77.340%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.467ns = ( 12.467 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           2.076     3.059    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.770     4.932    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk
    ILOGIC_X0Y36         FDRE                                         r  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         FDRE (Prop_fdre_C_Q)         0.517     5.449 f  my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_dat_a_reg[4]/Q
                         net (fo=8, routed)           2.379     7.827    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_b_i[2]
    SLICE_X43Y69         LUT1 (Prop_lut1_I0_O)        0.180     8.007 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b[4]_i_1/O
                         net (fo=1, routed)           0.000     8.007    my_DSP_Hardware_i/my_DA_Converter_0/inst/p_1_out[4]
    SLICE_X43Y69         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           1.880    10.820    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          1.509    12.421    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.194     9.227 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           1.594    10.821    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.912 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          1.555    12.467    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X43Y69         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[4]/C
                         clock pessimism              0.249    12.716    
                         clock uncertainty           -0.166    12.550    
    SLICE_X43Y69         FDRE (Setup_fdre_C_D)        0.031    12.581    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_b_reg[4]
  -------------------------------------------------------------------
                         required time                         12.581    
                         arrival time                          -8.007    
  -------------------------------------------------------------------
                         slack                                  4.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.171ns (29.762%)  route 0.404ns (70.238%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.645     1.701    my_DSP_Hardware_i/my_Filter_0/inst/dsp6/CLK
    DSP48_X1Y26          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[39])
                                                      0.126     1.827 f  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/P[39]
                         net (fo=1, routed)           0.404     2.230    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[11]
    SLICE_X37Y69         LUT1 (Prop_lut1_I0_O)        0.045     2.275 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[13]_i_1/O
                         net (fo=1, routed)           0.000     2.275    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[13]_i_1_n_0
    SLICE_X37Y69         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.848     1.994    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X37Y69         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[13]/C
                         clock pessimism             -0.090     1.904    
                         clock uncertainty            0.166     2.069    
    SLICE_X37Y69         FDRE (Hold_fdre_C_D)         0.091     2.160    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.171ns (27.277%)  route 0.456ns (72.723%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.645     1.701    my_DSP_Hardware_i/my_Filter_0/inst/dsp6/CLK
    DSP48_X1Y26          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[37])
                                                      0.126     1.827 f  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/P[37]
                         net (fo=1, routed)           0.456     2.283    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[9]
    SLICE_X36Y65         LUT1 (Prop_lut1_I0_O)        0.045     2.328 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[11]_i_1/O
                         net (fo=1, routed)           0.000     2.328    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[11]_i_1_n_0
    SLICE_X36Y65         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.852     1.998    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X36Y65         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[11]/C
                         clock pessimism             -0.090     1.908    
                         clock uncertainty            0.166     2.073    
    SLICE_X36Y65         FDRE (Hold_fdre_C_D)         0.091     2.164    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.171ns (26.969%)  route 0.463ns (73.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.645     1.701    my_DSP_Hardware_i/my_Filter_0/inst/dsp6/CLK
    DSP48_X1Y26          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[28])
                                                      0.126     1.827 f  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/P[28]
                         net (fo=1, routed)           0.463     2.290    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[0]
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.045     2.335 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[2]_i_1/O
                         net (fo=1, routed)           0.000     2.335    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[2]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.844     1.990    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X40Y74         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[2]/C
                         clock pessimism             -0.090     1.900    
                         clock uncertainty            0.166     2.065    
    SLICE_X40Y74         FDRE (Hold_fdre_C_D)         0.091     2.156    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.335    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.663ns  (logic 0.171ns (25.803%)  route 0.492ns (74.197%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.645     1.701    my_DSP_Hardware_i/my_Filter_0/inst/dsp6/CLK
    DSP48_X1Y26          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[33])
                                                      0.126     1.827 f  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/P[33]
                         net (fo=1, routed)           0.492     2.318    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[5]
    SLICE_X40Y71         LUT1 (Prop_lut1_I0_O)        0.045     2.363 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[7]_i_1/O
                         net (fo=1, routed)           0.000     2.363    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[7]_i_1_n_0
    SLICE_X40Y71         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.848     1.994    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X40Y71         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[7]/C
                         clock pessimism             -0.090     1.904    
                         clock uncertainty            0.166     2.069    
    SLICE_X40Y71         FDRE (Hold_fdre_C_D)         0.091     2.160    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.171ns (25.185%)  route 0.508ns (74.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.645     1.701    my_DSP_Hardware_i/my_Filter_0/inst/dsp6/CLK
    DSP48_X1Y26          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      0.126     1.827 f  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/P[36]
                         net (fo=1, routed)           0.508     2.335    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[8]
    SLICE_X36Y65         LUT1 (Prop_lut1_I0_O)        0.045     2.380 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[10]_i_1/O
                         net (fo=1, routed)           0.000     2.380    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[10]_i_1_n_0
    SLICE_X36Y65         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.852     1.998    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X36Y65         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[10]/C
                         clock pessimism             -0.090     1.908    
                         clock uncertainty            0.166     2.073    
    SLICE_X36Y65         FDRE (Hold_fdre_C_D)         0.092     2.165    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.126ns (19.095%)  route 0.534ns (80.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.645     1.701    my_DSP_Hardware_i/my_Filter_0/inst/dsp6/CLK
    DSP48_X1Y26          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.126     1.827 r  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/P[47]
                         net (fo=1, routed)           0.534     2.361    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[13]
    SLICE_X40Y78         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.848     1.994    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X40Y78         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[15]/C
                         clock pessimism             -0.090     1.904    
                         clock uncertainty            0.166     2.069    
    SLICE_X40Y78         FDRE (Hold_fdre_C_D)         0.070     2.139    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.139    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.171ns (24.871%)  route 0.517ns (75.129%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.645     1.701    my_DSP_Hardware_i/my_Filter_0/inst/dsp6/CLK
    DSP48_X1Y26          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[31])
                                                      0.126     1.827 f  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/P[31]
                         net (fo=1, routed)           0.517     2.343    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[3]
    SLICE_X40Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.388 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[5]_i_1/O
                         net (fo=1, routed)           0.000     2.388    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[5]_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.847     1.993    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X40Y72         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[5]/C
                         clock pessimism             -0.090     1.903    
                         clock uncertainty            0.166     2.068    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.091     2.159    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.159    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.171ns (23.853%)  route 0.546ns (76.147%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.645     1.701    my_DSP_Hardware_i/my_Filter_0/inst/dsp6/CLK
    DSP48_X1Y26          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[34])
                                                      0.126     1.827 f  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/P[34]
                         net (fo=1, routed)           0.546     2.373    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[6]
    SLICE_X36Y67         LUT1 (Prop_lut1_I0_O)        0.045     2.418 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[8]_i_1/O
                         net (fo=1, routed)           0.000     2.418    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[8]_i_1_n_0
    SLICE_X36Y67         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.850     1.996    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X36Y67         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[8]/C
                         clock pessimism             -0.090     1.906    
                         clock uncertainty            0.166     2.071    
    SLICE_X36Y67         FDRE (Hold_fdre_C_D)         0.091     2.162    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.171ns (23.467%)  route 0.558ns (76.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.645     1.701    my_DSP_Hardware_i/my_Filter_0/inst/dsp6/CLK
    DSP48_X1Y26          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[29])
                                                      0.126     1.827 f  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/P[29]
                         net (fo=1, routed)           0.558     2.384    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[1]
    SLICE_X40Y74         LUT1 (Prop_lut1_I0_O)        0.045     2.429 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[3]_i_1/O
                         net (fo=1, routed)           0.000     2.429    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[3]_i_1_n_0
    SLICE_X40Y74         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.844     1.990    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X40Y74         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[3]/C
                         clock pessimism             -0.090     1.900    
                         clock uncertainty            0.166     2.065    
    SLICE_X40Y74         FDRE (Hold_fdre_C_D)         0.092     2.157    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
                            (rising edge-triggered cell DSP48E1 clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dac_clk_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dac_clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dac_clk_out rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.171ns (22.623%)  route 0.585ns (77.377%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.627     1.029    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.645     1.701    my_DSP_Hardware_i/my_Filter_0/inst/dsp6/CLK
    DSP48_X1Y26          DSP48E1                                      r  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_CLK_P[32])
                                                      0.126     1.827 f  my_DSP_Hardware_i/my_Filter_0/inst/dsp6/DSP48E1_inst/P[32]
                         net (fo=1, routed)           0.585     2.412    my_DSP_Hardware_i/my_DA_Converter_0/inst/dat_a_i[4]
    SLICE_X40Y72         LUT1 (Prop_lut1_I0_O)        0.045     2.457 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[6]_i_1/O
                         net (fo=1, routed)           0.000     2.457    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a[6]_i_1_n_0
    SLICE_X40Y72         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dac_clk_out rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_p_i
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_clk/O
                         net (fo=1, routed)           0.683     1.116    my_DSP_Hardware_i/my_AD_Converter_0/inst/adc_clk_in
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  my_DSP_Hardware_i/my_AD_Converter_0/inst/i_adc_buf/O
                         net (fo=22, routed)          0.817     1.963    my_DSP_Hardware_i/my_DA_Converter_0/inst/adc_clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.390     0.573 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac_plle2/CLKOUT0
                         net (fo=1, routed)           0.544     1.117    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.146 r  my_DSP_Hardware_i/my_DA_Converter_0/inst/i_dac1_buf/O
                         net (fo=45, routed)          0.847     1.993    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_clk_buf
    SLICE_X40Y72         FDRE                                         r  my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[6]/C
                         clock pessimism             -0.090     1.903    
                         clock uncertainty            0.166     2.068    
    SLICE_X40Y72         FDRE (Hold_fdre_C_D)         0.092     2.160    my_DSP_Hardware_i/my_DA_Converter_0/inst/dac_dat_a_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.296    





