

================================================================
== Vitis HLS Report for 'solveComplmentaryPatch'
================================================================
* Date:           Thu Jul 18 17:17:08 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |           Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- getIndexFromZ_loop           |        ?|        ?|         2|          1|          1|      ?|       yes|
        |- VITIS_LOOP_899_1             |        ?|        ?|         ?|          -|          -|      5|        no|
        | + getIndexFromZ_loop          |        ?|        ?|         2|          1|          1|      ?|       yes|
        |- VITIS_LOOP_907_2             |        5|        5|         2|          1|          1|      5|       yes|
        |- VITIS_LOOP_919_3             |        5|        5|         2|          1|          1|      5|       yes|
        |- VITIS_LOOP_928_4             |        5|        5|         2|          1|          1|      5|       yes|
        |- VITIS_LOOP_936_5             |       11|       11|         8|          1|          1|      5|       yes|
        |- VITIS_LOOP_941_6             |        7|        7|         4|          1|          1|      5|       yes|
        |- VITIS_LOOP_947_7             |        6|        6|         3|          1|          1|      5|       yes|
        |- VITIS_LOOP_953_8             |       15|       15|        13|          1|          1|      4|       yes|
        |- VITIS_LOOP_965_9             |        5|        5|         3|          1|          1|      4|       yes|
        |- superpointEqualCheck_2_loop  |       41|      125|        21|         21|          1|  1 ~ 5|       yes|
        +-------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 2
  * Pipeline-5: initiation interval (II) = 1, depth = 8
  * Pipeline-6: initiation interval (II) = 1, depth = 4
  * Pipeline-7: initiation interval (II) = 1, depth = 3
  * Pipeline-8: initiation interval (II) = 1, depth = 13
  * Pipeline-9: initiation interval (II) = 1, depth = 3
  * Pipeline-10: initiation interval (II) = 21, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 121
* Pipeline : 11
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
  Pipeline-1 : II = 1, D = 2, States = { 19 20 }
  Pipeline-2 : II = 1, D = 2, States = { 22 23 }
  Pipeline-3 : II = 1, D = 2, States = { 25 26 }
  Pipeline-4 : II = 1, D = 2, States = { 28 29 }
  Pipeline-5 : II = 1, D = 8, States = { 30 31 32 33 34 35 36 37 }
  Pipeline-6 : II = 1, D = 4, States = { 39 40 41 42 }
  Pipeline-7 : II = 1, D = 3, States = { 44 45 46 }
  Pipeline-8 : II = 1, D = 13, States = { 48 49 50 51 52 53 54 55 56 57 58 59 60 }
  Pipeline-9 : II = 1, D = 3, States = { 62 63 64 }
  Pipeline-10 : II = 21, D = 21, States = { 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 7 24 22 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 19 
21 --> 6 
22 --> 24 23 
23 --> 22 
24 --> 25 28 
25 --> 27 26 
26 --> 25 
27 --> 30 
28 --> 27 29 
29 --> 28 
30 --> 38 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 30 
38 --> 39 
39 --> 43 40 
40 --> 41 
41 --> 42 
42 --> 39 
43 --> 44 
44 --> 47 45 
45 --> 46 
46 --> 44 
47 --> 48 
48 --> 61 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 48 
61 --> 62 
62 --> 65 63 
63 --> 64 
64 --> 62 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 101 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 102 80 
101 --> 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 101 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%current_z_i_index = alloca i64 1" [patchMaker.cpp:896]   --->   Operation 122 'alloca' 'current_z_i_index' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%new_z_i_index = alloca i64 1" [patchMaker.cpp:897]   --->   Operation 123 'alloca' 'new_z_i_index' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%new_z_i_V = alloca i64 1" [patchMaker.cpp:945]   --->   Operation 124 'alloca' 'new_z_i_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 4"   --->   Operation 125 'getelementptr' 'GDn_points_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [2/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr"   --->   Operation 126 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%z_top_min_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %z_top_min_read"   --->   Operation 127 'read' 'z_top_min_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%p_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read13"   --->   Operation 128 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%p_read_3 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read12"   --->   Operation 129 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%original_d_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %original_d"   --->   Operation 130 'read' 'original_d_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%original_c_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %original_c"   --->   Operation 131 'read' 'original_c_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%white_space_height_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %white_space_height_read"   --->   Operation 132 'read' 'white_space_height_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%complementary_apexZ0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %complementary_apexZ0"   --->   Operation 133 'read' 'complementary_apexZ0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%previous_z_top_min_read_1 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %previous_z_top_min_read"   --->   Operation 134 'read' 'previous_z_top_min_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%nPatchesAtOriginal_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %nPatchesAtOriginal"   --->   Operation 135 'read' 'nPatchesAtOriginal_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl"   --->   Operation 136 'read' 'ppl_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_14, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_14, i32 0, i32 0, void @empty_12, i32 4294967295, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr"   --->   Operation 139 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%rhs = sext i32 %z_top_min_read_1"   --->   Operation 140 'sext' 'rhs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.38ns)   --->   "%br_ln412 = br void" [patchMaker.cpp:412]   --->   Operation 141 'br' 'br_ln412' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%i = phi i8 0, void %.lr.ph.i, i8 %i_4, void %.split52"   --->   Operation 142 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%index = phi i8 0, void %.lr.ph.i, i8 %index_1, void %.split52"   --->   Operation 143 'phi' 'index' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%minVal = phi i64 9223372036854775807, void %.lr.ph.i, i64 %minVal_1, void %.split52"   --->   Operation 144 'phi' 'minVal' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.70ns)   --->   "%i_4 = add i8 %i, i8 1" [patchMaker.cpp:412]   --->   Operation 145 'add' 'i_4' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 146 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln412 = zext i8 %i" [patchMaker.cpp:412]   --->   Operation 147 'zext' 'zext_ln412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.85ns)   --->   "%icmp_ln412 = icmp_slt  i32 %zext_ln412, i32 %GDn_points_load" [patchMaker.cpp:412]   --->   Operation 148 'icmp' 'icmp_ln412' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln412 = br i1 %icmp_ln412, void %_Z16get_index_from_zi6ap_intILi32EERA5_A128_A2_S0_RA5_i.exit.loopexit, void %.split52" [patchMaker.cpp:412]   --->   Operation 149 'br' 'br_ln412' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %i, i1 0"   --->   Operation 150 'bitconcatenate' 'tmp_6' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%or_ln215 = or i9 %tmp_6, i9 1"   --->   Operation 151 'or' 'or_ln215' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i55.i9, i55 2, i9 %or_ln215"   --->   Operation 152 'bitconcatenate' 'tmp_7' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr = getelementptr i32 %GDarrayDecoded, i64 0, i64 %tmp_7"   --->   Operation 153 'getelementptr' 'GDarrayDecoded_addr' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_3 : Operation 154 [2/2] (1.20ns)   --->   "%lhs = load i11 %GDarrayDecoded_addr"   --->   Operation 154 'load' 'lhs' <Predicate = (icmp_ln412)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>

State 4 <SV = 3> <Delay = 4.67>
ST_4 : Operation 155 [1/1] (0.00ns)   --->   "%specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [patchMaker.cpp:409]   --->   Operation 155 'specloopname' 'specloopname_ln409' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_4 : Operation 156 [1/2] (1.20ns)   --->   "%lhs = load i11 %GDarrayDecoded_addr"   --->   Operation 156 'load' 'lhs' <Predicate = (icmp_ln412)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i32 %lhs"   --->   Operation 157 'sext' 'sext_ln215' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_4 : Operation 158 [1/1] (0.88ns)   --->   "%ret = sub i33 %sext_ln215, i33 %rhs"   --->   Operation 158 'sub' 'ret' <Predicate = (icmp_ln412)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (0.89ns)   --->   "%sub_ln180 = sub i33 0, i33 %ret" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 159 'sub' 'sub_ln180' <Predicate = (icmp_ln412)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret, i32 32" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 160 'bitselect' 'tmp_31' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.22ns)   --->   "%diff = select i1 %tmp_31, i33 %sub_ln180, i33 %ret" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 161 'select' 'diff' <Predicate = (icmp_ln412)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln414 = sext i33 %diff" [patchMaker.cpp:414]   --->   Operation 162 'sext' 'sext_ln414' <Predicate = (icmp_ln412)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (1.06ns)   --->   "%icmp_ln415 = icmp_slt  i64 %sext_ln414, i64 %minVal" [patchMaker.cpp:415]   --->   Operation 163 'icmp' 'icmp_ln415' <Predicate = (icmp_ln412)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.41ns)   --->   "%minVal_1 = select i1 %icmp_ln415, i64 %sext_ln414, i64 %minVal" [patchMaker.cpp:415]   --->   Operation 164 'select' 'minVal_1' <Predicate = (icmp_ln412)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.30ns)   --->   "%index_1 = select i1 %icmp_ln415, i8 %i, i8 %index" [patchMaker.cpp:415]   --->   Operation 165 'select' 'index_1' <Predicate = (icmp_ln412)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 166 'br' 'br_ln0' <Predicate = (icmp_ln412)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.38>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln896 = zext i8 %index" [patchMaker.cpp:896]   --->   Operation 167 'zext' 'zext_ln896' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.38ns)   --->   "%br_ln899 = br void" [patchMaker.cpp:899]   --->   Operation 168 'br' 'br_ln899' <Predicate = true> <Delay = 0.38>

State 6 <SV = 4> <Delay = 1.24>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%i_17 = phi i3 0, void %_Z16get_index_from_zi6ap_intILi32EERA5_A128_A2_S0_RA5_i.exit.loopexit, i3 %add_ln901, void %_Z16get_index_from_zi6ap_intILi32EERA5_A128_A2_S0_RA5_i.exit49.loopexit" [patchMaker.cpp:901]   --->   Operation 169 'phi' 'i_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.57ns)   --->   "%add_ln901 = add i3 %i_17, i3 1" [patchMaker.cpp:901]   --->   Operation 170 'add' 'add_ln901' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.49ns)   --->   "%icmp_ln899 = icmp_eq  i3 %i_17, i3 5" [patchMaker.cpp:899]   --->   Operation 171 'icmp' 'icmp_ln899' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 172 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln899 = br i1 %icmp_ln899, void %.split50, void" [patchMaker.cpp:899]   --->   Operation 173 'br' 'br_ln899' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.85ns)   --->   "%icmp_ln870 = icmp_eq  i32 %z_top_min_read_1, i32 %previous_z_top_min_read_1"   --->   Operation 174 'icmp' 'icmp_ln870' <Predicate = (icmp_ln899)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 175 [1/1] (0.38ns)   --->   "%br_ln904 = br i1 %icmp_ln870, void %.loopexit20, void" [patchMaker.cpp:904]   --->   Operation 175 'br' 'br_ln904' <Predicate = (icmp_ln899)> <Delay = 0.38>
ST_6 : Operation 176 [1/1] (0.70ns)   --->   "%add_ln906 = add i9 %zext_ln896, i9 1" [patchMaker.cpp:906]   --->   Operation 176 'add' 'add_ln906' <Predicate = (icmp_ln899 & icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (0.38ns)   --->   "%br_ln907 = br void" [patchMaker.cpp:907]   --->   Operation 177 'br' 'br_ln907' <Predicate = (icmp_ln899 & icmp_ln870)> <Delay = 0.38>

State 7 <SV = 5> <Delay = 1.65>
ST_7 : Operation 178 [12/12] (1.65ns)   --->   "%z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii" [patchMaker.cpp:901]   --->   Operation 178 'call' 'z_value_V' <Predicate = true> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 6> <Delay = 7.30>
ST_8 : Operation 179 [11/12] (7.30ns)   --->   "%z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii" [patchMaker.cpp:901]   --->   Operation 179 'call' 'z_value_V' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 7.30>
ST_9 : Operation 180 [10/12] (7.30ns)   --->   "%z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii" [patchMaker.cpp:901]   --->   Operation 180 'call' 'z_value_V' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 181 [9/12] (7.30ns)   --->   "%z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii" [patchMaker.cpp:901]   --->   Operation 181 'call' 'z_value_V' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 7.30>
ST_11 : Operation 182 [8/12] (7.30ns)   --->   "%z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii" [patchMaker.cpp:901]   --->   Operation 182 'call' 'z_value_V' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 7.30>
ST_12 : Operation 183 [7/12] (7.30ns)   --->   "%z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii" [patchMaker.cpp:901]   --->   Operation 183 'call' 'z_value_V' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 7.30>
ST_13 : Operation 184 [6/12] (7.30ns)   --->   "%z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii" [patchMaker.cpp:901]   --->   Operation 184 'call' 'z_value_V' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 7.30>
ST_14 : Operation 185 [5/12] (7.30ns)   --->   "%z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii" [patchMaker.cpp:901]   --->   Operation 185 'call' 'z_value_V' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 13> <Delay = 7.30>
ST_15 : Operation 186 [4/12] (7.30ns)   --->   "%z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii" [patchMaker.cpp:901]   --->   Operation 186 'call' 'z_value_V' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 14> <Delay = 7.30>
ST_16 : Operation 187 [3/12] (7.30ns)   --->   "%z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii" [patchMaker.cpp:901]   --->   Operation 187 'call' 'z_value_V' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 7.30>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln899 = zext i3 %i_17" [patchMaker.cpp:899]   --->   Operation 188 'zext' 'zext_ln899' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 189 [2/12] (7.30ns)   --->   "%z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii" [patchMaker.cpp:901]   --->   Operation 189 'call' 'z_value_V' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%GDn_points_addr_1 = getelementptr i32 %GDn_points, i64 0, i64 %zext_ln899" [patchMaker.cpp:899]   --->   Operation 190 'getelementptr' 'GDn_points_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 191 [2/2] (0.69ns)   --->   "%GDn_points_load_1 = load i3 %GDn_points_addr_1" [patchMaker.cpp:899]   --->   Operation 191 'load' 'GDn_points_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 18 <SV = 16> <Delay = 3.89>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "%specloopname_ln899 = specloopname void @_ssdm_op_SpecLoopName, void @empty_40" [patchMaker.cpp:899]   --->   Operation 192 'specloopname' 'specloopname_ln899' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 193 [1/12] (3.89ns)   --->   "%z_value_V = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %z_top_min_read_1, i3 1, i3 5, i3 %add_ln901, i25 %radii" [patchMaker.cpp:901]   --->   Operation 193 'call' 'z_value_V' <Predicate = true> <Delay = 3.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %i_17, i7 0"   --->   Operation 194 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_32_cast = zext i10 %tmp_9"   --->   Operation 195 'zext' 'tmp_32_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 196 [1/2] (0.69ns)   --->   "%GDn_points_load_1 = load i3 %GDn_points_addr_1" [patchMaker.cpp:899]   --->   Operation 196 'load' 'GDn_points_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "%rhs_2 = sext i32 %z_value_V" [patchMaker.cpp:901]   --->   Operation 197 'sext' 'rhs_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 198 [1/1] (0.38ns)   --->   "%br_ln412 = br void" [patchMaker.cpp:412]   --->   Operation 198 'br' 'br_ln412' <Predicate = true> <Delay = 0.38>

State 19 <SV = 17> <Delay = 1.92>
ST_19 : Operation 199 [1/1] (0.00ns)   --->   "%i_5 = phi i8 0, void %.split50, i8 %i_13, void %.split47"   --->   Operation 199 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 200 [1/1] (0.70ns)   --->   "%i_13 = add i8 %i_5, i8 1" [patchMaker.cpp:412]   --->   Operation 200 'add' 'i_13' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln412_1 = zext i8 %i_5" [patchMaker.cpp:412]   --->   Operation 201 'zext' 'zext_ln412_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 202 [1/1] (0.85ns)   --->   "%icmp_ln412_1 = icmp_slt  i32 %zext_ln412_1, i32 %GDn_points_load_1" [patchMaker.cpp:412]   --->   Operation 202 'icmp' 'icmp_ln412_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln412 = br i1 %icmp_ln412_1, void %_Z16get_index_from_zi6ap_intILi32EERA5_A128_A2_S0_RA5_i.exit49.loopexit, void %.split47" [patchMaker.cpp:412]   --->   Operation 203 'br' 'br_ln412' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i8 %i_5"   --->   Operation 204 'zext' 'zext_ln215' <Predicate = (icmp_ln412_1)> <Delay = 0.00>
ST_19 : Operation 205 [1/1] (0.72ns)   --->   "%add_ln215 = add i11 %tmp_32_cast, i11 %zext_ln215"   --->   Operation 205 'add' 'add_ln215' <Predicate = (icmp_ln412_1)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln215 = shl i11 %add_ln215, i11 1"   --->   Operation 206 'shl' 'shl_ln215' <Predicate = (icmp_ln412_1)> <Delay = 0.00>
ST_19 : Operation 207 [1/1] (0.00ns)   --->   "%or_ln215_1 = or i11 %shl_ln215, i11 1"   --->   Operation 207 'or' 'or_ln215_1' <Predicate = (icmp_ln412_1)> <Delay = 0.00>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i11 %or_ln215_1"   --->   Operation 208 'zext' 'zext_ln215_1' <Predicate = (icmp_ln412_1)> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr_1 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln215_1"   --->   Operation 209 'getelementptr' 'GDarrayDecoded_addr_1' <Predicate = (icmp_ln412_1)> <Delay = 0.00>
ST_19 : Operation 210 [2/2] (1.20ns)   --->   "%lhs_2 = load i11 %GDarrayDecoded_addr_1"   --->   Operation 210 'load' 'lhs_2' <Predicate = (icmp_ln412_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>

State 20 <SV = 18> <Delay = 4.67>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%index_2 = phi i8 0, void %.split50, i8 %index_3, void %.split47"   --->   Operation 211 'phi' 'index_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%minVal_2 = phi i64 9223372036854775807, void %.split50, i64 %minVal_3, void %.split47"   --->   Operation 212 'phi' 'minVal_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 213 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 213 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 214 [1/1] (0.00ns)   --->   "%specloopname_ln409 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [patchMaker.cpp:409]   --->   Operation 214 'specloopname' 'specloopname_ln409' <Predicate = (icmp_ln412_1)> <Delay = 0.00>
ST_20 : Operation 215 [1/2] (1.20ns)   --->   "%lhs_2 = load i11 %GDarrayDecoded_addr_1"   --->   Operation 215 'load' 'lhs_2' <Predicate = (icmp_ln412_1)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_20 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln215_4 = sext i32 %lhs_2"   --->   Operation 216 'sext' 'sext_ln215_4' <Predicate = (icmp_ln412_1)> <Delay = 0.00>
ST_20 : Operation 217 [1/1] (0.88ns)   --->   "%ret_3 = sub i33 %sext_ln215_4, i33 %rhs_2"   --->   Operation 217 'sub' 'ret_3' <Predicate = (icmp_ln412_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 218 [1/1] (0.89ns)   --->   "%sub_ln180_1 = sub i33 0, i33 %ret_3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 218 'sub' 'sub_ln180_1' <Predicate = (icmp_ln412_1)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %ret_3, i32 32" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 219 'bitselect' 'tmp_32' <Predicate = (icmp_ln412_1)> <Delay = 0.00>
ST_20 : Operation 220 [1/1] (0.22ns)   --->   "%diff_1 = select i1 %tmp_32, i33 %sub_ln180_1, i33 %ret_3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 220 'select' 'diff_1' <Predicate = (icmp_ln412_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln414_1 = sext i33 %diff_1" [patchMaker.cpp:414]   --->   Operation 221 'sext' 'sext_ln414_1' <Predicate = (icmp_ln412_1)> <Delay = 0.00>
ST_20 : Operation 222 [1/1] (1.06ns)   --->   "%icmp_ln415_1 = icmp_slt  i64 %sext_ln414_1, i64 %minVal_2" [patchMaker.cpp:415]   --->   Operation 222 'icmp' 'icmp_ln415_1' <Predicate = (icmp_ln412_1)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 223 [1/1] (0.41ns)   --->   "%minVal_3 = select i1 %icmp_ln415_1, i64 %sext_ln414_1, i64 %minVal_2" [patchMaker.cpp:415]   --->   Operation 223 'select' 'minVal_3' <Predicate = (icmp_ln412_1)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 224 [1/1] (0.30ns)   --->   "%index_3 = select i1 %icmp_ln415_1, i8 %i_5, i8 %index_2" [patchMaker.cpp:415]   --->   Operation 224 'select' 'index_3' <Predicate = (icmp_ln412_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 225 'br' 'br_ln0' <Predicate = (icmp_ln412_1)> <Delay = 0.00>

State 21 <SV = 19> <Delay = 0.66>
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "%current_z_i_index_addr = getelementptr i8 %current_z_i_index, i64 0, i64 %zext_ln899" [patchMaker.cpp:901]   --->   Operation 226 'getelementptr' 'current_z_i_index_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 227 [1/1] (0.66ns)   --->   "%store_ln901 = store i8 %index_2, i3 %current_z_i_index_addr" [patchMaker.cpp:901]   --->   Operation 227 'store' 'store_ln901' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 228 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 22 <SV = 5> <Delay = 0.66>
ST_22 : Operation 229 [1/1] (0.00ns)   --->   "%i_7 = phi i3 %add_ln907, void %.split45, i3 0, void" [patchMaker.cpp:907]   --->   Operation 229 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 230 [1/1] (0.57ns)   --->   "%add_ln907 = add i3 %i_7, i3 1" [patchMaker.cpp:907]   --->   Operation 230 'add' 'add_ln907' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 231 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 231 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 232 [1/1] (0.49ns)   --->   "%icmp_ln907 = icmp_eq  i3 %i_7, i3 5" [patchMaker.cpp:907]   --->   Operation 232 'icmp' 'icmp_ln907' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 233 [1/1] (0.00ns)   --->   "%empty_74 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 233 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln907 = br i1 %icmp_ln907, void %.split45, void %.loopexit20.loopexit" [patchMaker.cpp:907]   --->   Operation 234 'br' 'br_ln907' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 235 [1/1] (0.00ns)   --->   "%i_7_cast = zext i3 %i_7" [patchMaker.cpp:907]   --->   Operation 235 'zext' 'i_7_cast' <Predicate = (!icmp_ln907)> <Delay = 0.00>
ST_22 : Operation 236 [1/1] (0.00ns)   --->   "%current_z_i_index_addr_1 = getelementptr i8 %current_z_i_index, i64 0, i64 %i_7_cast" [patchMaker.cpp:909]   --->   Operation 236 'getelementptr' 'current_z_i_index_addr_1' <Predicate = (!icmp_ln907)> <Delay = 0.00>
ST_22 : Operation 237 [2/2] (0.66ns)   --->   "%current_z_i_index_load = load i3 %current_z_i_index_addr_1" [patchMaker.cpp:909]   --->   Operation 237 'load' 'current_z_i_index_load' <Predicate = (!icmp_ln907)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>

State 23 <SV = 6> <Delay = 2.03>
ST_23 : Operation 238 [1/1] (0.00ns)   --->   "%specloopname_ln907 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38" [patchMaker.cpp:907]   --->   Operation 238 'specloopname' 'specloopname_ln907' <Predicate = (!icmp_ln907)> <Delay = 0.00>
ST_23 : Operation 239 [1/2] (0.66ns)   --->   "%current_z_i_index_load = load i3 %current_z_i_index_addr_1" [patchMaker.cpp:909]   --->   Operation 239 'load' 'current_z_i_index_load' <Predicate = (!icmp_ln907)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_23 : Operation 240 [1/1] (0.70ns)   --->   "%add_ln909 = add i8 %current_z_i_index_load, i8 1" [patchMaker.cpp:909]   --->   Operation 240 'add' 'add_ln909' <Predicate = (!icmp_ln907)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 241 [1/1] (0.00ns)   --->   "%new_z_i_index_addr = getelementptr i8 %new_z_i_index, i64 0, i64 %i_7_cast" [patchMaker.cpp:909]   --->   Operation 241 'getelementptr' 'new_z_i_index_addr' <Predicate = (!icmp_ln907)> <Delay = 0.00>
ST_23 : Operation 242 [1/1] (0.66ns)   --->   "%store_ln909 = store i8 %add_ln909, i3 %new_z_i_index_addr" [patchMaker.cpp:909]   --->   Operation 242 'store' 'store_ln909' <Predicate = (!icmp_ln907)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_23 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 243 'br' 'br_ln0' <Predicate = (!icmp_ln907)> <Delay = 0.00>

State 24 <SV = 6> <Delay = 1.10>
ST_24 : Operation 244 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.loopexit20"   --->   Operation 244 'br' 'br_ln0' <Predicate = (icmp_ln870)> <Delay = 0.38>
ST_24 : Operation 245 [1/1] (0.00ns)   --->   "%empty_75 = phi i9 %zext_ln896, void, i9 %add_ln906, void %.loopexit20.loopexit" [patchMaker.cpp:896]   --->   Operation 245 'phi' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %white_space_height_read_1, i32 63" [patchMaker.cpp:915]   --->   Operation 246 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln915 = br i1 %tmp_33, void, void" [patchMaker.cpp:915]   --->   Operation 247 'br' 'br_ln915' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 248 [1/1] (0.88ns)   --->   "%add_ln926 = add i32 %p_read, i32 1" [patchMaker.cpp:926]   --->   Operation 248 'add' 'add_ln926' <Predicate = (!tmp_33)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 249 [1/1] (0.71ns)   --->   "%add_ln927 = add i9 %empty_75, i9 1" [patchMaker.cpp:927]   --->   Operation 249 'add' 'add_ln927' <Predicate = (!tmp_33)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln928 = zext i9 %add_ln927" [patchMaker.cpp:928]   --->   Operation 250 'zext' 'zext_ln928' <Predicate = (!tmp_33)> <Delay = 0.00>
ST_24 : Operation 251 [1/1] (0.38ns)   --->   "%br_ln928 = br void" [patchMaker.cpp:928]   --->   Operation 251 'br' 'br_ln928' <Predicate = (!tmp_33)> <Delay = 0.38>
ST_24 : Operation 252 [1/1] (0.88ns)   --->   "%add_ln917 = add i32 %p_read_3, i32 1" [patchMaker.cpp:917]   --->   Operation 252 'add' 'add_ln917' <Predicate = (tmp_33)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 253 [1/1] (0.71ns)   --->   "%add_ln918 = add i9 %empty_75, i9 511" [patchMaker.cpp:918]   --->   Operation 253 'add' 'add_ln918' <Predicate = (tmp_33)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln919 = sext i9 %add_ln918" [patchMaker.cpp:919]   --->   Operation 254 'sext' 'sext_ln919' <Predicate = (tmp_33)> <Delay = 0.00>
ST_24 : Operation 255 [1/1] (0.38ns)   --->   "%br_ln919 = br void" [patchMaker.cpp:919]   --->   Operation 255 'br' 'br_ln919' <Predicate = (tmp_33)> <Delay = 0.38>

State 25 <SV = 7> <Delay = 0.66>
ST_25 : Operation 256 [1/1] (0.00ns)   --->   "%i_9 = phi i3 %add_ln928, void %.split43, i3 0, void" [patchMaker.cpp:928]   --->   Operation 256 'phi' 'i_9' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 257 [1/1] (0.57ns)   --->   "%add_ln928 = add i3 %i_9, i3 1" [patchMaker.cpp:928]   --->   Operation 257 'add' 'add_ln928' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 258 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 258 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 259 [1/1] (0.49ns)   --->   "%icmp_ln928 = icmp_eq  i3 %i_9, i3 5" [patchMaker.cpp:928]   --->   Operation 259 'icmp' 'icmp_ln928' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 260 [1/1] (0.00ns)   --->   "%empty_77 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 260 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln928 = br i1 %icmp_ln928, void %.split43, void %.loopexit18.loopexit" [patchMaker.cpp:928]   --->   Operation 261 'br' 'br_ln928' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "%i_9_cast = zext i3 %i_9" [patchMaker.cpp:928]   --->   Operation 262 'zext' 'i_9_cast' <Predicate = (!icmp_ln928)> <Delay = 0.00>
ST_25 : Operation 263 [1/1] (0.00ns)   --->   "%current_z_i_index_addr_3 = getelementptr i8 %current_z_i_index, i64 0, i64 %i_9_cast" [patchMaker.cpp:930]   --->   Operation 263 'getelementptr' 'current_z_i_index_addr_3' <Predicate = (!icmp_ln928)> <Delay = 0.00>
ST_25 : Operation 264 [2/2] (0.66ns)   --->   "%current_z_i_index_load_2 = load i3 %current_z_i_index_addr_3" [patchMaker.cpp:930]   --->   Operation 264 'load' 'current_z_i_index_load_2' <Predicate = (!icmp_ln928)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>

State 26 <SV = 8> <Delay = 2.03>
ST_26 : Operation 265 [1/1] (0.00ns)   --->   "%specloopname_ln928 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [patchMaker.cpp:928]   --->   Operation 265 'specloopname' 'specloopname_ln928' <Predicate = (!icmp_ln928)> <Delay = 0.00>
ST_26 : Operation 266 [1/2] (0.66ns)   --->   "%current_z_i_index_load_2 = load i3 %current_z_i_index_addr_3" [patchMaker.cpp:930]   --->   Operation 266 'load' 'current_z_i_index_load_2' <Predicate = (!icmp_ln928)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_26 : Operation 267 [1/1] (0.70ns)   --->   "%add_ln930 = add i8 %current_z_i_index_load_2, i8 1" [patchMaker.cpp:930]   --->   Operation 267 'add' 'add_ln930' <Predicate = (!icmp_ln928)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 268 [1/1] (0.00ns)   --->   "%new_z_i_index_addr_2 = getelementptr i8 %new_z_i_index, i64 0, i64 %i_9_cast" [patchMaker.cpp:930]   --->   Operation 268 'getelementptr' 'new_z_i_index_addr_2' <Predicate = (!icmp_ln928)> <Delay = 0.00>
ST_26 : Operation 269 [1/1] (0.66ns)   --->   "%store_ln930 = store i8 %add_ln930, i3 %new_z_i_index_addr_2" [patchMaker.cpp:930]   --->   Operation 269 'store' 'store_ln930' <Predicate = (!icmp_ln928)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_26 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 270 'br' 'br_ln0' <Predicate = (!icmp_ln928)> <Delay = 0.00>

State 27 <SV = 8> <Delay = 1.96>
ST_27 : Operation 271 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.loopexit18"   --->   Operation 271 'br' 'br_ln0' <Predicate = (!tmp_33)> <Delay = 0.38>
ST_27 : Operation 272 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.loopexit18"   --->   Operation 272 'br' 'br_ln0' <Predicate = (tmp_33)> <Delay = 0.38>
ST_27 : Operation 273 [1/1] (0.00ns)   --->   "%counter_0 = phi i32 %p_read_3, void %.loopexit18.loopexit, i32 %add_ln917, void %.loopexit18.loopexit214" [patchMaker.cpp:917]   --->   Operation 273 'phi' 'counter_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 274 [1/1] (0.00ns)   --->   "%counterUpshift_0 = phi i32 %add_ln926, void %.loopexit18.loopexit, i32 %p_read, void %.loopexit18.loopexit214" [patchMaker.cpp:926]   --->   Operation 274 'phi' 'counterUpshift_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 275 [1/1] (0.00ns)   --->   "%empty_78 = phi i10 %zext_ln928, void %.loopexit18.loopexit, i10 %sext_ln919, void %.loopexit18.loopexit214" [patchMaker.cpp:928]   --->   Operation 275 'phi' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 276 [1/1] (0.00ns)   --->   "%sext_ln934 = sext i10 %empty_78" [patchMaker.cpp:934]   --->   Operation 276 'sext' 'sext_ln934' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 277 [1/1] (0.88ns)   --->   "%add_ln934 = add i32 %GDn_points_load, i32 4294967295" [patchMaker.cpp:934]   --->   Operation 277 'add' 'add_ln934' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 278 [1/1] (0.85ns)   --->   "%icmp_ln934 = icmp_slt  i32 %sext_ln934, i32 %add_ln934" [patchMaker.cpp:934]   --->   Operation 278 'icmp' 'icmp_ln934' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 279 [1/1] (0.22ns)   --->   "%select_ln934 = select i1 %icmp_ln934, i32 %sext_ln934, i32 %add_ln934" [patchMaker.cpp:934]   --->   Operation 279 'select' 'select_ln934' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 280 [1/1] (0.38ns)   --->   "%br_ln936 = br void" [patchMaker.cpp:936]   --->   Operation 280 'br' 'br_ln936' <Predicate = true> <Delay = 0.38>

State 28 <SV = 7> <Delay = 0.66>
ST_28 : Operation 281 [1/1] (0.00ns)   --->   "%i_8 = phi i3 %add_ln919, void %.split41, i3 0, void" [patchMaker.cpp:919]   --->   Operation 281 'phi' 'i_8' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 282 [1/1] (0.57ns)   --->   "%add_ln919 = add i3 %i_8, i3 1" [patchMaker.cpp:919]   --->   Operation 282 'add' 'add_ln919' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 283 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 283 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 284 [1/1] (0.49ns)   --->   "%icmp_ln919 = icmp_eq  i3 %i_8, i3 5" [patchMaker.cpp:919]   --->   Operation 284 'icmp' 'icmp_ln919' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 285 [1/1] (0.00ns)   --->   "%empty_76 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 285 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 286 [1/1] (0.00ns)   --->   "%br_ln919 = br i1 %icmp_ln919, void %.split41, void %.loopexit18.loopexit214" [patchMaker.cpp:919]   --->   Operation 286 'br' 'br_ln919' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 287 [1/1] (0.00ns)   --->   "%i_8_cast = zext i3 %i_8" [patchMaker.cpp:919]   --->   Operation 287 'zext' 'i_8_cast' <Predicate = (!icmp_ln919)> <Delay = 0.00>
ST_28 : Operation 288 [1/1] (0.00ns)   --->   "%current_z_i_index_addr_2 = getelementptr i8 %current_z_i_index, i64 0, i64 %i_8_cast" [patchMaker.cpp:921]   --->   Operation 288 'getelementptr' 'current_z_i_index_addr_2' <Predicate = (!icmp_ln919)> <Delay = 0.00>
ST_28 : Operation 289 [2/2] (0.66ns)   --->   "%current_z_i_index_load_1 = load i3 %current_z_i_index_addr_2" [patchMaker.cpp:921]   --->   Operation 289 'load' 'current_z_i_index_load_1' <Predicate = (!icmp_ln919)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>

State 29 <SV = 8> <Delay = 2.03>
ST_29 : Operation 290 [1/1] (0.00ns)   --->   "%specloopname_ln919 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35" [patchMaker.cpp:919]   --->   Operation 290 'specloopname' 'specloopname_ln919' <Predicate = (!icmp_ln919)> <Delay = 0.00>
ST_29 : Operation 291 [1/2] (0.66ns)   --->   "%current_z_i_index_load_1 = load i3 %current_z_i_index_addr_2" [patchMaker.cpp:921]   --->   Operation 291 'load' 'current_z_i_index_load_1' <Predicate = (!icmp_ln919)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_29 : Operation 292 [1/1] (0.70ns)   --->   "%add_ln921 = add i8 %current_z_i_index_load_1, i8 255" [patchMaker.cpp:921]   --->   Operation 292 'add' 'add_ln921' <Predicate = (!icmp_ln919)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 293 [1/1] (0.00ns)   --->   "%new_z_i_index_addr_1 = getelementptr i8 %new_z_i_index, i64 0, i64 %i_8_cast" [patchMaker.cpp:921]   --->   Operation 293 'getelementptr' 'new_z_i_index_addr_1' <Predicate = (!icmp_ln919)> <Delay = 0.00>
ST_29 : Operation 294 [1/1] (0.66ns)   --->   "%store_ln921 = store i8 %add_ln921, i3 %new_z_i_index_addr_1" [patchMaker.cpp:921]   --->   Operation 294 'store' 'store_ln921' <Predicate = (!icmp_ln919)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_29 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 295 'br' 'br_ln0' <Predicate = (!icmp_ln919)> <Delay = 0.00>

State 30 <SV = 9> <Delay = 0.69>
ST_30 : Operation 296 [1/1] (0.00ns)   --->   "%i_10 = phi i3 0, void %.loopexit18, i3 %add_ln936, void %.split39" [patchMaker.cpp:936]   --->   Operation 296 'phi' 'i_10' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 297 [1/1] (0.57ns)   --->   "%add_ln936 = add i3 %i_10, i3 1" [patchMaker.cpp:936]   --->   Operation 297 'add' 'add_ln936' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 298 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 298 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 299 [1/1] (0.49ns)   --->   "%icmp_ln936 = icmp_eq  i3 %i_10, i3 5" [patchMaker.cpp:936]   --->   Operation 299 'icmp' 'icmp_ln936' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 300 [1/1] (0.00ns)   --->   "%empty_79 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 300 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 301 [1/1] (0.00ns)   --->   "%br_ln936 = br i1 %icmp_ln936, void %.split39, void %.preheader2.preheader" [patchMaker.cpp:936]   --->   Operation 301 'br' 'br_ln936' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 302 [1/1] (0.00ns)   --->   "%i_10_cast = zext i3 %i_10" [patchMaker.cpp:936]   --->   Operation 302 'zext' 'i_10_cast' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_30 : Operation 303 [1/1] (0.00ns)   --->   "%new_z_i_index_addr_3 = getelementptr i8 %new_z_i_index, i64 0, i64 %i_10_cast" [patchMaker.cpp:938]   --->   Operation 303 'getelementptr' 'new_z_i_index_addr_3' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_30 : Operation 304 [1/1] (0.00ns)   --->   "%GDn_points_addr_2 = getelementptr i32 %GDn_points, i64 0, i64 %i_10_cast" [patchMaker.cpp:938]   --->   Operation 304 'getelementptr' 'GDn_points_addr_2' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_30 : Operation 305 [2/2] (0.69ns)   --->   "%GDn_points_load_2 = load i3 %GDn_points_addr_2" [patchMaker.cpp:938]   --->   Operation 305 'load' 'GDn_points_load_2' <Predicate = (!icmp_ln936)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 31 <SV = 10> <Delay = 5.05>
ST_31 : Operation 306 [1/2] (0.69ns)   --->   "%GDn_points_load_2 = load i3 %GDn_points_addr_2" [patchMaker.cpp:938]   --->   Operation 306 'load' 'GDn_points_load_2' <Predicate = (!icmp_ln936)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_31 : Operation 307 [2/2] (4.35ns)   --->   "%conv2 = sitofp i32 %GDn_points_load_2" [patchMaker.cpp:938]   --->   Operation 307 'sitofp' 'conv2' <Predicate = (!icmp_ln936)> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 32 <SV = 11> <Delay = 4.35>
ST_32 : Operation 308 [1/2] (4.35ns)   --->   "%conv2 = sitofp i32 %GDn_points_load_2" [patchMaker.cpp:938]   --->   Operation 308 'sitofp' 'conv2' <Predicate = (!icmp_ln936)> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 33 <SV = 12> <Delay = 6.14>
ST_33 : Operation 309 [3/3] (6.14ns)   --->   "%sub = fadd i32 %conv2, i32 -1" [patchMaker.cpp:938]   --->   Operation 309 'fadd' 'sub' <Predicate = (!icmp_ln936)> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 13> <Delay = 6.14>
ST_34 : Operation 310 [2/2] (0.66ns)   --->   "%new_z_i_index_load = load i3 %new_z_i_index_addr_3" [patchMaker.cpp:938]   --->   Operation 310 'load' 'new_z_i_index_load' <Predicate = (!icmp_ln936)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_34 : Operation 311 [2/3] (6.14ns)   --->   "%sub = fadd i32 %conv2, i32 -1" [patchMaker.cpp:938]   --->   Operation 311 'fadd' 'sub' <Predicate = (!icmp_ln936)> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 14> <Delay = 6.14>
ST_35 : Operation 312 [1/2] (0.66ns)   --->   "%new_z_i_index_load = load i3 %new_z_i_index_addr_3" [patchMaker.cpp:938]   --->   Operation 312 'load' 'new_z_i_index_load' <Predicate = (!icmp_ln936)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_35 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln938 = zext i8 %new_z_i_index_load" [patchMaker.cpp:938]   --->   Operation 313 'zext' 'zext_ln938' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_35 : Operation 314 [2/2] (4.35ns)   --->   "%conv = sitofp i32 %zext_ln938" [patchMaker.cpp:938]   --->   Operation 314 'sitofp' 'conv' <Predicate = (!icmp_ln936)> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 315 [1/3] (6.14ns)   --->   "%sub = fadd i32 %conv2, i32 -1" [patchMaker.cpp:938]   --->   Operation 315 'fadd' 'sub' <Predicate = (!icmp_ln936)> <Delay = 6.14> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 6.14> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 15> <Delay = 6.00>
ST_36 : Operation 316 [1/2] (4.35ns)   --->   "%conv = sitofp i32 %zext_ln938" [patchMaker.cpp:938]   --->   Operation 316 'sitofp' 'conv' <Predicate = (!icmp_ln936)> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 317 [2/2] (1.64ns)   --->   "%tmp_2 = fcmp_olt  i32 %conv, i32 %sub" [patchMaker.cpp:938]   --->   Operation 317 'fcmp' 'tmp_2' <Predicate = (!icmp_ln936)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 16> <Delay = 4.72>
ST_37 : Operation 318 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66]   --->   Operation 318 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 319 [1/1] (0.00ns)   --->   "%bitcast_ln938 = bitcast i32 %conv" [patchMaker.cpp:938]   --->   Operation 319 'bitcast' 'bitcast_ln938' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln938, i32 23, i32 30" [patchMaker.cpp:938]   --->   Operation 320 'partselect' 'tmp_s' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln938 = trunc i32 %bitcast_ln938" [patchMaker.cpp:938]   --->   Operation 321 'trunc' 'trunc_ln938' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 322 [1/1] (0.00ns)   --->   "%bitcast_ln938_1 = bitcast i32 %sub" [patchMaker.cpp:938]   --->   Operation 322 'bitcast' 'bitcast_ln938_1' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln938_1, i32 23, i32 30" [patchMaker.cpp:938]   --->   Operation 323 'partselect' 'tmp_1' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln938_1 = trunc i32 %bitcast_ln938_1" [patchMaker.cpp:938]   --->   Operation 324 'trunc' 'trunc_ln938_1' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 325 [1/1] (0.58ns)   --->   "%icmp_ln938 = icmp_ne  i8 %tmp_s, i8 255" [patchMaker.cpp:938]   --->   Operation 325 'icmp' 'icmp_ln938' <Predicate = (!icmp_ln936)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 326 [1/1] (0.75ns)   --->   "%icmp_ln938_1 = icmp_eq  i23 %trunc_ln938, i23 0" [patchMaker.cpp:938]   --->   Operation 326 'icmp' 'icmp_ln938_1' <Predicate = (!icmp_ln936)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node and_ln938_1)   --->   "%or_ln938 = or i1 %icmp_ln938_1, i1 %icmp_ln938" [patchMaker.cpp:938]   --->   Operation 327 'or' 'or_ln938' <Predicate = (!icmp_ln936)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 328 [1/1] (0.58ns)   --->   "%icmp_ln938_2 = icmp_ne  i8 %tmp_1, i8 255" [patchMaker.cpp:938]   --->   Operation 328 'icmp' 'icmp_ln938_2' <Predicate = (!icmp_ln936)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 329 [1/1] (0.75ns)   --->   "%icmp_ln938_3 = icmp_eq  i23 %trunc_ln938_1, i23 0" [patchMaker.cpp:938]   --->   Operation 329 'icmp' 'icmp_ln938_3' <Predicate = (!icmp_ln936)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln938_1)   --->   "%or_ln938_1 = or i1 %icmp_ln938_3, i1 %icmp_ln938_2" [patchMaker.cpp:938]   --->   Operation 330 'or' 'or_ln938_1' <Predicate = (!icmp_ln936)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln938_1)   --->   "%and_ln938 = and i1 %or_ln938, i1 %or_ln938_1" [patchMaker.cpp:938]   --->   Operation 331 'and' 'and_ln938' <Predicate = (!icmp_ln936)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 332 [1/2] (1.64ns)   --->   "%tmp_2 = fcmp_olt  i32 %conv, i32 %sub" [patchMaker.cpp:938]   --->   Operation 332 'fcmp' 'tmp_2' <Predicate = (!icmp_ln936)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 333 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln938_1 = and i1 %and_ln938, i1 %tmp_2" [patchMaker.cpp:938]   --->   Operation 333 'and' 'and_ln938_1' <Predicate = (!icmp_ln936)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 334 [1/1] (0.22ns) (out node of the LUT)   --->   "%dc = select i1 %and_ln938_1, i32 %conv, i32 %sub" [patchMaker.cpp:938]   --->   Operation 334 'select' 'dc' <Predicate = (!icmp_ln936)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 335 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 335 'bitcast' 'data_V' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 336 'partselect' 'tmp_48' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_49 = trunc i32 %data_V"   --->   Operation 337 'trunc' 'tmp_49' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 338 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_49, i1 0"   --->   Operation 338 'bitconcatenate' 'mantissa' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i25 %mantissa" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68]   --->   Operation 339 'zext' 'zext_ln68' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln341 = zext i8 %tmp_48" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 340 'zext' 'zext_ln341' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 341 [1/1] (0.70ns)   --->   "%add_ln341 = add i9 %zext_ln341, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 341 'add' 'add_ln341' <Predicate = (!icmp_ln936)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 342 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341, i32 8"   --->   Operation 342 'bitselect' 'isNeg' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 343 [1/1] (0.70ns)   --->   "%sub_ln1311 = sub i8 127, i8 %tmp_48"   --->   Operation 343 'sub' 'sub_ln1311' <Predicate = (!icmp_ln936)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln1311 = sext i8 %sub_ln1311"   --->   Operation 344 'sext' 'sext_ln1311' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 345 [1/1] (0.30ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln341"   --->   Operation 345 'select' 'ush' <Predicate = (!icmp_ln936)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 346 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast = sext i9 %ush"   --->   Operation 346 'sext' 'sh_prom_i_i_i_i_i_cast_cast_cast' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 347 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i_cast_cast_cast"   --->   Operation 347 'zext' 'sh_prom_i_i_i_i_i_cast_cast_cast_cast' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i55 %zext_ln68, i55 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 348 'lshr' 'r_V' <Predicate = (!icmp_ln936)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_4 = shl i55 %zext_ln68, i55 %sh_prom_i_i_i_i_i_cast_cast_cast_cast"   --->   Operation 349 'shl' 'r_V_4' <Predicate = (!icmp_ln936)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24"   --->   Operation 350 'bitselect' 'tmp_37' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln662 = zext i1 %tmp_37"   --->   Operation 351 'zext' 'zext_ln662' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_4, i32 24, i32 31"   --->   Operation 352 'partselect' 'tmp_15' <Predicate = (!icmp_ln936)> <Delay = 0.00>
ST_37 : Operation 353 [1/1] (1.05ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i8 %zext_ln662, i8 %tmp_15"   --->   Operation 353 'select' 'val' <Predicate = (!icmp_ln936)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 354 [1/1] (0.66ns)   --->   "%store_ln938 = store i8 %val, i3 %new_z_i_index_addr_3" [patchMaker.cpp:938]   --->   Operation 354 'store' 'store_ln938' <Predicate = (!icmp_ln936)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_37 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 355 'br' 'br_ln0' <Predicate = (!icmp_ln936)> <Delay = 0.00>

State 38 <SV = 10> <Delay = 0.38>
ST_38 : Operation 356 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 356 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 39 <SV = 11> <Delay = 0.66>
ST_39 : Operation 357 [1/1] (0.00ns)   --->   "%i_11 = phi i3 %add_ln941, void %.split37, i3 0, void %.preheader2.preheader" [patchMaker.cpp:941]   --->   Operation 357 'phi' 'i_11' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 358 [1/1] (0.57ns)   --->   "%add_ln941 = add i3 %i_11, i3 1" [patchMaker.cpp:941]   --->   Operation 358 'add' 'add_ln941' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 359 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 359 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 360 [1/1] (0.49ns)   --->   "%icmp_ln941 = icmp_eq  i3 %i_11, i3 5" [patchMaker.cpp:941]   --->   Operation 360 'icmp' 'icmp_ln941' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 361 [1/1] (0.00ns)   --->   "%empty_80 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 361 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln941 = br i1 %icmp_ln941, void %.split37, void %.preheader1.preheader" [patchMaker.cpp:941]   --->   Operation 362 'br' 'br_ln941' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 363 [1/1] (0.00ns)   --->   "%i_11_cast = zext i3 %i_11" [patchMaker.cpp:941]   --->   Operation 363 'zext' 'i_11_cast' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_39 : Operation 364 [1/1] (0.00ns)   --->   "%new_z_i_index_addr_4 = getelementptr i8 %new_z_i_index, i64 0, i64 %i_11_cast" [patchMaker.cpp:943]   --->   Operation 364 'getelementptr' 'new_z_i_index_addr_4' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_39 : Operation 365 [2/2] (0.66ns)   --->   "%new_z_i_index_load_1 = load i3 %new_z_i_index_addr_4" [patchMaker.cpp:943]   --->   Operation 365 'load' 'new_z_i_index_load_1' <Predicate = (!icmp_ln941)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>

State 40 <SV = 12> <Delay = 5.01>
ST_40 : Operation 366 [1/2] (0.66ns)   --->   "%new_z_i_index_load_1 = load i3 %new_z_i_index_addr_4" [patchMaker.cpp:943]   --->   Operation 366 'load' 'new_z_i_index_load_1' <Predicate = (!icmp_ln941)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_40 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln943 = zext i8 %new_z_i_index_load_1" [patchMaker.cpp:943]   --->   Operation 367 'zext' 'zext_ln943' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_40 : Operation 368 [2/2] (4.35ns)   --->   "%conv3 = sitofp i32 %zext_ln943" [patchMaker.cpp:943]   --->   Operation 368 'sitofp' 'conv3' <Predicate = (!icmp_ln941)> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 41 <SV = 13> <Delay = 6.00>
ST_41 : Operation 369 [1/2] (4.35ns)   --->   "%conv3 = sitofp i32 %zext_ln943" [patchMaker.cpp:943]   --->   Operation 369 'sitofp' 'conv3' <Predicate = (!icmp_ln941)> <Delay = 4.35> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 1> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 370 [2/2] (1.64ns)   --->   "%tmp_5 = fcmp_olt  i32 %conv3, i32 0" [patchMaker.cpp:943]   --->   Operation 370 'fcmp' 'tmp_5' <Predicate = (!icmp_ln941)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 14> <Delay = 4.62>
ST_42 : Operation 371 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:66]   --->   Operation 371 'specloopname' 'specloopname_ln66' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_42 : Operation 372 [1/1] (0.00ns)   --->   "%bitcast_ln943 = bitcast i32 %conv3" [patchMaker.cpp:943]   --->   Operation 372 'bitcast' 'bitcast_ln943' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_42 : Operation 373 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln943, i32 23, i32 30" [patchMaker.cpp:943]   --->   Operation 373 'partselect' 'tmp' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_42 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %bitcast_ln943" [patchMaker.cpp:943]   --->   Operation 374 'trunc' 'trunc_ln943' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_42 : Operation 375 [1/1] (0.58ns)   --->   "%icmp_ln943 = icmp_ne  i8 %tmp, i8 255" [patchMaker.cpp:943]   --->   Operation 375 'icmp' 'icmp_ln943' <Predicate = (!icmp_ln941)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 376 [1/1] (0.75ns)   --->   "%icmp_ln943_1 = icmp_eq  i23 %trunc_ln943, i23 0" [patchMaker.cpp:943]   --->   Operation 376 'icmp' 'icmp_ln943_1' <Predicate = (!icmp_ln941)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node data_V_2)   --->   "%or_ln943 = or i1 %icmp_ln943_1, i1 %icmp_ln943" [patchMaker.cpp:943]   --->   Operation 377 'or' 'or_ln943' <Predicate = (!icmp_ln941)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 378 [1/2] (1.64ns)   --->   "%tmp_5 = fcmp_olt  i32 %conv3, i32 0" [patchMaker.cpp:943]   --->   Operation 378 'fcmp' 'tmp_5' <Predicate = (!icmp_ln941)> <Delay = 1.64> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node data_V_2)   --->   "%and_ln943 = and i1 %or_ln943, i1 %tmp_5" [patchMaker.cpp:943]   --->   Operation 379 'and' 'and_ln943' <Predicate = (!icmp_ln941)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node data_V_2)   --->   "%trunc_ln312 = trunc i32 %bitcast_ln943" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 380 'trunc' 'trunc_ln312' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_42 : Operation 381 [1/1] (0.25ns) (out node of the LUT)   --->   "%data_V_2 = select i1 %and_ln943, i31 0, i31 %trunc_ln312" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312]   --->   Operation 381 'select' 'data_V_2' <Predicate = (!icmp_ln941)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i31.i32.i32, i31 %data_V_2, i32 23, i32 30"   --->   Operation 382 'partselect' 'tmp_50' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_42 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_51 = trunc i31 %data_V_2"   --->   Operation 383 'trunc' 'tmp_51' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_42 : Operation 384 [1/1] (0.00ns)   --->   "%mantissa_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_51, i1 0"   --->   Operation 384 'bitconcatenate' 'mantissa_2' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_42 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i25 %mantissa_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:68]   --->   Operation 385 'zext' 'zext_ln68_1' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_42 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln341_2 = zext i8 %tmp_50" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 386 'zext' 'zext_ln341_2' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_42 : Operation 387 [1/1] (0.70ns)   --->   "%add_ln341_2 = add i9 %zext_ln341_2, i9 385" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341]   --->   Operation 387 'add' 'add_ln341_2' <Predicate = (!icmp_ln941)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 388 [1/1] (0.00ns)   --->   "%isNeg_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln341_2, i32 8"   --->   Operation 388 'bitselect' 'isNeg_2' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_42 : Operation 389 [1/1] (0.70ns)   --->   "%sub_ln1311_2 = sub i8 127, i8 %tmp_50"   --->   Operation 389 'sub' 'sub_ln1311_2' <Predicate = (!icmp_ln941)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln1311_2 = sext i8 %sub_ln1311_2"   --->   Operation 390 'sext' 'sext_ln1311_2' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_42 : Operation 391 [1/1] (0.30ns)   --->   "%ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_2, i9 %add_ln341_2"   --->   Operation 391 'select' 'ush_2' <Predicate = (!icmp_ln941)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 392 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i75_cast_cast_cast = sext i9 %ush_2"   --->   Operation 392 'sext' 'sh_prom_i_i_i_i_i75_cast_cast_cast' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_42 : Operation 393 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i75_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i75_cast_cast_cast"   --->   Operation 393 'zext' 'sh_prom_i_i_i_i_i75_cast_cast_cast_cast' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_42 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_5 = lshr i55 %zext_ln68_1, i55 %sh_prom_i_i_i_i_i75_cast_cast_cast_cast"   --->   Operation 394 'lshr' 'r_V_5' <Predicate = (!icmp_ln941)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%r_V_6 = shl i55 %zext_ln68_1, i55 %sh_prom_i_i_i_i_i75_cast_cast_cast_cast"   --->   Operation 395 'shl' 'r_V_6' <Predicate = (!icmp_ln941)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V_5, i32 24"   --->   Operation 396 'bitselect' 'tmp_41' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_42 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%zext_ln662_1 = zext i1 %tmp_41"   --->   Operation 397 'zext' 'zext_ln662_1' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_42 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_6, i32 24, i32 31"   --->   Operation 398 'partselect' 'tmp_19' <Predicate = (!icmp_ln941)> <Delay = 0.00>
ST_42 : Operation 399 [1/1] (1.05ns) (out node of the LUT)   --->   "%val_2 = select i1 %isNeg_2, i8 %zext_ln662_1, i8 %tmp_19"   --->   Operation 399 'select' 'val_2' <Predicate = (!icmp_ln941)> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 400 [1/1] (0.66ns)   --->   "%store_ln943 = store i8 %val_2, i3 %new_z_i_index_addr_4" [patchMaker.cpp:943]   --->   Operation 400 'store' 'store_ln943' <Predicate = (!icmp_ln941)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_42 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 401 'br' 'br_ln0' <Predicate = (!icmp_ln941)> <Delay = 0.00>

State 43 <SV = 12> <Delay = 0.38>
ST_43 : Operation 402 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 402 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 44 <SV = 13> <Delay = 0.66>
ST_44 : Operation 403 [1/1] (0.00ns)   --->   "%i_12 = phi i3 %add_ln947, void %.split35, i3 0, void %.preheader1.preheader" [patchMaker.cpp:947]   --->   Operation 403 'phi' 'i_12' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 404 [1/1] (0.57ns)   --->   "%add_ln947 = add i3 %i_12, i3 1" [patchMaker.cpp:947]   --->   Operation 404 'add' 'add_ln947' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 405 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 405 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 406 [1/1] (0.49ns)   --->   "%icmp_ln947 = icmp_eq  i3 %i_12, i3 5" [patchMaker.cpp:947]   --->   Operation 406 'icmp' 'icmp_ln947' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 407 [1/1] (0.00ns)   --->   "%empty_81 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 407 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln947 = br i1 %icmp_ln947, void %.split35, void %.preheader.preheader" [patchMaker.cpp:947]   --->   Operation 408 'br' 'br_ln947' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 409 [1/1] (0.00ns)   --->   "%i_12_cast = zext i3 %i_12" [patchMaker.cpp:947]   --->   Operation 409 'zext' 'i_12_cast' <Predicate = (!icmp_ln947)> <Delay = 0.00>
ST_44 : Operation 410 [1/1] (0.00ns)   --->   "%new_z_i_index_addr_5 = getelementptr i8 %new_z_i_index, i64 0, i64 %i_12_cast" [patchMaker.cpp:949]   --->   Operation 410 'getelementptr' 'new_z_i_index_addr_5' <Predicate = (!icmp_ln947)> <Delay = 0.00>
ST_44 : Operation 411 [2/2] (0.66ns)   --->   "%new_z_i_index_load_2 = load i3 %new_z_i_index_addr_5" [patchMaker.cpp:949]   --->   Operation 411 'load' 'new_z_i_index_load_2' <Predicate = (!icmp_ln947)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>

State 45 <SV = 14> <Delay = 2.59>
ST_45 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %i_12, i7 0" [patchMaker.cpp:949]   --->   Operation 412 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln947)> <Delay = 0.00>
ST_45 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln947 = zext i10 %tmp_21" [patchMaker.cpp:947]   --->   Operation 413 'zext' 'zext_ln947' <Predicate = (!icmp_ln947)> <Delay = 0.00>
ST_45 : Operation 414 [1/2] (0.66ns)   --->   "%new_z_i_index_load_2 = load i3 %new_z_i_index_addr_5" [patchMaker.cpp:949]   --->   Operation 414 'load' 'new_z_i_index_load_2' <Predicate = (!icmp_ln947)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 5> <RAM>
ST_45 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln949 = zext i8 %new_z_i_index_load_2" [patchMaker.cpp:949]   --->   Operation 415 'zext' 'zext_ln949' <Predicate = (!icmp_ln947)> <Delay = 0.00>
ST_45 : Operation 416 [1/1] (0.72ns)   --->   "%add_ln949 = add i11 %zext_ln947, i11 %zext_ln949" [patchMaker.cpp:949]   --->   Operation 416 'add' 'add_ln949' <Predicate = (!icmp_ln947)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 417 [1/1] (0.00ns)   --->   "%shl_ln949 = shl i11 %add_ln949, i11 1" [patchMaker.cpp:949]   --->   Operation 417 'shl' 'shl_ln949' <Predicate = (!icmp_ln947)> <Delay = 0.00>
ST_45 : Operation 418 [1/1] (0.00ns)   --->   "%or_ln949 = or i11 %shl_ln949, i11 1" [patchMaker.cpp:949]   --->   Operation 418 'or' 'or_ln949' <Predicate = (!icmp_ln947)> <Delay = 0.00>
ST_45 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln949_1 = zext i11 %or_ln949" [patchMaker.cpp:949]   --->   Operation 419 'zext' 'zext_ln949_1' <Predicate = (!icmp_ln947)> <Delay = 0.00>
ST_45 : Operation 420 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr_2 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln949_1" [patchMaker.cpp:949]   --->   Operation 420 'getelementptr' 'GDarrayDecoded_addr_2' <Predicate = (!icmp_ln947)> <Delay = 0.00>
ST_45 : Operation 421 [2/2] (1.20ns)   --->   "%GDarrayDecoded_load = load i11 %GDarrayDecoded_addr_2" [patchMaker.cpp:949]   --->   Operation 421 'load' 'GDarrayDecoded_load' <Predicate = (!icmp_ln947)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>

State 46 <SV = 15> <Delay = 1.90>
ST_46 : Operation 422 [1/1] (0.00ns)   --->   "%specloopname_ln947 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [patchMaker.cpp:947]   --->   Operation 422 'specloopname' 'specloopname_ln947' <Predicate = (!icmp_ln947)> <Delay = 0.00>
ST_46 : Operation 423 [1/1] (0.00ns)   --->   "%new_z_i_V_addr = getelementptr i32 %new_z_i_V, i64 0, i64 %i_12_cast" [patchMaker.cpp:949]   --->   Operation 423 'getelementptr' 'new_z_i_V_addr' <Predicate = (!icmp_ln947)> <Delay = 0.00>
ST_46 : Operation 424 [1/2] (1.20ns)   --->   "%GDarrayDecoded_load = load i11 %GDarrayDecoded_addr_2" [patchMaker.cpp:949]   --->   Operation 424 'load' 'GDarrayDecoded_load' <Predicate = (!icmp_ln947)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_46 : Operation 425 [1/1] (0.69ns)   --->   "%store_ln949 = store i32 %GDarrayDecoded_load, i3 %new_z_i_V_addr" [patchMaker.cpp:949]   --->   Operation 425 'store' 'store_ln949' <Predicate = (!icmp_ln947)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_46 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 426 'br' 'br_ln0' <Predicate = (!icmp_ln947)> <Delay = 0.00>

State 47 <SV = 14> <Delay = 0.38>
ST_47 : Operation 427 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V_3 = alloca i32 1"   --->   Operation 427 'alloca' 'new_z_i_atTop_V_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 428 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V_3_1 = alloca i32 1"   --->   Operation 428 'alloca' 'new_z_i_atTop_V_3_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 429 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V_3_2 = alloca i32 1"   --->   Operation 429 'alloca' 'new_z_i_atTop_V_3_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 430 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V_3_3 = alloca i32 1"   --->   Operation 430 'alloca' 'new_z_i_atTop_V_3_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 431 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V_3_4 = alloca i32 1"   --->   Operation 431 'alloca' 'new_z_i_atTop_V_3_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 432 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 432 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 48 <SV = 15> <Delay = 0.69>
ST_48 : Operation 433 [1/1] (0.00ns)   --->   "%i_15 = phi i3 %add_ln958, void %.split3319, i3 1, void %.preheader.preheader" [patchMaker.cpp:958]   --->   Operation 433 'phi' 'i_15' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 434 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 434 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 435 [1/1] (0.49ns)   --->   "%icmp_ln953 = icmp_eq  i3 %i_15, i3 5" [patchMaker.cpp:953]   --->   Operation 435 'icmp' 'icmp_ln953' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 436 [1/1] (0.00ns)   --->   "%empty_82 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 436 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln953 = br i1 %icmp_ln953, void %.split33, void %.preheader11.preheader" [patchMaker.cpp:953]   --->   Operation 437 'br' 'br_ln953' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 438 [1/1] (0.57ns)   --->   "%add_ln958 = add i3 %i_15, i3 1" [patchMaker.cpp:958]   --->   Operation 438 'add' 'add_ln958' <Predicate = (!icmp_ln953)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln958_cast = zext i3 %i_15" [patchMaker.cpp:958]   --->   Operation 439 'zext' 'trunc_ln958_cast' <Predicate = (!icmp_ln953)> <Delay = 0.00>
ST_48 : Operation 440 [1/1] (0.00ns)   --->   "%new_z_i_V_addr_1 = getelementptr i32 %new_z_i_V, i64 0, i64 %trunc_ln958_cast" [patchMaker.cpp:956]   --->   Operation 440 'getelementptr' 'new_z_i_V_addr_1' <Predicate = (!icmp_ln953)> <Delay = 0.00>
ST_48 : Operation 441 [2/2] (0.69ns)   --->   "%new_z_i_V_load = load i3 %new_z_i_V_addr_1" [patchMaker.cpp:956]   --->   Operation 441 'load' 'new_z_i_V_load' <Predicate = (!icmp_ln953)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_48 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln955 = trunc i3 %i_15" [patchMaker.cpp:955]   --->   Operation 442 'trunc' 'trunc_ln955' <Predicate = (!icmp_ln953)> <Delay = 0.00>
ST_48 : Operation 443 [1/1] (0.65ns)   --->   "%switch_ln955 = switch i2 %trunc_ln955, void %branch3, i2 1, void %.split33..split3319_crit_edge, i2 2, void %branch1, i2 3, void %branch2" [patchMaker.cpp:955]   --->   Operation 443 'switch' 'switch_ln955' <Predicate = (!icmp_ln953)> <Delay = 0.65>
ST_48 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 444 'br' 'br_ln0' <Predicate = (!icmp_ln953)> <Delay = 0.00>

State 49 <SV = 16> <Delay = 2.35>
ST_49 : Operation 445 [1/2] (0.69ns)   --->   "%new_z_i_V_load = load i3 %new_z_i_V_addr_1" [patchMaker.cpp:956]   --->   Operation 445 'load' 'new_z_i_V_load' <Predicate = (!icmp_ln953)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_49 : Operation 446 [12/12] (1.65ns)   --->   "%new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii" [patchMaker.cpp:955]   --->   Operation 446 'call' 'new_z_i_atTop_V_0' <Predicate = (!icmp_ln953)> <Delay = 1.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 17> <Delay = 7.30>
ST_50 : Operation 447 [11/12] (7.30ns)   --->   "%new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii" [patchMaker.cpp:955]   --->   Operation 447 'call' 'new_z_i_atTop_V_0' <Predicate = (!icmp_ln953)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 18> <Delay = 7.30>
ST_51 : Operation 448 [10/12] (7.30ns)   --->   "%new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii" [patchMaker.cpp:955]   --->   Operation 448 'call' 'new_z_i_atTop_V_0' <Predicate = (!icmp_ln953)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 19> <Delay = 7.30>
ST_52 : Operation 449 [9/12] (7.30ns)   --->   "%new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii" [patchMaker.cpp:955]   --->   Operation 449 'call' 'new_z_i_atTop_V_0' <Predicate = (!icmp_ln953)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 20> <Delay = 7.30>
ST_53 : Operation 450 [8/12] (7.30ns)   --->   "%new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii" [patchMaker.cpp:955]   --->   Operation 450 'call' 'new_z_i_atTop_V_0' <Predicate = (!icmp_ln953)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 21> <Delay = 7.30>
ST_54 : Operation 451 [7/12] (7.30ns)   --->   "%new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii" [patchMaker.cpp:955]   --->   Operation 451 'call' 'new_z_i_atTop_V_0' <Predicate = (!icmp_ln953)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 22> <Delay = 7.30>
ST_55 : Operation 452 [6/12] (7.30ns)   --->   "%new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii" [patchMaker.cpp:955]   --->   Operation 452 'call' 'new_z_i_atTop_V_0' <Predicate = (!icmp_ln953)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 23> <Delay = 7.30>
ST_56 : Operation 453 [5/12] (7.30ns)   --->   "%new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii" [patchMaker.cpp:955]   --->   Operation 453 'call' 'new_z_i_atTop_V_0' <Predicate = (!icmp_ln953)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 24> <Delay = 7.30>
ST_57 : Operation 454 [4/12] (7.30ns)   --->   "%new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii" [patchMaker.cpp:955]   --->   Operation 454 'call' 'new_z_i_atTop_V_0' <Predicate = (!icmp_ln953)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 25> <Delay = 7.30>
ST_58 : Operation 455 [3/12] (7.30ns)   --->   "%new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii" [patchMaker.cpp:955]   --->   Operation 455 'call' 'new_z_i_atTop_V_0' <Predicate = (!icmp_ln953)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 26> <Delay = 7.30>
ST_59 : Operation 456 [2/12] (7.30ns)   --->   "%new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii" [patchMaker.cpp:955]   --->   Operation 456 'call' 'new_z_i_atTop_V_0' <Predicate = (!icmp_ln953)> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 27> <Delay = 3.89>
ST_60 : Operation 457 [1/1] (0.00ns)   --->   "%specloopname_ln953 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31" [patchMaker.cpp:953]   --->   Operation 457 'specloopname' 'specloopname_ln953' <Predicate = (!icmp_ln953)> <Delay = 0.00>
ST_60 : Operation 458 [1/12] (3.89ns)   --->   "%new_z_i_atTop_V_0 = call i32 @straightLineProjectorFromLayerIJtoK, i32 %complementary_apexZ0_read, i32 %new_z_i_V_load, i3 1, i3 %add_ln958, i3 5, i25 %radii" [patchMaker.cpp:955]   --->   Operation 458 'call' 'new_z_i_atTop_V_0' <Predicate = (!icmp_ln953)> <Delay = 3.89> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 459 [1/1] (0.00ns)   --->   "%store_ln955 = store i32 %new_z_i_atTop_V_0, i32 %new_z_i_atTop_V_3_3" [patchMaker.cpp:955]   --->   Operation 459 'store' 'store_ln955' <Predicate = (trunc_ln955 == 3)> <Delay = 0.00>
ST_60 : Operation 460 [1/1] (0.00ns)   --->   "%br_ln955 = br void %.split3319" [patchMaker.cpp:955]   --->   Operation 460 'br' 'br_ln955' <Predicate = (trunc_ln955 == 3)> <Delay = 0.00>
ST_60 : Operation 461 [1/1] (0.00ns)   --->   "%store_ln955 = store i32 %new_z_i_atTop_V_0, i32 %new_z_i_atTop_V_3_2" [patchMaker.cpp:955]   --->   Operation 461 'store' 'store_ln955' <Predicate = (trunc_ln955 == 2)> <Delay = 0.00>
ST_60 : Operation 462 [1/1] (0.00ns)   --->   "%br_ln955 = br void %.split3319" [patchMaker.cpp:955]   --->   Operation 462 'br' 'br_ln955' <Predicate = (trunc_ln955 == 2)> <Delay = 0.00>
ST_60 : Operation 463 [1/1] (0.00ns)   --->   "%store_ln955 = store i32 %new_z_i_atTop_V_0, i32 %new_z_i_atTop_V_3_1" [patchMaker.cpp:955]   --->   Operation 463 'store' 'store_ln955' <Predicate = (trunc_ln955 == 1)> <Delay = 0.00>
ST_60 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln955 = br void %.split3319" [patchMaker.cpp:955]   --->   Operation 464 'br' 'br_ln955' <Predicate = (trunc_ln955 == 1)> <Delay = 0.00>
ST_60 : Operation 465 [1/1] (0.00ns)   --->   "%store_ln955 = store i32 %new_z_i_atTop_V_0, i32 %new_z_i_atTop_V_3_4" [patchMaker.cpp:955]   --->   Operation 465 'store' 'store_ln955' <Predicate = (trunc_ln955 == 0)> <Delay = 0.00>
ST_60 : Operation 466 [1/1] (0.00ns)   --->   "%store_ln955 = store i32 %new_z_i_atTop_V_0, i32 %new_z_i_atTop_V_3" [patchMaker.cpp:955]   --->   Operation 466 'store' 'store_ln955' <Predicate = (trunc_ln955 == 0)> <Delay = 0.00>
ST_60 : Operation 467 [1/1] (0.00ns)   --->   "%br_ln955 = br void %.split3319" [patchMaker.cpp:955]   --->   Operation 467 'br' 'br_ln955' <Predicate = (trunc_ln955 == 0)> <Delay = 0.00>

State 61 <SV = 16> <Delay = 0.38>
ST_61 : Operation 468 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.preheader11"   --->   Operation 468 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>

State 62 <SV = 17> <Delay = 5.98>
ST_62 : Operation 469 [1/1] (0.00ns)   --->   "%i_14 = phi i3 %add_ln965, void %.split31, i3 0, void %.preheader11.preheader" [patchMaker.cpp:965]   --->   Operation 469 'phi' 'i_14' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 470 [1/1] (0.00ns)   --->   "%layerSMin = phi i64 %layerSMin_1, void %.split31, i64 9223372036854775807, void %.preheader11.preheader"   --->   Operation 470 'phi' 'layerSMin' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 471 [1/1] (0.00ns)   --->   "%layerWithSmallestShift = phi i8 %layerWithSmallestShift_1, void %.split31, i8 0, void %.preheader11.preheader"   --->   Operation 471 'phi' 'layerWithSmallestShift' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 472 [1/1] (0.57ns)   --->   "%add_ln965 = add i3 %i_14, i3 1" [patchMaker.cpp:965]   --->   Operation 472 'add' 'add_ln965' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 473 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 473 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 474 [1/1] (0.49ns)   --->   "%icmp_ln965 = icmp_eq  i3 %i_14, i3 4" [patchMaker.cpp:965]   --->   Operation 474 'icmp' 'icmp_ln965' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 475 [1/1] (0.00ns)   --->   "%empty_83 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 475 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 476 [1/1] (0.00ns)   --->   "%br_ln965 = br i1 %icmp_ln965, void %.split31, void %_ifconv" [patchMaker.cpp:965]   --->   Operation 476 'br' 'br_ln965' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 477 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V_3_1_load_1 = load i32 %new_z_i_atTop_V_3_1"   --->   Operation 477 'load' 'new_z_i_atTop_V_3_1_load_1' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_62 : Operation 478 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V_3_2_load_1 = load i32 %new_z_i_atTop_V_3_2"   --->   Operation 478 'load' 'new_z_i_atTop_V_3_2_load_1' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_62 : Operation 479 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V_3_3_load_1 = load i32 %new_z_i_atTop_V_3_3"   --->   Operation 479 'load' 'new_z_i_atTop_V_3_3_load_1' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_62 : Operation 480 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V_3_4_load_1 = load i32 %new_z_i_atTop_V_3_4"   --->   Operation 480 'load' 'new_z_i_atTop_V_3_4_load_1' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_62 : Operation 481 [1/1] (0.00ns)   --->   "%trunc_ln534 = trunc i3 %i_14"   --->   Operation 481 'trunc' 'trunc_ln534' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_62 : Operation 482 [1/1] (0.45ns)   --->   "%tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %new_z_i_atTop_V_3_1_load_1, i32 %new_z_i_atTop_V_3_2_load_1, i32 %new_z_i_atTop_V_3_3_load_1, i32 %new_z_i_atTop_V_3_4_load_1, i2 %trunc_ln534"   --->   Operation 482 'mux' 'tmp_17' <Predicate = (!icmp_ln965)> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln967 = sext i32 %tmp_17" [patchMaker.cpp:967]   --->   Operation 483 'sext' 'sext_ln967' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_62 : Operation 484 [1/1] (0.88ns)   --->   "%sub_ln967 = sub i33 %sext_ln967, i33 %rhs" [patchMaker.cpp:967]   --->   Operation 484 'sub' 'sub_ln967' <Predicate = (!icmp_ln965)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln277_3 = sext i33 %sub_ln967" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:967]   --->   Operation 485 'sext' 'sext_ln277_3' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_62 : Operation 486 [2/2] (4.65ns)   --->   "%dc_5 = sitodp i64 %sext_ln277_3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:967]   --->   Operation 486 'sitodp' 'dc_5' <Predicate = (!icmp_ln965)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 18> <Delay = 4.65>
ST_63 : Operation 487 [1/2] (4.65ns)   --->   "%dc_5 = sitodp i64 %sext_ln277_3" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:967]   --->   Operation 487 'sitodp' 'dc_5' <Predicate = (!icmp_ln965)> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 488 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i64 %dc_5" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 488 'bitcast' 'data_V_3' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_63 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_3, i32 52, i32 62"   --->   Operation 489 'partselect' 'tmp_52' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_63 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i64 %data_V_3"   --->   Operation 490 'trunc' 'tmp_53' <Predicate = (!icmp_ln965)> <Delay = 0.00>

State 64 <SV = 19> <Delay = 3.63>
ST_64 : Operation 491 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_30" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13]   --->   Operation 491 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_64 : Operation 492 [1/1] (0.00ns)   --->   "%mantissa_3 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_53, i1 0"   --->   Operation 492 'bitconcatenate' 'mantissa_3' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_64 : Operation 493 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 493 'zext' 'zext_ln15' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_64 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln510 = zext i11 %tmp_52" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 494 'zext' 'zext_ln510' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_64 : Operation 495 [1/1] (0.73ns)   --->   "%add_ln510 = add i12 %zext_ln510, i12 3073" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510]   --->   Operation 495 'add' 'add_ln510' <Predicate = (!icmp_ln965)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 496 [1/1] (0.00ns)   --->   "%isNeg_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln510, i32 11"   --->   Operation 496 'bitselect' 'isNeg_3' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_64 : Operation 497 [1/1] (0.73ns)   --->   "%sub_ln1311_3 = sub i11 1023, i11 %tmp_52"   --->   Operation 497 'sub' 'sub_ln1311_3' <Predicate = (!icmp_ln965)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln1311_3 = sext i11 %sub_ln1311_3"   --->   Operation 498 'sext' 'sext_ln1311_3' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_64 : Operation 499 [1/1] (0.29ns)   --->   "%ush_3 = select i1 %isNeg_3, i12 %sext_ln1311_3, i12 %add_ln510"   --->   Operation 499 'select' 'ush_3' <Predicate = (!icmp_ln965)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 500 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i102_cast_cast_cast = sext i12 %ush_3"   --->   Operation 500 'sext' 'sh_prom_i_i_i_i_i102_cast_cast_cast' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_64 : Operation 501 [1/1] (0.00ns)   --->   "%sh_prom_i_i_i_i_i102_cast_cast_cast_cast = zext i32 %sh_prom_i_i_i_i_i102_cast_cast_cast"   --->   Operation 501 'zext' 'sh_prom_i_i_i_i_i102_cast_cast_cast_cast' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_64 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_7 = lshr i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i102_cast_cast_cast_cast"   --->   Operation 502 'lshr' 'r_V_7' <Predicate = (!icmp_ln965)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%r_V_8 = shl i169 %zext_ln15, i169 %sh_prom_i_i_i_i_i102_cast_cast_cast_cast"   --->   Operation 503 'shl' 'r_V_8' <Predicate = (!icmp_ln965)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i169.i32, i169 %r_V_7, i32 53"   --->   Operation 504 'bitselect' 'tmp_46' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_64 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%zext_ln662_2 = zext i1 %tmp_46"   --->   Operation 505 'zext' 'zext_ln662_2' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_64 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node val_3)   --->   "%tmp_23 = partselect i64 @_ssdm_op_PartSelect.i64.i169.i32.i32, i169 %r_V_8, i32 53, i32 116"   --->   Operation 506 'partselect' 'tmp_23' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_64 : Operation 507 [1/1] (1.12ns) (out node of the LUT)   --->   "%val_3 = select i1 %isNeg_3, i64 %zext_ln662_2, i64 %tmp_23"   --->   Operation 507 'select' 'val_3' <Predicate = (!icmp_ln965)> <Delay = 1.12> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 508 [1/1] (1.06ns)   --->   "%icmp_ln967 = icmp_slt  i64 %val_3, i64 %layerSMin" [patchMaker.cpp:967]   --->   Operation 508 'icmp' 'icmp_ln967' <Predicate = (!icmp_ln965)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 509 [1/1] (0.00ns)   --->   "%zext_ln967 = zext i2 %trunc_ln534" [patchMaker.cpp:967]   --->   Operation 509 'zext' 'zext_ln967' <Predicate = (!icmp_ln965)> <Delay = 0.00>
ST_64 : Operation 510 [1/1] (0.30ns)   --->   "%layerWithSmallestShift_1 = select i1 %icmp_ln967, i8 %zext_ln967, i8 %layerWithSmallestShift" [patchMaker.cpp:967]   --->   Operation 510 'select' 'layerWithSmallestShift_1' <Predicate = (!icmp_ln965)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 511 [1/1] (0.41ns)   --->   "%layerSMin_1 = select i1 %icmp_ln967, i64 %val_3, i64 %layerSMin" [patchMaker.cpp:967]   --->   Operation 511 'select' 'layerSMin_1' <Predicate = (!icmp_ln965)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_64 : Operation 512 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader11"   --->   Operation 512 'br' 'br_ln0' <Predicate = (!icmp_ln965)> <Delay = 0.00>

State 65 <SV = 18> <Delay = 5.98>
ST_65 : Operation 513 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V_3_1_load = load i32 %new_z_i_atTop_V_3_1" [patchMaker.cpp:985]   --->   Operation 513 'load' 'new_z_i_atTop_V_3_1_load' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 514 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V_3_2_load = load i32 %new_z_i_atTop_V_3_2" [patchMaker.cpp:985]   --->   Operation 514 'load' 'new_z_i_atTop_V_3_2_load' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 515 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V_3_3_load = load i32 %new_z_i_atTop_V_3_3" [patchMaker.cpp:985]   --->   Operation 515 'load' 'new_z_i_atTop_V_3_3_load' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 516 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V_3_4_load = load i32 %new_z_i_atTop_V_3_4" [patchMaker.cpp:985]   --->   Operation 516 'load' 'new_z_i_atTop_V_3_4_load' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln974 = trunc i8 %layerWithSmallestShift" [patchMaker.cpp:974]   --->   Operation 517 'trunc' 'trunc_ln974' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 518 [1/1] (0.45ns)   --->   "%lhs_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %new_z_i_atTop_V_3_1_load, i32 %new_z_i_atTop_V_3_2_load, i32 %new_z_i_atTop_V_3_3_load, i32 %new_z_i_atTop_V_3_4_load, i2 %trunc_ln974" [patchMaker.cpp:985]   --->   Operation 518 'mux' 'lhs_3' <Predicate = true> <Delay = 0.45> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln215_5 = sext i32 %lhs_3"   --->   Operation 519 'sext' 'sext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 520 [1/1] (0.88ns)   --->   "%ret_8 = sub i33 %sext_ln215_5, i33 %rhs"   --->   Operation 520 'sub' 'ret_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln277 = sext i33 %ret_8" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:987]   --->   Operation 521 'sext' 'sext_ln277' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 522 [2/2] (4.65ns)   --->   "%dc_2 = sitodp i64 %sext_ln277" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:987]   --->   Operation 522 'sitodp' 'dc_2' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 19> <Delay = 6.66>
ST_66 : Operation 523 [1/2] (4.65ns)   --->   "%dc_2 = sitodp i64 %sext_ln277" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:987]   --->   Operation 523 'sitodp' 'dc_2' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 524 [1/1] (0.00ns)   --->   "%data_V_4 = bitcast i64 %dc_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 524 'bitcast' 'data_V_4' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 525 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i64 %data_V_4"   --->   Operation 525 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i63 %p_Result_s"   --->   Operation 526 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 527 [1/1] (0.00ns)   --->   "%bitcast_ln521 = bitcast i64 %zext_ln368" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 527 'bitcast' 'bitcast_ln521' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_4, i32 52, i32 62" [patchMaker.cpp:987]   --->   Operation 528 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 529 [1/1] (0.00ns)   --->   "%trunc_ln987 = trunc i64 %data_V_4" [patchMaker.cpp:987]   --->   Operation 529 'trunc' 'trunc_ln987' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 530 [1/1] (0.61ns)   --->   "%icmp_ln987 = icmp_ne  i11 %tmp_8, i11 2047" [patchMaker.cpp:987]   --->   Operation 530 'icmp' 'icmp_ln987' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 531 [1/1] (0.98ns)   --->   "%icmp_ln987_1 = icmp_eq  i52 %trunc_ln987, i52 0" [patchMaker.cpp:987]   --->   Operation 531 'icmp' 'icmp_ln987_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 532 [2/2] (2.01ns)   --->   "%tmp_10 = fcmp_olt  i64 %bitcast_ln521, i64 1" [patchMaker.cpp:987]   --->   Operation 532 'dcmp' 'tmp_10' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 20> <Delay = 2.01>
ST_67 : Operation 533 [1/2] (2.01ns)   --->   "%tmp_10 = fcmp_olt  i64 %bitcast_ln521, i64 1" [patchMaker.cpp:987]   --->   Operation 533 'dcmp' 'tmp_10' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln989 = trunc i32 %select_ln934" [patchMaker.cpp:989]   --->   Operation 534 'trunc' 'trunc_ln989' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_50_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %trunc_ln989, i1 0" [patchMaker.cpp:989]   --->   Operation 535 'bitconcatenate' 'tmp_50_cast' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 536 [1/1] (0.73ns)   --->   "%add_ln989 = add i11 %tmp_50_cast, i11 1025" [patchMaker.cpp:989]   --->   Operation 536 'add' 'add_ln989' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 537 [1/1] (0.00ns)   --->   "%zext_ln989 = zext i11 %add_ln989" [patchMaker.cpp:989]   --->   Operation 537 'zext' 'zext_ln989' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 538 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr_3 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln989" [patchMaker.cpp:989]   --->   Operation 538 'getelementptr' 'GDarrayDecoded_addr_3' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 539 [2/2] (1.20ns)   --->   "%GDarrayDecoded_load_1 = load i11 %GDarrayDecoded_addr_3" [patchMaker.cpp:989]   --->   Operation 539 'load' 'GDarrayDecoded_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>

State 68 <SV = 21> <Delay = 6.96>
ST_68 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node lhs_4)   --->   "%or_ln987 = or i1 %icmp_ln987_1, i1 %icmp_ln987" [patchMaker.cpp:987]   --->   Operation 540 'or' 'or_ln987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node lhs_4)   --->   "%and_ln987 = and i1 %or_ln987, i1 %tmp_10" [patchMaker.cpp:987]   --->   Operation 541 'and' 'and_ln987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 542 [1/2] (1.20ns)   --->   "%GDarrayDecoded_load_1 = load i11 %GDarrayDecoded_addr_3" [patchMaker.cpp:989]   --->   Operation 542 'load' 'GDarrayDecoded_load_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_68 : Operation 543 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_4 = select i1 %and_ln987, i32 %GDarrayDecoded_load_1, i32 %lhs_3" [patchMaker.cpp:987]   --->   Operation 543 'select' 'lhs_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 544 [1/1] (0.00ns)   --->   "%sext_ln215_6 = sext i32 %lhs_4"   --->   Operation 544 'sext' 'sext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 545 [1/1] (0.88ns)   --->   "%ret_10 = sub i33 %sext_ln215_6, i33 %rhs"   --->   Operation 545 'sub' 'ret_10' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 546 [1/1] (0.00ns)   --->   "%sext_ln277_1 = sext i33 %ret_10" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:992]   --->   Operation 546 'sext' 'sext_ln277_1' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 547 [2/2] (4.65ns)   --->   "%dc_3 = sitodp i64 %sext_ln277_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:992]   --->   Operation 547 'sitodp' 'dc_3' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 22> <Delay = 6.66>
ST_69 : Operation 548 [1/1] (0.73ns)   --->   "%add_ln994 = add i11 %tmp_50_cast, i11 769" [patchMaker.cpp:994]   --->   Operation 548 'add' 'add_ln994' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 549 [1/1] (0.00ns)   --->   "%zext_ln994 = zext i11 %add_ln994" [patchMaker.cpp:994]   --->   Operation 549 'zext' 'zext_ln994' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 550 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr_4 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln994" [patchMaker.cpp:994]   --->   Operation 550 'getelementptr' 'GDarrayDecoded_addr_4' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 551 [1/2] (4.65ns)   --->   "%dc_3 = sitodp i64 %sext_ln277_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:992]   --->   Operation 551 'sitodp' 'dc_3' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 552 [1/1] (0.00ns)   --->   "%data_V_5 = bitcast i64 %dc_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 552 'bitcast' 'data_V_5' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 553 [1/1] (0.00ns)   --->   "%p_Result_2 = trunc i64 %data_V_5"   --->   Operation 553 'trunc' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln368_1 = zext i63 %p_Result_2"   --->   Operation 554 'zext' 'zext_ln368_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 555 [1/1] (0.00ns)   --->   "%bitcast_ln521_1 = bitcast i64 %zext_ln368_1" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 555 'bitcast' 'bitcast_ln521_1' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 556 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_5, i32 52, i32 62" [patchMaker.cpp:992]   --->   Operation 556 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln992 = trunc i64 %data_V_5" [patchMaker.cpp:992]   --->   Operation 557 'trunc' 'trunc_ln992' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 558 [1/1] (0.61ns)   --->   "%icmp_ln992 = icmp_ne  i11 %tmp_11, i11 2047" [patchMaker.cpp:992]   --->   Operation 558 'icmp' 'icmp_ln992' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 559 [1/1] (0.98ns)   --->   "%icmp_ln992_1 = icmp_eq  i52 %trunc_ln992, i52 0" [patchMaker.cpp:992]   --->   Operation 559 'icmp' 'icmp_ln992_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 560 [2/2] (2.01ns)   --->   "%tmp_13 = fcmp_olt  i64 %bitcast_ln521_1, i64 1" [patchMaker.cpp:992]   --->   Operation 560 'dcmp' 'tmp_13' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 561 [2/2] (1.20ns)   --->   "%GDarrayDecoded_load_2 = load i11 %GDarrayDecoded_addr_4" [patchMaker.cpp:994]   --->   Operation 561 'load' 'GDarrayDecoded_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>

State 70 <SV = 23> <Delay = 2.23>
ST_70 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node lhs_5)   --->   "%or_ln992 = or i1 %icmp_ln992_1, i1 %icmp_ln992" [patchMaker.cpp:992]   --->   Operation 562 'or' 'or_ln992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 563 [1/2] (2.01ns)   --->   "%tmp_13 = fcmp_olt  i64 %bitcast_ln521_1, i64 1" [patchMaker.cpp:992]   --->   Operation 563 'dcmp' 'tmp_13' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node lhs_5)   --->   "%and_ln992 = and i1 %or_ln992, i1 %tmp_13" [patchMaker.cpp:992]   --->   Operation 564 'and' 'and_ln992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 565 [1/2] (1.20ns)   --->   "%GDarrayDecoded_load_2 = load i11 %GDarrayDecoded_addr_4" [patchMaker.cpp:994]   --->   Operation 565 'load' 'GDarrayDecoded_load_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_70 : Operation 566 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_5 = select i1 %and_ln992, i32 %GDarrayDecoded_load_2, i32 %lhs_4" [patchMaker.cpp:992]   --->   Operation 566 'select' 'lhs_5' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 71 <SV = 24> <Delay = 5.53>
ST_71 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln215_7 = sext i32 %lhs_5"   --->   Operation 567 'sext' 'sext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 568 [1/1] (0.88ns)   --->   "%ret_12 = sub i33 %sext_ln215_7, i33 %rhs"   --->   Operation 568 'sub' 'ret_12' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln277_2 = sext i33 %ret_12" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:997]   --->   Operation 569 'sext' 'sext_ln277_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 570 [2/2] (4.65ns)   --->   "%dc_4 = sitodp i64 %sext_ln277_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:997]   --->   Operation 570 'sitodp' 'dc_4' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 72 <SV = 25> <Delay = 6.66>
ST_72 : Operation 571 [1/1] (0.73ns)   --->   "%add_ln999 = add i11 %tmp_50_cast, i11 513" [patchMaker.cpp:999]   --->   Operation 571 'add' 'add_ln999' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln999 = zext i11 %add_ln999" [patchMaker.cpp:999]   --->   Operation 572 'zext' 'zext_ln999' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 573 [1/1] (0.00ns)   --->   "%GDarrayDecoded_addr_5 = getelementptr i32 %GDarrayDecoded, i64 0, i64 %zext_ln999" [patchMaker.cpp:999]   --->   Operation 573 'getelementptr' 'GDarrayDecoded_addr_5' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 574 [1/2] (4.65ns)   --->   "%dc_4 = sitodp i64 %sext_ln277_2" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:997]   --->   Operation 574 'sitodp' 'dc_4' <Predicate = true> <Delay = 4.65> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 1> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_72 : Operation 575 [1/1] (0.00ns)   --->   "%data_V_6 = bitcast i64 %dc_4" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 575 'bitcast' 'data_V_6' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 576 [1/1] (0.00ns)   --->   "%p_Result_3 = trunc i64 %data_V_6"   --->   Operation 576 'trunc' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 577 [1/1] (0.00ns)   --->   "%zext_ln368_2 = zext i63 %p_Result_3"   --->   Operation 577 'zext' 'zext_ln368_2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 578 [1/1] (0.00ns)   --->   "%bitcast_ln521_2 = bitcast i64 %zext_ln368_2" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 578 'bitcast' 'bitcast_ln521_2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V_6, i32 52, i32 62" [patchMaker.cpp:997]   --->   Operation 579 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln997 = trunc i64 %data_V_6" [patchMaker.cpp:997]   --->   Operation 580 'trunc' 'trunc_ln997' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 581 [1/1] (0.61ns)   --->   "%icmp_ln997 = icmp_ne  i11 %tmp_14, i11 2047" [patchMaker.cpp:997]   --->   Operation 581 'icmp' 'icmp_ln997' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 582 [1/1] (0.98ns)   --->   "%icmp_ln997_1 = icmp_eq  i52 %trunc_ln997, i52 0" [patchMaker.cpp:997]   --->   Operation 582 'icmp' 'icmp_ln997_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 583 [2/2] (2.01ns)   --->   "%tmp_16 = fcmp_olt  i64 %bitcast_ln521_2, i64 1" [patchMaker.cpp:997]   --->   Operation 583 'dcmp' 'tmp_16' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 584 [2/2] (1.20ns)   --->   "%GDarrayDecoded_load_3 = load i11 %GDarrayDecoded_addr_5" [patchMaker.cpp:999]   --->   Operation 584 'load' 'GDarrayDecoded_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>

State 73 <SV = 26> <Delay = 2.23>
ST_73 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node lhs_6)   --->   "%or_ln997 = or i1 %icmp_ln997_1, i1 %icmp_ln997" [patchMaker.cpp:997]   --->   Operation 585 'or' 'or_ln997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 586 [1/2] (2.01ns)   --->   "%tmp_16 = fcmp_olt  i64 %bitcast_ln521_2, i64 1" [patchMaker.cpp:997]   --->   Operation 586 'dcmp' 'tmp_16' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node lhs_6)   --->   "%and_ln997 = and i1 %or_ln997, i1 %tmp_16" [patchMaker.cpp:997]   --->   Operation 587 'and' 'and_ln997' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 588 [1/2] (1.20ns)   --->   "%GDarrayDecoded_load_3 = load i11 %GDarrayDecoded_addr_5" [patchMaker.cpp:999]   --->   Operation 588 'load' 'GDarrayDecoded_load_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1280> <RAM>
ST_73 : Operation 589 [1/1] (0.22ns) (out node of the LUT)   --->   "%lhs_6 = select i1 %and_ln997, i32 %GDarrayDecoded_load_3, i32 %lhs_5" [patchMaker.cpp:997]   --->   Operation 589 'select' 'lhs_6' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_73 : Operation 590 [1/1] (0.00ns)   --->   "%nPatchesAtComplementary = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:1017]   --->   Operation 590 'read' 'nPatchesAtComplementary' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 591 [1/1] (0.58ns)   --->   "%icmp_ln1019 = icmp_ugt  i8 %nPatchesAtComplementary, i8 %nPatchesAtOriginal_read" [patchMaker.cpp:1019]   --->   Operation 591 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 27> <Delay = 5.53>
ST_74 : Operation 592 [1/1] (0.00ns)   --->   "%new_z_i_atTop_V_3_load = load i32 %new_z_i_atTop_V_3" [patchMaker.cpp:1002]   --->   Operation 592 'load' 'new_z_i_atTop_V_3_load' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln215_8 = sext i32 %lhs_6"   --->   Operation 593 'sext' 'sext_ln215_8' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 594 [1/1] (0.88ns)   --->   "%ret_14 = sub i33 %sext_ln215_8, i33 %rhs"   --->   Operation 594 'sub' 'ret_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln534 = sext i33 %ret_14"   --->   Operation 595 'sext' 'sext_ln534' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 596 [1/1] (4.43ns)   --->   "%mul_ln1002 = mul i64 %sext_ln534, i64 %white_space_height_read_1" [patchMaker.cpp:1002]   --->   Operation 596 'mul' 'mul_ln1002' <Predicate = true> <Delay = 4.43> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %mul_ln1002, i32 63" [patchMaker.cpp:1002]   --->   Operation 597 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 598 [1/1] (0.22ns)   --->   "%select_ln1002 = select i1 %tmp_42, i32 %new_z_i_atTop_V_3_load, i32 %lhs_6" [patchMaker.cpp:1002]   --->   Operation 598 'select' 'select_ln1002' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_74 : Operation 599 [1/1] (0.70ns)   --->   "%add_ln1018 = add i8 %nPatchesAtComplementary, i8 255" [patchMaker.cpp:1018]   --->   Operation 599 'add' 'add_ln1018' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 600 [1/1] (0.00ns)   --->   "%br_ln1019 = br i1 %icmp_ln1019, void %._crit_edge7, void" [patchMaker.cpp:1019]   --->   Operation 600 'br' 'br_ln1019' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln1038 = zext i8 %add_ln1018" [patchMaker.cpp:1038]   --->   Operation 601 'zext' 'zext_ln1038' <Predicate = (icmp_ln1019)> <Delay = 0.00>
ST_74 : Operation 602 [2/2] (1.09ns)   --->   "%call_ln1038 = call void @delete_patch, i8 %n_patches, i8 %nPatchesAtComplementary, i64 %patches_superpoints, i9 %zext_ln1038, i32 %patches_parameters" [patchMaker.cpp:1038]   --->   Operation 602 'call' 'call_ln1038' <Predicate = (icmp_ln1019)> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 28> <Delay = 0.00>
ST_75 : Operation 603 [1/2] (0.00ns)   --->   "%call_ln1038 = call void @delete_patch, i8 %n_patches, i8 %nPatchesAtComplementary, i64 %patches_superpoints, i9 %zext_ln1038, i32 %patches_parameters" [patchMaker.cpp:1038]   --->   Operation 603 'call' 'call_ln1038' <Predicate = (icmp_ln1019)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_75 : Operation 604 [1/1] (0.00ns)   --->   "%br_ln1040 = br void %._crit_edge7" [patchMaker.cpp:1040]   --->   Operation 604 'br' 'br_ln1040' <Predicate = (icmp_ln1019)> <Delay = 0.00>

State 76 <SV = 29> <Delay = 0.38>
ST_76 : Operation 605 [2/2] (0.38ns)   --->   "%ppl_assign2 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %complementary_apexZ0_read, i32 %select_ln1002, i32 %ppl_read, i1 1, i32 %GDarrayDecoded, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V" [patchMaker.cpp:1045]   --->   Operation 605 'call' 'ppl_assign2' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 30> <Delay = 0.00>
ST_77 : Operation 606 [1/2] (0.00ns)   --->   "%ppl_assign2 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %complementary_apexZ0_read, i32 %select_ln1002, i32 %ppl_read, i1 1, i32 %GDarrayDecoded, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V" [patchMaker.cpp:1045]   --->   Operation 606 'call' 'ppl_assign2' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 31> <Delay = 3.84>
ST_78 : Operation 607 [1/1] (0.00ns)   --->   "%n_patches_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %n_patches" [patchMaker.cpp:1047]   --->   Operation 607 'read' 'n_patches_read' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 608 [1/1] (0.70ns)   --->   "%lastPatchIdx = add i8 %n_patches_read, i8 255" [patchMaker.cpp:1047]   --->   Operation 608 'add' 'lastPatchIdx' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln1050 = trunc i8 %lastPatchIdx" [patchMaker.cpp:1050]   --->   Operation 609 'trunc' 'trunc_ln1050' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 610 [1/1] (0.00ns)   --->   "%tmp_54_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i5.i7, i5 %trunc_ln1050, i7 0" [patchMaker.cpp:1050]   --->   Operation 610 'bitconcatenate' 'tmp_54_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %lastPatchIdx, i3 0" [patchMaker.cpp:1050]   --->   Operation 611 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln1050 = zext i11 %tmp_24" [patchMaker.cpp:1050]   --->   Operation 612 'zext' 'zext_ln1050' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 613 [1/1] (0.74ns)   --->   "%sub_ln1050 = sub i12 %tmp_54_cast, i12 %zext_ln1050" [patchMaker.cpp:1050]   --->   Operation 613 'sub' 'sub_ln1050' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 614 [1/1] (0.74ns)   --->   "%add_ln1050 = add i12 %sub_ln1050, i12 48" [patchMaker.cpp:1050]   --->   Operation 614 'add' 'add_ln1050' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 615 [1/1] (0.00ns)   --->   "%or_ln1050 = or i12 %add_ln1050, i12 1" [patchMaker.cpp:1050]   --->   Operation 615 'or' 'or_ln1050' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln1050_1 = zext i12 %or_ln1050" [patchMaker.cpp:1050]   --->   Operation 616 'zext' 'zext_ln1050_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 617 [1/1] (0.00ns)   --->   "%patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln1050_1" [patchMaker.cpp:1050]   --->   Operation 617 'getelementptr' 'patches_parameters_addr' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 618 [1/1] (0.74ns)   --->   "%add_ln1051 = add i12 %sub_ln1050, i12 55" [patchMaker.cpp:1051]   --->   Operation 618 'add' 'add_ln1051' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln1051 = zext i12 %add_ln1051" [patchMaker.cpp:1051]   --->   Operation 619 'zext' 'zext_ln1051' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 620 [1/1] (0.00ns)   --->   "%patches_parameters_addr_12 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln1051" [patchMaker.cpp:1051]   --->   Operation 620 'getelementptr' 'patches_parameters_addr_12' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 621 [2/2] (1.64ns)   --->   "%rhs_4 = load i12 %patches_parameters_addr" [patchMaker.cpp:1050]   --->   Operation 621 'load' 'rhs_4' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_78 : Operation 622 [2/2] (1.64ns)   --->   "%rhs_5 = load i12 %patches_parameters_addr_12" [patchMaker.cpp:1051]   --->   Operation 622 'load' 'rhs_5' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_78 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %n_patches_read, i32 2, i32 7" [patchMaker.cpp:1072]   --->   Operation 623 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 624 [1/1] (0.61ns)   --->   "%icmp_ln1072 = icmp_eq  i6 %tmp_47, i6 0" [patchMaker.cpp:1072]   --->   Operation 624 'icmp' 'icmp_ln1072' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 32> <Delay = 3.63>
ST_79 : Operation 625 [1/2] (1.64ns)   --->   "%rhs_4 = load i12 %patches_parameters_addr" [patchMaker.cpp:1050]   --->   Operation 625 'load' 'rhs_4' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_79 : Operation 626 [1/2] (1.64ns)   --->   "%rhs_5 = load i12 %patches_parameters_addr_12" [patchMaker.cpp:1051]   --->   Operation 626 'load' 'rhs_5' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3840> <RAM>
ST_79 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln215_9 = sext i32 %original_c_read"   --->   Operation 627 'sext' 'sext_ln215_9' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln215_10 = sext i32 %rhs_4"   --->   Operation 628 'sext' 'sext_ln215_10' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 629 [1/1] (0.88ns)   --->   "%ret_17 = sub i33 %sext_ln215_9, i33 %sext_ln215_10"   --->   Operation 629 'sub' 'ret_17' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln215_11 = sext i32 %original_d_read"   --->   Operation 630 'sext' 'sext_ln215_11' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 631 [1/1] (0.00ns)   --->   "%sext_ln215_12 = sext i32 %rhs_5"   --->   Operation 631 'sext' 'sext_ln215_12' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 632 [1/1] (0.88ns)   --->   "%ret_18 = sub i33 %sext_ln215_11, i33 %sext_ln215_12"   --->   Operation 632 'sub' 'ret_18' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 633 [1/1] (0.88ns)   --->   "%icmp_ln878 = icmp_slt  i33 %ret_17, i33 %ret_18"   --->   Operation 633 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 634 [1/1] (0.22ns)   --->   "%select_ln1056 = select i1 %icmp_ln878, i33 %ret_18, i33 %ret_17" [patchMaker.cpp:1056]   --->   Operation 634 'select' 'select_ln1056' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln534_1 = sext i33 %select_ln1056"   --->   Operation 635 'sext' 'sext_ln534_1' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 636 [1/1] (0.38ns)   --->   "%br_ln1072 = br i1 %icmp_ln1072, void, void %.critedge" [patchMaker.cpp:1072]   --->   Operation 636 'br' 'br_ln1072' <Predicate = true> <Delay = 0.38>
ST_79 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln1075 = zext i8 %lastPatchIdx" [patchMaker.cpp:1075]   --->   Operation 637 'zext' 'zext_ln1075' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_79 : Operation 638 [1/1] (0.70ns)   --->   "%thirdLastPatchIdx = add i8 %n_patches_read, i8 253" [patchMaker.cpp:1075]   --->   Operation 638 'add' 'thirdLastPatchIdx' <Predicate = (!icmp_ln1072)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 639 [1/1] (0.38ns)   --->   "%br_ln1082 = br void" [patchMaker.cpp:1082]   --->   Operation 639 'br' 'br_ln1082' <Predicate = (!icmp_ln1072)> <Delay = 0.38>

State 80 <SV = 33> <Delay = 0.57>
ST_80 : Operation 640 [1/1] (0.00ns)   --->   "%i_16 = phi i3 0, void, i3 %add_ln1082, void" [patchMaker.cpp:1082]   --->   Operation 640 'phi' 'i_16' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 641 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 641 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 642 [1/1] (0.49ns)   --->   "%icmp_ln1082 = icmp_ult  i3 %i_16, i3 5" [patchMaker.cpp:1082]   --->   Operation 642 'icmp' 'icmp_ln1082' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 643 [1/1] (0.00ns)   --->   "%empty_84 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 3"   --->   Operation 643 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 644 [1/1] (0.57ns)   --->   "%add_ln1082 = add i3 %i_16, i3 1" [patchMaker.cpp:1082]   --->   Operation 644 'add' 'add_ln1082' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln1082 = br i1 %icmp_ln1082, void %.loopexit, void %.split" [patchMaker.cpp:1082]   --->   Operation 645 'br' 'br_ln1082' <Predicate = true> <Delay = 0.00>

State 81 <SV = 34> <Delay = 2.42>
ST_81 : Operation 646 [20/20] (2.42ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 646 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 82 <SV = 35> <Delay = 7.19>
ST_82 : Operation 647 [19/20] (7.19ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 647 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 83 <SV = 36> <Delay = 7.19>
ST_83 : Operation 648 [18/20] (7.19ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 648 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 84 <SV = 37> <Delay = 7.19>
ST_84 : Operation 649 [17/20] (7.19ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 649 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 38> <Delay = 7.19>
ST_85 : Operation 650 [16/20] (7.19ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 650 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 86 <SV = 39> <Delay = 7.19>
ST_86 : Operation 651 [15/20] (7.19ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 651 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 40> <Delay = 7.19>
ST_87 : Operation 652 [14/20] (7.19ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 652 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 41> <Delay = 7.19>
ST_88 : Operation 653 [13/20] (7.19ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 653 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 42> <Delay = 7.19>
ST_89 : Operation 654 [12/20] (7.19ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 654 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 43> <Delay = 7.19>
ST_90 : Operation 655 [11/20] (7.19ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 655 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 91 <SV = 44> <Delay = 7.19>
ST_91 : Operation 656 [10/20] (7.19ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 656 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 45> <Delay = 7.19>
ST_92 : Operation 657 [9/20] (7.19ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 657 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 93 <SV = 46> <Delay = 7.19>
ST_93 : Operation 658 [8/20] (7.19ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 658 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 47> <Delay = 7.19>
ST_94 : Operation 659 [7/20] (7.19ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 659 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 48> <Delay = 7.19>
ST_95 : Operation 660 [6/20] (7.19ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 660 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 96 <SV = 49> <Delay = 7.19>
ST_96 : Operation 661 [5/20] (7.19ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 661 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 97 <SV = 50> <Delay = 7.19>
ST_97 : Operation 662 [4/20] (7.19ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 662 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 98 <SV = 51> <Delay = 7.19>
ST_98 : Operation 663 [3/20] (7.19ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 663 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 99 <SV = 52> <Delay = 7.19>
ST_99 : Operation 664 [2/20] (7.19ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 664 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 100 <SV = 53> <Delay = 7.19>
ST_100 : Operation 665 [1/1] (0.00ns)   --->   "%specloopname_ln1082 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [patchMaker.cpp:1082]   --->   Operation 665 'specloopname' 'specloopname_ln1082' <Predicate = (icmp_ln1082)> <Delay = 0.00>
ST_100 : Operation 666 [1/20] (7.19ns)   --->   "%tmp_20 = call i1 @areWedgeSuperPointsEqual, i64 %patches_superpoints, i8 %lastPatchIdx, i3 %i_16, i8 %thirdLastPatchIdx, i3 %i_16" [patchMaker.cpp:1084]   --->   Operation 666 'call' 'tmp_20' <Predicate = (icmp_ln1082)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_100 : Operation 667 [1/1] (0.00ns)   --->   "%br_ln1084 = br i1 %tmp_20, void %.critedge.loopexit, void" [patchMaker.cpp:1084]   --->   Operation 667 'br' 'br_ln1084' <Predicate = (icmp_ln1082)> <Delay = 0.00>
ST_100 : Operation 668 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 668 'br' 'br_ln0' <Predicate = (icmp_ln1082 & tmp_20)> <Delay = 0.00>

State 101 <SV = 54> <Delay = 0.38>
ST_101 : Operation 669 [1/1] (0.38ns)   --->   "%br_ln0 = br void %.critedge"   --->   Operation 669 'br' 'br_ln0' <Predicate = (!icmp_ln1072 & icmp_ln1082)> <Delay = 0.38>
ST_101 : Operation 670 [1/1] (0.00ns)   --->   "%current_z_top_index_0 = phi i32 %add_ln1102, void %.loopexit, i32 %select_ln934, void %._crit_edge7, i32 %select_ln934, void %.critedge.loopexit" [patchMaker.cpp:1102]   --->   Operation 670 'phi' 'current_z_top_index_0' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 671 [1/1] (0.00ns)   --->   "%z_top_min_4 = phi i32 %lhs_3, void %.loopexit, i32 %select_ln1002, void %._crit_edge7, i32 %select_ln1002, void %.critedge.loopexit"   --->   Operation 671 'phi' 'z_top_min_4' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 672 [1/1] (0.00ns)   --->   "%newret = insertvalue i296 <undef>, i64 %white_space_height_read_1"   --->   Operation 672 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 673 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i296 %newret, i8 %lastPatchIdx" [patchMaker.cpp:1047]   --->   Operation 673 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 674 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i296 %newret2, i32 %current_z_top_index_0" [patchMaker.cpp:1047]   --->   Operation 674 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 675 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i296 %newret4, i32 %counter_0" [patchMaker.cpp:1047]   --->   Operation 675 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 676 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i296 %newret6, i32 %counterUpshift_0" [patchMaker.cpp:1047]   --->   Operation 676 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 677 [1/1] (0.00ns)   --->   "%newret5 = insertvalue i296 %newret8, i32 %z_top_min_read_1" [patchMaker.cpp:1047]   --->   Operation 677 'insertvalue' 'newret5' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 678 [1/1] (0.00ns)   --->   "%newret7 = insertvalue i296 %newret5, i64 %sext_ln534_1" [patchMaker.cpp:1047]   --->   Operation 678 'insertvalue' 'newret7' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 679 [1/1] (0.00ns)   --->   "%newret9 = insertvalue i296 %newret7, i32 %z_top_min_4" [patchMaker.cpp:1047]   --->   Operation 679 'insertvalue' 'newret9' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 680 [1/1] (0.00ns)   --->   "%ret_ln1047 = ret i296 %newret9" [patchMaker.cpp:1047]   --->   Operation 680 'ret' 'ret_ln1047' <Predicate = true> <Delay = 0.00>

State 102 <SV = 34> <Delay = 1.09>
ST_102 : Operation 681 [2/2] (1.09ns)   --->   "%call_ln1100 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i9 %zext_ln1075, i32 %patches_parameters" [patchMaker.cpp:1100]   --->   Operation 681 'call' 'call_ln1100' <Predicate = true> <Delay = 1.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 103 <SV = 35> <Delay = 0.00>
ST_103 : Operation 682 [1/2] (0.00ns)   --->   "%call_ln1100 = call void @delete_patch, i8 %n_patches, i8 %n_patches_read, i64 %patches_superpoints, i9 %zext_ln1075, i32 %patches_parameters" [patchMaker.cpp:1100]   --->   Operation 682 'call' 'call_ln1100' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 104 <SV = 36> <Delay = 0.38>
ST_104 : Operation 683 [2/2] (0.38ns)   --->   "%call_ret41 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %complementary_apexZ0_read, i32 %lhs_3, i32 %ppl_assign2, i1 1, i32 %GDarrayDecoded, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V" [patchMaker.cpp:1107]   --->   Operation 683 'call' 'call_ret41' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 105 <SV = 37> <Delay = 0.00>
ST_105 : Operation 684 [1/2] (0.00ns)   --->   "%call_ret41 = call i32 @makePatch_alignedToLine, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %complementary_apexZ0_read, i32 %lhs_3, i32 %ppl_assign2, i1 1, i32 %GDarrayDecoded, i32 %patches_parameters, i25 %radii, i26 %trapezoid_edges_V, i32 %temp_V" [patchMaker.cpp:1107]   --->   Operation 684 'call' 'call_ret41' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 106 <SV = 38> <Delay = 0.00>

State 107 <SV = 39> <Delay = 0.00>

State 108 <SV = 40> <Delay = 0.00>

State 109 <SV = 41> <Delay = 0.00>

State 110 <SV = 42> <Delay = 0.00>

State 111 <SV = 43> <Delay = 0.00>

State 112 <SV = 44> <Delay = 0.00>

State 113 <SV = 45> <Delay = 0.00>

State 114 <SV = 46> <Delay = 0.00>

State 115 <SV = 47> <Delay = 0.00>

State 116 <SV = 48> <Delay = 0.00>

State 117 <SV = 49> <Delay = 0.00>

State 118 <SV = 50> <Delay = 0.00>

State 119 <SV = 51> <Delay = 0.00>

State 120 <SV = 52> <Delay = 0.00>

State 121 <SV = 53> <Delay = 0.88>
ST_121 : Operation 685 [1/1] (0.88ns)   --->   "%add_ln1102 = add i32 %select_ln934, i32 4294967295" [patchMaker.cpp:1102]   --->   Operation 685 'add' 'add_ln1102' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 686 [1/1] (0.38ns)   --->   "%br_ln1108 = br void %.critedge" [patchMaker.cpp:1108]   --->   Operation 686 'br' 'br_ln1108' <Predicate = true> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.699ns
The critical path consists of the following:
	'getelementptr' operation ('GDn_points_addr') [37]  (0 ns)
	'load' operation ('GDn_points_load') on array 'GDn_points' [38]  (0.699 ns)

 <State 2>: 0.699ns
The critical path consists of the following:
	'load' operation ('GDn_points_load') on array 'GDn_points' [38]  (0.699 ns)

 <State 3>: 1.2ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', patchMaker.cpp:412) [42]  (0 ns)
	'or' operation ('or_ln215') [53]  (0 ns)
	'getelementptr' operation ('GDarrayDecoded_addr') [55]  (0 ns)
	'load' operation ('lhs') on array 'GDarrayDecoded' [56]  (1.2 ns)

 <State 4>: 4.68ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'GDarrayDecoded' [56]  (1.2 ns)
	'sub' operation ('ret') [58]  (0.88 ns)
	'sub' operation ('sub_ln180', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [59]  (0.89 ns)
	'select' operation ('diff', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [61]  (0.227 ns)
	'icmp' operation ('icmp_ln415', patchMaker.cpp:415) [63]  (1.06 ns)
	'select' operation ('minVal', patchMaker.cpp:415) [64]  (0.411 ns)

 <State 5>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', patchMaker.cpp:901) with incoming values : ('add_ln901', patchMaker.cpp:901) [71]  (0.387 ns)

 <State 6>: 1.25ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln870') [119]  (0.859 ns)
	multiplexor before 'phi' operation ('empty_75', patchMaker.cpp:896) with incoming values : ('zext_ln896', patchMaker.cpp:896) ('add_ln906', patchMaker.cpp:906) [143]  (0.387 ns)

 <State 7>: 1.66ns
The critical path consists of the following:
	'call' operation ('z_value.V', patchMaker.cpp:901) to 'straightLineProjectorFromLayerIJtoK' [79]  (1.66 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'call' operation ('z_value.V', patchMaker.cpp:901) to 'straightLineProjectorFromLayerIJtoK' [79]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'call' operation ('z_value.V', patchMaker.cpp:901) to 'straightLineProjectorFromLayerIJtoK' [79]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	'call' operation ('z_value.V', patchMaker.cpp:901) to 'straightLineProjectorFromLayerIJtoK' [79]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	'call' operation ('z_value.V', patchMaker.cpp:901) to 'straightLineProjectorFromLayerIJtoK' [79]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	'call' operation ('z_value.V', patchMaker.cpp:901) to 'straightLineProjectorFromLayerIJtoK' [79]  (7.3 ns)

 <State 13>: 7.3ns
The critical path consists of the following:
	'call' operation ('z_value.V', patchMaker.cpp:901) to 'straightLineProjectorFromLayerIJtoK' [79]  (7.3 ns)

 <State 14>: 7.3ns
The critical path consists of the following:
	'call' operation ('z_value.V', patchMaker.cpp:901) to 'straightLineProjectorFromLayerIJtoK' [79]  (7.3 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'call' operation ('z_value.V', patchMaker.cpp:901) to 'straightLineProjectorFromLayerIJtoK' [79]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'call' operation ('z_value.V', patchMaker.cpp:901) to 'straightLineProjectorFromLayerIJtoK' [79]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'call' operation ('z_value.V', patchMaker.cpp:901) to 'straightLineProjectorFromLayerIJtoK' [79]  (7.3 ns)

 <State 18>: 3.9ns
The critical path consists of the following:
	'call' operation ('z_value.V', patchMaker.cpp:901) to 'straightLineProjectorFromLayerIJtoK' [79]  (3.9 ns)

 <State 19>: 1.93ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', patchMaker.cpp:412) [87]  (0 ns)
	'add' operation ('add_ln215') [98]  (0.725 ns)
	'shl' operation ('shl_ln215') [99]  (0 ns)
	'or' operation ('or_ln215_1') [100]  (0 ns)
	'getelementptr' operation ('GDarrayDecoded_addr_1') [102]  (0 ns)
	'load' operation ('lhs') on array 'GDarrayDecoded' [103]  (1.2 ns)

 <State 20>: 4.68ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'GDarrayDecoded' [103]  (1.2 ns)
	'sub' operation ('ret') [105]  (0.88 ns)
	'sub' operation ('sub_ln180_1', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [106]  (0.89 ns)
	'select' operation ('diff', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [108]  (0.227 ns)
	'icmp' operation ('icmp_ln415_1', patchMaker.cpp:415) [110]  (1.06 ns)
	'select' operation ('minVal', patchMaker.cpp:415) [111]  (0.411 ns)

 <State 21>: 0.667ns
The critical path consists of the following:
	'getelementptr' operation ('current_z_i_index_addr', patchMaker.cpp:901) [115]  (0 ns)
	'store' operation ('store_ln901', patchMaker.cpp:901) of variable 'index' on array 'current_z_i_index', patchMaker.cpp:896 [116]  (0.667 ns)

 <State 22>: 0.667ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:907) with incoming values : ('add_ln907', patchMaker.cpp:907) [125]  (0 ns)
	'getelementptr' operation ('current_z_i_index_addr_1', patchMaker.cpp:909) [134]  (0 ns)
	'load' operation ('current_z_i_index_load', patchMaker.cpp:909) on array 'current_z_i_index', patchMaker.cpp:896 [135]  (0.667 ns)

 <State 23>: 2.04ns
The critical path consists of the following:
	'load' operation ('current_z_i_index_load', patchMaker.cpp:909) on array 'current_z_i_index', patchMaker.cpp:896 [135]  (0.667 ns)
	'add' operation ('add_ln909', patchMaker.cpp:909) [136]  (0.705 ns)
	'store' operation ('store_ln909', patchMaker.cpp:909) of variable 'add_ln909', patchMaker.cpp:909 on array 'new_z_i_index', patchMaker.cpp:897 [138]  (0.667 ns)

 <State 24>: 1.1ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_75', patchMaker.cpp:896) with incoming values : ('zext_ln896', patchMaker.cpp:896) ('add_ln906', patchMaker.cpp:906) [143]  (0.387 ns)
	'phi' operation ('empty_75', patchMaker.cpp:896) with incoming values : ('zext_ln896', patchMaker.cpp:896) ('add_ln906', patchMaker.cpp:906) [143]  (0 ns)
	'add' operation ('add_ln918', patchMaker.cpp:918) [171]  (0.715 ns)

 <State 25>: 0.667ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:928) with incoming values : ('add_ln928', patchMaker.cpp:928) [152]  (0 ns)
	'getelementptr' operation ('current_z_i_index_addr_3', patchMaker.cpp:930) [161]  (0 ns)
	'load' operation ('current_z_i_index_load_2', patchMaker.cpp:930) on array 'current_z_i_index', patchMaker.cpp:896 [162]  (0.667 ns)

 <State 26>: 2.04ns
The critical path consists of the following:
	'load' operation ('current_z_i_index_load_2', patchMaker.cpp:930) on array 'current_z_i_index', patchMaker.cpp:896 [162]  (0.667 ns)
	'add' operation ('add_ln930', patchMaker.cpp:930) [163]  (0.705 ns)
	'store' operation ('store_ln930', patchMaker.cpp:930) of variable 'add_ln930', patchMaker.cpp:930 on array 'new_z_i_index', patchMaker.cpp:897 [165]  (0.667 ns)

 <State 27>: 1.97ns
The critical path consists of the following:
	'add' operation ('add_ln934', patchMaker.cpp:934) [197]  (0.88 ns)
	'icmp' operation ('icmp_ln934', patchMaker.cpp:934) [198]  (0.859 ns)
	'select' operation ('select_ln934', patchMaker.cpp:934) [199]  (0.227 ns)

 <State 28>: 0.667ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:919) with incoming values : ('add_ln919', patchMaker.cpp:919) [175]  (0 ns)
	'getelementptr' operation ('current_z_i_index_addr_2', patchMaker.cpp:921) [184]  (0 ns)
	'load' operation ('current_z_i_index_load_1', patchMaker.cpp:921) on array 'current_z_i_index', patchMaker.cpp:896 [185]  (0.667 ns)

 <State 29>: 2.04ns
The critical path consists of the following:
	'load' operation ('current_z_i_index_load_1', patchMaker.cpp:921) on array 'current_z_i_index', patchMaker.cpp:896 [185]  (0.667 ns)
	'add' operation ('add_ln921', patchMaker.cpp:921) [186]  (0.705 ns)
	'store' operation ('store_ln921', patchMaker.cpp:921) of variable 'add_ln921', patchMaker.cpp:921 on array 'new_z_i_index', patchMaker.cpp:897 [188]  (0.667 ns)

 <State 30>: 0.699ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:936) with incoming values : ('add_ln936', patchMaker.cpp:936) [202]  (0 ns)
	'getelementptr' operation ('GDn_points_addr_2', patchMaker.cpp:938) [215]  (0 ns)
	'load' operation ('GDn_points_load_2', patchMaker.cpp:938) on array 'GDn_points' [216]  (0.699 ns)

 <State 31>: 5.05ns
The critical path consists of the following:
	'load' operation ('GDn_points_load_2', patchMaker.cpp:938) on array 'GDn_points' [216]  (0.699 ns)
	'sitofp' operation ('conv2', patchMaker.cpp:938) [217]  (4.35 ns)

 <State 32>: 4.35ns
The critical path consists of the following:
	'sitofp' operation ('conv2', patchMaker.cpp:938) [217]  (4.35 ns)

 <State 33>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('sub', patchMaker.cpp:938) [218]  (6.15 ns)

 <State 34>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('sub', patchMaker.cpp:938) [218]  (6.15 ns)

 <State 35>: 6.15ns
The critical path consists of the following:
	'fadd' operation ('sub', patchMaker.cpp:938) [218]  (6.15 ns)

 <State 36>: 6ns
The critical path consists of the following:
	'sitofp' operation ('conv', patchMaker.cpp:938) [214]  (4.35 ns)
	'fcmp' operation ('tmp_2', patchMaker.cpp:938) [232]  (1.65 ns)

 <State 37>: 4.73ns
The critical path consists of the following:
	'fcmp' operation ('tmp_2', patchMaker.cpp:938) [232]  (1.65 ns)
	'and' operation ('and_ln938_1', patchMaker.cpp:938) [233]  (0.122 ns)
	'select' operation ('x', patchMaker.cpp:938) [234]  (0.227 ns)
	'sub' operation ('sub_ln1311') [243]  (0.705 ns)
	'select' operation ('ush') [245]  (0.303 ns)
	'lshr' operation ('r.V') [248]  (0 ns)
	'select' operation ('val') [253]  (1.05 ns)
	'store' operation ('store_ln938', patchMaker.cpp:938) of variable 'val' on array 'new_z_i_index', patchMaker.cpp:897 [254]  (0.667 ns)

 <State 38>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', patchMaker.cpp:941) with incoming values : ('add_ln941', patchMaker.cpp:941) [259]  (0.387 ns)

 <State 39>: 0.667ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:941) with incoming values : ('add_ln941', patchMaker.cpp:941) [259]  (0 ns)
	'getelementptr' operation ('new_z_i_index_addr_4', patchMaker.cpp:943) [268]  (0 ns)
	'load' operation ('new_z_i_index_load_1', patchMaker.cpp:943) on array 'new_z_i_index', patchMaker.cpp:897 [269]  (0.667 ns)

 <State 40>: 5.02ns
The critical path consists of the following:
	'load' operation ('new_z_i_index_load_1', patchMaker.cpp:943) on array 'new_z_i_index', patchMaker.cpp:897 [269]  (0.667 ns)
	'sitofp' operation ('conv3', patchMaker.cpp:943) [271]  (4.35 ns)

 <State 41>: 6ns
The critical path consists of the following:
	'sitofp' operation ('conv3', patchMaker.cpp:943) [271]  (4.35 ns)
	'fcmp' operation ('tmp_5', patchMaker.cpp:943) [278]  (1.65 ns)

 <State 42>: 4.63ns
The critical path consists of the following:
	'fcmp' operation ('tmp_5', patchMaker.cpp:943) [278]  (1.65 ns)
	'and' operation ('and_ln943', patchMaker.cpp:943) [279]  (0 ns)
	'select' operation ('data.V', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:312) [281]  (0.251 ns)
	'add' operation ('sh', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:341) [287]  (0.705 ns)
	'select' operation ('ush') [291]  (0.303 ns)
	'lshr' operation ('r.V') [294]  (0 ns)
	'select' operation ('val') [299]  (1.05 ns)
	'store' operation ('store_ln943', patchMaker.cpp:943) of variable 'val' on array 'new_z_i_index', patchMaker.cpp:897 [300]  (0.667 ns)

 <State 43>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', patchMaker.cpp:947) with incoming values : ('add_ln947', patchMaker.cpp:947) [305]  (0.387 ns)

 <State 44>: 0.667ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:947) with incoming values : ('add_ln947', patchMaker.cpp:947) [305]  (0 ns)
	'getelementptr' operation ('new_z_i_index_addr_5', patchMaker.cpp:949) [316]  (0 ns)
	'load' operation ('new_z_i_index_load_2', patchMaker.cpp:949) on array 'new_z_i_index', patchMaker.cpp:897 [317]  (0.667 ns)

 <State 45>: 2.59ns
The critical path consists of the following:
	'load' operation ('new_z_i_index_load_2', patchMaker.cpp:949) on array 'new_z_i_index', patchMaker.cpp:897 [317]  (0.667 ns)
	'add' operation ('add_ln949', patchMaker.cpp:949) [319]  (0.725 ns)
	'shl' operation ('shl_ln949', patchMaker.cpp:949) [320]  (0 ns)
	'or' operation ('or_ln949', patchMaker.cpp:949) [321]  (0 ns)
	'getelementptr' operation ('GDarrayDecoded_addr_2', patchMaker.cpp:949) [323]  (0 ns)
	'load' operation ('GDarrayDecoded_load', patchMaker.cpp:949) on array 'GDarrayDecoded' [325]  (1.2 ns)

 <State 46>: 1.9ns
The critical path consists of the following:
	'load' operation ('GDarrayDecoded_load', patchMaker.cpp:949) on array 'GDarrayDecoded' [325]  (1.2 ns)
	'store' operation ('store_ln949', patchMaker.cpp:949) of variable 'GDarrayDecoded_load', patchMaker.cpp:949 on array 'new_z_i.V', patchMaker.cpp:945 [326]  (0.699 ns)

 <State 47>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', patchMaker.cpp:958) with incoming values : ('add_ln958', patchMaker.cpp:958) [336]  (0.387 ns)

 <State 48>: 0.699ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:958) with incoming values : ('add_ln958', patchMaker.cpp:958) [336]  (0 ns)
	'getelementptr' operation ('new_z_i_V_addr_1', patchMaker.cpp:956) [345]  (0 ns)
	'load' operation ('new_z_i_V_load', patchMaker.cpp:956) on array 'new_z_i.V', patchMaker.cpp:945 [346]  (0.699 ns)

 <State 49>: 2.36ns
The critical path consists of the following:
	'load' operation ('new_z_i_V_load', patchMaker.cpp:956) on array 'new_z_i.V', patchMaker.cpp:945 [346]  (0.699 ns)
	'call' operation ('new_z_i_atTop.V[0]', patchMaker.cpp:955) to 'straightLineProjectorFromLayerIJtoK' [347]  (1.66 ns)

 <State 50>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop.V[0]', patchMaker.cpp:955) to 'straightLineProjectorFromLayerIJtoK' [347]  (7.3 ns)

 <State 51>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop.V[0]', patchMaker.cpp:955) to 'straightLineProjectorFromLayerIJtoK' [347]  (7.3 ns)

 <State 52>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop.V[0]', patchMaker.cpp:955) to 'straightLineProjectorFromLayerIJtoK' [347]  (7.3 ns)

 <State 53>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop.V[0]', patchMaker.cpp:955) to 'straightLineProjectorFromLayerIJtoK' [347]  (7.3 ns)

 <State 54>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop.V[0]', patchMaker.cpp:955) to 'straightLineProjectorFromLayerIJtoK' [347]  (7.3 ns)

 <State 55>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop.V[0]', patchMaker.cpp:955) to 'straightLineProjectorFromLayerIJtoK' [347]  (7.3 ns)

 <State 56>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop.V[0]', patchMaker.cpp:955) to 'straightLineProjectorFromLayerIJtoK' [347]  (7.3 ns)

 <State 57>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop.V[0]', patchMaker.cpp:955) to 'straightLineProjectorFromLayerIJtoK' [347]  (7.3 ns)

 <State 58>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop.V[0]', patchMaker.cpp:955) to 'straightLineProjectorFromLayerIJtoK' [347]  (7.3 ns)

 <State 59>: 7.3ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop.V[0]', patchMaker.cpp:955) to 'straightLineProjectorFromLayerIJtoK' [347]  (7.3 ns)

 <State 60>: 3.9ns
The critical path consists of the following:
	'call' operation ('new_z_i_atTop.V[0]', patchMaker.cpp:955) to 'straightLineProjectorFromLayerIJtoK' [347]  (3.9 ns)
	'store' operation ('store_ln955', patchMaker.cpp:955) of variable 'new_z_i_atTop.V[0]', patchMaker.cpp:955 on local variable 'new_z_i_atTop.V[3]' [360]  (0 ns)

 <State 61>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', patchMaker.cpp:965) with incoming values : ('add_ln965', patchMaker.cpp:965) [368]  (0.387 ns)

 <State 62>: 5.98ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:965) with incoming values : ('add_ln965', patchMaker.cpp:965) [368]  (0 ns)
	'mux' operation ('tmp_17') [383]  (0.453 ns)
	'sub' operation ('__x', patchMaker.cpp:967) [385]  (0.88 ns)
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:967) [387]  (4.65 ns)

 <State 63>: 4.65ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:967) [387]  (4.65 ns)

 <State 64>: 3.64ns
The critical path consists of the following:
	'add' operation ('sh', r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:510) [394]  (0.735 ns)
	'select' operation ('ush') [398]  (0.299 ns)
	'shl' operation ('r.V') [402]  (0 ns)
	'select' operation ('val') [406]  (1.13 ns)
	'icmp' operation ('icmp_ln967', patchMaker.cpp:967) [407]  (1.06 ns)
	'select' operation ('layerSMin', patchMaker.cpp:967) [410]  (0.411 ns)

 <State 65>: 5.98ns
The critical path consists of the following:
	'load' operation ('new_z_i_atTop_V_3_1_load', patchMaker.cpp:985) on local variable 'new_z_i_atTop.V[3]' [414]  (0 ns)
	'mux' operation ('lhs', patchMaker.cpp:985) [419]  (0.453 ns)
	'sub' operation ('ret') [421]  (0.88 ns)
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:987) [423]  (4.65 ns)

 <State 66>: 6.66ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:987) [423]  (4.65 ns)
	'dcmp' operation ('tmp_10', patchMaker.cpp:987) [433]  (2.01 ns)

 <State 67>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_10', patchMaker.cpp:987) [433]  (2.01 ns)

 <State 68>: 6.96ns
The critical path consists of the following:
	'load' operation ('GDarrayDecoded_load_1', patchMaker.cpp:989) on array 'GDarrayDecoded' [446]  (1.2 ns)
	'select' operation ('lhs', patchMaker.cpp:987) [447]  (0.227 ns)
	'sub' operation ('ret') [449]  (0.88 ns)
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:992) [451]  (4.65 ns)

 <State 69>: 6.66ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:992) [451]  (4.65 ns)
	'dcmp' operation ('tmp_13', patchMaker.cpp:992) [461]  (2.01 ns)

 <State 70>: 2.24ns
The critical path consists of the following:
	'dcmp' operation ('tmp_13', patchMaker.cpp:992) [461]  (2.01 ns)
	'and' operation ('and_ln992', patchMaker.cpp:992) [462]  (0 ns)
	'select' operation ('lhs', patchMaker.cpp:992) [464]  (0.227 ns)

 <State 71>: 5.53ns
The critical path consists of the following:
	'sub' operation ('ret') [466]  (0.88 ns)
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:997) [468]  (4.65 ns)

 <State 72>: 6.66ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277->patchMaker.cpp:997) [468]  (4.65 ns)
	'dcmp' operation ('tmp_16', patchMaker.cpp:997) [478]  (2.01 ns)

 <State 73>: 2.24ns
The critical path consists of the following:
	'dcmp' operation ('tmp_16', patchMaker.cpp:997) [478]  (2.01 ns)
	'and' operation ('and_ln997', patchMaker.cpp:997) [479]  (0 ns)
	'select' operation ('lhs', patchMaker.cpp:997) [481]  (0.227 ns)

 <State 74>: 5.54ns
The critical path consists of the following:
	'sub' operation ('ret') [483]  (0.88 ns)
	'mul' operation ('mul_ln1002', patchMaker.cpp:1002) [485]  (4.43 ns)
	'select' operation ('select_ln1002', patchMaker.cpp:1002) [487]  (0.227 ns)

 <State 75>: 0ns
The critical path consists of the following:

 <State 76>: 0.387ns
The critical path consists of the following:
	'call' operation ('ppl', patchMaker.cpp:1045) to 'makePatch_alignedToLine' [497]  (0.387 ns)

 <State 77>: 0ns
The critical path consists of the following:

 <State 78>: 3.84ns
The critical path consists of the following:
	wire read on port 'n_patches' (patchMaker.cpp:1047) [498]  (0 ns)
	'add' operation ('lastPatchIdx', patchMaker.cpp:1047) [499]  (0.705 ns)
	'sub' operation ('sub_ln1050', patchMaker.cpp:1050) [504]  (0.745 ns)
	'add' operation ('add_ln1050', patchMaker.cpp:1050) [505]  (0.745 ns)
	'or' operation ('or_ln1050', patchMaker.cpp:1050) [506]  (0 ns)
	'getelementptr' operation ('patches_parameters_addr', patchMaker.cpp:1050) [508]  (0 ns)
	'load' operation ('rhs', patchMaker.cpp:1050) on array 'patches_parameters' [512]  (1.65 ns)

 <State 79>: 3.64ns
The critical path consists of the following:
	'load' operation ('rhs', patchMaker.cpp:1050) on array 'patches_parameters' [512]  (1.65 ns)
	'sub' operation ('ret') [516]  (0.88 ns)
	'icmp' operation ('icmp_ln878') [520]  (0.884 ns)
	'select' operation ('select_ln1056', patchMaker.cpp:1056) [521]  (0.227 ns)

 <State 80>: 0.572ns
The critical path consists of the following:
	'phi' operation ('i', patchMaker.cpp:1082) with incoming values : ('add_ln1082', patchMaker.cpp:1082) [531]  (0 ns)
	'add' operation ('add_ln1082', patchMaker.cpp:1082) [535]  (0.572 ns)

 <State 81>: 2.42ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (2.42 ns)

 <State 82>: 7.2ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (7.2 ns)

 <State 83>: 7.2ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (7.2 ns)

 <State 84>: 7.2ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (7.2 ns)

 <State 85>: 7.2ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (7.2 ns)

 <State 86>: 7.2ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (7.2 ns)

 <State 87>: 7.2ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (7.2 ns)

 <State 88>: 7.2ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (7.2 ns)

 <State 89>: 7.2ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (7.2 ns)

 <State 90>: 7.2ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (7.2 ns)

 <State 91>: 7.2ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (7.2 ns)

 <State 92>: 7.2ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (7.2 ns)

 <State 93>: 7.2ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (7.2 ns)

 <State 94>: 7.2ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (7.2 ns)

 <State 95>: 7.2ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (7.2 ns)

 <State 96>: 7.2ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (7.2 ns)

 <State 97>: 7.2ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (7.2 ns)

 <State 98>: 7.2ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (7.2 ns)

 <State 99>: 7.2ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (7.2 ns)

 <State 100>: 7.2ns
The critical path consists of the following:
	'call' operation ('tmp_20', patchMaker.cpp:1084) to 'areWedgeSuperPointsEqual' [539]  (7.2 ns)

 <State 101>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('current_z_top_index_0', patchMaker.cpp:1102) with incoming values : ('select_ln934', patchMaker.cpp:934) ('add_ln1102', patchMaker.cpp:1102) [551]  (0.387 ns)
	'phi' operation ('current_z_top_index_0', patchMaker.cpp:1102) with incoming values : ('select_ln934', patchMaker.cpp:934) ('add_ln1102', patchMaker.cpp:1102) [551]  (0 ns)

 <State 102>: 1.09ns
The critical path consists of the following:
	'call' operation ('call_ln1100', patchMaker.cpp:1100) to 'delete_patch' [546]  (1.09 ns)

 <State 103>: 0ns
The critical path consists of the following:

 <State 104>: 0.387ns
The critical path consists of the following:
	'call' operation ('ppl', patchMaker.cpp:1107) to 'makePatch_alignedToLine' [548]  (0.387 ns)

 <State 105>: 0ns
The critical path consists of the following:

 <State 106>: 0ns
The critical path consists of the following:

 <State 107>: 0ns
The critical path consists of the following:

 <State 108>: 0ns
The critical path consists of the following:

 <State 109>: 0ns
The critical path consists of the following:

 <State 110>: 0ns
The critical path consists of the following:

 <State 111>: 0ns
The critical path consists of the following:

 <State 112>: 0ns
The critical path consists of the following:

 <State 113>: 0ns
The critical path consists of the following:

 <State 114>: 0ns
The critical path consists of the following:

 <State 115>: 0ns
The critical path consists of the following:

 <State 116>: 0ns
The critical path consists of the following:

 <State 117>: 0ns
The critical path consists of the following:

 <State 118>: 0ns
The critical path consists of the following:

 <State 119>: 0ns
The critical path consists of the following:

 <State 120>: 0ns
The critical path consists of the following:

 <State 121>: 0.88ns
The critical path consists of the following:
	'add' operation ('add_ln1102', patchMaker.cpp:1102) [547]  (0.88 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
