read_verilog ../top.v
synth
splice -port WR_EN -no_port q_b
tee -o result.log dump
