[dram_structure]
protocol = DDR4
bankgroup = 2
banks_per_group = 4
rows = 65536
columns = 1024
device_width = 16
BL = 8

[timing]
tCK = 1.07
AL = 0
CL = 13
CWL = 10
tRCD = 13
tRP = 13
tRAS = 32
tRFC = 327
tRFC2 = 243
tRFC4 = 150
REFI = 7285
tRPRE = 1
tWPRE = 1
tRRD_S = 5
tRRD_L = 6
tWTR_S = 3
tWTR_L = 7
tFAW = 28
tWR = 14
tWR2 = 15
tRTP = 7
tCCD_S = 4
tCCD_L = 5
tCKE = 5
tCKESR = 6
tXS = 337
tXP = 6
tRTRS = 1

[power]
VDD = 1.2
IDD0 = 75
IPP0 = 4.0
IDD2P = 25
IDD2N = 33
IDD3P = 39
IDD3N = 44
IDD4W = 225
IDD4R = 225
IDD5AB = 280
IDD6x = 30

[system]
channel_size = 4096
channels = 1
bus_width = 64
address_mapping = chrabgrobaco
queue_structure = PER_BANK
queue_size = 16
refresh_strategy = RANK_LEVEL_STAGGERED
req_buffering_enabled = False

[other]
output_prefix = results/DDR4_8Gb_x16_1866
epoch_period = 1000000

