<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>mipicsiss: xcsiss_hw.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">mipicsiss
   </div>
   <div id="projectbrief">Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xcsiss__hw_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xcsiss_hw.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga49562e2263761ef244fa20e718e67655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#ga49562e2263761ef244fa20e718e67655">XCSISS_HW_H_</a></td></tr>
<tr class="memdesc:ga49562e2263761ef244fa20e718e67655"><td class="mdescLeft">&#160;</td><td class="mdescRight">Prevent circular inclusions by using protection macros.  <a href="group__csiss.html#ga49562e2263761ef244fa20e718e67655">More...</a><br/></td></tr>
<tr class="separator:ga49562e2263761ef244fa20e718e67655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Bitmasks for interrupt callbacks</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Please refer to CSI driver for details of the bitmasks.</p>
<p>The application should use the XCSISS_ISR* masks in the call back functions to decode the exact cause of interrupt and handle it accordingly. </p>
</div></td></tr>
<tr class="memitem:ga8f8237300beb47d58ede04d26117b4fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#ga8f8237300beb47d58ede04d26117b4fd">XCSISS_ISR_FR_MASK</a>&#160;&#160;&#160;XCSI_ISR_FR_MASK</td></tr>
<tr class="memdesc:ga8f8237300beb47d58ede04d26117b4fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame received.  <a href="group__csiss.html#ga8f8237300beb47d58ede04d26117b4fd">More...</a><br/></td></tr>
<tr class="separator:ga8f8237300beb47d58ede04d26117b4fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72fc514eb9ae47b28107058299a3f246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#ga72fc514eb9ae47b28107058299a3f246">XCSISS_ISR_VCXFE_MASK</a>&#160;&#160;&#160;XCSI_ISR_VCXFE_MASK</td></tr>
<tr class="memdesc:ga72fc514eb9ae47b28107058299a3f246"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCX frame error.  <a href="group__csiss.html#ga72fc514eb9ae47b28107058299a3f246">More...</a><br/></td></tr>
<tr class="separator:ga72fc514eb9ae47b28107058299a3f246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c955602c14cc077aff3707adf27b689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#ga0c955602c14cc077aff3707adf27b689">XCSISS_ISR_SKEWCALCHS_MASK</a>&#160;&#160;&#160;XCSI_ISR_SKEWCALCHS_MASK</td></tr>
<tr class="memdesc:ga0c955602c14cc077aff3707adf27b689"><td class="mdescLeft">&#160;</td><td class="mdescRight">Skew calc HS.  <a href="group__csiss.html#ga0c955602c14cc077aff3707adf27b689">More...</a><br/></td></tr>
<tr class="separator:ga0c955602c14cc077aff3707adf27b689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80dc5ff2c9b02b6f72fad638419a53d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#ga80dc5ff2c9b02b6f72fad638419a53d8">XCSISS_ISR_YUV420_MASK</a>&#160;&#160;&#160;XCSI_ISR_YUV420_MASK</td></tr>
<tr class="memdesc:ga80dc5ff2c9b02b6f72fad638419a53d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">YUV420 error.  <a href="group__csiss.html#ga80dc5ff2c9b02b6f72fad638419a53d8">More...</a><br/></td></tr>
<tr class="separator:ga80dc5ff2c9b02b6f72fad638419a53d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e569e792ef8ac151c20a6e9e7a6467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#gad7e569e792ef8ac151c20a6e9e7a6467">XCSISS_ISR_WC_MASK</a>&#160;&#160;&#160;XCSI_ISR_WC_MASK</td></tr>
<tr class="memdesc:gad7e569e792ef8ac151c20a6e9e7a6467"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word count error.  <a href="group__csiss.html#gad7e569e792ef8ac151c20a6e9e7a6467">More...</a><br/></td></tr>
<tr class="separator:gad7e569e792ef8ac151c20a6e9e7a6467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72c8dcab9811b90f49d85665ecf50a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#gae72c8dcab9811b90f49d85665ecf50a0">XCSISS_ISR_ILC_MASK</a>&#160;&#160;&#160;XCSI_ISR_ILC_MASK</td></tr>
<tr class="memdesc:gae72c8dcab9811b90f49d85665ecf50a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Incorrect lanes.  <a href="group__csiss.html#gae72c8dcab9811b90f49d85665ecf50a0">More...</a><br/></td></tr>
<tr class="separator:gae72c8dcab9811b90f49d85665ecf50a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0414faa7b9e95108e7b95f37527bb45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#gac0414faa7b9e95108e7b95f37527bb45">XCSISS_ISR_SPFIFOF_MASK</a>&#160;&#160;&#160;XCSI_ISR_SPFIFOF_MASK</td></tr>
<tr class="memdesc:gac0414faa7b9e95108e7b95f37527bb45"><td class="mdescLeft">&#160;</td><td class="mdescRight">SP FIFO full.  <a href="group__csiss.html#gac0414faa7b9e95108e7b95f37527bb45">More...</a><br/></td></tr>
<tr class="separator:gac0414faa7b9e95108e7b95f37527bb45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74fbede78af81e79e928c1bbc7de0df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#gac74fbede78af81e79e928c1bbc7de0df">XCSISS_ISR_SPFIFONE_MASK</a>&#160;&#160;&#160;XCSI_ISR_SPFIFONE_MASK</td></tr>
<tr class="memdesc:gac74fbede78af81e79e928c1bbc7de0df"><td class="mdescLeft">&#160;</td><td class="mdescRight">SP FIFO not empty.  <a href="group__csiss.html#gac74fbede78af81e79e928c1bbc7de0df">More...</a><br/></td></tr>
<tr class="separator:gac74fbede78af81e79e928c1bbc7de0df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41de3c57ccaed7151ed204bef0a1726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#gad41de3c57ccaed7151ed204bef0a1726">XCSISS_ISR_SLBF_MASK</a>&#160;&#160;&#160;XCSI_ISR_SLBF_MASK</td></tr>
<tr class="memdesc:gad41de3c57ccaed7151ed204bef0a1726"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stream line buf full.  <a href="group__csiss.html#gad41de3c57ccaed7151ed204bef0a1726">More...</a><br/></td></tr>
<tr class="separator:gad41de3c57ccaed7151ed204bef0a1726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c93def3231395c87e3fa8db341c669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#gaf5c93def3231395c87e3fa8db341c669">XCSISS_ISR_STOP_MASK</a>&#160;&#160;&#160;XCSI_ISR_STOP_MASK</td></tr>
<tr class="memdesc:gaf5c93def3231395c87e3fa8db341c669"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop state detected.  <a href="group__csiss.html#gaf5c93def3231395c87e3fa8db341c669">More...</a><br/></td></tr>
<tr class="separator:gaf5c93def3231395c87e3fa8db341c669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad39acf7de75b04fdaa9103255b7ec1ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#gad39acf7de75b04fdaa9103255b7ec1ae">XCSISS_ISR_SOTERR_MASK</a>&#160;&#160;&#160;XCSI_ISR_SOTERR_MASK</td></tr>
<tr class="memdesc:gad39acf7de75b04fdaa9103255b7ec1ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">SoT error.  <a href="group__csiss.html#gad39acf7de75b04fdaa9103255b7ec1ae">More...</a><br/></td></tr>
<tr class="separator:gad39acf7de75b04fdaa9103255b7ec1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1046e13174db8874980137136561bd45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#ga1046e13174db8874980137136561bd45">XCSISS_ISR_SOTSYNCERR_MASK</a>&#160;&#160;&#160;XCSI_ISR_SOTSYNCERR_MASK</td></tr>
<tr class="memdesc:ga1046e13174db8874980137136561bd45"><td class="mdescLeft">&#160;</td><td class="mdescRight">SoT sync error.  <a href="group__csiss.html#ga1046e13174db8874980137136561bd45">More...</a><br/></td></tr>
<tr class="separator:ga1046e13174db8874980137136561bd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39f76c82207b70d8a8329e033766bdd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#ga39f76c82207b70d8a8329e033766bdd2">XCSISS_ISR_ECC2BERR_MASK</a>&#160;&#160;&#160;XCSI_ISR_ECC2BERR_MASK</td></tr>
<tr class="memdesc:ga39f76c82207b70d8a8329e033766bdd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC 2-bit error.  <a href="group__csiss.html#ga39f76c82207b70d8a8329e033766bdd2">More...</a><br/></td></tr>
<tr class="separator:ga39f76c82207b70d8a8329e033766bdd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249ea37757a025d0cd26b10df659b088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#ga249ea37757a025d0cd26b10df659b088">XCSISS_ISR_ECC1BERR_MASK</a>&#160;&#160;&#160;XCSI_ISR_ECC1BERR_MASK</td></tr>
<tr class="memdesc:ga249ea37757a025d0cd26b10df659b088"><td class="mdescLeft">&#160;</td><td class="mdescRight">ECC 1-bit error.  <a href="group__csiss.html#ga249ea37757a025d0cd26b10df659b088">More...</a><br/></td></tr>
<tr class="separator:ga249ea37757a025d0cd26b10df659b088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08908e267a8b39b7978a2bd1634fef68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#ga08908e267a8b39b7978a2bd1634fef68">XCSISS_ISR_CRCERR_MASK</a>&#160;&#160;&#160;XCSI_ISR_CRCERR_MASK</td></tr>
<tr class="memdesc:ga08908e267a8b39b7978a2bd1634fef68"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC error.  <a href="group__csiss.html#ga08908e267a8b39b7978a2bd1634fef68">More...</a><br/></td></tr>
<tr class="separator:ga08908e267a8b39b7978a2bd1634fef68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf107c3487a384ec138ab34338203f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#ga7bf107c3487a384ec138ab34338203f8">XCSISS_ISR_DATAIDERR_MASK</a>&#160;&#160;&#160;XCSI_ISR_DATAIDERR_MASK</td></tr>
<tr class="memdesc:ga7bf107c3487a384ec138ab34338203f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data ID error.  <a href="group__csiss.html#ga7bf107c3487a384ec138ab34338203f8">More...</a><br/></td></tr>
<tr class="separator:ga7bf107c3487a384ec138ab34338203f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061e0c17ae7c29c616ff6aded4d8d9de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#ga061e0c17ae7c29c616ff6aded4d8d9de">XCSISS_ISR_VC3FSYNCERR_MASK</a>&#160;&#160;&#160;XCSI_ISR_VC3FSYNCERR_MASK</td></tr>
<tr class="memdesc:ga061e0c17ae7c29c616ff6aded4d8d9de"><td class="mdescLeft">&#160;</td><td class="mdescRight">VC3 frame sync error.  <a href="group__csiss.html#ga061e0c17ae7c29c616ff6aded4d8d9de">More...</a><br/></td></tr>
<tr class="separator:ga061e0c17ae7c29c616ff6aded4d8d9de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab29a749ff7426fc7eb2e8ae0597979f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#gab29a749ff7426fc7eb2e8ae0597979f6">XCSISS_ISR_VC3FLVLERR_MASK</a>&#160;&#160;&#160;XCSI_ISR_VC3FLVLERR_MASK</td></tr>
<tr class="memdesc:gab29a749ff7426fc7eb2e8ae0597979f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">VC3 frame level error.  <a href="group__csiss.html#gab29a749ff7426fc7eb2e8ae0597979f6">More...</a><br/></td></tr>
<tr class="separator:gab29a749ff7426fc7eb2e8ae0597979f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3902a10c404c28b6ab7bfc452596e1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#ga3902a10c404c28b6ab7bfc452596e1dc">XCSISS_ISR_VC2FSYNCERR_MASK</a>&#160;&#160;&#160;XCSI_ISR_VC2FSYNCERR_MASK</td></tr>
<tr class="memdesc:ga3902a10c404c28b6ab7bfc452596e1dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">VC2 frame sync error.  <a href="group__csiss.html#ga3902a10c404c28b6ab7bfc452596e1dc">More...</a><br/></td></tr>
<tr class="separator:ga3902a10c404c28b6ab7bfc452596e1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb29c6eabad52c347087394bf75f3c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#ga0cb29c6eabad52c347087394bf75f3c8">XCSISS_ISR_VC2FLVLERR_MASK</a>&#160;&#160;&#160;XCSI_ISR_VC2FLVLERR_MASK</td></tr>
<tr class="memdesc:ga0cb29c6eabad52c347087394bf75f3c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">VC2 frame level error.  <a href="group__csiss.html#ga0cb29c6eabad52c347087394bf75f3c8">More...</a><br/></td></tr>
<tr class="separator:ga0cb29c6eabad52c347087394bf75f3c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9dd5572edc73a7e8fd6cb08f053554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#gaec9dd5572edc73a7e8fd6cb08f053554">XCSISS_ISR_VC1FSYNCERR_MASK</a>&#160;&#160;&#160;XCSI_ISR_VC1FSYNCERR_MASK</td></tr>
<tr class="memdesc:gaec9dd5572edc73a7e8fd6cb08f053554"><td class="mdescLeft">&#160;</td><td class="mdescRight">VC1 frame sync error.  <a href="group__csiss.html#gaec9dd5572edc73a7e8fd6cb08f053554">More...</a><br/></td></tr>
<tr class="separator:gaec9dd5572edc73a7e8fd6cb08f053554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12cc913a553f23ba5b40e737793ea099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#ga12cc913a553f23ba5b40e737793ea099">XCSISS_ISR_VC1FLVLERR_MASK</a>&#160;&#160;&#160;XCSI_ISR_VC1FLVLERR_MASK</td></tr>
<tr class="memdesc:ga12cc913a553f23ba5b40e737793ea099"><td class="mdescLeft">&#160;</td><td class="mdescRight">VC1 frame level error.  <a href="group__csiss.html#ga12cc913a553f23ba5b40e737793ea099">More...</a><br/></td></tr>
<tr class="separator:ga12cc913a553f23ba5b40e737793ea099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2fa0a473e84d593ac3645077eae5be6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#gaf2fa0a473e84d593ac3645077eae5be6">XCSISS_ISR_VC0FSYNCERR_MASK</a>&#160;&#160;&#160;XCSI_ISR_VC0FSYNCERR_MASK</td></tr>
<tr class="memdesc:gaf2fa0a473e84d593ac3645077eae5be6"><td class="mdescLeft">&#160;</td><td class="mdescRight">VC0 frame sync error.  <a href="group__csiss.html#gaf2fa0a473e84d593ac3645077eae5be6">More...</a><br/></td></tr>
<tr class="separator:gaf2fa0a473e84d593ac3645077eae5be6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae114f693825604ec59512721a8e0070e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#gae114f693825604ec59512721a8e0070e">XCSISS_ISR_VC0FLVLERR_MASK</a>&#160;&#160;&#160;XCSI_ISR_VC0FLVLERR_MASK</td></tr>
<tr class="memdesc:gae114f693825604ec59512721a8e0070e"><td class="mdescLeft">&#160;</td><td class="mdescRight">VC0 frame level error.  <a href="group__csiss.html#gae114f693825604ec59512721a8e0070e">More...</a><br/></td></tr>
<tr class="separator:gae114f693825604ec59512721a8e0070e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23dc8ba1af93a7c2ecccbe7c0ebe98e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#gaf23dc8ba1af93a7c2ecccbe7c0ebe98e">XCSISS_ISR_ALLINTR_MASK</a>&#160;&#160;&#160;XCSI_ISR_ALLINTR_MASK</td></tr>
<tr class="memdesc:gaf23dc8ba1af93a7c2ecccbe7c0ebe98e"><td class="mdescLeft">&#160;</td><td class="mdescRight">All interrupts mask.  <a href="group__csiss.html#gaf23dc8ba1af93a7c2ecccbe7c0ebe98e">More...</a><br/></td></tr>
<tr class="separator:gaf23dc8ba1af93a7c2ecccbe7c0ebe98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">BitMasks for grouped interrupts</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>All interrupts are grouped into DPHY Level Errors, Protocol Decoding Errors, Packet Level Errors, Normal Errors, Frame Received interrupt and Short Packet related.</p>
<p>These are used by application to determine the exact event causing the interrupt </p>
</div></td></tr>
<tr class="memitem:ga602cbdcb2f3d8b62da594fdedb34411c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#ga602cbdcb2f3d8b62da594fdedb34411c">XCSISS_INTR_PROT_MASK</a>&#160;&#160;&#160;XCSI_INTR_PROT_MASK</td></tr>
<tr class="memdesc:ga602cbdcb2f3d8b62da594fdedb34411c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Protocol error mask.  <a href="group__csiss.html#ga602cbdcb2f3d8b62da594fdedb34411c">More...</a><br/></td></tr>
<tr class="separator:ga602cbdcb2f3d8b62da594fdedb34411c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530b5b7d49f1c43a2f88b2f515221301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#ga530b5b7d49f1c43a2f88b2f515221301">XCSISS_INTR_PKTLVL_MASK</a>&#160;&#160;&#160;XCSI_INTR_PKTLVL_MASK</td></tr>
<tr class="memdesc:ga530b5b7d49f1c43a2f88b2f515221301"><td class="mdescLeft">&#160;</td><td class="mdescRight">Packet level error mask.  <a href="group__csiss.html#ga530b5b7d49f1c43a2f88b2f515221301">More...</a><br/></td></tr>
<tr class="separator:ga530b5b7d49f1c43a2f88b2f515221301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaced83959479128b9dd908faf3ef3e328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#gaced83959479128b9dd908faf3ef3e328">XCSISS_INTR_DPHY_MASK</a>&#160;&#160;&#160;XCSI_INTR_DPHY_MASK</td></tr>
<tr class="memdesc:gaced83959479128b9dd908faf3ef3e328"><td class="mdescLeft">&#160;</td><td class="mdescRight">D-PHY error mask.  <a href="group__csiss.html#gaced83959479128b9dd908faf3ef3e328">More...</a><br/></td></tr>
<tr class="separator:gaced83959479128b9dd908faf3ef3e328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab396de50760301e866c31cf92847038a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#gab396de50760301e866c31cf92847038a">XCSISS_INTR_SPKT_MASK</a>&#160;&#160;&#160;XCSI_INTR_SPKT_MASK</td></tr>
<tr class="memdesc:gab396de50760301e866c31cf92847038a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Short packet mask.  <a href="group__csiss.html#gab396de50760301e866c31cf92847038a">More...</a><br/></td></tr>
<tr class="separator:gab396de50760301e866c31cf92847038a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab75d47ad5269320d2fcc911594f3c508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#gab75d47ad5269320d2fcc911594f3c508">XCSISS_INTR_FRAMERCVD_MASK</a>&#160;&#160;&#160;XCSI_INTR_FRAMERCVD_MASK</td></tr>
<tr class="memdesc:gab75d47ad5269320d2fcc911594f3c508"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame received mask.  <a href="group__csiss.html#gab75d47ad5269320d2fcc911594f3c508">More...</a><br/></td></tr>
<tr class="separator:gab75d47ad5269320d2fcc911594f3c508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1927b2f36c1c90d2e019ad1bb9b69525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__csiss.html#ga1927b2f36c1c90d2e019ad1bb9b69525">XCSISS_INTR_ERR_MASK</a>&#160;&#160;&#160;XCSI_INTR_ERR_MASK</td></tr>
<tr class="memdesc:ga1927b2f36c1c90d2e019ad1bb9b69525"><td class="mdescLeft">&#160;</td><td class="mdescRight">Other error mask.  <a href="group__csiss.html#ga1927b2f36c1c90d2e019ad1bb9b69525">More...</a><br/></td></tr>
<tr class="separator:ga1927b2f36c1c90d2e019ad1bb9b69525"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
	<p class="footer">&copy; Copyright 2015-2022 Xilinx, Inc. All Rights Reserved.</p>
	<p class="footer">&copy; Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.</p>
</div>
</body>
</html>
