InceptionV4/Logits/Logits/biases CPU 0 748 748
InceptionV4/Logits/Logits/weights CPU 0 825 825
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 832 832
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 839 840
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 843 843
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 847 847
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 4135 864 4999
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 10039 5054 15093
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 15851 15131 30982
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1016 31028 32044
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 16231 31061 47292
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 16285 47292 63577
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 1520 63882 65402
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1762 65402 67164
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5750 67243 72993
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 6548 67374 73922
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3880 73922 77802
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 239 77912 78151
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 100 78176 78276
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8737 73015 81752
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24068 78295 102363
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 2133 102647 104780
InceptionV4/InceptionV4/Mixed_4a/concat CPU 4379 104780 109159
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 6964 109392 116356
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 3424 116356 119780
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 115 119854 119969
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 14035 119969 134004
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 1992 134265 136257
InceptionV4/InceptionV4/Mixed_5a/concat CPU 497 136257 136754
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3004 136812 139816
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1858 136907 138765
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2468 138765 141233
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2312 139844 142156
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1919 141269 143188
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 109 143221 143330
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2288 143330 145618
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3471 142198 145669
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 2980 145652 148632
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 74 148662 148736
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1970 148736 150706
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2090 150743 152833
InceptionV4/InceptionV4/Mixed_5b/concat CPU 385 152833 153218
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2645 153273 155918
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1482 153294 154776
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2063 154776 156839
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2305 155942 158247
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3425 156884 160309
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3380 158262 161642
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 69 160338 160407
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2301 160407 162708
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 124 162760 162884
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1930 162884 164814
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1721 164854 166575
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2025 166599 168624
InceptionV4/InceptionV4/Mixed_5c/concat CPU 355 168624 168979
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2733 169032 171765
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2151 169055 171206
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2728 171206 173934
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2240 171780 174020
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2446 173973 176419
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3161 174028 177189
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 82 176451 176533
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1651 176533 178184
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3091 178229 181320
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 61 181362 181423
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2145 181423 183568
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 1594 184067 185661
InceptionV4/InceptionV4/Mixed_5d/concat CPU 345 185661 186006
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2606 186055 188661
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2250 188674 190924
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1901 186084 187985
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2976 187985 190961
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2405 191000 193405
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3167 190939 194106
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 91 193438 193529
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1704 193529 195233
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3083 195290 198373
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 74 198414 198488
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1926 198488 200414
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2299 200471 202770
InceptionV4/InceptionV4/Mixed_5e/concat CPU 351 202770 203121
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3182 203208 206390
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4029 206390 210419
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 15797 210471 226268
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 28941 203169 232110
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 473 232132 232605
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 7076 226302 233378
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 627 233583 234210
InceptionV4/InceptionV4/Mixed_6a/concat CPU 201 234210 234411
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4629 234443 239072
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1877 234462 236339
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4152 236339 240491
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 417 240548 240965
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 113 240989 241102
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 82 241154 241236
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6162 239158 245320
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8913 245342 254255
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 956 254275 255231
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15694 241252 256946
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3363 255252 258615
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 105 256994 257099
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4723 257099 261822
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1136 262121 263257
InceptionV4/InceptionV4/Mixed_6b/concat CPU 215 263257 263472
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4620 263510 268130
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1776 263536 265312
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4207 265312 269519
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 248 269581 269829
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 92 269849 269941
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 77 269958 270035
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6261 268168 274429
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8686 274449 283135
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 951 283156 284107
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15833 270052 285885
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3374 284125 287499
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 130 285932 286062
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4861 286062 290923
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1066 291196 292262
InceptionV4/InceptionV4/Mixed_6c/concat CPU 205 292262 292467
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4580 292519 297099
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2127 292549 294676
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5164 294676 299840
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 279 299898 300177
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 105 300199 300304
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 80 300325 300405
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6280 297117 303397
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8619 303417 312036
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 974 312058 313032
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3318 313051 316369
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15962 300422 316384
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 85 316511 316596
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4877 316596 321473
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1158 321714 322872
InceptionV4/InceptionV4/Mixed_6d/concat CPU 218 322872 323090
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4646 323135 327781
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2095 323172 325267
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4358 325267 329625
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 270 329681 329951
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 97 329973 330070
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 81 330087 330168
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6213 327797 334010
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8446 334029 342475
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 953 342498 343451
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15912 330186 346098
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3280 343469 346749
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 90 346144 346234
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5074 346234 351308
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 934 351539 352473
InceptionV4/InceptionV4/Mixed_6e/concat CPU 207 352473 352680
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4527 352723 357250
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1844 353810 355654
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4226 355654 359880
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 279 359937 360216
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 146 360240 360386
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 87 360408 360495
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6255 357268 363523
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 9011 363541 372552
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 976 372572 373548
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15680 360512 376192
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3275 373570 376845
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 126 376241 376367
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4902 376367 381269
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 988 381579 382567
InceptionV4/InceptionV4/Mixed_6f/concat CPU 212 382567 382779
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4576 382824 387400
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1998 383911 385909
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4106 385909 390015
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 269 390071 390340
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 93 390361 390454
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 79 390471 390550
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6282 387415 393697
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8777 393735 402512
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 961 402537 403498
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15889 390568 406457
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3300 403516 406816
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 83 406496 406579
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4890 406579 411469
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 915 411728 412643
InceptionV4/InceptionV4/Mixed_6g/concat CPU 207 412643 412850
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4397 412900 417297
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2242 413844 416086
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3893 416086 419979
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 273 420037 420310
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 101 420333 420434
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 81 420454 420535
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6253 417312 423565
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8993 423583 432576
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 973 432599 433572
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15610 420552 436162
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3330 433595 436925
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 127 436210 436337
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4876 436337 441213
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1007 441464 442471
InceptionV4/InceptionV4/Mixed_6h/concat CPU 218 442471 442689
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4536 442747 447283
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1859 447301 449160
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 348 449188 449536
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1915 443755 445670
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4674 445670 450344
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 444 450439 450883
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 101 450922 451023
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 14767 451040 465807
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 2974 466024 468998
InceptionV4/InceptionV4/Mixed_7a/concat CPU 137 468998 469135
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3218 469399 472617
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 814 469822 470636
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2307 470636 472943
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 258 473003 473261
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 99 473283 473382
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 84 473404 473488
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 97 473543 473640
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1662 472635 474297
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1781 474318 476099
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 40 476176 476216
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2466 476226 478692
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 319 478708 479027
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 7241 473657 480898
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2179 479041 481220
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 670 481266 481936
InceptionV4/InceptionV4/Mixed_7b/concat CPU 58 481936 481994
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3014 482039 485053
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 785 482062 482847
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2603 482847 485450
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 261 485501 485762
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 101 485785 485886
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 79 485905 485984
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 81 486004 486085
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1494 485068 486562
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1617 486580 488197
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 30 488222 488252
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2543 488257 490800
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 288 490822 491110
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 6966 486102 493068
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2031 491117 493148
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 636 493181 493817
InceptionV4/InceptionV4/Mixed_7c/concat CPU 54 493817 493871
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2880 493917 496797
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1519 496879 498398
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 937 495678 496615
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3016 496615 499631
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 226 499686 499912
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1547 498416 499963
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 16 499975 499991
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 92 499936 500028
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 81 500045 500126
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 82 500144 500226
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2399 499995 502394
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 394 502424 502818
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2247 502834 505081
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 6803 500242 507045
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 929 507086 508015
InceptionV4/InceptionV4/Mixed_7d/concat CPU 58 508015 508073
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 129 508098 508227
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 508232 508235
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 508240 508240
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 508245 508245
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 508260 508260
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 508296 508299
InceptionV4/Logits/Logits/MatMul CPU 7904 508301 516205
InceptionV4/Logits/Logits/BiasAdd CPU 24 516226 516250
InceptionV4/Logits/Predictions CPU 14 516255 516269
InceptionV4/Logits/Logits/biases CPU 0 375 375
InceptionV4/Logits/Logits/weights CPU 0 434 434
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 440 440
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 444 444
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 447 447
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 449 449
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 2684 452 3136
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 7963 3182 11145
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 13916 11203 25119
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1038 25179 26217
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 7472 25196 32668
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 16145 32668 48813
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 1731 49126 50857
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1627 50857 52484
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5223 52547 57770
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3808 52848 56656
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3334 56656 59990
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 330 60104 60434
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 188 60463 60651
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8726 57788 66514
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24645 60673 85318
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 1604 85623 87227
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1797 87227 89024
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 5809 89128 94937
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 2905 94937 97842
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 83 97928 98011
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 14418 98011 112429
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2469 112752 115221
InceptionV4/InceptionV4/Mixed_5a/concat CPU 845 115221 116066
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3265 116140 119405
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2989 116183 119172
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2988 119172 122160
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 3386 119423 122809
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2391 122214 124605
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3155 122851 126006
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 220 124641 124861
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2309 124861 127170
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3160 127232 130392
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 110 130435 130545
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2365 130545 132910
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2079 133105 135184
InceptionV4/InceptionV4/Mixed_5b/concat CPU 354 135184 135538
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2748 135591 138339
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2161 138375 140536
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3222 140550 143772
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3945 136109 140054
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3728 140054 143782
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3917 143870 147787
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 207 147831 148038
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2311 148038 150349
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 161 150408 150569
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2519 150569 153088
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2187 153157 155344
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 4469 155565 160034
InceptionV4/InceptionV4/Mixed_5c/concat CPU 497 160034 160531
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3111 160592 163703
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2609 163722 166331
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 4200 160629 164829
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4291 164829 169120
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3788 166348 170136
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2802 169184 171986
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 107 172043 172150
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1678 172150 173828
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3167 173886 177053
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 74 177097 177171
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2212 177171 179383
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2345 179712 182057
InceptionV4/InceptionV4/Mixed_5d/concat CPU 498 182057 182555
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2839 182620 185459
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2535 185473 188008
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2693 182657 185350
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3736 185350 189086
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3785 188031 191816
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3239 189153 192392
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 82 192474 192556
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1640 192556 194196
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3391 194253 197644
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 85 197689 197774
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1942 197774 199716
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2500 199762 202262
InceptionV4/InceptionV4/Mixed_5e/concat CPU 509 202262 202771
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2540 202878 205418
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4187 205418 209605
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 16217 209663 225880
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 6805 225925 232730
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 31234 202831 234065
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 450 234132 234582
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 654 234610 235264
InceptionV4/InceptionV4/Mixed_6a/concat CPU 194 235264 235458
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4509 235495 240004
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1822 235520 237342
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4629 237342 241971
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 478 242026 242504
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 151 242530 242681
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 85 242718 242803
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6234 240024 246258
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8454 246280 254734
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 960 254755 255715
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15744 242820 258564
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3297 255736 259033
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 127 258611 258738
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4665 258738 263403
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1158 263648 264806
InceptionV4/InceptionV4/Mixed_6b/concat CPU 211 264806 265017
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4650 265065 269715
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1800 265098 266898
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4176 266898 271074
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 224 271129 271353
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 93 271373 271466
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 163 271483 271646
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6248 269733 275981
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8973 276000 284973
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 961 284997 285958
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15607 271665 287272
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3380 285973 289353
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 85 287315 287400
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4896 287400 292296
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1521 292580 294101
InceptionV4/InceptionV4/Mixed_6c/concat CPU 223 294101 294324
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4556 294375 298931
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1993 294406 296399
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4806 296399 301205
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 325 301263 301588
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 145 301613 301758
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 100 301779 301879
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6226 298952 305178
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8430 305200 313630
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 964 313652 314616
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15742 301895 317637
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3295 314633 317928
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 135 317771 317906
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5115 317906 323021
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1143 323243 324386
InceptionV4/InceptionV4/Mixed_6d/concat CPU 222 324386 324608
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4756 324657 329413
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2161 324702 326863
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3890 326863 330753
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 255 330808 331063
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 98 331087 331185
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 78 331203 331281
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6204 329448 335652
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 9051 335673 344724
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 942 344745 345687
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15813 331299 347112
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3347 345703 349050
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 85 347201 347286
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5140 347286 352426
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1146 352652 353798
InceptionV4/InceptionV4/Mixed_6e/concat CPU 209 353798 354007
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4685 354056 358741
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1806 354093 355899
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4177 355899 360076
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 223 360133 360356
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 97 360378 360475
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 83 360495 360578
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6213 358760 364973
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8485 364996 373481
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 965 373502 374467
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15716 360595 376311
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3357 374485 377842
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 84 376362 376446
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4922 376446 381368
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1052 381642 382694
InceptionV4/InceptionV4/Mixed_6f/concat CPU 217 382694 382911
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4467 382959 387426
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2095 384245 386340
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3940 386340 390280
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 265 390368 390633
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 100 390655 390755
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 78 390773 390851
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6217 387441 393658
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8537 393677 402214
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 970 402236 403206
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3320 403221 406541
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15730 390869 406599
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 134 406664 406798
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4958 406798 411756
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1022 411992 413014
InceptionV4/InceptionV4/Mixed_6g/concat CPU 211 413014 413225
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4641 413274 417915
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1561 413305 414866
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4376 414866 419242
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 219 419299 419518
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 97 419539 419636
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 82 419656 419738
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6271 417936 424207
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8765 424257 433022
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 974 433042 434016
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15294 419755 435049
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3438 434034 437472
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 134 435102 435236
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4963 435236 440199
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 970 440425 441395
InceptionV4/InceptionV4/Mixed_6h/concat CPU 320 441395 441715
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4635 441772 446407
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1787 446425 448212
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1837 441985 443822
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 301 448228 448529
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4693 443822 448515
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 405 448606 449011
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 95 449049 449144
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 14951 449162 464113
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 817 464360 465177
InceptionV4/InceptionV4/Mixed_7a/concat CPU 192 465177 465369
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 807 465475 466282
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2822 466282 469104
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 317 469167 469484
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 130 469510 469640
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 92 469662 469754
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 136 469774 469910
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5345 465431 470776
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2604 470798 473402
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1481 473420 474901
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 18 474919 474937
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2101 474943 477044
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 7202 469928 477130
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 283 477056 477339
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1942 477367 479309
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 707 479344 480051
InceptionV4/InceptionV4/Mixed_7b/concat CPU 51 480051 480102
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3011 480157 483168
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1493 483184 484677
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1316 482028 483344
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2159 483344 485503
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 217 485554 485771
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 92 485792 485884
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 78 485902 485980
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 78 485997 486075
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1484 484697 486181
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 16 486190 486206
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2388 486210 488598
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 384 488618 489002
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2184 489013 491197
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 7195 486093 493288
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 435 493495 493930
InceptionV4/InceptionV4/Mixed_7c/concat CPU 53 493930 493983
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2965 494008 496973
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 641 494031 494672
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2614 494672 497286
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 266 497341 497607
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 99 497632 497731
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 79 497750 497829
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 77 497847 497924
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1496 496988 498484
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1786 498503 500289
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 29 500312 500341
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2455 500349 502804
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 288 502822 503110
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 7171 497939 505110
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2052 503121 505173
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1049 505186 506235
InceptionV4/InceptionV4/Mixed_7d/concat CPU 64 506235 506299
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 129 506325 506454
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 506459 506464
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 506468 506468
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 506473 506473
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 506476 506477
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 506521 506523
InceptionV4/Logits/Logits/MatMul CPU 6946 506526 513472
InceptionV4/Logits/Logits/BiasAdd CPU 24 513494 513518
InceptionV4/Logits/Predictions CPU 11 513524 513535
InceptionV4/Logits/Logits/biases CPU 0 481 481
InceptionV4/Logits/Logits/weights CPU 0 547 547
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 554 554
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 557 557
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 559 560
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 562 562
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 2660 565 3225
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 8017 3276 11293
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 13830 11332 25162
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1039 25210 26249
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 7515 25240 32755
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 16978 32755 49733
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 1375 50087 51462
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1639 51462 53101
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5732 53167 58899
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4393 53200 57593
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3859 57593 61452
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 237 61577 61814
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 91 61835 61926
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8342 58918 67260
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24043 61944 85987
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 1583 86255 87838
InceptionV4/InceptionV4/Mixed_4a/concat CPU 859 87838 88697
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 5733 88795 94528
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 2972 94528 97500
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 123 97593 97716
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 14665 97716 112381
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2013 112633 114646
InceptionV4/InceptionV4/Mixed_5a/concat CPU 442 114646 115088
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2911 115151 118062
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2579 118082 120661
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2905 115193 118098
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2702 118098 120800
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2241 120911 123152
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3681 120678 124359
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 135 123199 123334
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2231 123334 125565
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3213 125641 128854
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 194 128906 129100
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2145 129100 131245
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 3275 131294 134569
InceptionV4/InceptionV4/Mixed_5b/concat CPU 348 134569 134917
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2908 134969 137877
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2741 137904 140645
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3415 136398 139813
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3242 139813 143055
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3711 140661 144372
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 4145 143113 147258
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 127 147319 147446
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2490 147446 149936
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 198 149999 150197
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2410 150197 152607
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1987 152678 154665
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2224 154698 156922
InceptionV4/InceptionV4/Mixed_5c/concat CPU 463 156922 157385
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2848 157447 160295
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2663 160316 162979
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3070 157505 160575
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3610 160575 164185
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3845 162997 166842
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2607 164253 166860
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 160 166898 167058
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1741 167058 168799
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3096 168862 171958
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 83 172004 172087
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2306 172087 174393
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2596 174691 177287
InceptionV4/InceptionV4/Mixed_5d/concat CPU 486 177287 177773
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2821 177825 180646
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2588 180661 183249
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2335 177859 180194
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3512 180194 183706
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 3221 183770 186991
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3840 183267 187107
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 209 187044 187253
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1795 187253 189048
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 4005 189119 193124
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 83 193174 193257
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2408 193257 195665
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2888 195872 198760
InceptionV4/InceptionV4/Mixed_5e/concat CPU 492 198760 199252
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2945 199399 202344
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4399 202344 206743
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 15740 206829 222569
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 6812 222611 229423
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 30872 199306 230178
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 435 230230 230665
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 674 230694 231368
InceptionV4/InceptionV4/Mixed_6a/concat CPU 194 231368 231562
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4541 231597 236138
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2166 231621 233787
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4312 233787 238099
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 488 238171 238659
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 120 238705 238825
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 80 238844 238924
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6181 236156 242337
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8559 242354 250913
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 973 250933 251906
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15432 238940 254372
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3328 251927 255255
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 135 254410 254545
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4709 254545 259254
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1112 259487 260599
InceptionV4/InceptionV4/Mixed_6b/concat CPU 217 260599 260816
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4609 260861 265470
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1884 260891 262775
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3931 262775 266706
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 299 266760 267059
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 158 267088 267246
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 92 267266 267358
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6193 265490 271683
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8908 271703 280611
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 960 280632 281592
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15370 267375 282745
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3399 281609 285008
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 136 282785 282921
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5085 282921 288006
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1176 288262 289438
InceptionV4/InceptionV4/Mixed_6c/concat CPU 206 289438 289644
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4479 289692 294171
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2100 290513 292613
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4523 292613 297136
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 258 297191 297449
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 102 297472 297574
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 79 297593 297672
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6245 294188 300433
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8816 300450 309266
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 960 309289 310249
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15272 297688 312960
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3328 310267 313595
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 134 313085 313219
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4904 313219 318123
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 9342 318374 327716
InceptionV4/InceptionV4/Mixed_6d/concat CPU 283 327716 327999
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5018 328060 333078
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1782 328098 329880
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4826 329880 334706
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 561 334800 335361
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 152 335395 335547
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 85 335568 335653
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6332 333098 339430
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8983 339450 348433
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 955 348455 349410
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15988 335672 351660
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3278 349429 352707
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 128 351708 351836
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4975 351836 356811
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 4040 357119 361159
InceptionV4/InceptionV4/Mixed_6e/concat CPU 217 361159 361376
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4548 361421 365969
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2481 361455 363936
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4115 363936 368051
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 266 368109 368375
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 97 368396 368493
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 79 368512 368591
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6180 365990 372170
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8713 372189 380902
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 964 380923 381887
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 16036 368608 384644
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3267 381906 385173
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 131 384701 384832
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4930 384832 389762
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1024 390017 391041
InceptionV4/InceptionV4/Mixed_6f/concat CPU 209 391041 391250
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4505 391297 395802
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1749 392414 394163
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4143 394163 398306
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 271 398392 398663
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 93 398684 398777
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 77 398794 398871
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6270 395820 402090
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8780 402110 410890
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 955 410913 411868
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15802 398888 414690
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3277 411885 415162
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 128 414738 414866
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5051 414866 419917
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1314 420158 421472
InceptionV4/InceptionV4/Mixed_6g/concat CPU 213 421472 421685
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4708 421752 426460
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1551 421775 423326
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4332 423326 427658
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 286 427717 428003
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 97 428023 428120
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 80 428148 428228
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6172 426481 432653
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8805 432670 441475
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 976 441496 442472
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15952 428266 444218
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3306 442489 445795
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 122 444264 444386
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4944 444386 449330
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1174 449551 450725
InceptionV4/InceptionV4/Mixed_6h/concat CPU 216 450725 450941
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4626 450976 455602
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1850 455622 457472
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1715 451195 452910
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4733 452910 457643
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 294 457489 457783
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 400 457688 458088
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 89 458127 458216
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 14976 458232 473208
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 798 473422 474220
InceptionV4/InceptionV4/Mixed_7a/concat CPU 99 474220 474319
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3483 474352 477835
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 762 474377 475139
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3068 475139 478207
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 280 478271 478551
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 94 478573 478667
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 71 478687 478758
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 113 478784 478897
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1667 477854 479521
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1824 479537 481361
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 36 481385 481421
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2539 481429 483968
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 312 483984 484296
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 7334 478915 486249
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2377 484310 486687
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 963 486714 487677
InceptionV4/InceptionV4/Mixed_7b/concat CPU 60 487677 487737
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2968 487771 490739
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 802 487797 488599
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2279 488599 490878
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 243 490925 491168
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 86 491191 491277
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 69 491295 491364
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 70 491381 491451
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1565 490775 492340
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1620 492363 493983
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 29 494008 494037
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2266 494043 496309
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 364 496324 496688
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 6907 491469 498376
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2013 496704 498717
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 638 498752 499390
InceptionV4/InceptionV4/Mixed_7c/concat CPU 56 499390 499446
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2926 499479 502405
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 806 499501 500307
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2545 500307 502852
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 194 502906 503100
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 96 503125 503221
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 71 503239 503310
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 99 503328 503427
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1511 502440 503951
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1750 503971 505721
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 31 505750 505781
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2497 505788 508285
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 289 508304 508593
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2073 508606 510679
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 7292 503442 510734
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1166 510775 511941
InceptionV4/InceptionV4/Mixed_7d/concat CPU 63 511941 512004
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 146 512030 512176
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 512181 512186
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 512189 512190
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 512194 512194
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 512198 512198
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 512244 512247
InceptionV4/Logits/Logits/MatMul CPU 7243 512251 519494
InceptionV4/Logits/Logits/BiasAdd CPU 24 519517 519541
InceptionV4/Logits/Predictions CPU 11 519546 519557
InceptionV4/Logits/Logits/biases CPU 1 413 414
InceptionV4/Logits/Logits/weights CPU 1 482 483
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 489 490
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 493 493
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 496 496
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 498 499
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 2713 501 3214
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 8099 3255 11354
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 13853 11400 25253
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1166 25299 26465
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 7115 25328 32443
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 16938 32443 49381
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 1363 49705 51068
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1615 51068 52683
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5643 52760 58403
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4734 52814 57548
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3783 57548 61331
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 203 61442 61645
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 88 61668 61756
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8647 58421 67068
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 25218 61774 86992
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 1811 87290 89101
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1850 89101 90951
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 5864 91504 97368
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 3100 97368 100468
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 116 100554 100670
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 14241 100670 114911
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2286 115175 117461
InceptionV4/InceptionV4/Mixed_5a/concat CPU 445 117461 117906
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2865 117965 120830
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2645 120848 123493
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3349 118152 121501
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2580 121501 124081
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2939 124205 127144
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3645 123512 127157
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 80 127218 127298
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2040 127298 129338
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3287 129413 132700
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2108 132741 134849
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2474 134849 137323
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2567 137559 140126
InceptionV4/InceptionV4/Mixed_5b/concat CPU 467 140126 140593
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2984 140728 143712
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2877 143747 146624
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3908 141236 145144
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3365 145144 148509
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3177 146640 149817
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3951 148563 152514
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 86 152565 152651
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2293 152651 154944
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 108 155003 155111
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2977 155111 158088
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2065 158157 160222
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2297 160252 162549
InceptionV4/InceptionV4/Mixed_5c/concat CPU 342 162549 162891
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2833 162938 165771
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2700 165796 168496
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3484 163286 166770
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3376 166770 170146
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3695 168514 172209
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2802 170207 173009
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 146 173083 173229
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1780 173229 175009
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3207 175069 178276
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 93 178324 178417
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2161 178417 180578
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2063 180700 182763
InceptionV4/InceptionV4/Mixed_5d/concat CPU 359 182763 183122
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2822 183179 186001
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2642 186021 188663
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3069 183207 186276
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3735 186276 190011
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3739 188681 192420
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2907 190082 192989
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 124 193047 193171
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1769 193171 194940
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3609 195008 198617
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 111 198663 198774
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2258 198774 201032
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2769 201301 204070
InceptionV4/InceptionV4/Mixed_5e/concat CPU 360 204070 204430
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2504 204520 207024
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4513 207024 211537
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 16098 211591 227689
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 6798 227730 234528
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 31234 204490 235724
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 445 235789 236234
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 710 236269 236979
InceptionV4/InceptionV4/Mixed_6a/concat CPU 207 236979 237186
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4562 237231 241793
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1761 237256 239017
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4254 239017 243271
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 414 243333 243747
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 133 243767 243900
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 81 243922 244003
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6285 241815 248100
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8940 248119 257059
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 959 257079 258038
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15746 244026 259772
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3384 258059 261443
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 87 259816 259903
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4663 259903 264566
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1571 264831 266402
InceptionV4/InceptionV4/Mixed_6b/concat CPU 223 266402 266625
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4548 266673 271221
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1939 267450 269389
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4184 269389 273573
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 239 273634 273873
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 84 273893 273977
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 68 273993 274061
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6258 271239 277497
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8939 277517 286456
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 956 286477 287433
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15768 274078 289846
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3294 287451 290745
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 127 289885 290012
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4788 290012 294800
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1339 295083 296422
InceptionV4/InceptionV4/Mixed_6c/concat CPU 208 296422 296630
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4519 296682 301201
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2097 297580 299677
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3935 299677 303612
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 246 303673 303919
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 103 303941 304044
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 105 304066 304171
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6340 301220 307560
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 9034 307580 316614
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 969 316637 317606
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15734 304188 319922
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3275 317624 320899
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 133 320053 320186
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5312 320186 325498
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1238 325752 326990
InceptionV4/InceptionV4/Mixed_6d/concat CPU 206 326990 327196
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4495 327240 331735
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2093 328080 330173
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3919 330173 334092
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 209 334144 334353
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 81 334373 334454
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 67 334471 334538
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6217 331751 337968
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8529 337988 346517
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 958 346541 347499
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15608 334555 350163
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3312 347517 350829
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 130 350204 350334
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4915 350334 355249
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1064 355530 356594
InceptionV4/InceptionV4/Mixed_6e/concat CPU 219 356594 356813
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4385 356877 361262
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2170 358193 360363
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4127 360363 364490
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 244 364594 364838
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 88 364859 364947
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 86 364966 365052
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6258 361279 367537
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8953 367559 376512
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 964 376530 377494
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3310 377514 380824
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 16004 365069 381073
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 129 381135 381264
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4870 381264 386134
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 980 386361 387341
InceptionV4/InceptionV4/Mixed_6f/concat CPU 214 387341 387555
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4454 387600 392054
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2067 388696 390763
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3904 390763 394667
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 365 394722 395087
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 93 395113 395206
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 71 395224 395295
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6214 392069 398283
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 9045 398301 407346
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 954 407369 408323
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15647 395312 410959
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3271 408342 411613
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 90 411008 411098
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5467 411098 416565
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 3741 416828 420569
InceptionV4/InceptionV4/Mixed_6g/concat CPU 267 420569 420836
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4638 420886 425524
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1874 421697 423571
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3869 423571 427440
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 239 427492 427731
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 97 427752 427849
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 94 427869 427963
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6211 425542 431753
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8657 431779 440436
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1021 440476 441497
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15977 427980 443957
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3431 441519 444950
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2897 444008 446905
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5439 446905 452344
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1402 452626 454028
InceptionV4/InceptionV4/Mixed_6h/concat CPU 212 454028 454240
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4877 454293 459170
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 990 454320 455310
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4492 455310 459802
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 371 459850 460221
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 63 460239 460302
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1957 459191 461148
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 427 461167 461594
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 14875 460311 475186
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 494 475406 475900
InceptionV4/InceptionV4/Mixed_7a/concat CPU 63 475900 475963
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3054 476004 479058
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 765 477089 477854
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2047 477854 479901
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 115 479939 480054
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 38 480063 480101
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 32 480109 480141
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 123 480149 480272
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1517 479078 480595
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1688 480609 482297
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 32 482326 482358
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2525 482368 484893
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 301 484913 485214
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 6906 480281 487187
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2301 485224 487525
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 718 487566 488284
InceptionV4/InceptionV4/Mixed_7b/concat CPU 88 488284 488372
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 400 488644 489044
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1963 489044 491007
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 167 491045 491212
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 45 491223 491268
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 30 491276 491306
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 30 491313 491343
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2975 488410 491385
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1609 491395 493004
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1704 493017 494721
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 21 494737 494758
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2191 494763 496954
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 328 496983 497311
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 6489 491350 497839
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1973 497319 499292
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1622 499346 500968
InceptionV4/InceptionV4/Mixed_7c/concat CPU 89 500968 501057
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 536 501135 501671
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 1905 501671 503576
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 144 503609 503753
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 48 503767 503815
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 33 503824 503857
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 32 503864 503896
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2892 501132 504024
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1874 504033 505907
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1702 505940 507642
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 17 507661 507678
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2160 507683 509843
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 276 509857 510133
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 6445 503902 510347
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2125 510142 512267
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 400 512280 512680
InceptionV4/InceptionV4/Mixed_7d/concat CPU 98 512680 512778
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 128 512801 512929
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 512934 512939
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 512944 512944
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 512949 512949
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 512952 512952
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 512998 513001
InceptionV4/Logits/Logits/MatMul CPU 6945 513004 519949
InceptionV4/Logits/Logits/BiasAdd CPU 23 519971 519994
InceptionV4/Logits/Predictions CPU 10 520000 520010
InceptionV4/Logits/Logits/biases CPU 0 530 530
InceptionV4/Logits/Logits/weights CPU 0 597 597
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 605 605
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 608 608
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 611 611
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 643 643
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 2676 645 3321
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 8026 3355 11381
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 13864 11426 25290
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1033 25335 26368
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 6824 25355 32179
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 16562 32179 48741
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 1379 49058 50437
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1605 50437 52042
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5641 52111 57752
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 5309 52429 57738
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3535 57738 61273
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 245 61401 61646
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 80 61669 61749
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 9249 57775 67024
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24226 61767 85993
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 1696 86269 87965
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1983 87965 89948
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 3394 90373 93767
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 2400 93767 96167
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 116 96250 96366
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 13876 96366 110242
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 1807 110465 112272
InceptionV4/InceptionV4/Mixed_5a/concat CPU 650 112272 112922
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2836 112973 115809
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1784 112996 114780
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2102 114780 116882
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2561 115828 118389
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1936 116931 118867
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 96 118905 119001
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2173 119001 121174
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 4045 118442 122487
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3336 121209 124545
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 101 124600 124701
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2223 124701 126924
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2746 126966 129712
InceptionV4/InceptionV4/Mixed_5b/concat CPU 412 129712 130124
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2719 130167 132886
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2241 132962 135203
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2530 130423 132953
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3395 132953 136348
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3236 135221 138457
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3825 136406 140231
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 101 140291 140392
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2240 140392 142632
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 76 142678 142754
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2081 142754 144835
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 1859 144890 146749
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 1801 146777 148578
InceptionV4/InceptionV4/Mixed_5c/concat CPU 365 148578 148943
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2629 148993 151622
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2216 151636 153852
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2444 149020 151464
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3115 151464 154579
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3207 153866 157073
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2465 154630 157095
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 83 157123 157206
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1608 157206 158814
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 2878 158858 161736
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 58 161771 161829
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1973 161829 163802
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2363 163910 166273
InceptionV4/InceptionV4/Mixed_5d/concat CPU 357 166273 166630
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2784 166681 169465
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2358 169480 171838
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2519 166714 169233
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3968 169233 173201
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3283 171858 175141
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2618 173261 175879
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 87 175936 176023
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1715 176023 177738
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3662 177798 181460
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 108 181510 181618
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2040 181618 183658
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 3067 183705 186772
InceptionV4/InceptionV4/Mixed_5e/concat CPU 501 186772 187273
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3215 187526 190741
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4160 190741 194901
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 16532 194958 211490
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 31060 187342 218402
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 6996 211524 218520
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 453 218422 218875
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 674 218903 219577
InceptionV4/InceptionV4/Mixed_6a/concat CPU 196 219577 219773
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4636 219819 224455
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1568 220126 221694
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3916 221694 225610
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 435 225671 226106
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 111 226158 226269
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 69 226288 226357
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6193 224477 230670
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8892 230688 239580
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 967 239598 240565
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15826 226372 242198
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3352 240582 243934
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 91 242242 242333
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4932 242333 247265
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1186 247490 248676
InceptionV4/InceptionV4/Mixed_6b/concat CPU 219 248676 248895
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4685 248943 253628
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1788 248979 250767
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4181 250767 254948
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 238 255004 255242
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 112 255264 255376
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 104 255396 255500
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6196 253648 259844
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8980 259864 268844
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 956 268873 269829
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15612 255518 271130
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3416 269847 273263
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 128 271183 271311
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4838 271311 276149
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1086 276389 277475
InceptionV4/InceptionV4/Mixed_6c/concat CPU 209 277475 277684
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4653 277722 282375
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2043 277748 279791
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4152 279791 283943
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 421 284072 284493
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 142 284520 284662
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 89 284684 284773
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6257 282395 288652
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8610 288674 297284
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 976 297304 298280
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15389 284790 300179
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3407 298301 301708
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 148 300292 300440
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4966 300440 305406
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 2877 305647 308524
InceptionV4/InceptionV4/Mixed_6d/concat CPU 246 308524 308770
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4586 308968 313554
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1686 309105 310791
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4103 310791 314894
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 240 314951 315191
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 87 315213 315300
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 68 315317 315385
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6229 313572 319801
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8582 319824 328406
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 968 328429 329397
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 16008 315402 331410
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3286 329418 332704
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 91 331449 331540
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4887 331540 336427
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1175 336666 337841
InceptionV4/InceptionV4/Mixed_6e/concat CPU 221 337841 338062
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4425 338107 342532
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2429 338864 341293
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4213 341293 345506
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 242 345595 345837
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 83 345857 345940
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 71 345958 346029
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6278 342548 348826
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8989 348844 357833
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 963 357853 358816
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15730 346046 361776
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3300 358836 362136
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 92 361820 361912
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4846 361912 366758
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1291 366966 368257
InceptionV4/InceptionV4/Mixed_6f/concat CPU 211 368257 368468
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4616 368515 373131
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2069 368551 370620
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4598 370620 375218
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 237 375275 375512
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 81 375533 375614
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 69 375630 375699
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6239 373148 379387
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8577 379407 387984
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 970 388006 388976
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15733 375716 391449
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3280 388993 392273
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 92 391495 391587
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5032 391587 396619
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1008 396865 397873
InceptionV4/InceptionV4/Mixed_6g/concat CPU 215 397873 398088
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4423 398134 402557
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2083 399107 401190
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3882 401190 405072
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 236 405125 405361
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 83 405381 405464
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 106 405492 405598
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6189 402575 408764
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8717 408784 417501
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 978 417523 418501
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15314 405644 420958
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3324 418541 421865
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 132 420998 421130
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4868 421130 425998
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 927 426234 427161
InceptionV4/InceptionV4/Mixed_6h/concat CPU 203 427161 427364
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4702 427401 432103
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1777 432121 433898
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 360 433913 434273
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1600 427429 429029
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 5411 429029 434440
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 414 434506 434920
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 87 434958 435045
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 14747 435062 449809
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 667 450021 450688
InceptionV4/InceptionV4/Mixed_7a/concat CPU 100 450688 450788
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3393 450834 454227
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1667 454244 455911
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 937 452492 453429
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2811 453429 456240
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 267 456294 456561
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 84 456580 456664
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 69 456681 456750
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 77 456805 456882
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1487 455923 457410
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 28 457430 457458
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2471 457463 459934
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 384 459962 460346
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2101 460358 462459
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 7846 456898 464744
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 579 464964 465543
InceptionV4/InceptionV4/Mixed_7b/concat CPU 54 465543 465597
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2963 465637 468600
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 785 465667 466452
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2544 466452 468996
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 239 469046 469285
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 85 469307 469392
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 67 469410 469477
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 69 469494 469563
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1500 468615 470115
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1627 470131 471758
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 31 471781 471812
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2463 471820 474283
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 288 474317 474605
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2028 474613 476641
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 7373 469581 476954
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 651 476991 477642
InceptionV4/InceptionV4/Mixed_7c/concat CPU 57 477642 477699
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2956 477730 480686
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 804 477754 478558
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2280 478558 480838
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 197 480888 481085
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 91 481108 481199
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 70 481216 481286
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 70 481304 481374
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1584 480701 482285
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1898 482306 484204
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 32 484239 484271
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2193 484283 486476
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 331 486494 486825
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 7130 481388 488518
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2010 486838 488848
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 906 488863 489769
InceptionV4/InceptionV4/Mixed_7d/concat CPU 63 489769 489832
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 131 489857 489988
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 489993 489997
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 490000 490001
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 490005 490006
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 490009 490009
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 490052 490055
InceptionV4/Logits/Logits/MatMul CPU 6940 490058 496998
InceptionV4/Logits/Logits/BiasAdd CPU 22 497020 497042
InceptionV4/Logits/Predictions CPU 11 497047 497058
InceptionV4/Logits/Logits/biases CPU 0 372 372
InceptionV4/Logits/Logits/weights CPU 0 433 433
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 440 440
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 443 443
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 446 446
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 448 448
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 2684 451 3135
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 7972 3182 11154
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 13841 11219 25060
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1194 25106 26300
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 6970 25138 32108
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 16532 32108 48640
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 1372 48984 50356
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1660 50356 52016
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5782 52094 57876
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4345 52220 56565
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3730 56565 60295
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 224 60419 60643
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 80 60666 60746
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8470 57895 66365
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24334 60763 85097
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 1545 85364 86909
InceptionV4/InceptionV4/Mixed_4a/concat CPU 880 86909 87789
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 5851 87930 93781
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 2842 93781 96623
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 124 96709 96833
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 14727 96833 111560
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2050 111825 113875
InceptionV4/InceptionV4/Mixed_5a/concat CPU 443 113875 114318
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2910 114376 117286
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2637 117307 119944
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3058 114597 117655
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2301 117655 119956
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2306 120081 122387
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3712 119960 123672
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 96 122430 122526
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2208 122526 124734
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3209 124811 128020
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 105 128072 128177
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2836 128177 131013
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2402 131214 133616
InceptionV4/InceptionV4/Mixed_5b/concat CPU 344 133616 133960
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2822 134240 137062
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2649 137102 139751
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3134 134540 137674
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3011 137674 140685
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3782 139769 143551
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3965 140753 144718
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 98 144775 144873
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2238 144873 147111
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 207 147171 147378
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2061 147378 149439
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2314 149497 151811
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2039 151844 153883
InceptionV4/InceptionV4/Mixed_5c/concat CPU 360 153883 154243
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2885 154298 157183
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2623 157201 159824
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3667 154559 158226
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3294 158226 161520
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3808 159840 163648
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2489 161582 164071
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 129 164150 164279
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2096 164279 166375
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3156 166447 169603
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 103 169648 169751
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2137 169751 171888
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2941 171999 174940
InceptionV4/InceptionV4/Mixed_5d/concat CPU 338 174940 175278
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2815 175320 178135
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2735 178150 180885
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2602 175355 177957
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3197 177957 181154
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2815 181213 184028
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3789 180904 184693
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 108 184069 184177
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2142 184177 186319
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3530 186404 189934
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 116 189977 190093
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1998 190093 192091
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2239 192135 194374
InceptionV4/InceptionV4/Mixed_5e/concat CPU 357 194374 194731
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2227 194817 197044
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3948 197044 200992
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 15849 201053 216902
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 7052 216978 224030
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 30774 194779 225553
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 543 225618 226161
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 673 226187 226860
InceptionV4/InceptionV4/Mixed_6a/concat CPU 202 226860 227062
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4638 227111 231749
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1561 227147 228708
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4041 228708 232749
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 421 232816 233237
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 89 233260 233349
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 72 233396 233468
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6265 231768 238033
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8425 238052 246477
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 973 246493 247466
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15880 233484 249364
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3351 247488 250839
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 130 249411 249541
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4680 249541 254221
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1184 254468 255652
InceptionV4/InceptionV4/Mixed_6b/concat CPU 269 255652 255921
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4718 255972 260690
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1854 256032 257886
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4398 257886 262284
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 197 262340 262537
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 113 262558 262671
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 69 262691 262760
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6226 260709 266935
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8883 266956 275839
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 973 275867 276840
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15643 262777 278420
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3340 276860 280200
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 136 278578 278714
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5114 278714 283828
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1129 284059 285188
InceptionV4/InceptionV4/Mixed_6c/concat CPU 209 285188 285397
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4725 285442 290167
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1543 285476 287019
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4458 287019 291477
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 194 291533 291727
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 84 291747 291831
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 70 291850 291920
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6200 290191 296391
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8963 296410 305373
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1030 305391 306421
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15802 291937 307739
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3360 306438 309798
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 140 307872 308012
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5152 308012 313164
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1403 313405 314808
InceptionV4/InceptionV4/Mixed_6d/concat CPU 213 314808 315021
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4807 315071 319878
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2333 315107 317440
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4154 317440 321594
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 245 321653 321898
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 87 321918 322005
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 67 322022 322089
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6239 319897 326136
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8974 326156 335130
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 1023 335148 336171
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15521 322107 337628
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3303 336190 339493
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2437 337679 340116
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5078 340116 345194
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1228 345421 346649
InceptionV4/InceptionV4/Mixed_6e/concat CPU 223 346649 346872
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4721 346922 351643
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1800 346956 348756
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4240 348756 352996
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 227 353081 353308
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 83 353328 353411
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 69 353429 353498
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6276 351665 357941
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 9009 357962 366971
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 936 366989 367925
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15741 353530 369271
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3409 367942 371351
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 139 369310 369449
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4882 369449 374331
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 946 374634 375580
InceptionV4/InceptionV4/Mixed_6f/concat CPU 361 375580 375941
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4630 375995 380625
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1520 376033 377553
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4137 377553 381690
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 203 381746 381949
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 80 381970 382050
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 69 382066 382135
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6261 380645 386906
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 9089 386927 396016
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 873 396038 396911
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15347 382151 397498
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3474 396925 400399
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 145 397550 397695
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4946 397695 402641
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1184 402906 404090
InceptionV4/InceptionV4/Mixed_6g/concat CPU 210 404090 404300
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4796 404349 409145
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1657 404384 406041
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4444 406041 410485
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 230 410541 410771
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 83 410791 410874
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 71 410899 410970
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6198 409167 415365
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8965 415405 424370
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 943 424391 425334
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15570 410986 426556
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3452 425350 428802
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 135 426597 426732
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4955 426732 431687
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 999 431932 432931
InceptionV4/InceptionV4/Mixed_6h/concat CPU 210 432931 433141
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4824 433177 438001
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1448 433204 434652
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4974 434652 439626
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1783 438023 439806
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 401 439684 440085
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 297 439840 440137
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 99 440108 440207
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 14719 440248 454967
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 453 455170 455623
InceptionV4/InceptionV4/Mixed_7a/concat CPU 78 455623 455701
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3215 455737 458952
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1344 455967 457311
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3078 457311 460389
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 268 460453 460721
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1772 458973 460745
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 90 460742 460832
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 72 460854 460926
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 114 460953 461067
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1725 460755 462480
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 38 462506 462544
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2575 462551 465126
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 340 465146 465486
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2295 465497 467792
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 7473 461085 468558
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 599 468768 469367
InceptionV4/InceptionV4/Mixed_7b/concat CPU 52 469367 469419
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2996 469458 472454
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 775 469486 470261
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2970 470261 473231
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 254 473287 473541
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 85 473566 473651
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 67 473669 473736
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 70 473753 473823
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1456 472470 473926
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1562 473936 475498
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 16 475514 475530
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2407 475535 477942
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 332 477968 478300
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2047 478311 480358
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 7469 473842 481311
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 443 481529 481972
InceptionV4/InceptionV4/Mixed_7c/concat CPU 55 481972 482027
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3022 482055 485077
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 637 482076 482713
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2440 482713 485153
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 244 485200 485444
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 149 485469 485618
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 84 485724 485808
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 106 485827 485933
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1620 485092 486712
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1716 486743 488459
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 30 488485 488515
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2266 488523 490789
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 279 490805 491084
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 6686 485949 492635
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2052 491096 493148
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 875 493162 494037
InceptionV4/InceptionV4/Mixed_7d/concat CPU 66 494037 494103
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 128 494129 494257
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 494262 494266
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 494270 494270
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 494275 494275
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 494279 494280
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 494328 494331
InceptionV4/Logits/Logits/MatMul CPU 6863 494334 501197
InceptionV4/Logits/Logits/BiasAdd CPU 22 501219 501241
InceptionV4/Logits/Predictions CPU 11 501248 501259
InceptionV4/Logits/Logits/biases CPU 1 445 446
InceptionV4/Logits/Logits/weights CPU 0 506 506
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 513 513
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 516 517
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 519 519
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 522 522
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 2785 524 3309
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 7966 3342 11308
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 13977 11363 25340
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1037 25386 26423
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 6769 25403 32172
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 16380 32172 48552
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 2282 48871 51153
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1785 51153 52938
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5405 53007 58412
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3930 53045 56975
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3497 56975 60472
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 219 60581 60800
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 96 60826 60922
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8860 58432 67292
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24688 60942 85630
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 1672 85972 87644
InceptionV4/InceptionV4/Mixed_4a/concat CPU 2270 87644 89914
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 5428 90999 96427
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 2759 96427 99186
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 82 99270 99352
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 14218 99352 113570
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2278 113825 116103
InceptionV4/InceptionV4/Mixed_5a/concat CPU 458 116103 116561
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2820 116617 119437
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2584 116653 119237
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2731 119237 121968
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2561 119451 122012
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2941 122023 124964
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3427 122056 125483
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 91 125008 125099
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2386 125099 127485
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3318 127560 130878
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2089 130919 133008
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2268 133008 135276
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2618 135499 138117
InceptionV4/InceptionV4/Mixed_5b/concat CPU 518 138117 138635
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2904 138788 141692
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2743 141728 144471
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3086 139461 142547
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3539 142547 146086
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3288 144488 147776
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3979 146146 150125
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 218 150184 150402
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2400 150402 152802
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 106 152855 152961
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2033 152961 154994
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2516 155052 157568
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2160 157745 159905
InceptionV4/InceptionV4/Mixed_5c/concat CPU 344 159905 160249
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2686 160296 162982
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2668 163000 165668
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3340 160328 163668
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3266 163668 166934
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3746 165686 169432
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2624 166998 169622
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 141 169681 169822
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1651 169822 171473
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3280 171533 174813
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 67 174861 174928
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2249 174928 177177
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2678 177479 180157
InceptionV4/InceptionV4/Mixed_5d/concat CPU 352 180157 180509
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2736 180562 183298
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2617 183312 185929
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2313 180595 182908
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3704 182908 186612
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2489 186673 189162
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3733 185949 189682
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 154 189204 189358
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1979 189358 191337
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3344 191421 194765
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 66 194813 194879
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2180 194879 197059
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2186 197112 199298
InceptionV4/InceptionV4/Mixed_5e/concat CPU 363 199298 199661
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2586 199755 202341
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3876 202341 206217
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 16062 206270 222332
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 29309 199716 229025
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 437 229045 229482
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 7412 222368 229780
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 511 229980 230491
InceptionV4/InceptionV4/Mixed_6a/concat CPU 191 230491 230682
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4704 230714 235418
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1711 230740 232451
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4366 232451 236817
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 403 236876 237279
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 134 237299 237433
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 81 237454 237535
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6157 235439 241596
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8463 241634 250097
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 962 250118 251080
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15789 237551 253340
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3401 251102 254503
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 134 253399 253533
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4691 253533 258224
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1330 258501 259831
InceptionV4/InceptionV4/Mixed_6b/concat CPU 211 259831 260042
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4751 260083 264834
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2313 260113 262426
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4615 262426 267041
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 196 267099 267295
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 82 267316 267398
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 69 267415 267484
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6179 264853 271032
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8934 271049 279983
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 969 280004 280973
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15552 267500 283052
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3431 280990 284421
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 84 283092 283176
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5177 283176 288353
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1105 288583 289688
InceptionV4/InceptionV4/Mixed_6c/concat CPU 206 289688 289894
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4724 289938 294662
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1662 289977 291639
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4346 291639 295985
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 193 296041 296234
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 94 296256 296350
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 104 296369 296473
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6163 294685 300848
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8692 300864 309556
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 959 309579 310538
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15733 296490 312223
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3418 310562 313980
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 129 312349 312478
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4936 312478 317414
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 983 317694 318677
InceptionV4/InceptionV4/Mixed_6d/concat CPU 203 318677 318880
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4759 318915 323674
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1440 318945 320385
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4104 320385 324489
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 194 324545 324739
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 81 324759 324840
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 67 324857 324924
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6140 323692 329832
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 9045 329849 338894
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 876 338916 339792
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15749 324942 340691
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3459 339827 343286
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 135 340742 340877
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4930 340877 345807
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1063 346107 347170
InceptionV4/InceptionV4/Mixed_6e/concat CPU 215 347170 347385
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4413 347433 351846
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2200 348473 350673
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4157 350673 354830
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 237 354887 355124
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 155 355144 355299
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 112 355318 355430
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6198 351862 358060
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8733 358080 366813
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 962 366832 367794
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15464 355446 370910
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3316 367817 371133
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 136 370956 371092
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4826 371092 375918
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1125 376156 377281
InceptionV4/InceptionV4/Mixed_6f/concat CPU 220 377281 377501
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4629 377561 382190
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1984 377580 379564
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4289 379564 383853
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 229 383911 384140
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 81 384160 384241
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 69 384257 384326
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6231 382208 388439
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8986 388459 397445
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 964 397464 398428
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15892 384342 400234
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3282 398445 401727
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 84 400274 400358
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4892 400358 405250
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 942 405558 406500
InceptionV4/InceptionV4/Mixed_6g/concat CPU 217 406500 406717
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4576 406769 411345
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1887 406801 408688
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3910 408688 412598
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 232 412651 412883
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 103 412904 413007
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 107 413026 413133
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6239 411364 417603
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 9021 417632 426653
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 948 426676 427624
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15772 413151 428923
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3312 427643 430955
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 143 429002 429145
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4948 429145 434093
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1539 434319 435858
InceptionV4/InceptionV4/Mixed_6h/concat CPU 216 435858 436074
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4489 436123 440612
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1797 440632 442429
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 328 442446 442774
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1938 436914 438852
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4599 438852 443451
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 420 443542 443962
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 80 443997 444077
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 15245 444094 459339
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 585 459558 460143
InceptionV4/InceptionV4/Mixed_7a/concat CPU 101 460143 460244
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3484 460285 463769
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 788 460316 461104
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3229 461104 464333
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 274 464411 464685
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 89 464705 464794
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 68 464812 464880
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 105 464897 465002
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1542 463789 465331
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1648 465342 466990
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 28 467017 467045
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2365 467054 469419
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 331 469437 469768
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2032 469778 471810
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 7187 465018 472205
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 643 472460 473103
InceptionV4/InceptionV4/Mixed_7b/concat CPU 57 473103 473160
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2909 473232 476141
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 692 473388 474080
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2811 474080 476891
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 236 476941 477177
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 97 477201 477298
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 69 477317 477386
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 69 477404 477473
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1549 476177 477726
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1583 477736 479319
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 25 479343 479368
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2426 479374 481800
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 327 481821 482148
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2103 482156 484259
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 7159 477491 484650
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 611 484687 485298
InceptionV4/InceptionV4/Mixed_7c/concat CPU 54 485298 485352
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2973 485383 488356
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 781 485410 486191
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2972 486191 489163
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 203 489223 489426
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 83 489448 489531
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 67 489548 489615
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 68 489632 489700
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1474 488372 489846
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1681 489854 491535
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 27 491554 491581
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2445 491589 494034
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 332 494058 494390
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2018 494400 496418
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 7264 489716 496980
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 914 497205 498119
InceptionV4/InceptionV4/Mixed_7d/concat CPU 66 498119 498185
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 138 498209 498347
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 498352 498356
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 498360 498360
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 498365 498365
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 498369 498369
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 498425 498427
InceptionV4/Logits/Logits/MatMul CPU 7332 498430 505762
InceptionV4/Logits/Logits/BiasAdd CPU 24 505785 505809
InceptionV4/Logits/Predictions CPU 11 505814 505825
InceptionV4/Logits/Logits/biases CPU 1 366 367
InceptionV4/Logits/Logits/weights CPU 0 417 417
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 424 424
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 427 427
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 430 430
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 432 433
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 2731 435 3166
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 8018 3210 11228
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 13732 11291 25023
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1038 25071 26109
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 7122 25100 32222
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 16325 32222 48547
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 1650 48863 50513
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1607 50513 52120
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5753 52177 57930
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4599 52448 57047
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3539 57047 60586
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 267 61170 61437
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 93 61461 61554
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8455 57948 66403
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24764 61572 86336
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 1213 86571 87784
InceptionV4/InceptionV4/Mixed_4a/concat CPU 879 87784 88663
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 5187 89271 94458
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 2923 94458 97381
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 99 97463 97562
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 14271 97562 111833
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 1982 112090 114072
InceptionV4/InceptionV4/Mixed_5a/concat CPU 444 114072 114516
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3022 114578 117600
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2563 117621 120184
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3124 114619 117743
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3585 117743 121328
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2299 121463 123762
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3772 120202 123974
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 93 123807 123900
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2634 123900 126534
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3163 126617 129780
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 85 129825 129910
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2277 129910 132187
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 3231 132462 135693
InceptionV4/InceptionV4/Mixed_5b/concat CPU 360 135693 136053
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2920 136108 139028
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2611 139066 141677
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3338 136316 139654
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3290 139654 142944
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3801 141695 145496
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3921 143019 146940
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 131 146997 147128
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2294 147128 149422
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 108 149480 149588
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 1992 149588 151580
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2008 151634 153642
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2063 153672 155735
InceptionV4/InceptionV4/Mixed_5c/concat CPU 345 155735 156080
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2854 156164 159018
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2638 159037 161675
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3100 156174 159274
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3478 159274 162752
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3772 161694 165466
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2647 162814 165461
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 133 165505 165638
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2518 165638 168156
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3120 168219 171339
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 101 171386 171487
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2055 171487 173542
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2211 173735 175946
InceptionV4/InceptionV4/Mixed_5d/concat CPU 409 175946 176355
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2878 176413 179291
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2641 179307 181948
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2648 176471 179119
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3504 179119 182623
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2902 182680 185582
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3720 181967 185687
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 123 185620 185743
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1674 185743 187417
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3313 187486 190799
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 108 190845 190953
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2048 190953 193001
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2426 193048 195474
InceptionV4/InceptionV4/Mixed_5e/concat CPU 354 195474 195828
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2470 195913 198383
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3770 198383 202153
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 15789 202215 218004
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 6815 218047 224862
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 31336 195877 227213
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 424 227268 227692
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1081 227740 228821
InceptionV4/InceptionV4/Mixed_6a/concat CPU 195 228821 229016
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4534 229052 233586
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2293 229080 231373
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3984 231373 235357
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 426 235431 235857
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 106 235906 236012
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 70 236032 236102
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6241 233605 239846
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8409 239864 248273
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 964 248292 249256
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15536 236118 251654
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3309 249274 252583
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 152 251705 251857
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4761 251857 256618
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1221 256887 258108
InceptionV4/InceptionV4/Mixed_6b/concat CPU 217 258108 258325
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4637 258373 263010
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1559 258403 259962
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4603 259962 264565
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 254 264624 264878
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 89 264902 264991
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 69 265009 265078
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6242 263028 269270
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8579 269293 277872
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 958 277895 278853
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15752 265095 280847
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3303 278871 282174
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 133 281009 281142
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4835 281142 285977
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1124 286275 287399
InceptionV4/InceptionV4/Mixed_6c/concat CPU 212 287399 287611
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4617 287649 292266
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1942 287681 289623
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4164 289623 293787
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 189 293842 294031
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 84 294052 294136
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 71 294154 294225
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6286 292286 298572
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 9053 298594 307647
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 961 307669 308630
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15414 294241 309655
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3431 308645 312076
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 99 309787 309886
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4999 309886 314885
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1276 315134 316410
InceptionV4/InceptionV4/Mixed_6d/concat CPU 222 316410 316632
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4543 316681 321224
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1926 317561 319487
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4646 319487 324133
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 256 324219 324475
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 90 324494 324584
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 67 324601 324668
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6162 321239 327401
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8924 327420 336344
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 975 336365 337340
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15552 324686 340238
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3313 337361 340674
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2626 340283 342909
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6027 342909 348936
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1303 349159 350462
InceptionV4/InceptionV4/Mixed_6e/concat CPU 221 350462 350683
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4541 350734 355275
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1902 351543 353445
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4466 353445 357911
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 191 357966 358157
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 85 358177 358262
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 71 358282 358353
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6261 355296 361557
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8607 361578 370185
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 967 370205 371172
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15780 358370 374150
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3391 371193 374584
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 85 374199 374284
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4866 374284 379150
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1369 379434 380803
InceptionV4/InceptionV4/Mixed_6f/concat CPU 220 380803 381023
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4573 381077 385650
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1795 381111 382906
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3957 382906 386863
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 257 386926 387183
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 80 387203 387283
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 260 387301 387561
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6198 385668 391866
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 9030 391886 400916
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 934 400938 401872
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 16038 387587 403625
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3321 401908 405229
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 89 403663 403752
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5035 403752 408787
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1153 409032 410185
InceptionV4/InceptionV4/Mixed_6g/concat CPU 206 410185 410391
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4494 410441 414935
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1864 411244 413108
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4140 413108 417248
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 235 417306 417541
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 90 417560 417650
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 70 417675 417745
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6302 414956 421258
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8952 421278 430230
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 982 430249 431231
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15706 417794 433500
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3353 431251 434604
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 93 433546 433639
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4892 433639 438531
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1341 438779 440120
InceptionV4/InceptionV4/Mixed_6h/concat CPU 221 440120 440341
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4603 440392 444995
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1784 440425 442209
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1838 445015 446853
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4628 442209 446837
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 302 446920 447222
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 432 446930 447362
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 99 447402 447501
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 15267 447518 462785
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 616 463015 463631
InceptionV4/InceptionV4/Mixed_7a/concat CPU 99 463631 463730
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3512 463778 467290
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 680 463819 464499
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3209 464499 467708
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 246 467767 468013
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 84 468034 468118
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 69 468137 468206
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 106 468230 468336
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1492 467309 468801
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1637 468814 470451
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 30 470478 470508
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2464 470515 472979
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 289 472995 473284
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2039 473314 475353
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 7411 468353 475764
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 703 475992 476695
InceptionV4/InceptionV4/Mixed_7b/concat CPU 55 476695 476750
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2920 476794 479714
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 850 476886 477736
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2924 477736 480660
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 188 480713 480901
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 85 480924 481009
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 68 481027 481095
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 69 481114 481183
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1545 479728 481273
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1575 481283 482858
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 18 482873 482891
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2422 482895 485317
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 335 485336 485671
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2150 485681 487831
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 7207 481201 488408
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 615 488445 489060
InceptionV4/InceptionV4/Mixed_7c/concat CPU 55 489060 489115
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2915 489155 492070
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1490 492083 493573
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1376 490980 492356
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2545 492356 494901
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1475 493587 495062
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 15 495074 495089
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 237 494952 495189
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 92 495214 495306
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 72 495324 495396
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 71 495415 495486
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2512 495094 497606
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 392 497635 498027
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2187 498045 500232
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 6807 495501 502308
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 653 502518 503171
InceptionV4/InceptionV4/Mixed_7d/concat CPU 63 503171 503234
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 142 503256 503398
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 503403 503407
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 503411 503411
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 503416 503417
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 503421 503421
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 503466 503469
InceptionV4/Logits/Logits/MatMul CPU 7231 503472 510703
InceptionV4/Logits/Logits/BiasAdd CPU 21 510727 510748
InceptionV4/Logits/Predictions CPU 11 510753 510764
InceptionV4/Logits/Logits/biases CPU 0 402 402
InceptionV4/Logits/Logits/weights CPU 0 462 462
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 469 469
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 472 472
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 474 475
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 477 477
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 2684 480 3164
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 8036 3198 11234
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 13911 11278 25189
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1018 25230 26248
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 7007 25247 32254
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 16544 32254 48798
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 1574 49144 50718
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1571 50718 52289
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5632 52355 57987
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4558 52713 57271
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3285 57271 60556
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 273 60686 60959
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 682 60985 61667
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 9124 58005 67129
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24503 61699 86202
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 1659 86492 88151
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1740 88151 89891
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 6064 90098 96162
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 2744 96162 98906
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 63 98986 99049
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 14269 99049 113318
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2020 113585 115605
InceptionV4/InceptionV4/Mixed_5a/concat CPU 442 115605 116047
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2817 116094 118911
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2568 116119 118687
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2767 118687 121454
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2579 118925 121504
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2633 121508 124141
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3838 121551 125389
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 67 124313 124380
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2138 124380 126518
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3068 126584 129652
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 204 129697 129901
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2297 129901 132198
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 3308 132404 135712
InceptionV4/InceptionV4/Mixed_5b/concat CPU 612 135712 136324
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2806 136380 139186
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2693 139221 141914
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2897 136535 139432
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3280 139432 142712
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3810 141931 145741
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 4015 142776 146791
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 135 146844 146979
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2715 146979 149694
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 231 149885 150116
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2009 150116 152125
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2309 152187 154496
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2406 154724 157130
InceptionV4/InceptionV4/Mixed_5c/concat CPU 475 157130 157605
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2934 157662 160596
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2642 160614 163256
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2909 158014 160923
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3671 160923 164594
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3446 163271 166717
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2551 164660 167211
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 91 167262 167353
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1693 167353 169046
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3109 169107 172216
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 77 172259 172336
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2332 172336 174668
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2861 174932 177793
InceptionV4/InceptionV4/Mixed_5d/concat CPU 486 177793 178279
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2787 178352 181139
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2636 181156 183792
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2416 178362 180778
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 3453 180778 184231
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2651 184291 186942
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3407 183810 187217
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 85 186978 187063
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1627 187063 188690
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3306 188747 192053
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 98 192097 192195
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2208 192195 194403
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2369 194455 196824
InceptionV4/InceptionV4/Mixed_5e/concat CPU 362 196824 197186
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2486 197364 199850
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3961 199850 203811
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 16171 203867 220038
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 29276 197239 226515
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 6742 220083 226825
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 436 226534 226970
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 673 227000 227673
InceptionV4/InceptionV4/Mixed_6a/concat CPU 190 227673 227863
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4607 227912 232519
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1468 227948 229416
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4048 229416 233464
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 426 233523 233949
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 140 233973 234113
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 158 234133 234291
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6217 232537 238754
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8610 238772 247382
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 964 247402 248366
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15727 234310 250037
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3340 248388 251728
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 138 250085 250223
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4739 250223 254962
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1093 255186 256279
InceptionV4/InceptionV4/Mixed_6b/concat CPU 209 256279 256488
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4604 256534 261138
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1927 256566 258493
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4754 258493 263247
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 237 263304 263541
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 88 263563 263651
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 70 263667 263737
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6295 261155 267450
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8446 267470 275916
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 969 275936 276905
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15890 263754 279644
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3288 276924 280212
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 95 279695 279790
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5033 279790 284823
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1201 285061 286262
InceptionV4/InceptionV4/Mixed_6c/concat CPU 214 286262 286476
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4554 286521 291075
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2688 286552 289240
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4470 289240 293710
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 198 293769 293967
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 77 293986 294063
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 69 294082 294151
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6299 291094 297393
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8426 297414 305840
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 970 305870 306840
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15725 294168 309893
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3298 306883 310181
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 130 310009 310139
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4838 310139 314977
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1291 315270 316561
InceptionV4/InceptionV4/Mixed_6d/concat CPU 213 316561 316774
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4491 316828 321319
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2191 317588 319779
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4213 319779 323992
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 338 324048 324386
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 89 324408 324497
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 87 324514 324601
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6204 321335 327539
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8445 327557 336002
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 958 336023 336981
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3303 336999 340302
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15910 324618 340528
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 123 340587 340710
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4793 340710 345503
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1320 345743 347063
InceptionV4/InceptionV4/Mixed_6e/concat CPU 213 347063 347276
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4590 347326 351916
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1754 347359 349113
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4082 349113 353195
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 241 353251 353492
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 85 353512 353597
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 72 353616 353688
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6266 351938 358204
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8589 358224 366813
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 959 366831 367790
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15434 353705 369139
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3388 367814 371202
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 137 369183 369320
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4940 369320 374260
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1541 374497 376038
InceptionV4/InceptionV4/Mixed_6f/concat CPU 214 376038 376252
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4520 376298 380818
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2091 376893 378984
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4841 378984 383825
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 244 383882 384126
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 201 384148 384349
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 104 384370 384474
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6270 380834 387104
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8380 387127 395507
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 954 395530 396484
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15294 384492 399786
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3356 396504 399860
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 131 399840 399971
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4836 399971 404807
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1158 405042 406200
InceptionV4/InceptionV4/Mixed_6g/concat CPU 212 406200 406412
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4728 406456 411184
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1441 406484 407925
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4656 407925 412581
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 245 412640 412885
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 92 412908 413000
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 73 413019 413092
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6297 411203 417500
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8612 417527 426139
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 974 426161 427135
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15923 413108 429031
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3313 427157 430470
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 87 429071 429158
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5439 429158 434597
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1156 434838 435994
InceptionV4/InceptionV4/Mixed_6h/concat CPU 209 435994 436203
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4544 436254 440798
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1799 440838 442637
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 360 442658 443018
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1987 436992 438979
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 5692 438979 444671
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 360 444741 445101
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 80 445135 445215
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 14593 445232 459825
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 652 460034 460686
InceptionV4/InceptionV4/Mixed_7a/concat CPU 101 460686 460787
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3517 460833 464350
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1126 460852 461978
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2652 461978 464630
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 285 464688 464973
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 85 464994 465079
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 94 465098 465192
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 113 465210 465323
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1612 464370 465982
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1657 466001 467658
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 32 467689 467721
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2320 467729 470049
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 286 470064 470350
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2009 470359 472368
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 7210 465341 472551
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 2497 472590 475087
InceptionV4/InceptionV4/Mixed_7b/concat CPU 70 475087 475157
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2881 475203 478084
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 890 475246 476136
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2332 476136 478468
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 185 478516 478701
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 87 478724 478811
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 70 478829 478899
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 71 478916 478987
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1496 478101 479597
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1646 479616 481262
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 30 481284 481314
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2350 481322 483672
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 283 483687 483970
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2148 483976 486124
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 7256 479005 486261
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 610 486550 487160
InceptionV4/InceptionV4/Mixed_7c/concat CPU 56 487160 487216
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2807 487251 490058
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1523 490105 491628
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1495 491640 493135
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 21 493152 493173
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2584 489186 491770
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2357 491770 494127
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 267 494657 494924
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 88 494955 495043
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 71 495060 495131
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 70 495148 495218
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2107 493180 495287
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 301 495316 495617
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2508 495628 498136
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 6964 495234 502198
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 865 502436 503301
InceptionV4/InceptionV4/Mixed_7d/concat CPU 58 503301 503359
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 127 503379 503506
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 503510 503515
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 503519 503519
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 503524 503524
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 1 503527 503528
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 503573 503576
InceptionV4/Logits/Logits/MatMul CPU 6974 503579 510553
InceptionV4/Logits/Logits/BiasAdd CPU 22 510588 510610
InceptionV4/Logits/Predictions CPU 10 510615 510625
InceptionV4/Logits/Logits/biases CPU 1 486 487
InceptionV4/Logits/Logits/weights CPU 0 550 550
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 557 558
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 562 562
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 564 565
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 567 568
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D CPU 2770 570 3340
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 7971 3381 11352
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 13963 11389 25352
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 1049 25397 26446
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 7067 25432 32499
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 16360 32499 48859
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 5886 49173 55059
InceptionV4/InceptionV4/Mixed_3a/concat CPU 800 55059 55859
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5161 55920 61081
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 4399 56005 60404
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3302 60404 63706
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 250 63832 64082
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 131 64110 64241
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 8364 61099 69463
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 24480 64259 88739
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 1735 89076 90811
InceptionV4/InceptionV4/Mixed_4a/concat CPU 2061 90811 92872
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool/Convert Convert 5981 93014 98995
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool OpenCL 2870 98995 101865
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 384 101950 102334
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 14289 102334 116623
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2705 116919 119624
InceptionV4/InceptionV4/Mixed_5a/concat CPU 852 119624 120476
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 3259 120546 123805
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2609 123823 126432
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3797 121073 124870
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2915 124870 127785
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2253 127921 130174
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3744 126450 130194
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 236 130215 130451
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2093 130451 132544
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3221 132624 135845
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 104 135890 135994
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2284 135994 138278
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2505 138528 141033
InceptionV4/InceptionV4/Mixed_5b/concat CPU 397 141033 141430
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2962 141479 144441
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2760 144479 147239
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3858 141513 145371
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 2869 145371 148240
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3826 147256 151082
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 4523 148307 152830
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 140 152899 153039
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2197 153039 155236
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 105 155302 155407
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2315 155407 157722
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 5064 157790 162854
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2062 163511 165573
InceptionV4/InceptionV4/Mixed_5c/concat CPU 497 165573 166070
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2949 166122 169071
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2767 169087 171854
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3580 171868 175448
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 6913 166193 173106
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2916 173106 176022
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2322 176073 178395
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1988 178439 180427
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1922 180427 182349
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3253 182400 185653
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 85 185691 185776
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 2134 185776 187910
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2102 188223 190325
InceptionV4/InceptionV4/Mixed_5d/concat CPU 345 190325 190670
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D CPU 2935 190714 193649
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1707 191354 193061
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 2664 193061 195725
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D CPU 2629 193666 196295
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 2370 195771 198141
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 123 198178 198301
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 1750 198301 200051
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D CPU 3907 196307 200214
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 3042 200087 203129
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 62 203165 203227
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 1905 203227 205132
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 3093 205373 208466
InceptionV4/InceptionV4/Mixed_5e/concat CPU 363 208466 208829
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 1346 208901 210247
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 3476 210247 213723
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 15709 213763 229472
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 6682 229504 236186
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 29378 208877 238255
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 433 238320 238753
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1024 238786 239810
InceptionV4/InceptionV4/Mixed_6a/concat CPU 201 239810 240011
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4553 240059 244612
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1726 240283 242009
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4533 242009 246542
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 432 246605 247037
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 132 247058 247190
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 72 247220 247292
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6129 244633 250762
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8876 250776 259652
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 965 259671 260636
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15733 247308 263041
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3444 260656 264100
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 95 263089 263184
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4609 263184 267793
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1178 268023 269201
InceptionV4/InceptionV4/Mixed_6b/concat CPU 209 269201 269410
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4707 269449 274156
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1964 269473 271437
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4235 271437 275672
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 206 275767 275973
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 76 275991 276067
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 68 276084 276152
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6128 274177 280305
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8828 280320 289148
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 966 289172 290138
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15830 276169 291999
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3404 290156 293560
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 284 292047 292331
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4829 292331 297160
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1261 297440 298701
InceptionV4/InceptionV4/Mixed_6c/concat CPU 209 298701 298910
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4745 298949 303694
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2424 298980 301404
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4437 301404 305841
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 185 305899 306084
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 84 306105 306189
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 71 306208 306279
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6127 303716 309843
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8544 309860 318404
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 973 318426 319399
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15744 306295 322039
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3321 319416 322737
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 133 322232 322365
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4889 322365 327254
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 1200 327549 328749
InceptionV4/InceptionV4/Mixed_6d/concat CPU 211 328749 328960
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4790 329008 333798
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1784 329041 330825
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4174 330825 334999
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 235 335054 335289
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 80 335310 335390
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 119 335406 335525
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6137 333817 339954
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8405 339970 348375
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 957 348398 349355
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15740 335543 351283
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3348 349374 352722
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 350 351324 351674
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 5757 351674 357431
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1107 357674 358781
InceptionV4/InceptionV4/Mixed_6e/concat CPU 208 358781 358989
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4655 359039 363694
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1828 359080 360908
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4244 360908 365152
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 236 365210 365446
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 90 365467 365557
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 72 365576 365648
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6131 363717 369848
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8890 369885 378775
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 961 378798 379759
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15454 365665 381119
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3412 379782 383194
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 128 381160 381288
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4936 381288 386224
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 3652 386466 390118
InceptionV4/InceptionV4/Mixed_6f/concat CPU 200 390118 390318
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5142 390367 395509
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1572 390405 391977
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4772 391977 396749
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 218 396811 397029
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 88 397050 397138
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 74 397156 397230
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6628 395530 402158
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8515 402178 410693
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 943 410713 411656
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15936 397247 413183
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3382 411671 415053
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 142 413236 413378
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4933 413378 418311
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1071 418590 419661
InceptionV4/InceptionV4/Mixed_6g/concat CPU 212 419661 419873
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4543 419930 424473
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2053 421006 423059
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 3931 423059 426990
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 214 427048 427262
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 91 427285 427376
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 72 427397 427469
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 6146 424492 430638
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 8973 430676 439649
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 974 439671 440645
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 15366 427485 442851
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 3392 440665 444057
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 145 442900 443045
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 4883 443045 447928
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1155 448210 449365
InceptionV4/InceptionV4/Mixed_6h/concat CPU 214 449365 449579
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 4757 449623 454380
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 1788 454404 456192
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 294 456208 456502
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2084 449660 451744
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 5225 451744 456969
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 384 457072 457456
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 84 457492 457576
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 15516 457592 473108
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 922 473357 474279
InceptionV4/InceptionV4/Mixed_7a/concat CPU 191 474279 474470
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5200 474528 479728
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1176 476158 477334
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2582 477334 479916
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 246 479975 480221
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 94 480242 480336
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 76 480357 480433
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 125 480463 480588
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 2892 479748 482640
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1872 482670 484542
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 22 484563 484585
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2170 484590 486760
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 274 486774 487048
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 7528 480606 488134
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1978 487057 489035
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 688 489068 489756
InceptionV4/InceptionV4/Mixed_7b/concat CPU 57 489756 489813
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 3025 489849 492874
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 807 489872 490679
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2571 490679 493250
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 199 493307 493506
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 84 493529 493613
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 69 493631 493700
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 71 493717 493788
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1506 492892 494398
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1648 494420 496068
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 32 496092 496124
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2409 496131 498540
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 280 498555 498835
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 1974 498841 500815
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 7156 493806 500962
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 443 501200 501643
InceptionV4/InceptionV4/Mixed_7c/concat CPU 53 501643 501696
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 2876 501732 504608
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1633 501761 503394
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 2533 503394 505927
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 192 505978 506170
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 1524 504654 506178
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 89 506196 506285
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 70 506302 506372
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 69 506390 506459
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 1693 506209 507902
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 23 507922 507945
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 2328 507951 510279
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 299 510295 510594
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 2211 510621 512832
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 7116 506475 513591
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 592 513794 514386
InceptionV4/InceptionV4/Mixed_7d/concat CPU 54 514386 514440
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 123 514459 514582
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 514587 514590
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 514594 514594
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 514598 514599
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 514602 514602
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 514651 514654
InceptionV4/Logits/Logits/MatMul CPU 6925 514657 521582
InceptionV4/Logits/Logits/BiasAdd CPU 20 521601 521621
InceptionV4/Logits/Predictions CPU 11 521628 521639
