# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../ControlUnit.sv" \
"../../../../../Convolution.sv" \
"../../../../../Datapath.sv" \
"../../../../../Memory.sv" \
"../../../../CNN_Proj.srcs/sim_1/new/cnn_interface.sv" \
"../../../../CNN_Proj.srcs/sim_1/new/cnn_top_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
