read -sv run_verilog_mid/adder_32b_24_63_a62062643b0c97fedfe6e6312f859af3.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_24_63_a62062643b0c97fedfe6e6312f859af3_yosys.v
