{"vcs1":{"timestamp_begin":1682388534.256359838, "rt":0.82, "ut":0.23, "st":0.14}}
{"vcselab":{"timestamp_begin":1682388535.110360656, "rt":1.04, "ut":0.21, "st":0.29}}
{"link":{"timestamp_begin":1682388536.177882620, "rt":1.73, "ut":0.06, "st":1.40}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682388533.957195487}
{"VCS_COMP_START_TIME": 1682388533.957195487}
{"VCS_COMP_END_TIME": 1682388538.566535988}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340760}}
{"stitch_vcselab": {"peak_mem": 238984}}
