
final:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011a94  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  60011f04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         000005a8  20000008  60011f0c  00020008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          000001e0  200005b0  600124b4  000205b0  2**2
                  ALLOC
  5 .comment      000002db  00000000  00000000  000205b0  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000001e0  00000000  00000000  0002088b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00001891  00000000  00000000  00020a6b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0000cf38  00000000  00000000  000222fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000016a2  00000000  00000000  0002f234  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00003449  00000000  00000000  000308d6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00002f6c  00000000  00000000  00033d20  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    0000474d  00000000  00000000  00036c8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    000031fb  00000000  00000000  0003b3d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 0005731f  00000000  00000000  0003e5d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  000958f3  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000030  00000000  00000000  00095918  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 53b0 	movw	r3, #1456	; 0x5b0
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <PWM_init>:
    pwm_instance_t * pwm_inst,
    addr_t base_addr,
    uint32_t prescale,
    uint32_t period
)
{
     4a0:	b580      	push	{r7, lr}
     4a2:	b084      	sub	sp, #16
     4a4:	af00      	add	r7, sp, #0
     4a6:	60f8      	str	r0, [r7, #12]
     4a8:	60b9      	str	r1, [r7, #8]
     4aa:	607a      	str	r2, [r7, #4]
     4ac:	603b      	str	r3, [r7, #0]
    pwm_inst->address = base_addr;
     4ae:	68fb      	ldr	r3, [r7, #12]
     4b0:	68ba      	ldr	r2, [r7, #8]
     4b2:	601a      	str	r2, [r3, #0]

    HAL_set_8bit_reg( pwm_inst->address, PWM_ENABLE_1, 0u );
     4b4:	68fb      	ldr	r3, [r7, #12]
     4b6:	681b      	ldr	r3, [r3, #0]
     4b8:	f103 0308 	add.w	r3, r3, #8
     4bc:	4618      	mov	r0, r3
     4be:	f04f 0100 	mov.w	r1, #0
     4c2:	f001 fb1c 	bl	1afe <HW_set_8bit_reg>
    HAL_set_8bit_reg( pwm_inst->address, PWM_ENABLE_2, 0u );
     4c6:	68fb      	ldr	r3, [r7, #12]
     4c8:	681b      	ldr	r3, [r3, #0]
     4ca:	f103 030c 	add.w	r3, r3, #12
     4ce:	4618      	mov	r0, r3
     4d0:	f04f 0100 	mov.w	r1, #0
     4d4:	f001 fb13 	bl	1afe <HW_set_8bit_reg>

    HAL_set_32bit_reg( pwm_inst->address, PRESCALE, (uint_fast32_t)prescale );
     4d8:	68fb      	ldr	r3, [r7, #12]
     4da:	681b      	ldr	r3, [r3, #0]
     4dc:	4618      	mov	r0, r3
     4de:	6879      	ldr	r1, [r7, #4]
     4e0:	f001 fadd 	bl	1a9e <HW_set_32bit_reg>
     * The minimum allowed period parameter value is 1.
     * This simplifies the duty cycle and edge value calculations for the driver.
     */
    HAL_ASSERT( period >= 1 )

    HAL_set_32bit_reg( pwm_inst->address, PERIOD, (uint_fast32_t)period );
     4e4:	68fb      	ldr	r3, [r7, #12]
     4e6:	681b      	ldr	r3, [r3, #0]
     4e8:	f103 0304 	add.w	r3, r3, #4
     4ec:	4618      	mov	r0, r3
     4ee:	6839      	ldr	r1, [r7, #0]
     4f0:	f001 fad5 	bl	1a9e <HW_set_32bit_reg>

    /* Set positive edge to 0 for all PWMs. */
    HAL_set_32bit_reg( pwm_inst->address, PWM1_POSEDGE, 0u );
     4f4:	68fb      	ldr	r3, [r7, #12]
     4f6:	681b      	ldr	r3, [r3, #0]
     4f8:	f103 0310 	add.w	r3, r3, #16
     4fc:	4618      	mov	r0, r3
     4fe:	f04f 0100 	mov.w	r1, #0
     502:	f001 facc 	bl	1a9e <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM2_POSEDGE, 0u );
     506:	68fb      	ldr	r3, [r7, #12]
     508:	681b      	ldr	r3, [r3, #0]
     50a:	f103 0318 	add.w	r3, r3, #24
     50e:	4618      	mov	r0, r3
     510:	f04f 0100 	mov.w	r1, #0
     514:	f001 fac3 	bl	1a9e <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM3_POSEDGE, 0u );
     518:	68fb      	ldr	r3, [r7, #12]
     51a:	681b      	ldr	r3, [r3, #0]
     51c:	f103 0320 	add.w	r3, r3, #32
     520:	4618      	mov	r0, r3
     522:	f04f 0100 	mov.w	r1, #0
     526:	f001 faba 	bl	1a9e <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM4_POSEDGE, 0u );
     52a:	68fb      	ldr	r3, [r7, #12]
     52c:	681b      	ldr	r3, [r3, #0]
     52e:	f103 0328 	add.w	r3, r3, #40	; 0x28
     532:	4618      	mov	r0, r3
     534:	f04f 0100 	mov.w	r1, #0
     538:	f001 fab1 	bl	1a9e <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM5_POSEDGE, 0u );
     53c:	68fb      	ldr	r3, [r7, #12]
     53e:	681b      	ldr	r3, [r3, #0]
     540:	f103 0330 	add.w	r3, r3, #48	; 0x30
     544:	4618      	mov	r0, r3
     546:	f04f 0100 	mov.w	r1, #0
     54a:	f001 faa8 	bl	1a9e <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM6_POSEDGE, 0u );
     54e:	68fb      	ldr	r3, [r7, #12]
     550:	681b      	ldr	r3, [r3, #0]
     552:	f103 0338 	add.w	r3, r3, #56	; 0x38
     556:	4618      	mov	r0, r3
     558:	f04f 0100 	mov.w	r1, #0
     55c:	f001 fa9f 	bl	1a9e <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM7_POSEDGE, 0u );
     560:	68fb      	ldr	r3, [r7, #12]
     562:	681b      	ldr	r3, [r3, #0]
     564:	f103 0340 	add.w	r3, r3, #64	; 0x40
     568:	4618      	mov	r0, r3
     56a:	f04f 0100 	mov.w	r1, #0
     56e:	f001 fa96 	bl	1a9e <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM8_POSEDGE, 0u );
     572:	68fb      	ldr	r3, [r7, #12]
     574:	681b      	ldr	r3, [r3, #0]
     576:	f103 0348 	add.w	r3, r3, #72	; 0x48
     57a:	4618      	mov	r0, r3
     57c:	f04f 0100 	mov.w	r1, #0
     580:	f001 fa8d 	bl	1a9e <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM9_POSEDGE, 0u );
     584:	68fb      	ldr	r3, [r7, #12]
     586:	681b      	ldr	r3, [r3, #0]
     588:	f103 0350 	add.w	r3, r3, #80	; 0x50
     58c:	4618      	mov	r0, r3
     58e:	f04f 0100 	mov.w	r1, #0
     592:	f001 fa84 	bl	1a9e <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM10_POSEDGE, 0u );
     596:	68fb      	ldr	r3, [r7, #12]
     598:	681b      	ldr	r3, [r3, #0]
     59a:	f103 0358 	add.w	r3, r3, #88	; 0x58
     59e:	4618      	mov	r0, r3
     5a0:	f04f 0100 	mov.w	r1, #0
     5a4:	f001 fa7b 	bl	1a9e <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM11_POSEDGE, 0u );
     5a8:	68fb      	ldr	r3, [r7, #12]
     5aa:	681b      	ldr	r3, [r3, #0]
     5ac:	f103 0360 	add.w	r3, r3, #96	; 0x60
     5b0:	4618      	mov	r0, r3
     5b2:	f04f 0100 	mov.w	r1, #0
     5b6:	f001 fa72 	bl	1a9e <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM12_POSEDGE, 0u );
     5ba:	68fb      	ldr	r3, [r7, #12]
     5bc:	681b      	ldr	r3, [r3, #0]
     5be:	f103 0368 	add.w	r3, r3, #104	; 0x68
     5c2:	4618      	mov	r0, r3
     5c4:	f04f 0100 	mov.w	r1, #0
     5c8:	f001 fa69 	bl	1a9e <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM13_POSEDGE, 0u );
     5cc:	68fb      	ldr	r3, [r7, #12]
     5ce:	681b      	ldr	r3, [r3, #0]
     5d0:	f103 0370 	add.w	r3, r3, #112	; 0x70
     5d4:	4618      	mov	r0, r3
     5d6:	f04f 0100 	mov.w	r1, #0
     5da:	f001 fa60 	bl	1a9e <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM14_POSEDGE, 0u );
     5de:	68fb      	ldr	r3, [r7, #12]
     5e0:	681b      	ldr	r3, [r3, #0]
     5e2:	f103 0378 	add.w	r3, r3, #120	; 0x78
     5e6:	4618      	mov	r0, r3
     5e8:	f04f 0100 	mov.w	r1, #0
     5ec:	f001 fa57 	bl	1a9e <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM15_POSEDGE, 0u );
     5f0:	68fb      	ldr	r3, [r7, #12]
     5f2:	681b      	ldr	r3, [r3, #0]
     5f4:	f103 0380 	add.w	r3, r3, #128	; 0x80
     5f8:	4618      	mov	r0, r3
     5fa:	f04f 0100 	mov.w	r1, #0
     5fe:	f001 fa4e 	bl	1a9e <HW_set_32bit_reg>
    HAL_set_32bit_reg( pwm_inst->address, PWM16_POSEDGE, 0u );
     602:	68fb      	ldr	r3, [r7, #12]
     604:	681b      	ldr	r3, [r3, #0]
     606:	f103 0388 	add.w	r3, r3, #136	; 0x88
     60a:	4618      	mov	r0, r3
     60c:	f04f 0100 	mov.w	r1, #0
     610:	f001 fa45 	bl	1a9e <HW_set_32bit_reg>
}
     614:	f107 0710 	add.w	r7, r7, #16
     618:	46bd      	mov	sp, r7
     61a:	bd80      	pop	{r7, pc}

0000061c <PWM_enable>:
void PWM_enable
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     61c:	b580      	push	{r7, lr}
     61e:	b084      	sub	sp, #16
     620:	af00      	add	r7, sp, #0
     622:	6078      	str	r0, [r7, #4]
     624:	460b      	mov	r3, r1
     626:	70fb      	strb	r3, [r7, #3]

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    HAL_ASSERT( pwm_id <= PWM_16 )

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     628:	78fb      	ldrb	r3, [r7, #3]
     62a:	2b00      	cmp	r3, #0
     62c:	d03b      	beq.n	6a6 <PWM_enable+0x8a>
     62e:	78fb      	ldrb	r3, [r7, #3]
     630:	2b10      	cmp	r3, #16
     632:	d838      	bhi.n	6a6 <PWM_enable+0x8a>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
     634:	78fa      	ldrb	r2, [r7, #3]
     636:	f241 6378 	movw	r3, #5752	; 0x1678
     63a:	f2c0 0301 	movt	r3, #1
     63e:	5c9b      	ldrb	r3, [r3, r2]
     640:	73fb      	strb	r3, [r7, #15]

        if ( pwm_id < PWM_9 )
     642:	78fb      	ldrb	r3, [r7, #3]
     644:	2b08      	cmp	r3, #8
     646:	d817      	bhi.n	678 <PWM_enable+0x5c>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
     648:	687b      	ldr	r3, [r7, #4]
     64a:	681b      	ldr	r3, [r3, #0]
     64c:	f103 0308 	add.w	r3, r3, #8
     650:	4618      	mov	r0, r3
     652:	f001 fa56 	bl	1b02 <HW_get_8bit_reg>
     656:	4603      	mov	r3, r0
     658:	73bb      	strb	r3, [r7, #14]
            pwm_enables |= pwm_id_mask;
     65a:	7bba      	ldrb	r2, [r7, #14]
     65c:	7bfb      	ldrb	r3, [r7, #15]
     65e:	ea42 0303 	orr.w	r3, r2, r3
     662:	73bb      	strb	r3, [r7, #14]
            HAL_set_8bit_reg
     664:	687b      	ldr	r3, [r7, #4]
     666:	681b      	ldr	r3, [r3, #0]
     668:	f103 0208 	add.w	r2, r3, #8
     66c:	7bbb      	ldrb	r3, [r7, #14]
     66e:	4610      	mov	r0, r2
     670:	4619      	mov	r1, r3
     672:	f001 fa44 	bl	1afe <HW_set_8bit_reg>
     676:	e016      	b.n	6a6 <PWM_enable+0x8a>
                  (uint_fast8_t)pwm_enables
                 );
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
     678:	687b      	ldr	r3, [r7, #4]
     67a:	681b      	ldr	r3, [r3, #0]
     67c:	f103 030c 	add.w	r3, r3, #12
     680:	4618      	mov	r0, r3
     682:	f001 fa3e 	bl	1b02 <HW_get_8bit_reg>
     686:	4603      	mov	r3, r0
     688:	73bb      	strb	r3, [r7, #14]
            pwm_enables |= pwm_id_mask;
     68a:	7bba      	ldrb	r2, [r7, #14]
     68c:	7bfb      	ldrb	r3, [r7, #15]
     68e:	ea42 0303 	orr.w	r3, r2, r3
     692:	73bb      	strb	r3, [r7, #14]
            HAL_set_8bit_reg
     694:	687b      	ldr	r3, [r7, #4]
     696:	681b      	ldr	r3, [r3, #0]
     698:	f103 020c 	add.w	r2, r3, #12
     69c:	7bbb      	ldrb	r3, [r7, #14]
     69e:	4610      	mov	r0, r2
     6a0:	4619      	mov	r1, r3
     6a2:	f001 fa2c 	bl	1afe <HW_set_8bit_reg>
                  PWM_ENABLE_2,
                  (uint_fast8_t)pwm_enables
                );
        }
    }
}
     6a6:	f107 0710 	add.w	r7, r7, #16
     6aa:	46bd      	mov	sp, r7
     6ac:	bd80      	pop	{r7, pc}
     6ae:	bf00      	nop

000006b0 <PWM_disable>:
void PWM_disable
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     6b0:	b580      	push	{r7, lr}
     6b2:	b084      	sub	sp, #16
     6b4:	af00      	add	r7, sp, #0
     6b6:	6078      	str	r0, [r7, #4]
     6b8:	460b      	mov	r3, r1
     6ba:	70fb      	strb	r3, [r7, #3]

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    HAL_ASSERT( pwm_id <= PWM_16 )

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     6bc:	78fb      	ldrb	r3, [r7, #3]
     6be:	2b00      	cmp	r3, #0
     6c0:	d041      	beq.n	746 <PWM_disable+0x96>
     6c2:	78fb      	ldrb	r3, [r7, #3]
     6c4:	2b10      	cmp	r3, #16
     6c6:	d83e      	bhi.n	746 <PWM_disable+0x96>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
     6c8:	78fa      	ldrb	r2, [r7, #3]
     6ca:	f241 6378 	movw	r3, #5752	; 0x1678
     6ce:	f2c0 0301 	movt	r3, #1
     6d2:	5c9b      	ldrb	r3, [r3, r2]
     6d4:	73fb      	strb	r3, [r7, #15]

        if ( pwm_id < PWM_9 )
     6d6:	78fb      	ldrb	r3, [r7, #3]
     6d8:	2b08      	cmp	r3, #8
     6da:	d81a      	bhi.n	712 <PWM_disable+0x62>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
     6dc:	687b      	ldr	r3, [r7, #4]
     6de:	681b      	ldr	r3, [r3, #0]
     6e0:	f103 0308 	add.w	r3, r3, #8
     6e4:	4618      	mov	r0, r3
     6e6:	f001 fa0c 	bl	1b02 <HW_get_8bit_reg>
     6ea:	4603      	mov	r3, r0
     6ec:	73bb      	strb	r3, [r7, #14]
            pwm_enables &= (uint8_t)~pwm_id_mask;
     6ee:	7bfb      	ldrb	r3, [r7, #15]
     6f0:	ea6f 0303 	mvn.w	r3, r3
     6f4:	b2da      	uxtb	r2, r3
     6f6:	7bbb      	ldrb	r3, [r7, #14]
     6f8:	ea02 0303 	and.w	r3, r2, r3
     6fc:	73bb      	strb	r3, [r7, #14]
            HAL_set_8bit_reg
     6fe:	687b      	ldr	r3, [r7, #4]
     700:	681b      	ldr	r3, [r3, #0]
     702:	f103 0208 	add.w	r2, r3, #8
     706:	7bbb      	ldrb	r3, [r7, #14]
     708:	4610      	mov	r0, r2
     70a:	4619      	mov	r1, r3
     70c:	f001 f9f7 	bl	1afe <HW_set_8bit_reg>
     710:	e019      	b.n	746 <PWM_disable+0x96>
                  (uint_fast8_t)pwm_enables
                 );
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
     712:	687b      	ldr	r3, [r7, #4]
     714:	681b      	ldr	r3, [r3, #0]
     716:	f103 030c 	add.w	r3, r3, #12
     71a:	4618      	mov	r0, r3
     71c:	f001 f9f1 	bl	1b02 <HW_get_8bit_reg>
     720:	4603      	mov	r3, r0
     722:	73bb      	strb	r3, [r7, #14]
            pwm_enables &= (uint8_t)~pwm_id_mask;
     724:	7bfb      	ldrb	r3, [r7, #15]
     726:	ea6f 0303 	mvn.w	r3, r3
     72a:	b2da      	uxtb	r2, r3
     72c:	7bbb      	ldrb	r3, [r7, #14]
     72e:	ea02 0303 	and.w	r3, r2, r3
     732:	73bb      	strb	r3, [r7, #14]
            HAL_set_8bit_reg
     734:	687b      	ldr	r3, [r7, #4]
     736:	681b      	ldr	r3, [r3, #0]
     738:	f103 020c 	add.w	r2, r3, #12
     73c:	7bbb      	ldrb	r3, [r7, #14]
     73e:	4610      	mov	r0, r2
     740:	4619      	mov	r1, r3
     742:	f001 f9dc 	bl	1afe <HW_set_8bit_reg>
                  PWM_ENABLE_2,
                  (uint_fast8_t)pwm_enables
                );
        }
    }
}
     746:	f107 0710 	add.w	r7, r7, #16
     74a:	46bd      	mov	sp, r7
     74c:	bd80      	pop	{r7, pc}
     74e:	bf00      	nop

00000750 <PWM_enable_synch_update>:
 */
void PWM_enable_synch_update
(
    pwm_instance_t * pwm_inst
)
{
     750:	b580      	push	{r7, lr}
     752:	b082      	sub	sp, #8
     754:	af00      	add	r7, sp, #0
     756:	6078      	str	r0, [r7, #4]
    HAL_set_16bit_reg( pwm_inst->address, SYNC_UPDATE, 1u );
     758:	687b      	ldr	r3, [r7, #4]
     75a:	681b      	ldr	r3, [r3, #0]
     75c:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
     760:	4618      	mov	r0, r3
     762:	f04f 0101 	mov.w	r1, #1
     766:	f001 f9b2 	bl	1ace <HW_set_16bit_reg>
    /*
     * Assertion will ensure PWM feature has been enabled for CorePWM
     * hardware instance.
     */
    HAL_ASSERT( HAL_get_16bit_reg( pwm_inst->address, SYNC_UPDATE ) == 1u)
}
     76a:	f107 0708 	add.w	r7, r7, #8
     76e:	46bd      	mov	sp, r7
     770:	bd80      	pop	{r7, pc}
     772:	bf00      	nop

00000774 <PWM_disable_synch_update>:
 */
void PWM_disable_synch_update
(
   pwm_instance_t * pwm_inst
)
{
     774:	b580      	push	{r7, lr}
     776:	b082      	sub	sp, #8
     778:	af00      	add	r7, sp, #0
     77a:	6078      	str	r0, [r7, #4]
    HAL_set_16bit_reg( pwm_inst->address, SYNC_UPDATE, 0u );
     77c:	687b      	ldr	r3, [r7, #4]
     77e:	681b      	ldr	r3, [r3, #0]
     780:	f103 03e4 	add.w	r3, r3, #228	; 0xe4
     784:	4618      	mov	r0, r3
     786:	f04f 0100 	mov.w	r1, #0
     78a:	f001 f9a0 	bl	1ace <HW_set_16bit_reg>
    /*
     * Assertion will ensure PWM feature has been enabled for CorePWM
     * hardware instance.
     */
    HAL_ASSERT( HAL_get_16bit_reg( pwm_inst->address, SYNC_UPDATE ) == 0u)
}
     78e:	f107 0708 	add.w	r7, r7, #8
     792:	46bd      	mov	sp, r7
     794:	bd80      	pop	{r7, pc}
     796:	bf00      	nop

00000798 <PWM_set_duty_cycle>:
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t duty_cycle
)
{
     798:	b580      	push	{r7, lr}
     79a:	b084      	sub	sp, #16
     79c:	af00      	add	r7, sp, #0
     79e:	60f8      	str	r0, [r7, #12]
     7a0:	460b      	mov	r3, r1
     7a2:	607a      	str	r2, [r7, #4]
     7a4:	72fb      	strb	r3, [r7, #11]
    period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
    HAL_ASSERT( duty_cycle <= period );
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     7a6:	7afb      	ldrb	r3, [r7, #11]
     7a8:	2b00      	cmp	r3, #0
     7aa:	d02d      	beq.n	808 <PWM_set_duty_cycle+0x70>
     7ac:	7afb      	ldrb	r3, [r7, #11]
     7ae:	2b10      	cmp	r3, #16
     7b0:	d82a      	bhi.n	808 <PWM_set_duty_cycle+0x70>
    {
        if ( duty_cycle == 0u )
     7b2:	687b      	ldr	r3, [r7, #4]
     7b4:	2b00      	cmp	r3, #0
     7b6:	d105      	bne.n	7c4 <PWM_set_duty_cycle+0x2c>
        {
            PWM_disable( pwm_inst, pwm_id );
     7b8:	7afb      	ldrb	r3, [r7, #11]
     7ba:	68f8      	ldr	r0, [r7, #12]
     7bc:	4619      	mov	r1, r3
     7be:	f7ff ff77 	bl	6b0 <PWM_disable>
     7c2:	e021      	b.n	808 <PWM_set_duty_cycle+0x70>
        }
        else
        {
            HW_set_32bit_reg
     7c4:	68fb      	ldr	r3, [r7, #12]
     7c6:	681a      	ldr	r2, [r3, #0]
     7c8:	7af9      	ldrb	r1, [r7, #11]
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
     7ca:	f241 63b0 	movw	r3, #5808	; 0x16b0
     7ce:	f2c0 0301 	movt	r3, #1
     7d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
        {
            PWM_disable( pwm_inst, pwm_id );
        }
        else
        {
            HW_set_32bit_reg
     7d6:	4413      	add	r3, r2
     7d8:	4618      	mov	r0, r3
     7da:	f04f 0100 	mov.w	r1, #0
     7de:	f001 f95e 	bl	1a9e <HW_set_32bit_reg>
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                    0u
               );

            HW_set_32bit_reg
     7e2:	68fb      	ldr	r3, [r7, #12]
     7e4:	681a      	ldr	r2, [r3, #0]
     7e6:	7af9      	ldrb	r1, [r7, #11]
               (
                 pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
     7e8:	f241 63f4 	movw	r3, #5876	; 0x16f4
     7ec:	f2c0 0301 	movt	r3, #1
     7f0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
               (
                    pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                    0u
               );

            HW_set_32bit_reg
     7f4:	4413      	add	r3, r2
     7f6:	4618      	mov	r0, r3
     7f8:	6879      	ldr	r1, [r7, #4]
     7fa:	f001 f950 	bl	1a9e <HW_set_32bit_reg>
            neg_addr = g_pwm_negedge_offset_lut[pwm_id] ;
            edge_value = HW_get_8bit_reg(pwm_inst->address + neg_addr );
            HAL_ASSERT( edge_value == (uint8_t)duty_cycle )
        }
#endif
            PWM_enable( pwm_inst, pwm_id );
     7fe:	7afb      	ldrb	r3, [r7, #11]
     800:	68f8      	ldr	r0, [r7, #12]
     802:	4619      	mov	r1, r3
     804:	f7ff ff0a 	bl	61c <PWM_enable>
        }
    }
}
     808:	f107 0710 	add.w	r7, r7, #16
     80c:	46bd      	mov	sp, r7
     80e:	bd80      	pop	{r7, pc}

00000810 <PWM_set_edges>:
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t pos_edge,
    uint32_t neg_edge
)
{
     810:	b580      	push	{r7, lr}
     812:	b084      	sub	sp, #16
     814:	af00      	add	r7, sp, #0
     816:	60f8      	str	r0, [r7, #12]
     818:	607a      	str	r2, [r7, #4]
     81a:	603b      	str	r3, [r7, #0]
     81c:	460b      	mov	r3, r1
     81e:	72fb      	strb	r3, [r7, #11]
    HAL_ASSERT( pos_edge <= period );
    HAL_ASSERT( neg_edge <= period );
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     820:	7afb      	ldrb	r3, [r7, #11]
     822:	2b00      	cmp	r3, #0
     824:	d01e      	beq.n	864 <PWM_set_edges+0x54>
     826:	7afb      	ldrb	r3, [r7, #11]
     828:	2b10      	cmp	r3, #16
     82a:	d81b      	bhi.n	864 <PWM_set_edges+0x54>
    {
        HW_set_32bit_reg
     82c:	68fb      	ldr	r3, [r7, #12]
     82e:	681a      	ldr	r2, [r3, #0]
     830:	7af9      	ldrb	r1, [r7, #11]
           (
             pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
     832:	f241 63b0 	movw	r3, #5808	; 0x16b0
     836:	f2c0 0301 	movt	r3, #1
     83a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
  }
#endif

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
    {
        HW_set_32bit_reg
     83e:	4413      	add	r3, r2
     840:	4618      	mov	r0, r3
     842:	6879      	ldr	r1, [r7, #4]
     844:	f001 f92b 	bl	1a9e <HW_set_32bit_reg>
        edge_value = HW_get_8bit_reg(pwm_inst->address + pos_addr );
        HAL_ASSERT( edge_value == (uint8_t)pos_edge )
    }
#endif

        HW_set_32bit_reg
     848:	68fb      	ldr	r3, [r7, #12]
     84a:	681a      	ldr	r2, [r3, #0]
     84c:	7af9      	ldrb	r1, [r7, #11]
           (
             pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
     84e:	f241 63f4 	movw	r3, #5876	; 0x16f4
     852:	f2c0 0301 	movt	r3, #1
     856:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
        edge_value = HW_get_8bit_reg(pwm_inst->address + pos_addr );
        HAL_ASSERT( edge_value == (uint8_t)pos_edge )
    }
#endif

        HW_set_32bit_reg
     85a:	4413      	add	r3, r2
     85c:	4618      	mov	r0, r3
     85e:	6839      	ldr	r1, [r7, #0]
     860:	f001 f91d 	bl	1a9e <HW_set_32bit_reg>
        edge_value = HW_get_8bit_reg(pwm_inst->address + neg_addr );
        HAL_ASSERT( edge_value == (uint8_t)neg_edge )
    }
#endif
    }
}
     864:	f107 0710 	add.w	r7, r7, #16
     868:	46bd      	mov	sp, r7
     86a:	bd80      	pop	{r7, pc}

0000086c <PWM_get_duty_cycle>:
uint32_t PWM_get_duty_cycle
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     86c:	b580      	push	{r7, lr}
     86e:	b088      	sub	sp, #32
     870:	af00      	add	r7, sp, #0
     872:	6078      	str	r0, [r7, #4]
     874:	460b      	mov	r3, r1
     876:	70fb      	strb	r3, [r7, #3]
    uint32_t pos_edge ;
    uint32_t neg_edge ;
    uint32_t duty_cycle = 0u;
     878:	f04f 0300 	mov.w	r3, #0
     87c:	617b      	str	r3, [r7, #20]

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    HAL_ASSERT( pwm_id <= PWM_16 )

    if ((pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     87e:	78fb      	ldrb	r3, [r7, #3]
     880:	2b00      	cmp	r3, #0
     882:	d066      	beq.n	952 <PWM_get_duty_cycle+0xe6>
     884:	78fb      	ldrb	r3, [r7, #3]
     886:	2b10      	cmp	r3, #16
     888:	d863      	bhi.n	952 <PWM_get_duty_cycle+0xe6>
    {
        pwm_id_mask = g_pwm_id_mask_lut[pwm_id];
     88a:	78fa      	ldrb	r2, [r7, #3]
     88c:	f241 6378 	movw	r3, #5752	; 0x1678
     890:	f2c0 0301 	movt	r3, #1
     894:	5c9b      	ldrb	r3, [r3, r2]
     896:	77fb      	strb	r3, [r7, #31]

        /* Find out if the PWM output is enabled or disabled */
        if (pwm_id < PWM_9)
     898:	78fb      	ldrb	r3, [r7, #3]
     89a:	2b08      	cmp	r3, #8
     89c:	d80e      	bhi.n	8bc <PWM_get_duty_cycle+0x50>
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_1 );
     89e:	687b      	ldr	r3, [r7, #4]
     8a0:	681b      	ldr	r3, [r3, #0]
     8a2:	f103 0308 	add.w	r3, r3, #8
     8a6:	4618      	mov	r0, r3
     8a8:	f001 f92b 	bl	1b02 <HW_get_8bit_reg>
     8ac:	4603      	mov	r3, r0
     8ae:	77bb      	strb	r3, [r7, #30]
            pwm_enables &= pwm_id_mask;
     8b0:	7fba      	ldrb	r2, [r7, #30]
     8b2:	7ffb      	ldrb	r3, [r7, #31]
     8b4:	ea02 0303 	and.w	r3, r2, r3
     8b8:	77bb      	strb	r3, [r7, #30]
     8ba:	e00d      	b.n	8d8 <PWM_get_duty_cycle+0x6c>
        }
        else
        {
            pwm_enables = HAL_get_8bit_reg( pwm_inst->address, PWM_ENABLE_2 );
     8bc:	687b      	ldr	r3, [r7, #4]
     8be:	681b      	ldr	r3, [r3, #0]
     8c0:	f103 030c 	add.w	r3, r3, #12
     8c4:	4618      	mov	r0, r3
     8c6:	f001 f91c 	bl	1b02 <HW_get_8bit_reg>
     8ca:	4603      	mov	r3, r0
     8cc:	77bb      	strb	r3, [r7, #30]
            pwm_enables &= pwm_id_mask;
     8ce:	7fba      	ldrb	r2, [r7, #30]
     8d0:	7ffb      	ldrb	r3, [r7, #31]
     8d2:	ea02 0303 	and.w	r3, r2, r3
     8d6:	77bb      	strb	r3, [r7, #30]
         *   requested.
         *
         * Otherwise the PWM output is enabled, so read the positive and
         * negative edge and period registers and calculate the duty cycle.
         */
        if (pwm_enables)
     8d8:	7fbb      	ldrb	r3, [r7, #30]
     8da:	2b00      	cmp	r3, #0
     8dc:	d039      	beq.n	952 <PWM_get_duty_cycle+0xe6>
        {
            pos_edge = HW_get_32bit_reg
     8de:	687b      	ldr	r3, [r7, #4]
     8e0:	681a      	ldr	r2, [r3, #0]
     8e2:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
     8e4:	f241 63b0 	movw	r3, #5808	; 0x16b0
     8e8:	f2c0 0301 	movt	r3, #1
     8ec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
         * Otherwise the PWM output is enabled, so read the positive and
         * negative edge and period registers and calculate the duty cycle.
         */
        if (pwm_enables)
        {
            pos_edge = HW_get_32bit_reg
     8f0:	4413      	add	r3, r2
     8f2:	4618      	mov	r0, r3
     8f4:	f001 f8d5 	bl	1aa2 <HW_get_32bit_reg>
     8f8:	4603      	mov	r3, r0
     8fa:	60fb      	str	r3, [r7, #12]
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
                        );

            neg_edge = HW_get_32bit_reg
     8fc:	687b      	ldr	r3, [r7, #4]
     8fe:	681a      	ldr	r2, [r3, #0]
     900:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id]
     902:	f241 63f4 	movw	r3, #5876	; 0x16f4
     906:	f2c0 0301 	movt	r3, #1
     90a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
            pos_edge = HW_get_32bit_reg
                        (
                          pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id]
                        );

            neg_edge = HW_get_32bit_reg
     90e:	4413      	add	r3, r2
     910:	4618      	mov	r0, r3
     912:	f001 f8c6 	bl	1aa2 <HW_get_32bit_reg>
     916:	4603      	mov	r3, r0
     918:	613b      	str	r3, [r7, #16]
                        (
                          pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id]
                        );

            period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
     91a:	687b      	ldr	r3, [r7, #4]
     91c:	681b      	ldr	r3, [r3, #0]
     91e:	f103 0304 	add.w	r3, r3, #4
     922:	4618      	mov	r0, r3
     924:	f001 f8bd 	bl	1aa2 <HW_get_32bit_reg>
     928:	4603      	mov	r3, r0
     92a:	61bb      	str	r3, [r7, #24]
             *   and this is also the reset state for the edge registers. The
             *   PWM_set_duty_cycle() and PWM_generate_aligned_wave() functions
             *   cannot set pos_edge = neg_edge, instead they simply disable
             *   the PWM output when duty_cycle = 0 is requested.
             */
            if (pos_edge <= neg_edge)
     92c:	68fa      	ldr	r2, [r7, #12]
     92e:	693b      	ldr	r3, [r7, #16]
     930:	429a      	cmp	r2, r3
     932:	d805      	bhi.n	940 <PWM_get_duty_cycle+0xd4>
            {
                duty_cycle = neg_edge - pos_edge ;
     934:	693a      	ldr	r2, [r7, #16]
     936:	68fb      	ldr	r3, [r7, #12]
     938:	ebc3 0302 	rsb	r3, r3, r2
     93c:	617b      	str	r3, [r7, #20]
     93e:	e008      	b.n	952 <PWM_get_duty_cycle+0xe6>
            }
            else
            {
                duty_cycle = (period - (pos_edge - neg_edge))+1u ;
     940:	693a      	ldr	r2, [r7, #16]
     942:	68fb      	ldr	r3, [r7, #12]
     944:	ebc3 0202 	rsb	r2, r3, r2
     948:	69bb      	ldr	r3, [r7, #24]
     94a:	4413      	add	r3, r2
     94c:	f103 0301 	add.w	r3, r3, #1
     950:	617b      	str	r3, [r7, #20]
            }
        }
    }

    return(duty_cycle);
     952:	697b      	ldr	r3, [r7, #20]
}
     954:	4618      	mov	r0, r3
     956:	f107 0720 	add.w	r7, r7, #32
     95a:	46bd      	mov	sp, r7
     95c:	bd80      	pop	{r7, pc}
     95e:	bf00      	nop

00000960 <PWM_generate_aligned_wave>:
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id,
    uint32_t duty_cycle,
    pwm_wave_align_t alignment_type
)
{
     960:	b580      	push	{r7, lr}
     962:	b088      	sub	sp, #32
     964:	af00      	add	r7, sp, #0
     966:	60f8      	str	r0, [r7, #12]
     968:	607a      	str	r2, [r7, #4]
     96a:	460a      	mov	r2, r1
     96c:	72fa      	strb	r2, [r7, #11]
     96e:	70fb      	strb	r3, [r7, #3]
    uint32_t period;
    uint32_t pos_edge = 0u;
     970:	f04f 0300 	mov.w	r3, #0
     974:	61bb      	str	r3, [r7, #24]
    uint32_t neg_edge = 0u;
     976:	f04f 0300 	mov.w	r3, #0
     97a:	61fb      	str	r3, [r7, #28]

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    HAL_ASSERT( pwm_id <= PWM_16 )

    if( (pwm_id >= PWM_1) && (pwm_id <= PWM_16) )
     97c:	7afb      	ldrb	r3, [r7, #11]
     97e:	2b00      	cmp	r3, #0
     980:	d06f      	beq.n	a62 <PWM_generate_aligned_wave+0x102>
     982:	7afb      	ldrb	r3, [r7, #11]
     984:	2b10      	cmp	r3, #16
     986:	d86c      	bhi.n	a62 <PWM_generate_aligned_wave+0x102>
    {
        period = HAL_get_32bit_reg( pwm_inst->address, PERIOD );
     988:	68fb      	ldr	r3, [r7, #12]
     98a:	681b      	ldr	r3, [r3, #0]
     98c:	f103 0304 	add.w	r3, r3, #4
     990:	4618      	mov	r0, r3
     992:	f001 f886 	bl	1aa2 <HW_get_32bit_reg>
     996:	4603      	mov	r3, r0
     998:	617b      	str	r3, [r7, #20]
         * Assertion will ensure duty cycle is less than or equal to
         * period value.
         */
        HAL_ASSERT( duty_cycle <= period );

        if( 0u == duty_cycle)
     99a:	687b      	ldr	r3, [r7, #4]
     99c:	2b00      	cmp	r3, #0
     99e:	d105      	bne.n	9ac <PWM_generate_aligned_wave+0x4c>
             * this is the setting for PWM output toggle mode (50% duty cycle).
             * See CorePWM Handbook, Fig1-3, PWM4, for a description of toggle
             * mode.
             * Instead, for a duty cycle of 0, disable the PWM output.
             */
            PWM_disable( pwm_inst, pwm_id );
     9a0:	7afb      	ldrb	r3, [r7, #11]
     9a2:	68f8      	ldr	r0, [r7, #12]
     9a4:	4619      	mov	r1, r3
     9a6:	f7ff fe83 	bl	6b0 <PWM_disable>
     9aa:	e05a      	b.n	a62 <PWM_generate_aligned_wave+0x102>
        }
        else
        {
            switch(alignment_type)
     9ac:	78fb      	ldrb	r3, [r7, #3]
     9ae:	2b01      	cmp	r3, #1
     9b0:	d009      	beq.n	9c6 <PWM_generate_aligned_wave+0x66>
     9b2:	2b02      	cmp	r3, #2
     9b4:	d02a      	beq.n	a0c <PWM_generate_aligned_wave+0xac>
     9b6:	2b00      	cmp	r3, #0
     9b8:	d132      	bne.n	a20 <PWM_generate_aligned_wave+0xc0>
            {
                case PWM_LEFT_ALIGN :
                    pos_edge = 0u;
     9ba:	f04f 0300 	mov.w	r3, #0
     9be:	61bb      	str	r3, [r7, #24]
                    neg_edge = duty_cycle;
     9c0:	687b      	ldr	r3, [r7, #4]
     9c2:	61fb      	str	r3, [r7, #28]
                    break;
     9c4:	e02c      	b.n	a20 <PWM_generate_aligned_wave+0xc0>

                case PWM_CENTER_ALIGN :
                    if( (uint32_t)0x1 & (period ^ duty_cycle))
     9c6:	697a      	ldr	r2, [r7, #20]
     9c8:	687b      	ldr	r3, [r7, #4]
     9ca:	ea82 0303 	eor.w	r3, r2, r3
     9ce:	f003 0301 	and.w	r3, r3, #1
     9d2:	b2db      	uxtb	r3, r3
     9d4:	2b00      	cmp	r3, #0
     9d6:	d00d      	beq.n	9f4 <PWM_generate_aligned_wave+0x94>
                         * an odd number, then the duty cycle can
                         * be exactly centered in the period. The
                         * test for an "odd sum" may be expressed as,
                         * (lsb of period) XOR (lsb of duty_cycle) = 1
                         */
                        pos_edge = ((period - duty_cycle) +1u) >> 1 ;
     9d8:	697a      	ldr	r2, [r7, #20]
     9da:	687b      	ldr	r3, [r7, #4]
     9dc:	ebc3 0302 	rsb	r3, r3, r2
     9e0:	f103 0301 	add.w	r3, r3, #1
     9e4:	ea4f 0353 	mov.w	r3, r3, lsr #1
     9e8:	61bb      	str	r3, [r7, #24]
                        neg_edge = pos_edge + duty_cycle ;
     9ea:	69ba      	ldr	r2, [r7, #24]
     9ec:	687b      	ldr	r3, [r7, #4]
     9ee:	4413      	add	r3, r2
     9f0:	61fb      	str	r3, [r7, #28]
                        /* case 2 -- left Shift */
                        pos_edge = (period - duty_cycle) >> 1 ;
                        neg_edge = pos_edge + duty_cycle ;
#endif
                    }
                    break;
     9f2:	e015      	b.n	a20 <PWM_generate_aligned_wave+0xc0>
                             */
                            neg_edge = 0u;
                        }
#else
                        /* case 2 -- left Shift */
                        pos_edge = (period - duty_cycle) >> 1 ;
     9f4:	697a      	ldr	r2, [r7, #20]
     9f6:	687b      	ldr	r3, [r7, #4]
     9f8:	ebc3 0302 	rsb	r3, r3, r2
     9fc:	ea4f 0353 	mov.w	r3, r3, lsr #1
     a00:	61bb      	str	r3, [r7, #24]
                        neg_edge = pos_edge + duty_cycle ;
     a02:	69ba      	ldr	r2, [r7, #24]
     a04:	687b      	ldr	r3, [r7, #4]
     a06:	4413      	add	r3, r2
     a08:	61fb      	str	r3, [r7, #28]
#endif
                    }
                    break;
     a0a:	e009      	b.n	a20 <PWM_generate_aligned_wave+0xc0>

                case PWM_RIGHT_ALIGN :
                    pos_edge = (period-duty_cycle) + 1u;
     a0c:	697a      	ldr	r2, [r7, #20]
     a0e:	687b      	ldr	r3, [r7, #4]
     a10:	ebc3 0302 	rsb	r3, r3, r2
     a14:	f103 0301 	add.w	r3, r3, #1
     a18:	61bb      	str	r3, [r7, #24]
                    neg_edge = 0u ;
     a1a:	f04f 0300 	mov.w	r3, #0
     a1e:	61fb      	str	r3, [r7, #28]

                default :
                    break ;
            }

            HW_set_32bit_reg
     a20:	68fb      	ldr	r3, [r7, #12]
     a22:	681a      	ldr	r2, [r3, #0]
     a24:	7af9      	ldrb	r1, [r7, #11]
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
     a26:	f241 63b0 	movw	r3, #5808	; 0x16b0
     a2a:	f2c0 0301 	movt	r3, #1
     a2e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]

                default :
                    break ;
            }

            HW_set_32bit_reg
     a32:	4413      	add	r3, r2
     a34:	4618      	mov	r0, r3
     a36:	69b9      	ldr	r1, [r7, #24]
     a38:	f001 f831 	bl	1a9e <HW_set_32bit_reg>
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                  (uint_fast32_t)pos_edge
               );

            HW_set_32bit_reg
     a3c:	68fb      	ldr	r3, [r7, #12]
     a3e:	681a      	ldr	r2, [r3, #0]
     a40:	7af9      	ldrb	r1, [r7, #11]
               (
                  pwm_inst->address + g_pwm_negedge_offset_lut[pwm_id],
     a42:	f241 63f4 	movw	r3, #5876	; 0x16f4
     a46:	f2c0 0301 	movt	r3, #1
     a4a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
               (
                  pwm_inst->address + g_pwm_posedge_offset_lut[pwm_id],
                  (uint_fast32_t)pos_edge
               );

            HW_set_32bit_reg
     a4e:	4413      	add	r3, r2
     a50:	4618      	mov	r0, r3
     a52:	69f9      	ldr	r1, [r7, #28]
     a54:	f001 f823 	bl	1a9e <HW_set_32bit_reg>
            edge_addr = g_pwm_negedge_offset_lut[pwm_id];
            edge_value = HW_get_8bit_reg(pwm_inst->address + edge_addr );
            HAL_ASSERT( edge_value == (uint8_t)neg_edge )
            }
#endif
            PWM_enable( pwm_inst, pwm_id );
     a58:	7afb      	ldrb	r3, [r7, #11]
     a5a:	68f8      	ldr	r0, [r7, #12]
     a5c:	4619      	mov	r1, r3
     a5e:	f7ff fddd 	bl	61c <PWM_enable>
        }
    }
}
     a62:	f107 0720 	add.w	r7, r7, #32
     a66:	46bd      	mov	sp, r7
     a68:	bd80      	pop	{r7, pc}
     a6a:	bf00      	nop

00000a6c <PWM_enable_stretch_pulse>:
void PWM_enable_stretch_pulse
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     a6c:	b580      	push	{r7, lr}
     a6e:	b084      	sub	sp, #16
     a70:	af00      	add	r7, sp, #0
     a72:	6078      	str	r0, [r7, #4]
     a74:	460b      	mov	r3, r1
     a76:	70fb      	strb	r3, [r7, #3]

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    HAL_ASSERT( pwm_id <= PWM_16 )

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     a78:	78fb      	ldrb	r3, [r7, #3]
     a7a:	2b00      	cmp	r3, #0
     a7c:	d021      	beq.n	ac2 <PWM_enable_stretch_pulse+0x56>
     a7e:	78fb      	ldrb	r3, [r7, #3]
     a80:	2b10      	cmp	r3, #16
     a82:	d81e      	bhi.n	ac2 <PWM_enable_stretch_pulse+0x56>
    {
        pwm_id_mask = g_pwm_tach_id_mask_lut[pwm_id];
     a84:	78fa      	ldrb	r2, [r7, #3]
     a86:	f241 638c 	movw	r3, #5772	; 0x168c
     a8a:	f2c0 0301 	movt	r3, #1
     a8e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
     a92:	81fb      	strh	r3, [r7, #14]

        stretch_value = HAL_get_16bit_reg( pwm_inst->address,PWM_STRETCH );
     a94:	687b      	ldr	r3, [r7, #4]
     a96:	681b      	ldr	r3, [r3, #0]
     a98:	f103 0390 	add.w	r3, r3, #144	; 0x90
     a9c:	4618      	mov	r0, r3
     a9e:	f001 f818 	bl	1ad2 <HW_get_16bit_reg>
     aa2:	4603      	mov	r3, r0
     aa4:	81bb      	strh	r3, [r7, #12]
        stretch_value |= pwm_id_mask;
     aa6:	89ba      	ldrh	r2, [r7, #12]
     aa8:	89fb      	ldrh	r3, [r7, #14]
     aaa:	ea42 0303 	orr.w	r3, r2, r3
     aae:	81bb      	strh	r3, [r7, #12]

        HAL_set_16bit_reg
     ab0:	687b      	ldr	r3, [r7, #4]
     ab2:	681b      	ldr	r3, [r3, #0]
     ab4:	f103 0290 	add.w	r2, r3, #144	; 0x90
     ab8:	89bb      	ldrh	r3, [r7, #12]
     aba:	4610      	mov	r0, r2
     abc:	4619      	mov	r1, r3
     abe:	f001 f806 	bl	1ace <HW_set_16bit_reg>
        pwm_stretch = HAL_get_16bit_reg( pwm_inst->address, PWM_STRETCH );
        HAL_ASSERT( pwm_stretch == stretch_value )
    }
#endif
    }
}
     ac2:	f107 0710 	add.w	r7, r7, #16
     ac6:	46bd      	mov	sp, r7
     ac8:	bd80      	pop	{r7, pc}
     aca:	bf00      	nop

00000acc <PWM_disable_stretch_pulse>:
void PWM_disable_stretch_pulse
(
    pwm_instance_t * pwm_inst,
    pwm_id_t pwm_id
)
{
     acc:	b580      	push	{r7, lr}
     ace:	b084      	sub	sp, #16
     ad0:	af00      	add	r7, sp, #0
     ad2:	6078      	str	r0, [r7, #4]
     ad4:	460b      	mov	r3, r1
     ad6:	70fb      	strb	r3, [r7, #3]

    /* Assertion will ensure correct PWM output has been selected. */
    HAL_ASSERT( pwm_id >= PWM_1 )
    HAL_ASSERT( pwm_id <= PWM_16 )

    if ( (pwm_id >= PWM_1) && (pwm_id <= PWM_16 ))
     ad8:	78fb      	ldrb	r3, [r7, #3]
     ada:	2b00      	cmp	r3, #0
     adc:	d024      	beq.n	b28 <PWM_disable_stretch_pulse+0x5c>
     ade:	78fb      	ldrb	r3, [r7, #3]
     ae0:	2b10      	cmp	r3, #16
     ae2:	d821      	bhi.n	b28 <PWM_disable_stretch_pulse+0x5c>
    {
        pwm_id_mask = g_pwm_tach_id_mask_lut[pwm_id];
     ae4:	78fa      	ldrb	r2, [r7, #3]
     ae6:	f241 638c 	movw	r3, #5772	; 0x168c
     aea:	f2c0 0301 	movt	r3, #1
     aee:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
     af2:	81fb      	strh	r3, [r7, #14]

        stretch_value = HAL_get_16bit_reg( pwm_inst->address,PWM_STRETCH );
     af4:	687b      	ldr	r3, [r7, #4]
     af6:	681b      	ldr	r3, [r3, #0]
     af8:	f103 0390 	add.w	r3, r3, #144	; 0x90
     afc:	4618      	mov	r0, r3
     afe:	f000 ffe8 	bl	1ad2 <HW_get_16bit_reg>
     b02:	4603      	mov	r3, r0
     b04:	81bb      	strh	r3, [r7, #12]
        stretch_value &= (uint16_t)~pwm_id_mask;
     b06:	89fb      	ldrh	r3, [r7, #14]
     b08:	ea6f 0303 	mvn.w	r3, r3
     b0c:	b29a      	uxth	r2, r3
     b0e:	89bb      	ldrh	r3, [r7, #12]
     b10:	ea02 0303 	and.w	r3, r2, r3
     b14:	81bb      	strh	r3, [r7, #12]

        HAL_set_16bit_reg
     b16:	687b      	ldr	r3, [r7, #4]
     b18:	681b      	ldr	r3, [r3, #0]
     b1a:	f103 0290 	add.w	r2, r3, #144	; 0x90
     b1e:	89bb      	ldrh	r3, [r7, #12]
     b20:	4610      	mov	r0, r2
     b22:	4619      	mov	r1, r3
     b24:	f000 ffd3 	bl	1ace <HW_set_16bit_reg>
        pwm_stretch = HAL_get_16bit_reg( pwm_inst->address, PWM_STRETCH );
        HAL_ASSERT( pwm_stretch == stretch_value )
    }
#endif
    }
}
     b28:	f107 0710 	add.w	r7, r7, #16
     b2c:	46bd      	mov	sp, r7
     b2e:	bd80      	pop	{r7, pc}

00000b30 <PWM_tach_init>:
void PWM_tach_init
(
    pwm_instance_t * pwm_inst,
    pwm_tach_prescale_t tach_prescale
)
{
     b30:	b580      	push	{r7, lr}
     b32:	b082      	sub	sp, #8
     b34:	af00      	add	r7, sp, #0
     b36:	6078      	str	r0, [r7, #4]
     b38:	460b      	mov	r3, r1
     b3a:	70fb      	strb	r3, [r7, #3]
    HAL_set_16bit_reg
     b3c:	687b      	ldr	r3, [r7, #4]
     b3e:	681b      	ldr	r3, [r3, #0]
     b40:	f103 0294 	add.w	r2, r3, #148	; 0x94
     b44:	78fb      	ldrb	r3, [r7, #3]
     b46:	4610      	mov	r0, r2
     b48:	4619      	mov	r1, r3
     b4a:	f000 ffc0 	bl	1ace <HW_set_16bit_reg>

    /*
     * Tachometer mode and IRQ mask registers are updated with default value.
     * So no need to check assertion.
     */
    HAL_set_16bit_reg(pwm_inst->address,TACHMODE,COREPWM_TACHMODE_DEFAULT );
     b4e:	687b      	ldr	r3, [r7, #4]
     b50:	681b      	ldr	r3, [r3, #0]
     b52:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
     b56:	4618      	mov	r0, r3
     b58:	f04f 0100 	mov.w	r1, #0
     b5c:	f000 ffb7 	bl	1ace <HW_set_16bit_reg>
    HAL_set_16bit_reg(pwm_inst->address,TACHIRQMASK,COREPWM_TACHIRQMASK_DEFAULT);
     b60:	687b      	ldr	r3, [r7, #4]
     b62:	681b      	ldr	r3, [r3, #0]
     b64:	f103 039c 	add.w	r3, r3, #156	; 0x9c
     b68:	4618      	mov	r0, r3
     b6a:	f04f 0100 	mov.w	r1, #0
     b6e:	f000 ffae 	bl	1ace <HW_set_16bit_reg>

    /* Clear any pending interrupts for all the tachometer inputs.*/
    HAL_set_16bit_reg(pwm_inst->address,TACHSTATUS,COREPWM_TACHSTATUS_DEFAULT );
     b72:	687b      	ldr	r3, [r7, #4]
     b74:	681b      	ldr	r3, [r3, #0]
     b76:	f103 0398 	add.w	r3, r3, #152	; 0x98
     b7a:	4618      	mov	r0, r3
     b7c:	f64f 71ff 	movw	r1, #65535	; 0xffff
     b80:	f000 ffa5 	bl	1ace <HW_set_16bit_reg>

}
     b84:	f107 0708 	add.w	r7, r7, #8
     b88:	46bd      	mov	sp, r7
     b8a:	bd80      	pop	{r7, pc}

00000b8c <PWM_tach_set_mode>:
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id,
    uint16_t       pwm_tachmode
)
{
     b8c:	b580      	push	{r7, lr}
     b8e:	b084      	sub	sp, #16
     b90:	af00      	add	r7, sp, #0
     b92:	6078      	str	r0, [r7, #4]
     b94:	4613      	mov	r3, r2
     b96:	460a      	mov	r2, r1
     b98:	70fa      	strb	r2, [r7, #3]
     b9a:	803b      	strh	r3, [r7, #0]

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
     b9c:	78fb      	ldrb	r3, [r7, #3]
     b9e:	2b00      	cmp	r3, #0
     ba0:	d02d      	beq.n	bfe <PWM_tach_set_mode+0x72>
     ba2:	78fb      	ldrb	r3, [r7, #3]
     ba4:	2b10      	cmp	r3, #16
     ba6:	d82a      	bhi.n	bfe <PWM_tach_set_mode+0x72>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
     ba8:	78fa      	ldrb	r2, [r7, #3]
     baa:	f241 638c 	movw	r3, #5772	; 0x168c
     bae:	f2c0 0301 	movt	r3, #1
     bb2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
     bb6:	81fb      	strh	r3, [r7, #14]

        pwm_tach_config = HAL_get_16bit_reg( pwm_inst->address, TACHMODE );
     bb8:	687b      	ldr	r3, [r7, #4]
     bba:	681b      	ldr	r3, [r3, #0]
     bbc:	f103 03a0 	add.w	r3, r3, #160	; 0xa0
     bc0:	4618      	mov	r0, r3
     bc2:	f000 ff86 	bl	1ad2 <HW_get_16bit_reg>
     bc6:	4603      	mov	r3, r0
     bc8:	81bb      	strh	r3, [r7, #12]
        if (pwm_tachmode)
     bca:	883b      	ldrh	r3, [r7, #0]
     bcc:	2b00      	cmp	r3, #0
     bce:	d005      	beq.n	bdc <PWM_tach_set_mode+0x50>
        {
            pwm_tach_config |= pwm_tach_id_mask;
     bd0:	89ba      	ldrh	r2, [r7, #12]
     bd2:	89fb      	ldrh	r3, [r7, #14]
     bd4:	ea42 0303 	orr.w	r3, r2, r3
     bd8:	81bb      	strh	r3, [r7, #12]
     bda:	e007      	b.n	bec <PWM_tach_set_mode+0x60>
        }
        else
        {
            pwm_tach_config &= (uint16_t)~pwm_tach_id_mask;
     bdc:	89fb      	ldrh	r3, [r7, #14]
     bde:	ea6f 0303 	mvn.w	r3, r3
     be2:	b29a      	uxth	r2, r3
     be4:	89bb      	ldrh	r3, [r7, #12]
     be6:	ea02 0303 	and.w	r3, r2, r3
     bea:	81bb      	strh	r3, [r7, #12]
        }

        HAL_set_16bit_reg(pwm_inst->address,TACHMODE,(uint_fast16_t)pwm_tach_config);
     bec:	687b      	ldr	r3, [r7, #4]
     bee:	681b      	ldr	r3, [r3, #0]
     bf0:	f103 02a0 	add.w	r2, r3, #160	; 0xa0
     bf4:	89bb      	ldrh	r3, [r7, #12]
     bf6:	4610      	mov	r0, r2
     bf8:	4619      	mov	r1, r3
     bfa:	f000 ff68 	bl	1ace <HW_set_16bit_reg>
        tach_mode = HAL_get_16bit_reg( pwm_inst->address, TACHMODE);
        HAL_ASSERT( tach_mode == pwm_tach_config )
    }
#endif
    }
}
     bfe:	f107 0710 	add.w	r7, r7, #16
     c02:	46bd      	mov	sp, r7
     c04:	bd80      	pop	{r7, pc}
     c06:	bf00      	nop

00000c08 <PWM_tach_read_value>:
uint16_t PWM_tach_read_value
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
     c08:	b580      	push	{r7, lr}
     c0a:	b084      	sub	sp, #16
     c0c:	af00      	add	r7, sp, #0
     c0e:	6078      	str	r0, [r7, #4]
     c10:	460b      	mov	r3, r1
     c12:	70fb      	strb	r3, [r7, #3]
    uint16_t tach_value = 0u;
     c14:	f04f 0300 	mov.w	r3, #0
     c18:	81fb      	strh	r3, [r7, #14]

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )

    if ((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
     c1a:	78fb      	ldrb	r3, [r7, #3]
     c1c:	2b00      	cmp	r3, #0
     c1e:	d011      	beq.n	c44 <PWM_tach_read_value+0x3c>
     c20:	78fb      	ldrb	r3, [r7, #3]
     c22:	2b10      	cmp	r3, #16
     c24:	d80e      	bhi.n	c44 <PWM_tach_read_value+0x3c>
    {
        tach_value = HW_get_16bit_reg
     c26:	687b      	ldr	r3, [r7, #4]
     c28:	681a      	ldr	r2, [r3, #0]
     c2a:	78f9      	ldrb	r1, [r7, #3]
                        (
                          pwm_inst->address + g_tachpulsedur_offset_lut[pwm_tach_id]
     c2c:	f241 7338 	movw	r3, #5944	; 0x1738
     c30:	f2c0 0301 	movt	r3, #1
     c34:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )

    if ((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
    {
        tach_value = HW_get_16bit_reg
     c38:	4413      	add	r3, r2
     c3a:	4618      	mov	r0, r3
     c3c:	f000 ff49 	bl	1ad2 <HW_get_16bit_reg>
     c40:	4603      	mov	r3, r0
     c42:	81fb      	strh	r3, [r7, #14]
                        (
                          pwm_inst->address + g_tachpulsedur_offset_lut[pwm_tach_id]
                         );
    }
    return( tach_value );
     c44:	89fb      	ldrh	r3, [r7, #14]
}
     c46:	4618      	mov	r0, r3
     c48:	f107 0710 	add.w	r7, r7, #16
     c4c:	46bd      	mov	sp, r7
     c4e:	bd80      	pop	{r7, pc}

00000c50 <PWM_tach_clear_status>:
void PWM_tach_clear_status
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
     c50:	b580      	push	{r7, lr}
     c52:	b084      	sub	sp, #16
     c54:	af00      	add	r7, sp, #0
     c56:	6078      	str	r0, [r7, #4]
     c58:	460b      	mov	r3, r1
     c5a:	70fb      	strb	r3, [r7, #3]

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
     c5c:	78fb      	ldrb	r3, [r7, #3]
     c5e:	2b00      	cmp	r3, #0
     c60:	d013      	beq.n	c8a <PWM_tach_clear_status+0x3a>
     c62:	78fb      	ldrb	r3, [r7, #3]
     c64:	2b10      	cmp	r3, #16
     c66:	d810      	bhi.n	c8a <PWM_tach_clear_status+0x3a>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
     c68:	78fa      	ldrb	r2, [r7, #3]
     c6a:	f241 638c 	movw	r3, #5772	; 0x168c
     c6e:	f2c0 0301 	movt	r3, #1
     c72:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
     c76:	81fb      	strh	r3, [r7, #14]

        /* 0 does not have any effect. So, write 1 to the right one */
        HAL_set_16bit_reg
     c78:	687b      	ldr	r3, [r7, #4]
     c7a:	681b      	ldr	r3, [r3, #0]
     c7c:	f103 0298 	add.w	r2, r3, #152	; 0x98
     c80:	89fb      	ldrh	r3, [r7, #14]
     c82:	4610      	mov	r0, r2
     c84:	4619      	mov	r1, r3
     c86:	f000 ff22 	bl	1ace <HW_set_16bit_reg>
              pwm_inst->address ,
              TACHSTATUS,
              (uint_fast16_t) pwm_tach_id_mask
            );
    }
}
     c8a:	f107 0710 	add.w	r7, r7, #16
     c8e:	46bd      	mov	sp, r7
     c90:	bd80      	pop	{r7, pc}
     c92:	bf00      	nop

00000c94 <PWM_tach_read_status>:
uint16_t PWM_tach_read_status
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
     c94:	b580      	push	{r7, lr}
     c96:	b084      	sub	sp, #16
     c98:	af00      	add	r7, sp, #0
     c9a:	6078      	str	r0, [r7, #4]
     c9c:	460b      	mov	r3, r1
     c9e:	70fb      	strb	r3, [r7, #3]
    uint16_t pwm_tach_id_mask ;
    uint16_t pwm_tach_status = 0u;
     ca0:	f04f 0300 	mov.w	r3, #0
     ca4:	81fb      	strh	r3, [r7, #14]

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )

    if((pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
     ca6:	78fb      	ldrb	r3, [r7, #3]
     ca8:	2b00      	cmp	r3, #0
     caa:	d018      	beq.n	cde <PWM_tach_read_status+0x4a>
     cac:	78fb      	ldrb	r3, [r7, #3]
     cae:	2b10      	cmp	r3, #16
     cb0:	d815      	bhi.n	cde <PWM_tach_read_status+0x4a>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
     cb2:	78fa      	ldrb	r2, [r7, #3]
     cb4:	f241 638c 	movw	r3, #5772	; 0x168c
     cb8:	f2c0 0301 	movt	r3, #1
     cbc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
     cc0:	81bb      	strh	r3, [r7, #12]
        pwm_tach_status = HAL_get_16bit_reg( pwm_inst->address , TACHSTATUS);
     cc2:	687b      	ldr	r3, [r7, #4]
     cc4:	681b      	ldr	r3, [r3, #0]
     cc6:	f103 0398 	add.w	r3, r3, #152	; 0x98
     cca:	4618      	mov	r0, r3
     ccc:	f000 ff01 	bl	1ad2 <HW_get_16bit_reg>
     cd0:	4603      	mov	r3, r0
     cd2:	81fb      	strh	r3, [r7, #14]
        pwm_tach_status = ( pwm_tach_status & pwm_tach_id_mask);
     cd4:	89fa      	ldrh	r2, [r7, #14]
     cd6:	89bb      	ldrh	r3, [r7, #12]
     cd8:	ea02 0303 	and.w	r3, r2, r3
     cdc:	81fb      	strh	r3, [r7, #14]
    }
    return ( pwm_tach_status );
     cde:	89fb      	ldrh	r3, [r7, #14]
}
     ce0:	4618      	mov	r0, r3
     ce2:	f107 0710 	add.w	r7, r7, #16
     ce6:	46bd      	mov	sp, r7
     ce8:	bd80      	pop	{r7, pc}
     cea:	bf00      	nop

00000cec <PWM_tach_get_irq_source>:
 */
pwm_tach_id_t PWM_tach_get_irq_source
(
    pwm_instance_t * pwm_inst
)
{
     cec:	b580      	push	{r7, lr}
     cee:	b084      	sub	sp, #16
     cf0:	af00      	add	r7, sp, #0
     cf2:	6078      	str	r0, [r7, #4]
    uint16_t status;
    uint16_t irq_mask;
    pwm_tach_id_t tach_id;
    uint16_t n;

    irq_mask = HAL_get_16bit_reg( pwm_inst->address , TACHIRQMASK );
     cf4:	687b      	ldr	r3, [r7, #4]
     cf6:	681b      	ldr	r3, [r3, #0]
     cf8:	f103 039c 	add.w	r3, r3, #156	; 0x9c
     cfc:	4618      	mov	r0, r3
     cfe:	f000 fee8 	bl	1ad2 <HW_get_16bit_reg>
     d02:	4603      	mov	r3, r0
     d04:	817b      	strh	r3, [r7, #10]
    status = HAL_get_16bit_reg( pwm_inst->address , TACHSTATUS );
     d06:	687b      	ldr	r3, [r7, #4]
     d08:	681b      	ldr	r3, [r3, #0]
     d0a:	f103 0398 	add.w	r3, r3, #152	; 0x98
     d0e:	4618      	mov	r0, r3
     d10:	f000 fedf 	bl	1ad2 <HW_get_16bit_reg>
     d14:	4603      	mov	r3, r0
     d16:	813b      	strh	r3, [r7, #8]
    status = status & irq_mask;
     d18:	893a      	ldrh	r2, [r7, #8]
     d1a:	897b      	ldrh	r3, [r7, #10]
     d1c:	ea02 0303 	and.w	r3, r2, r3
     d20:	813b      	strh	r3, [r7, #8]

    if(0u == status)
     d22:	893b      	ldrh	r3, [r7, #8]
     d24:	2b00      	cmp	r3, #0
     d26:	d103      	bne.n	d30 <PWM_tach_get_irq_source+0x44>
    {
        tach_id = PWM_TACH_INVALID;
     d28:	f04f 0300 	mov.w	r3, #0
     d2c:	737b      	strb	r3, [r7, #13]
     d2e:	e034      	b.n	d9a <PWM_tach_get_irq_source+0xae>
    }
    else
    {
        n = 1u;
     d30:	f04f 0301 	mov.w	r3, #1
     d34:	81fb      	strh	r3, [r7, #14]
        if((status & 0x00FFu) == 0u) {n = n + 8u; status = status >> 8;}
     d36:	893b      	ldrh	r3, [r7, #8]
     d38:	f003 03ff 	and.w	r3, r3, #255	; 0xff
     d3c:	2b00      	cmp	r3, #0
     d3e:	d107      	bne.n	d50 <PWM_tach_get_irq_source+0x64>
     d40:	89fb      	ldrh	r3, [r7, #14]
     d42:	f103 0308 	add.w	r3, r3, #8
     d46:	81fb      	strh	r3, [r7, #14]
     d48:	893b      	ldrh	r3, [r7, #8]
     d4a:	ea4f 2313 	mov.w	r3, r3, lsr #8
     d4e:	813b      	strh	r3, [r7, #8]
        if((status & 0x000Fu) == 0u) {n = n + 4u; status = status >> 4;}
     d50:	893b      	ldrh	r3, [r7, #8]
     d52:	f003 030f 	and.w	r3, r3, #15
     d56:	2b00      	cmp	r3, #0
     d58:	d107      	bne.n	d6a <PWM_tach_get_irq_source+0x7e>
     d5a:	89fb      	ldrh	r3, [r7, #14]
     d5c:	f103 0304 	add.w	r3, r3, #4
     d60:	81fb      	strh	r3, [r7, #14]
     d62:	893b      	ldrh	r3, [r7, #8]
     d64:	ea4f 1313 	mov.w	r3, r3, lsr #4
     d68:	813b      	strh	r3, [r7, #8]
        if((status & 0x0003u) == 0u) {n = n + 2u; status = status >> 2;}
     d6a:	893b      	ldrh	r3, [r7, #8]
     d6c:	f003 0303 	and.w	r3, r3, #3
     d70:	2b00      	cmp	r3, #0
     d72:	d107      	bne.n	d84 <PWM_tach_get_irq_source+0x98>
     d74:	89fb      	ldrh	r3, [r7, #14]
     d76:	f103 0302 	add.w	r3, r3, #2
     d7a:	81fb      	strh	r3, [r7, #14]
     d7c:	893b      	ldrh	r3, [r7, #8]
     d7e:	ea4f 0393 	mov.w	r3, r3, lsr #2
     d82:	813b      	strh	r3, [r7, #8]
        if((status & 0x0001u) == 0u) {n = n + 1u;}
     d84:	893b      	ldrh	r3, [r7, #8]
     d86:	f003 0301 	and.w	r3, r3, #1
     d8a:	2b00      	cmp	r3, #0
     d8c:	d103      	bne.n	d96 <PWM_tach_get_irq_source+0xaa>
     d8e:	89fb      	ldrh	r3, [r7, #14]
     d90:	f103 0301 	add.w	r3, r3, #1
     d94:	81fb      	strh	r3, [r7, #14]
        tach_id = (pwm_tach_id_t)n ;
     d96:	89fb      	ldrh	r3, [r7, #14]
     d98:	737b      	strb	r3, [r7, #13]
    }

    return tach_id;
     d9a:	7b7b      	ldrb	r3, [r7, #13]
}
     d9c:	4618      	mov	r0, r3
     d9e:	f107 0710 	add.w	r7, r7, #16
     da2:	46bd      	mov	sp, r7
     da4:	bd80      	pop	{r7, pc}
     da6:	bf00      	nop

00000da8 <PWM_tach_enable_irq>:
void PWM_tach_enable_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id
)
{
     da8:	b580      	push	{r7, lr}
     daa:	b084      	sub	sp, #16
     dac:	af00      	add	r7, sp, #0
     dae:	6078      	str	r0, [r7, #4]
     db0:	460b      	mov	r3, r1
     db2:	70fb      	strb	r3, [r7, #3]

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
     db4:	78fb      	ldrb	r3, [r7, #3]
     db6:	2b00      	cmp	r3, #0
     db8:	d021      	beq.n	dfe <PWM_tach_enable_irq+0x56>
     dba:	78fb      	ldrb	r3, [r7, #3]
     dbc:	2b10      	cmp	r3, #16
     dbe:	d81e      	bhi.n	dfe <PWM_tach_enable_irq+0x56>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
     dc0:	78fa      	ldrb	r2, [r7, #3]
     dc2:	f241 638c 	movw	r3, #5772	; 0x168c
     dc6:	f2c0 0301 	movt	r3, #1
     dca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
     dce:	81fb      	strh	r3, [r7, #14]
        pwm_tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK );
     dd0:	687b      	ldr	r3, [r7, #4]
     dd2:	681b      	ldr	r3, [r3, #0]
     dd4:	f103 039c 	add.w	r3, r3, #156	; 0x9c
     dd8:	4618      	mov	r0, r3
     dda:	f000 fe7a 	bl	1ad2 <HW_get_16bit_reg>
     dde:	4603      	mov	r3, r0
     de0:	81bb      	strh	r3, [r7, #12]
        pwm_tach_irq |= pwm_tach_id_mask;
     de2:	89ba      	ldrh	r2, [r7, #12]
     de4:	89fb      	ldrh	r3, [r7, #14]
     de6:	ea42 0303 	orr.w	r3, r2, r3
     dea:	81bb      	strh	r3, [r7, #12]
        HAL_set_16bit_reg
     dec:	687b      	ldr	r3, [r7, #4]
     dee:	681b      	ldr	r3, [r3, #0]
     df0:	f103 029c 	add.w	r2, r3, #156	; 0x9c
     df4:	89bb      	ldrh	r3, [r7, #12]
     df6:	4610      	mov	r0, r2
     df8:	4619      	mov	r1, r3
     dfa:	f000 fe68 	bl	1ace <HW_set_16bit_reg>
        tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK) ;
        HAL_ASSERT( tach_irq == pwm_tach_irq )
    }
#endif
    }
}
     dfe:	f107 0710 	add.w	r7, r7, #16
     e02:	46bd      	mov	sp, r7
     e04:	bd80      	pop	{r7, pc}
     e06:	bf00      	nop

00000e08 <PWM_tach_disable_irq>:
void PWM_tach_disable_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t  pwm_tach_id
)
{
     e08:	b580      	push	{r7, lr}
     e0a:	b084      	sub	sp, #16
     e0c:	af00      	add	r7, sp, #0
     e0e:	6078      	str	r0, [r7, #4]
     e10:	460b      	mov	r3, r1
     e12:	70fb      	strb	r3, [r7, #3]

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
     e14:	78fb      	ldrb	r3, [r7, #3]
     e16:	2b00      	cmp	r3, #0
     e18:	d024      	beq.n	e64 <PWM_tach_disable_irq+0x5c>
     e1a:	78fb      	ldrb	r3, [r7, #3]
     e1c:	2b10      	cmp	r3, #16
     e1e:	d821      	bhi.n	e64 <PWM_tach_disable_irq+0x5c>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
     e20:	78fa      	ldrb	r2, [r7, #3]
     e22:	f241 638c 	movw	r3, #5772	; 0x168c
     e26:	f2c0 0301 	movt	r3, #1
     e2a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
     e2e:	81fb      	strh	r3, [r7, #14]
        pwm_tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK );
     e30:	687b      	ldr	r3, [r7, #4]
     e32:	681b      	ldr	r3, [r3, #0]
     e34:	f103 039c 	add.w	r3, r3, #156	; 0x9c
     e38:	4618      	mov	r0, r3
     e3a:	f000 fe4a 	bl	1ad2 <HW_get_16bit_reg>
     e3e:	4603      	mov	r3, r0
     e40:	81bb      	strh	r3, [r7, #12]
        pwm_tach_irq &= (uint16_t)~pwm_tach_id_mask;
     e42:	89fb      	ldrh	r3, [r7, #14]
     e44:	ea6f 0303 	mvn.w	r3, r3
     e48:	b29a      	uxth	r2, r3
     e4a:	89bb      	ldrh	r3, [r7, #12]
     e4c:	ea02 0303 	and.w	r3, r2, r3
     e50:	81bb      	strh	r3, [r7, #12]
        HAL_set_16bit_reg
     e52:	687b      	ldr	r3, [r7, #4]
     e54:	681b      	ldr	r3, [r3, #0]
     e56:	f103 029c 	add.w	r2, r3, #156	; 0x9c
     e5a:	89bb      	ldrh	r3, [r7, #12]
     e5c:	4610      	mov	r0, r2
     e5e:	4619      	mov	r1, r3
     e60:	f000 fe35 	bl	1ace <HW_set_16bit_reg>
        tach_irq = HAL_get_16bit_reg( pwm_inst->address, TACHIRQMASK) ;
        HAL_ASSERT( tach_irq == pwm_tach_irq )
    }
#endif
    }
}
     e64:	f107 0710 	add.w	r7, r7, #16
     e68:	46bd      	mov	sp, r7
     e6a:	bd80      	pop	{r7, pc}

00000e6c <PWM_tach_clear_irq>:
void PWM_tach_clear_irq
(
    pwm_instance_t * pwm_inst,
    pwm_tach_id_t    pwm_tach_id
)
{
     e6c:	b580      	push	{r7, lr}
     e6e:	b084      	sub	sp, #16
     e70:	af00      	add	r7, sp, #0
     e72:	6078      	str	r0, [r7, #4]
     e74:	460b      	mov	r3, r1
     e76:	70fb      	strb	r3, [r7, #3]

    /* Assertion will ensure correct tachometer input has been selected. */
    HAL_ASSERT( pwm_tach_id >= PWM_TACH_1  )
    HAL_ASSERT( pwm_tach_id <= PWM_TACH_16 )

    if ( (pwm_tach_id >= PWM_TACH_1) && (pwm_tach_id <= PWM_TACH_16 ))
     e78:	78fb      	ldrb	r3, [r7, #3]
     e7a:	2b00      	cmp	r3, #0
     e7c:	d013      	beq.n	ea6 <PWM_tach_clear_irq+0x3a>
     e7e:	78fb      	ldrb	r3, [r7, #3]
     e80:	2b10      	cmp	r3, #16
     e82:	d810      	bhi.n	ea6 <PWM_tach_clear_irq+0x3a>
    {
        pwm_tach_id_mask = g_pwm_tach_id_mask_lut[pwm_tach_id];
     e84:	78fa      	ldrb	r2, [r7, #3]
     e86:	f241 638c 	movw	r3, #5772	; 0x168c
     e8a:	f2c0 0301 	movt	r3, #1
     e8e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
     e92:	81fb      	strh	r3, [r7, #14]

        /* 0 does not have any effect. So, write 1 to the right one. */
        HAL_set_16bit_reg
     e94:	687b      	ldr	r3, [r7, #4]
     e96:	681b      	ldr	r3, [r3, #0]
     e98:	f103 0298 	add.w	r2, r3, #152	; 0x98
     e9c:	89fb      	ldrh	r3, [r7, #14]
     e9e:	4610      	mov	r0, r2
     ea0:	4619      	mov	r1, r3
     ea2:	f000 fe14 	bl	1ace <HW_set_16bit_reg>
              pwm_inst->address ,
              TACHSTATUS,
              (uint_fast16_t)pwm_tach_id_mask
             );
    }
}
     ea6:	f107 0710 	add.w	r7, r7, #16
     eaa:	46bd      	mov	sp, r7
     eac:	bd80      	pop	{r7, pc}
     eae:	bf00      	nop

00000eb0 <start_gun>:
ace_channel_handle_t adc_handler;
pwm_instance_t motors;
pwm_instance_t servos;
UART_instance_t g_uart;

void start_gun(){
     eb0:	b580      	push	{r7, lr}
     eb2:	af00      	add	r7, sp, #0
	//EFFECT: Starts gun motors
	MSS_GPIO_set_output(MSS_GPIO_15, 1);
     eb4:	f04f 000f 	mov.w	r0, #15
     eb8:	f04f 0101 	mov.w	r1, #1
     ebc:	f001 fe38 	bl	2b30 <MSS_GPIO_set_output>
	firing = 1;
     ec0:	f240 6330 	movw	r3, #1584	; 0x630
     ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ec8:	f04f 0201 	mov.w	r2, #1
     ecc:	601a      	str	r2, [r3, #0]
	fire_counter = 0;
     ece:	f240 6338 	movw	r3, #1592	; 0x638
     ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ed6:	f04f 0200 	mov.w	r2, #0
     eda:	601a      	str	r2, [r3, #0]
	return;
}
     edc:	bd80      	pop	{r7, pc}
     ede:	bf00      	nop

00000ee0 <stop_gun>:

void stop_gun(){
     ee0:	b580      	push	{r7, lr}
     ee2:	af00      	add	r7, sp, #0
	//EFFECT: Stops gun motors
	MSS_GPIO_set_output(MSS_GPIO_15, 0);
     ee4:	f04f 000f 	mov.w	r0, #15
     ee8:	f04f 0100 	mov.w	r1, #0
     eec:	f001 fe20 	bl	2b30 <MSS_GPIO_set_output>
	firing = 0;
     ef0:	f240 6330 	movw	r3, #1584	; 0x630
     ef4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ef8:	f04f 0200 	mov.w	r2, #0
     efc:	601a      	str	r2, [r3, #0]
	return;
}
     efe:	bd80      	pop	{r7, pc}

00000f00 <pull_trigger>:

void pull_trigger() {
     f00:	b580      	push	{r7, lr}
     f02:	af00      	add	r7, sp, #0
	PWM_set_duty_cycle(&servos, PWM_2, 2500);
     f04:	f240 6028 	movw	r0, #1576	; 0x628
     f08:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f0c:	f04f 0102 	mov.w	r1, #2
     f10:	f640 12c4 	movw	r2, #2500	; 0x9c4
     f14:	f7ff fc40 	bl	798 <PWM_set_duty_cycle>
	triggering = 1;
     f18:	f240 6314 	movw	r3, #1556	; 0x614
     f1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f20:	f04f 0201 	mov.w	r2, #1
     f24:	601a      	str	r2, [r3, #0]
}
     f26:	bd80      	pop	{r7, pc}

00000f28 <release_trigger>:

void release_trigger() {
     f28:	b580      	push	{r7, lr}
     f2a:	af00      	add	r7, sp, #0
	PWM_set_duty_cycle(&servos, PWM_2, 600);
     f2c:	f240 6028 	movw	r0, #1576	; 0x628
     f30:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f34:	f04f 0102 	mov.w	r1, #2
     f38:	f44f 7216 	mov.w	r2, #600	; 0x258
     f3c:	f7ff fc2c 	bl	798 <PWM_set_duty_cycle>
	triggering = 0;
     f40:	f240 6314 	movw	r3, #1556	; 0x614
     f44:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f48:	f04f 0200 	mov.w	r2, #0
     f4c:	601a      	str	r2, [r3, #0]
}
     f4e:	bd80      	pop	{r7, pc}

00000f50 <set_trigger>:

void set_trigger(int butt) {
     f50:	b580      	push	{r7, lr}
     f52:	b082      	sub	sp, #8
     f54:	af00      	add	r7, sp, #0
     f56:	6078      	str	r0, [r7, #4]
	PWM_set_duty_cycle(&servos, PWM_2, butt);
     f58:	687b      	ldr	r3, [r7, #4]
     f5a:	f240 6028 	movw	r0, #1576	; 0x628
     f5e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f62:	f04f 0102 	mov.w	r1, #2
     f66:	461a      	mov	r2, r3
     f68:	f7ff fc16 	bl	798 <PWM_set_duty_cycle>
}
     f6c:	f107 0708 	add.w	r7, r7, #8
     f70:	46bd      	mov	sp, r7
     f72:	bd80      	pop	{r7, pc}

00000f74 <pwm_init>:

void pwm_init(){
     f74:	b580      	push	{r7, lr}
     f76:	af00      	add	r7, sp, #0
	//EFFECT: Initializes PWM outputs
	//PWM_init(&s94156_pwm, FPIN_0, PWM_PRESCALE, PWM_SERVO_PERIOD);
	PWM_init(&motors, MOTOR_PWM_ADDRESS, MOTOR_PRESCALE, MOTOR_PERIOD);
     f78:	f240 6024 	movw	r0, #1572	; 0x624
     f7c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     f80:	f240 0100 	movw	r1, #0
     f84:	f2c4 0105 	movt	r1, #16389	; 0x4005
     f88:	f24f 52e1 	movw	r2, #62945	; 0xf5e1
     f8c:	f2c0 0205 	movt	r2, #5
     f90:	f44f 7380 	mov.w	r3, #256	; 0x100
     f94:	f7ff fa84 	bl	4a0 <PWM_init>
	PWM_init(&servos, SERVO_PWM_ADDRESS, SERVO_PRESCALE, SERVO_PERIOD);
     f98:	f240 6028 	movw	r0, #1576	; 0x628
     f9c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     fa0:	f240 1100 	movw	r1, #256	; 0x100
     fa4:	f2c4 0105 	movt	r1, #16389	; 0x4005
     fa8:	f240 32e7 	movw	r2, #999	; 0x3e7
     fac:	f240 73cf 	movw	r3, #1999	; 0x7cf
     fb0:	f7ff fa76 	bl	4a0 <PWM_init>
}
     fb4:	bd80      	pop	{r7, pc}
     fb6:	bf00      	nop

00000fb8 <wheel1>:

void wheel1(int pwm){
     fb8:	b580      	push	{r7, lr}
     fba:	b082      	sub	sp, #8
     fbc:	af00      	add	r7, sp, #0
     fbe:	6078      	str	r0, [r7, #4]
	//REQUIRES: pwm_init() has been called
	//          Takes a number from -255 to 255 where 0 is stopped and
	//          255 is full speed ahead
	//EFFECTS: Modifies the speed of wheel1
	if (pwm == 0){
     fc0:	687b      	ldr	r3, [r7, #4]
     fc2:	2b00      	cmp	r3, #0
     fc4:	d110      	bne.n	fe8 <wheel1+0x30>
		PWM_disable(&motors, PWM_1);
     fc6:	f240 6024 	movw	r0, #1572	; 0x624
     fca:	f2c2 0000 	movt	r0, #8192	; 0x2000
     fce:	f04f 0101 	mov.w	r1, #1
     fd2:	f7ff fb6d 	bl	6b0 <PWM_disable>
		PWM_disable(&motors, PWM_2);
     fd6:	f240 6024 	movw	r0, #1572	; 0x624
     fda:	f2c2 0000 	movt	r0, #8192	; 0x2000
     fde:	f04f 0102 	mov.w	r1, #2
     fe2:	f7ff fb65 	bl	6b0 <PWM_disable>
     fe6:	e03b      	b.n	1060 <PROCESS_STACK_SIZE+0x60>
	}
	else if (pwm > 0){
     fe8:	687b      	ldr	r3, [r7, #4]
     fea:	2b00      	cmp	r3, #0
     fec:	dd1a      	ble.n	1024 <PROCESS_STACK_SIZE+0x24>
		PWM_set_duty_cycle(&motors, PWM_1, pwm);
     fee:	687b      	ldr	r3, [r7, #4]
     ff0:	f240 6024 	movw	r0, #1572	; 0x624
     ff4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     ff8:	f04f 0101 	mov.w	r1, #1
     ffc:	461a      	mov	r2, r3
     ffe:	f7ff fbcb 	bl	798 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_1);
    1002:	f240 6024 	movw	r0, #1572	; 0x624
    1006:	f2c2 0000 	movt	r0, #8192	; 0x2000
    100a:	f04f 0101 	mov.w	r1, #1
    100e:	f7ff fb05 	bl	61c <PWM_enable>
		PWM_disable(&motors, PWM_2);
    1012:	f240 6024 	movw	r0, #1572	; 0x624
    1016:	f2c2 0000 	movt	r0, #8192	; 0x2000
    101a:	f04f 0102 	mov.w	r1, #2
    101e:	f7ff fb47 	bl	6b0 <PWM_disable>
    1022:	e01d      	b.n	1060 <PROCESS_STACK_SIZE+0x60>
	}
	else {
		pwm = pwm * -1;
    1024:	687b      	ldr	r3, [r7, #4]
    1026:	f1c3 0300 	rsb	r3, r3, #0
    102a:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_2, pwm);
    102c:	687b      	ldr	r3, [r7, #4]
    102e:	f240 6024 	movw	r0, #1572	; 0x624
    1032:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1036:	f04f 0102 	mov.w	r1, #2
    103a:	461a      	mov	r2, r3
    103c:	f7ff fbac 	bl	798 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_2);
    1040:	f240 6024 	movw	r0, #1572	; 0x624
    1044:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1048:	f04f 0102 	mov.w	r1, #2
    104c:	f7ff fae6 	bl	61c <PWM_enable>
		PWM_disable(&motors, PWM_1);
    1050:	f240 6024 	movw	r0, #1572	; 0x624
    1054:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1058:	f04f 0101 	mov.w	r1, #1
    105c:	f7ff fb28 	bl	6b0 <PWM_disable>
	}
	return;
}
    1060:	f107 0708 	add.w	r7, r7, #8
    1064:	46bd      	mov	sp, r7
    1066:	bd80      	pop	{r7, pc}

00001068 <wheel2>:

void wheel2(int pwm){
    1068:	b580      	push	{r7, lr}
    106a:	b082      	sub	sp, #8
    106c:	af00      	add	r7, sp, #0
    106e:	6078      	str	r0, [r7, #4]
	//REQUIRES: pwm_init() has been called
	//          Takes a number from -255 to 255 where 0 is stopped and
	//          255 is full speed ahead
	//EFFECTS: Modifies the speed of wheel2
	if (pwm == 0){
    1070:	687b      	ldr	r3, [r7, #4]
    1072:	2b00      	cmp	r3, #0
    1074:	d110      	bne.n	1098 <wheel2+0x30>
		PWM_disable(&motors, PWM_3);
    1076:	f240 6024 	movw	r0, #1572	; 0x624
    107a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    107e:	f04f 0103 	mov.w	r1, #3
    1082:	f7ff fb15 	bl	6b0 <PWM_disable>
		PWM_disable(&motors, PWM_4);
    1086:	f240 6024 	movw	r0, #1572	; 0x624
    108a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    108e:	f04f 0104 	mov.w	r1, #4
    1092:	f7ff fb0d 	bl	6b0 <PWM_disable>
    1096:	e03b      	b.n	1110 <wheel2+0xa8>
	}
	else if (pwm > 0){
    1098:	687b      	ldr	r3, [r7, #4]
    109a:	2b00      	cmp	r3, #0
    109c:	dd1a      	ble.n	10d4 <wheel2+0x6c>
		PWM_set_duty_cycle(&motors, PWM_3, pwm);
    109e:	687b      	ldr	r3, [r7, #4]
    10a0:	f240 6024 	movw	r0, #1572	; 0x624
    10a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10a8:	f04f 0103 	mov.w	r1, #3
    10ac:	461a      	mov	r2, r3
    10ae:	f7ff fb73 	bl	798 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_3);
    10b2:	f240 6024 	movw	r0, #1572	; 0x624
    10b6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10ba:	f04f 0103 	mov.w	r1, #3
    10be:	f7ff faad 	bl	61c <PWM_enable>
		PWM_disable(&motors, PWM_4);
    10c2:	f240 6024 	movw	r0, #1572	; 0x624
    10c6:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10ca:	f04f 0104 	mov.w	r1, #4
    10ce:	f7ff faef 	bl	6b0 <PWM_disable>
    10d2:	e01d      	b.n	1110 <wheel2+0xa8>
	}
	else {
		pwm = pwm * -1;
    10d4:	687b      	ldr	r3, [r7, #4]
    10d6:	f1c3 0300 	rsb	r3, r3, #0
    10da:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_4, pwm);
    10dc:	687b      	ldr	r3, [r7, #4]
    10de:	f240 6024 	movw	r0, #1572	; 0x624
    10e2:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10e6:	f04f 0104 	mov.w	r1, #4
    10ea:	461a      	mov	r2, r3
    10ec:	f7ff fb54 	bl	798 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_4);
    10f0:	f240 6024 	movw	r0, #1572	; 0x624
    10f4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    10f8:	f04f 0104 	mov.w	r1, #4
    10fc:	f7ff fa8e 	bl	61c <PWM_enable>
		PWM_disable(&motors, PWM_3);
    1100:	f240 6024 	movw	r0, #1572	; 0x624
    1104:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1108:	f04f 0103 	mov.w	r1, #3
    110c:	f7ff fad0 	bl	6b0 <PWM_disable>
	}
	return;
}
    1110:	f107 0708 	add.w	r7, r7, #8
    1114:	46bd      	mov	sp, r7
    1116:	bd80      	pop	{r7, pc}

00001118 <wheel3>:

void wheel3(int pwm){
    1118:	b580      	push	{r7, lr}
    111a:	b082      	sub	sp, #8
    111c:	af00      	add	r7, sp, #0
    111e:	6078      	str	r0, [r7, #4]
	//REQUIRES: pwm_init() has been called
	//          Takes a number from -255 to 255 where 0 is stopped and
	//          255 is full speed ahead
	//EFFECTS: Modifies the speed of wheel3
	if (pwm == 0){
    1120:	687b      	ldr	r3, [r7, #4]
    1122:	2b00      	cmp	r3, #0
    1124:	d110      	bne.n	1148 <wheel3+0x30>
		PWM_disable(&motors, PWM_5);
    1126:	f240 6024 	movw	r0, #1572	; 0x624
    112a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    112e:	f04f 0105 	mov.w	r1, #5
    1132:	f7ff fabd 	bl	6b0 <PWM_disable>
		PWM_disable(&motors, PWM_6);
    1136:	f240 6024 	movw	r0, #1572	; 0x624
    113a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    113e:	f04f 0106 	mov.w	r1, #6
    1142:	f7ff fab5 	bl	6b0 <PWM_disable>
    1146:	e03b      	b.n	11c0 <wheel3+0xa8>
	}
	else if (pwm > 0){
    1148:	687b      	ldr	r3, [r7, #4]
    114a:	2b00      	cmp	r3, #0
    114c:	dd1a      	ble.n	1184 <wheel3+0x6c>
		PWM_set_duty_cycle(&motors, PWM_5, pwm);
    114e:	687b      	ldr	r3, [r7, #4]
    1150:	f240 6024 	movw	r0, #1572	; 0x624
    1154:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1158:	f04f 0105 	mov.w	r1, #5
    115c:	461a      	mov	r2, r3
    115e:	f7ff fb1b 	bl	798 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_5);
    1162:	f240 6024 	movw	r0, #1572	; 0x624
    1166:	f2c2 0000 	movt	r0, #8192	; 0x2000
    116a:	f04f 0105 	mov.w	r1, #5
    116e:	f7ff fa55 	bl	61c <PWM_enable>
		PWM_disable(&motors, PWM_6);
    1172:	f240 6024 	movw	r0, #1572	; 0x624
    1176:	f2c2 0000 	movt	r0, #8192	; 0x2000
    117a:	f04f 0106 	mov.w	r1, #6
    117e:	f7ff fa97 	bl	6b0 <PWM_disable>
    1182:	e01d      	b.n	11c0 <wheel3+0xa8>
	}
	else {
		pwm = pwm * -1;
    1184:	687b      	ldr	r3, [r7, #4]
    1186:	f1c3 0300 	rsb	r3, r3, #0
    118a:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_6, pwm);
    118c:	687b      	ldr	r3, [r7, #4]
    118e:	f240 6024 	movw	r0, #1572	; 0x624
    1192:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1196:	f04f 0106 	mov.w	r1, #6
    119a:	461a      	mov	r2, r3
    119c:	f7ff fafc 	bl	798 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_6);
    11a0:	f240 6024 	movw	r0, #1572	; 0x624
    11a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11a8:	f04f 0106 	mov.w	r1, #6
    11ac:	f7ff fa36 	bl	61c <PWM_enable>
		PWM_disable(&motors, PWM_5);
    11b0:	f240 6024 	movw	r0, #1572	; 0x624
    11b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11b8:	f04f 0105 	mov.w	r1, #5
    11bc:	f7ff fa78 	bl	6b0 <PWM_disable>
	}
	return;
}
    11c0:	f107 0708 	add.w	r7, r7, #8
    11c4:	46bd      	mov	sp, r7
    11c6:	bd80      	pop	{r7, pc}

000011c8 <wheel4>:

void wheel4(int pwm){
    11c8:	b580      	push	{r7, lr}
    11ca:	b082      	sub	sp, #8
    11cc:	af00      	add	r7, sp, #0
    11ce:	6078      	str	r0, [r7, #4]
	//REQUIRES: pwm_init() has been called
	//          Takes a number from -255 to 255 where 0 is stopped and
	//          255 is full speed ahead
	//EFFECTS: Modifies the speed of wheel4
	if (pwm == 0){
    11d0:	687b      	ldr	r3, [r7, #4]
    11d2:	2b00      	cmp	r3, #0
    11d4:	d110      	bne.n	11f8 <wheel4+0x30>
		PWM_disable(&motors, PWM_7);
    11d6:	f240 6024 	movw	r0, #1572	; 0x624
    11da:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11de:	f04f 0107 	mov.w	r1, #7
    11e2:	f7ff fa65 	bl	6b0 <PWM_disable>
		PWM_disable(&motors, PWM_8);
    11e6:	f240 6024 	movw	r0, #1572	; 0x624
    11ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
    11ee:	f04f 0108 	mov.w	r1, #8
    11f2:	f7ff fa5d 	bl	6b0 <PWM_disable>
    11f6:	e03b      	b.n	1270 <wheel4+0xa8>
	}
	else if (pwm > 0){
    11f8:	687b      	ldr	r3, [r7, #4]
    11fa:	2b00      	cmp	r3, #0
    11fc:	dd1a      	ble.n	1234 <wheel4+0x6c>
		PWM_set_duty_cycle(&motors, PWM_7, pwm);
    11fe:	687b      	ldr	r3, [r7, #4]
    1200:	f240 6024 	movw	r0, #1572	; 0x624
    1204:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1208:	f04f 0107 	mov.w	r1, #7
    120c:	461a      	mov	r2, r3
    120e:	f7ff fac3 	bl	798 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_7);
    1212:	f240 6024 	movw	r0, #1572	; 0x624
    1216:	f2c2 0000 	movt	r0, #8192	; 0x2000
    121a:	f04f 0107 	mov.w	r1, #7
    121e:	f7ff f9fd 	bl	61c <PWM_enable>
		PWM_disable(&motors, PWM_8);
    1222:	f240 6024 	movw	r0, #1572	; 0x624
    1226:	f2c2 0000 	movt	r0, #8192	; 0x2000
    122a:	f04f 0108 	mov.w	r1, #8
    122e:	f7ff fa3f 	bl	6b0 <PWM_disable>
    1232:	e01d      	b.n	1270 <wheel4+0xa8>
	}
	else {
		pwm = pwm * -1;
    1234:	687b      	ldr	r3, [r7, #4]
    1236:	f1c3 0300 	rsb	r3, r3, #0
    123a:	607b      	str	r3, [r7, #4]
		PWM_set_duty_cycle(&motors, PWM_8, pwm);
    123c:	687b      	ldr	r3, [r7, #4]
    123e:	f240 6024 	movw	r0, #1572	; 0x624
    1242:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1246:	f04f 0108 	mov.w	r1, #8
    124a:	461a      	mov	r2, r3
    124c:	f7ff faa4 	bl	798 <PWM_set_duty_cycle>
		PWM_enable(&motors, PWM_8);
    1250:	f240 6024 	movw	r0, #1572	; 0x624
    1254:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1258:	f04f 0108 	mov.w	r1, #8
    125c:	f7ff f9de 	bl	61c <PWM_enable>
		PWM_disable(&motors, PWM_7);
    1260:	f240 6024 	movw	r0, #1572	; 0x624
    1264:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1268:	f04f 0107 	mov.w	r1, #7
    126c:	f7ff fa20 	bl	6b0 <PWM_disable>
	}
	return;
}
    1270:	f107 0708 	add.w	r7, r7, #8
    1274:	46bd      	mov	sp, r7
    1276:	bd80      	pop	{r7, pc}

00001278 <set_gun_angle>:

void set_gun_angle(int angle){
    1278:	b580      	push	{r7, lr}
    127a:	b082      	sub	sp, #8
    127c:	af00      	add	r7, sp, #0
    127e:	6078      	str	r0, [r7, #4]
	//REQUIRES: pwm_init() has been called
	//          angle is a number between 0 and 204
	//EFFECTS: Sets angle of gun on robot
	angle += 46;
    1280:	687b      	ldr	r3, [r7, #4]
    1282:	f103 032e 	add.w	r3, r3, #46	; 0x2e
    1286:	607b      	str	r3, [r7, #4]
	PWM_set_duty_cycle(&servos, PWM_1, angle);
    1288:	687b      	ldr	r3, [r7, #4]
    128a:	f240 6028 	movw	r0, #1576	; 0x628
    128e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1292:	f04f 0101 	mov.w	r1, #1
    1296:	461a      	mov	r2, r3
    1298:	f7ff fa7e 	bl	798 <PWM_set_duty_cycle>
	return;
}
    129c:	f107 0708 	add.w	r7, r7, #8
    12a0:	46bd      	mov	sp, r7
    12a2:	bd80      	pop	{r7, pc}

000012a4 <range_init>:

void range_init() {
    12a4:	b580      	push	{r7, lr}
    12a6:	af00      	add	r7, sp, #0
	ACE_init();
    12a8:	f003 fdf8 	bl	4e9c <ACE_init>
	adc_handler = ACE_get_channel_handle((const uint8_t *)"ADCDirectInput_0");
    12ac:	f241 707c 	movw	r0, #6012	; 0x177c
    12b0:	f2c0 0001 	movt	r0, #1
    12b4:	f004 fbb8 	bl	5a28 <ACE_get_channel_handle>
    12b8:	4603      	mov	r3, r0
    12ba:	461a      	mov	r2, r3
    12bc:	f240 6334 	movw	r3, #1588	; 0x634
    12c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12c4:	701a      	strb	r2, [r3, #0]
}
    12c6:	bd80      	pop	{r7, pc}

000012c8 <wait>:

void wait(int x) {
    12c8:	b480      	push	{r7}
    12ca:	b083      	sub	sp, #12
    12cc:	af00      	add	r7, sp, #0
    12ce:	6078      	str	r0, [r7, #4]
	for (; x > 0; x--);
    12d0:	e003      	b.n	12da <wait+0x12>
    12d2:	687b      	ldr	r3, [r7, #4]
    12d4:	f103 33ff 	add.w	r3, r3, #4294967295
    12d8:	607b      	str	r3, [r7, #4]
    12da:	687b      	ldr	r3, [r7, #4]
    12dc:	2b00      	cmp	r3, #0
    12de:	dcf8      	bgt.n	12d2 <wait+0xa>
}
    12e0:	f107 070c 	add.w	r7, r7, #12
    12e4:	46bd      	mov	sp, r7
    12e6:	bc80      	pop	{r7}
    12e8:	4770      	bx	lr
    12ea:	bf00      	nop

000012ec <get_range>:

int get_range() {
    12ec:	b580      	push	{r7, lr}
    12ee:	b086      	sub	sp, #24
    12f0:	af00      	add	r7, sp, #0
	int to_return;
	uint16_t adc_data = ACE_get_ppe_sample(adc_handler);
    12f2:	f240 6334 	movw	r3, #1588	; 0x634
    12f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12fa:	781b      	ldrb	r3, [r3, #0]
    12fc:	4618      	mov	r0, r3
    12fe:	f004 fbf7 	bl	5af0 <ACE_get_ppe_sample>
    1302:	4603      	mov	r3, r0
    1304:	80fb      	strh	r3, [r7, #6]
	double voltage = ((double)(adc_data))/4095 * 5;
    1306:	88fb      	ldrh	r3, [r7, #6]
    1308:	4618      	mov	r0, r3
    130a:	f005 fb05 	bl	6918 <__aeabi_ui2d>
    130e:	4602      	mov	r2, r0
    1310:	460b      	mov	r3, r1
    1312:	4610      	mov	r0, r2
    1314:	4619      	mov	r1, r3
    1316:	a316      	add	r3, pc, #88	; (adr r3, 1370 <get_range+0x84>)
    1318:	e9d3 2300 	ldrd	r2, r3, [r3]
    131c:	f005 fc9c 	bl	6c58 <__aeabi_ddiv>
    1320:	4602      	mov	r2, r0
    1322:	460b      	mov	r3, r1
    1324:	4610      	mov	r0, r2
    1326:	4619      	mov	r1, r3
    1328:	f04f 0200 	mov.w	r2, #0
    132c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    1330:	f503 13a0 	add.w	r3, r3, #1310720	; 0x140000
    1334:	f005 fb66 	bl	6a04 <__aeabi_dmul>
    1338:	4602      	mov	r2, r0
    133a:	460b      	mov	r3, r1
    133c:	e9c7 2302 	strd	r2, r3, [r7, #8]
	int inches = voltage * (512/5);
    1340:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
    1344:	a30c      	add	r3, pc, #48	; (adr r3, 1378 <get_range+0x8c>)
    1346:	e9d3 2300 	ldrd	r2, r3, [r3]
    134a:	f005 fb5b 	bl	6a04 <__aeabi_dmul>
    134e:	4602      	mov	r2, r0
    1350:	460b      	mov	r3, r1
    1352:	4610      	mov	r0, r2
    1354:	4619      	mov	r1, r3
    1356:	f005 fd67 	bl	6e28 <__aeabi_d2iz>
    135a:	4603      	mov	r3, r0
    135c:	617b      	str	r3, [r7, #20]
	return inches;
    135e:	697b      	ldr	r3, [r7, #20]
}
    1360:	4618      	mov	r0, r3
    1362:	f107 0718 	add.w	r7, r7, #24
    1366:	46bd      	mov	sp, r7
    1368:	bd80      	pop	{r7, pc}
    136a:	bf00      	nop
    136c:	f3af 8000 	nop.w
    1370:	00000000 	.word	0x00000000
    1374:	40affe00 	.word	0x40affe00
    1378:	00000000 	.word	0x00000000
    137c:	40598000 	.word	0x40598000

00001380 <moveTurret>:

void moveTurret(int delta) {
    1380:	b580      	push	{r7, lr}
    1382:	b082      	sub	sp, #8
    1384:	af00      	add	r7, sp, #0
    1386:	6078      	str	r0, [r7, #4]
	if (!delta)
    1388:	687b      	ldr	r3, [r7, #4]
    138a:	2b00      	cmp	r3, #0
    138c:	d030      	beq.n	13f0 <moveTurret+0x70>
		return;
	curr_angle += delta;
    138e:	f240 6310 	movw	r3, #1552	; 0x610
    1392:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1396:	681a      	ldr	r2, [r3, #0]
    1398:	687b      	ldr	r3, [r7, #4]
    139a:	441a      	add	r2, r3
    139c:	f240 6310 	movw	r3, #1552	; 0x610
    13a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13a4:	601a      	str	r2, [r3, #0]
	if (curr_angle < 5)
    13a6:	f240 6310 	movw	r3, #1552	; 0x610
    13aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13ae:	681b      	ldr	r3, [r3, #0]
    13b0:	2b04      	cmp	r3, #4
    13b2:	dc06      	bgt.n	13c2 <moveTurret+0x42>
		curr_angle = 5;
    13b4:	f240 6310 	movw	r3, #1552	; 0x610
    13b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13bc:	f04f 0205 	mov.w	r2, #5
    13c0:	601a      	str	r2, [r3, #0]
	if (curr_angle > 204)
    13c2:	f240 6310 	movw	r3, #1552	; 0x610
    13c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13ca:	681b      	ldr	r3, [r3, #0]
    13cc:	2bcc      	cmp	r3, #204	; 0xcc
    13ce:	dd06      	ble.n	13de <moveTurret+0x5e>
		curr_angle = 204;
    13d0:	f240 6310 	movw	r3, #1552	; 0x610
    13d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13d8:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    13dc:	601a      	str	r2, [r3, #0]
	set_gun_angle(curr_angle);
    13de:	f240 6310 	movw	r3, #1552	; 0x610
    13e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13e6:	681b      	ldr	r3, [r3, #0]
    13e8:	4618      	mov	r0, r3
    13ea:	f7ff ff45 	bl	1278 <set_gun_angle>
    13ee:	e000      	b.n	13f2 <moveTurret+0x72>
	return inches;
}

void moveTurret(int delta) {
	if (!delta)
		return;
    13f0:	bf00      	nop
	if (curr_angle < 5)
		curr_angle = 5;
	if (curr_angle > 204)
		curr_angle = 204;
	set_gun_angle(curr_angle);
}
    13f2:	f107 0708 	add.w	r7, r7, #8
    13f6:	46bd      	mov	sp, r7
    13f8:	bd80      	pop	{r7, pc}
    13fa:	bf00      	nop

000013fc <moveDatTrigger>:

void moveDatTrigger(int delta) {
    13fc:	b580      	push	{r7, lr}
    13fe:	b082      	sub	sp, #8
    1400:	af00      	add	r7, sp, #0
    1402:	6078      	str	r0, [r7, #4]
	if (!delta)
    1404:	687b      	ldr	r3, [r7, #4]
    1406:	2b00      	cmp	r3, #0
    1408:	d034      	beq.n	1474 <moveDatTrigger+0x78>
		return;
	curr_trigger += delta;
    140a:	f240 632c 	movw	r3, #1580	; 0x62c
    140e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1412:	681a      	ldr	r2, [r3, #0]
    1414:	687b      	ldr	r3, [r7, #4]
    1416:	441a      	add	r2, r3
    1418:	f240 632c 	movw	r3, #1580	; 0x62c
    141c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1420:	601a      	str	r2, [r3, #0]
	if (curr_angle < 600)
    1422:	f240 6310 	movw	r3, #1552	; 0x610
    1426:	f2c2 0300 	movt	r3, #8192	; 0x2000
    142a:	681a      	ldr	r2, [r3, #0]
    142c:	f240 2357 	movw	r3, #599	; 0x257
    1430:	429a      	cmp	r2, r3
    1432:	dc06      	bgt.n	1442 <moveDatTrigger+0x46>
		curr_angle = 600;
    1434:	f240 6310 	movw	r3, #1552	; 0x610
    1438:	f2c2 0300 	movt	r3, #8192	; 0x2000
    143c:	f44f 7216 	mov.w	r2, #600	; 0x258
    1440:	601a      	str	r2, [r3, #0]
	if (curr_angle > 2500)
    1442:	f240 6310 	movw	r3, #1552	; 0x610
    1446:	f2c2 0300 	movt	r3, #8192	; 0x2000
    144a:	681a      	ldr	r2, [r3, #0]
    144c:	f640 13c4 	movw	r3, #2500	; 0x9c4
    1450:	429a      	cmp	r2, r3
    1452:	dd06      	ble.n	1462 <moveDatTrigger+0x66>
		curr_angle = 2500;
    1454:	f240 6310 	movw	r3, #1552	; 0x610
    1458:	f2c2 0300 	movt	r3, #8192	; 0x2000
    145c:	f640 12c4 	movw	r2, #2500	; 0x9c4
    1460:	601a      	str	r2, [r3, #0]
	set_trigger(curr_angle);
    1462:	f240 6310 	movw	r3, #1552	; 0x610
    1466:	f2c2 0300 	movt	r3, #8192	; 0x2000
    146a:	681b      	ldr	r3, [r3, #0]
    146c:	4618      	mov	r0, r3
    146e:	f7ff fd6f 	bl	f50 <set_trigger>
    1472:	e000      	b.n	1476 <moveDatTrigger+0x7a>
	set_gun_angle(curr_angle);
}

void moveDatTrigger(int delta) {
	if (!delta)
		return;
    1474:	bf00      	nop
	if (curr_angle < 600)
		curr_angle = 600;
	if (curr_angle > 2500)
		curr_angle = 2500;
	set_trigger(curr_angle);
}
    1476:	f107 0708 	add.w	r7, r7, #8
    147a:	46bd      	mov	sp, r7
    147c:	bd80      	pop	{r7, pc}
    147e:	bf00      	nop

00001480 <tankControl>:

void tankControl(jx, jy, cx, cy) {
    1480:	b580      	push	{r7, lr}
    1482:	b084      	sub	sp, #16
    1484:	af00      	add	r7, sp, #0
    1486:	60f8      	str	r0, [r7, #12]
    1488:	60b9      	str	r1, [r7, #8]
    148a:	607a      	str	r2, [r7, #4]
    148c:	603b      	str	r3, [r7, #0]
	wheel1(jx);
    148e:	68f8      	ldr	r0, [r7, #12]
    1490:	f7ff fd92 	bl	fb8 <wheel1>
	wheel3(cx);
    1494:	6878      	ldr	r0, [r7, #4]
    1496:	f7ff fe3f 	bl	1118 <wheel3>
	wheel2(jy);
    149a:	68b8      	ldr	r0, [r7, #8]
    149c:	f7ff fde4 	bl	1068 <wheel2>
	wheel4(cy);
    14a0:	6838      	ldr	r0, [r7, #0]
    14a2:	f7ff fe91 	bl	11c8 <wheel4>
}
    14a6:	f107 0710 	add.w	r7, r7, #16
    14aa:	46bd      	mov	sp, r7
    14ac:	bd80      	pop	{r7, pc}
    14ae:	bf00      	nop

000014b0 <main>:

int main(){
    14b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    14b4:	b0ec      	sub	sp, #432	; 0x1b0
    14b6:	af04      	add	r7, sp, #16
	pwm_init();
    14b8:	f7ff fd5c 	bl	f74 <pwm_init>
	MSS_GPIO_init();
    14bc:	f001 fae4 	bl	2a88 <MSS_GPIO_init>
	range_init();
    14c0:	f7ff fef0 	bl	12a4 <range_init>
	MSS_GPIO_config(MSS_GPIO_15, MSS_GPIO_OUTPUT_MODE);
    14c4:	f04f 000f 	mov.w	r0, #15
    14c8:	f04f 0105 	mov.w	r1, #5
    14cc:	f001 fb12 	bl	2af4 <MSS_GPIO_config>
	UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, 162, (DATA_8_BITS | NO_PARITY));
    14d0:	f240 601c 	movw	r0, #1564	; 0x61c
    14d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14d8:	f240 2100 	movw	r1, #512	; 0x200
    14dc:	f2c4 0105 	movt	r1, #16389	; 0x4005
    14e0:	f04f 02a2 	mov.w	r2, #162	; 0xa2
    14e4:	f04f 0301 	mov.w	r3, #1
    14e8:	f004 fb2c 	bl	5b44 <UART_init>

	uint8_t buff[BUFFER_SIZE];
	int offset = 0;
    14ec:	f04f 0300 	mov.w	r3, #0
    14f0:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
	int receive_size;
	size_t received;
	int joyx, joyy, cx, cy, start, fire, left, right;
	int startDown = 0;
    14f4:	f04f 0300 	mov.w	r3, #0
    14f8:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
	int mode = 0; // 0 for manual, 1 for automatic
    14fc:	f04f 0300 	mov.w	r3, #0
    1500:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
	uint8_t tx[100];
	size_t txSize;
	int start_counter = 0;
    1504:	f04f 0300 	mov.w	r3, #0
    1508:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
	firing = 0;
    150c:	f240 6330 	movw	r3, #1584	; 0x630
    1510:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1514:	f04f 0200 	mov.w	r2, #0
    1518:	601a      	str	r2, [r3, #0]
	curr_angle = 0;
    151a:	f240 6310 	movw	r3, #1552	; 0x610
    151e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1522:	f04f 0200 	mov.w	r2, #0
    1526:	601a      	str	r2, [r3, #0]
	curr_trigger = 600;
    1528:	f240 632c 	movw	r3, #1580	; 0x62c
    152c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1530:	f44f 7216 	mov.w	r2, #600	; 0x258
    1534:	601a      	str	r2, [r3, #0]
	shots_fired = 0;
    1536:	f240 6318 	movw	r3, #1560	; 0x618
    153a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    153e:	f04f 0200 	mov.w	r2, #0
    1542:	601a      	str	r2, [r3, #0]
	triggering = 0;
    1544:	f240 6314 	movw	r3, #1556	; 0x614
    1548:	f2c2 0300 	movt	r3, #8192	; 0x2000
    154c:	f04f 0200 	mov.w	r2, #0
    1550:	601a      	str	r2, [r3, #0]

	release_trigger();
    1552:	f7ff fce9 	bl	f28 <release_trigger>
	MSS_GPIO_set_output(MSS_GPIO_15, 0);
    1556:	f04f 000f 	mov.w	r0, #15
    155a:	f04f 0100 	mov.w	r1, #0
    155e:	f001 fae7 	bl	2b30 <MSS_GPIO_set_output>
		//wheel2(-255);
		//wheel3(255);
		//wheel4(-255);
	}*/
	while (1) {
		while (!(received = UART_get_rx(&g_uart, buff, 1)));
    1562:	f107 037c 	add.w	r3, r7, #124	; 0x7c
    1566:	f240 601c 	movw	r0, #1564	; 0x61c
    156a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    156e:	4619      	mov	r1, r3
    1570:	f04f 0201 	mov.w	r2, #1
    1574:	f004 fbbe 	bl	5cf4 <UART_get_rx>
    1578:	4603      	mov	r3, r0
    157a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
    157e:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
    1582:	2b00      	cmp	r3, #0
    1584:	d0ed      	beq.n	1562 <main+0xb2>
		if (buff[0] == '@') {
    1586:	f107 037c 	add.w	r3, r7, #124	; 0x7c
    158a:	781b      	ldrb	r3, [r3, #0]
    158c:	2b40      	cmp	r3, #64	; 0x40
    158e:	d11b      	bne.n	15c8 <main+0x118>
			while (!(received = UART_get_rx(&g_uart, buff, 1)));
    1590:	f107 037c 	add.w	r3, r7, #124	; 0x7c
    1594:	f240 601c 	movw	r0, #1564	; 0x61c
    1598:	f2c2 0000 	movt	r0, #8192	; 0x2000
    159c:	4619      	mov	r1, r3
    159e:	f04f 0201 	mov.w	r2, #1
    15a2:	f004 fba7 	bl	5cf4 <UART_get_rx>
    15a6:	4603      	mov	r3, r0
    15a8:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
    15ac:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
    15b0:	2b00      	cmp	r3, #0
    15b2:	d0ed      	beq.n	1590 <main+0xe0>
			receive_size = buff[0];
    15b4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
    15b8:	781b      	ldrb	r3, [r3, #0]
    15ba:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
		}
		else
			continue;
		offset = 0;
    15be:	f04f 0300 	mov.w	r3, #0
    15c2:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
    15c6:	e001      	b.n	15cc <main+0x11c>
		if (buff[0] == '@') {
			while (!(received = UART_get_rx(&g_uart, buff, 1)));
			receive_size = buff[0];
		}
		else
			continue;
    15c8:	e221      	b.n	1a0e <main+0x55e>
			offset += received;
			receive_size -= received;
			if (receive_size <= 0) {
				break;
			}
		}
    15ca:	bf00      	nop
		}
		else
			continue;
		offset = 0;
		while (1) {
			while (!(received = UART_get_rx(&g_uart, buff + offset, receive_size)) && receive_size != 0);
    15cc:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
    15d0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
    15d4:	4413      	add	r3, r2
    15d6:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
    15da:	f240 601c 	movw	r0, #1564	; 0x61c
    15de:	f2c2 0000 	movt	r0, #8192	; 0x2000
    15e2:	4619      	mov	r1, r3
    15e4:	f004 fb86 	bl	5cf4 <UART_get_rx>
    15e8:	4603      	mov	r3, r0
    15ea:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
    15ee:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
    15f2:	2b00      	cmp	r3, #0
    15f4:	d103      	bne.n	15fe <main+0x14e>
    15f6:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
    15fa:	2b00      	cmp	r3, #0
    15fc:	d1e6      	bne.n	15cc <main+0x11c>
			offset += received;
    15fe:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
    1602:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
    1606:	4413      	add	r3, r2
    1608:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
			receive_size -= received;
    160c:	f8d7 2180 	ldr.w	r2, [r7, #384]	; 0x180
    1610:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
    1614:	ebc3 0302 	rsb	r3, r3, r2
    1618:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
			if (receive_size <= 0) {
    161c:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
    1620:	2b00      	cmp	r3, #0
    1622:	dcd2      	bgt.n	15ca <main+0x11a>
				break;
			}
		}
		if (buff[offset - 1] != '\0')
    1624:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
    1628:	f103 33ff 	add.w	r3, r3, #4294967295
    162c:	f107 027c 	add.w	r2, r7, #124	; 0x7c
    1630:	5cd3      	ldrb	r3, [r2, r3]
    1632:	2b00      	cmp	r3, #0
    1634:	d000      	beq.n	1638 <main+0x188>
			continue;
    1636:	e1ea      	b.n	1a0e <main+0x55e>
		if (6 != sscanf(buff, "%d %d %d %d %d %d", &joyx, &joyy, &cx, &cy, &fire, &start)) {
    1638:	f107 017c 	add.w	r1, r7, #124	; 0x7c
    163c:	f107 0278 	add.w	r2, r7, #120	; 0x78
    1640:	f107 0374 	add.w	r3, r7, #116	; 0x74
    1644:	f107 0070 	add.w	r0, r7, #112	; 0x70
    1648:	9000      	str	r0, [sp, #0]
    164a:	f107 006c 	add.w	r0, r7, #108	; 0x6c
    164e:	9001      	str	r0, [sp, #4]
    1650:	f107 0064 	add.w	r0, r7, #100	; 0x64
    1654:	9002      	str	r0, [sp, #8]
    1656:	f107 0068 	add.w	r0, r7, #104	; 0x68
    165a:	9003      	str	r0, [sp, #12]
    165c:	4608      	mov	r0, r1
    165e:	f241 7190 	movw	r1, #6032	; 0x1790
    1662:	f2c0 0101 	movt	r1, #1
    1666:	f005 fce9 	bl	703c <sscanf>
    166a:	4603      	mov	r3, r0
    166c:	2b06      	cmp	r3, #6
    166e:	d007      	beq.n	1680 <main+0x1d0>
			bzero(buff, BUFFER_SIZE);
    1670:	f107 037c 	add.w	r3, r7, #124	; 0x7c
    1674:	4618      	mov	r0, r3
    1676:	f44f 7180 	mov.w	r1, #256	; 0x100
    167a:	f005 fbfd 	bl	6e78 <bzero>
			continue;
    167e:	e1c6      	b.n	1a0e <main+0x55e>
		}
		if (start > 1 || start < 0) {
    1680:	f107 0368 	add.w	r3, r7, #104	; 0x68
    1684:	681b      	ldr	r3, [r3, #0]
    1686:	2b01      	cmp	r3, #1
    1688:	dc04      	bgt.n	1694 <main+0x1e4>
    168a:	f107 0368 	add.w	r3, r7, #104	; 0x68
    168e:	681b      	ldr	r3, [r3, #0]
    1690:	2b00      	cmp	r3, #0
    1692:	da07      	bge.n	16a4 <main+0x1f4>
			bzero(buff, BUFFER_SIZE);
    1694:	f107 037c 	add.w	r3, r7, #124	; 0x7c
    1698:	4618      	mov	r0, r3
    169a:	f44f 7180 	mov.w	r1, #256	; 0x100
    169e:	f005 fbeb 	bl	6e78 <bzero>
			continue;
    16a2:	e1b4      	b.n	1a0e <main+0x55e>
		}
		offset = 0;
    16a4:	f04f 0300 	mov.w	r3, #0
    16a8:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c

		if (6 != sscanf(buff, "%d %d %d %d %d %d", &joyx, &joyy, &cx, &cy, &fire, &start)) {
    16ac:	f107 017c 	add.w	r1, r7, #124	; 0x7c
    16b0:	f107 0278 	add.w	r2, r7, #120	; 0x78
    16b4:	f107 0374 	add.w	r3, r7, #116	; 0x74
    16b8:	f107 0070 	add.w	r0, r7, #112	; 0x70
    16bc:	9000      	str	r0, [sp, #0]
    16be:	f107 006c 	add.w	r0, r7, #108	; 0x6c
    16c2:	9001      	str	r0, [sp, #4]
    16c4:	f107 0064 	add.w	r0, r7, #100	; 0x64
    16c8:	9002      	str	r0, [sp, #8]
    16ca:	f107 0068 	add.w	r0, r7, #104	; 0x68
    16ce:	9003      	str	r0, [sp, #12]
    16d0:	4608      	mov	r0, r1
    16d2:	f241 7190 	movw	r1, #6032	; 0x1790
    16d6:	f2c0 0101 	movt	r1, #1
    16da:	f005 fcaf 	bl	703c <sscanf>
    16de:	4603      	mov	r3, r0
    16e0:	2b06      	cmp	r3, #6
    16e2:	d007      	beq.n	16f4 <main+0x244>
			bzero(buff, BUFFER_SIZE);
    16e4:	f107 037c 	add.w	r3, r7, #124	; 0x7c
    16e8:	4618      	mov	r0, r3
    16ea:	f44f 7180 	mov.w	r1, #256	; 0x100
    16ee:	f005 fbc3 	bl	6e78 <bzero>
			continue;
    16f2:	e18c      	b.n	1a0e <main+0x55e>
		}
		//printf("%s\n\r", buff);

		printf("JoyX: %4d, JoyY: %4d, CX: %4d, CY: %4d, Fire: %d, Start: %d, Range: %d\n\r", joyx, joyy, cx, cy, fire, start, get_range());
    16f4:	f107 0378 	add.w	r3, r7, #120	; 0x78
    16f8:	681e      	ldr	r6, [r3, #0]
    16fa:	f107 0374 	add.w	r3, r7, #116	; 0x74
    16fe:	681d      	ldr	r5, [r3, #0]
    1700:	f107 0370 	add.w	r3, r7, #112	; 0x70
    1704:	681c      	ldr	r4, [r3, #0]
    1706:	f107 036c 	add.w	r3, r7, #108	; 0x6c
    170a:	f8d3 9000 	ldr.w	r9, [r3]
    170e:	f107 0364 	add.w	r3, r7, #100	; 0x64
    1712:	f8d3 a000 	ldr.w	sl, [r3]
    1716:	f107 0368 	add.w	r3, r7, #104	; 0x68
    171a:	f8d3 8000 	ldr.w	r8, [r3]
    171e:	f7ff fde5 	bl	12ec <get_range>
    1722:	4603      	mov	r3, r0
    1724:	f8cd 9000 	str.w	r9, [sp]
    1728:	f8cd a004 	str.w	sl, [sp, #4]
    172c:	f8cd 8008 	str.w	r8, [sp, #8]
    1730:	9303      	str	r3, [sp, #12]
    1732:	f241 70a4 	movw	r0, #6052	; 0x17a4
    1736:	f2c0 0001 	movt	r0, #1
    173a:	4631      	mov	r1, r6
    173c:	462a      	mov	r2, r5
    173e:	4623      	mov	r3, r4
    1740:	f005 fbd2 	bl	6ee8 <printf>

		if (start && !startDown) {
    1744:	f107 0368 	add.w	r3, r7, #104	; 0x68
    1748:	681b      	ldr	r3, [r3, #0]
    174a:	2b00      	cmp	r3, #0
    174c:	d013      	beq.n	1776 <main+0x2c6>
    174e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    1752:	2b00      	cmp	r3, #0
    1754:	d10f      	bne.n	1776 <main+0x2c6>
			mode = !mode;
    1756:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
    175a:	2b00      	cmp	r3, #0
    175c:	bf14      	ite	ne
    175e:	2300      	movne	r3, #0
    1760:	2301      	moveq	r3, #1
    1762:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
			startDown = 1;
    1766:	f04f 0301 	mov.w	r3, #1
    176a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
			start_counter = 0;
    176e:	f04f 0300 	mov.w	r3, #0
    1772:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
		}
		if (!start && startDown) {
    1776:	f107 0368 	add.w	r3, r7, #104	; 0x68
    177a:	681b      	ldr	r3, [r3, #0]
    177c:	2b00      	cmp	r3, #0
    177e:	d112      	bne.n	17a6 <main+0x2f6>
    1780:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    1784:	2b00      	cmp	r3, #0
    1786:	d00e      	beq.n	17a6 <main+0x2f6>
			if (start_counter >= 10)
    1788:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
    178c:	2b09      	cmp	r3, #9
    178e:	dd04      	ble.n	179a <main+0x2ea>
				startDown = 0;
    1790:	f04f 0300 	mov.w	r3, #0
    1794:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
    1798:	e005      	b.n	17a6 <main+0x2f6>
			else
				start_counter++;
    179a:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
    179e:	f103 0301 	add.w	r3, r3, #1
    17a2:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
		}

		joyx = joyx * 4;
    17a6:	f107 0378 	add.w	r3, r7, #120	; 0x78
    17aa:	681b      	ldr	r3, [r3, #0]
    17ac:	ea4f 0283 	mov.w	r2, r3, lsl #2
    17b0:	f107 0378 	add.w	r3, r7, #120	; 0x78
    17b4:	601a      	str	r2, [r3, #0]
		joyy = joyy * .65;
    17b6:	f107 0374 	add.w	r3, r7, #116	; 0x74
    17ba:	681b      	ldr	r3, [r3, #0]
    17bc:	4618      	mov	r0, r3
    17be:	f005 f8bb 	bl	6938 <__aeabi_i2d>
    17c2:	4602      	mov	r2, r0
    17c4:	460b      	mov	r3, r1
    17c6:	4610      	mov	r0, r2
    17c8:	4619      	mov	r1, r3
    17ca:	a391      	add	r3, pc, #580	; (adr r3, 1a10 <main+0x560>)
    17cc:	e9d3 2300 	ldrd	r2, r3, [r3]
    17d0:	f005 f918 	bl	6a04 <__aeabi_dmul>
    17d4:	4602      	mov	r2, r0
    17d6:	460b      	mov	r3, r1
    17d8:	4610      	mov	r0, r2
    17da:	4619      	mov	r1, r3
    17dc:	f005 fb24 	bl	6e28 <__aeabi_d2iz>
    17e0:	4602      	mov	r2, r0
    17e2:	f107 0374 	add.w	r3, r7, #116	; 0x74
    17e6:	601a      	str	r2, [r3, #0]

		/*if (joyx < 0)
			joyx -= 150;
		else if (joyx > 0)
			joyx += 150;*/
		if (joyy < 0)
    17e8:	f107 0374 	add.w	r3, r7, #116	; 0x74
    17ec:	681b      	ldr	r3, [r3, #0]
    17ee:	2b00      	cmp	r3, #0
    17f0:	da08      	bge.n	1804 <main+0x354>
			joyy -= 150;
    17f2:	f107 0374 	add.w	r3, r7, #116	; 0x74
    17f6:	681b      	ldr	r3, [r3, #0]
    17f8:	f1a3 0296 	sub.w	r2, r3, #150	; 0x96
    17fc:	f107 0374 	add.w	r3, r7, #116	; 0x74
    1800:	601a      	str	r2, [r3, #0]
    1802:	e00c      	b.n	181e <main+0x36e>
		else if (joyy > 0)
    1804:	f107 0374 	add.w	r3, r7, #116	; 0x74
    1808:	681b      	ldr	r3, [r3, #0]
    180a:	2b00      	cmp	r3, #0
    180c:	dd07      	ble.n	181e <main+0x36e>
			joyy += 150;
    180e:	f107 0374 	add.w	r3, r7, #116	; 0x74
    1812:	681b      	ldr	r3, [r3, #0]
    1814:	f103 0296 	add.w	r2, r3, #150	; 0x96
    1818:	f107 0374 	add.w	r3, r7, #116	; 0x74
    181c:	601a      	str	r2, [r3, #0]

		if(cx < -85)
    181e:	f107 0370 	add.w	r3, r7, #112	; 0x70
    1822:	681b      	ldr	r3, [r3, #0]
    1824:	f113 0f55 	cmn.w	r3, #85	; 0x55
    1828:	da04      	bge.n	1834 <main+0x384>
			cx = -85;
    182a:	f107 0370 	add.w	r3, r7, #112	; 0x70
    182e:	f06f 0254 	mvn.w	r2, #84	; 0x54
    1832:	601a      	str	r2, [r3, #0]

		left = joyx - cx*2;
    1834:	f107 0370 	add.w	r3, r7, #112	; 0x70
    1838:	681a      	ldr	r2, [r3, #0]
    183a:	4613      	mov	r3, r2
    183c:	ea4f 73c3 	mov.w	r3, r3, lsl #31
    1840:	ebc2 0303 	rsb	r3, r2, r3
    1844:	ea4f 0343 	mov.w	r3, r3, lsl #1
    1848:	461a      	mov	r2, r3
    184a:	f107 0378 	add.w	r3, r7, #120	; 0x78
    184e:	681b      	ldr	r3, [r3, #0]
    1850:	4413      	add	r3, r2
    1852:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
		right = joyx + cx*2;
    1856:	f107 0370 	add.w	r3, r7, #112	; 0x70
    185a:	681b      	ldr	r3, [r3, #0]
    185c:	ea4f 0243 	mov.w	r2, r3, lsl #1
    1860:	f107 0378 	add.w	r3, r7, #120	; 0x78
    1864:	681b      	ldr	r3, [r3, #0]
    1866:	4413      	add	r3, r2
    1868:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c

		if(left < -255)
    186c:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
    1870:	f113 0fff 	cmn.w	r3, #255	; 0xff
    1874:	da03      	bge.n	187e <main+0x3ce>
			left = -255;
    1876:	f06f 03fe 	mvn.w	r3, #254	; 0xfe
    187a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
		if(left > 255)
    187e:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
    1882:	2bff      	cmp	r3, #255	; 0xff
    1884:	dd03      	ble.n	188e <main+0x3de>
			left = 255;
    1886:	f04f 03ff 	mov.w	r3, #255	; 0xff
    188a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
		if(right < -255)
    188e:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    1892:	f113 0fff 	cmn.w	r3, #255	; 0xff
    1896:	da03      	bge.n	18a0 <main+0x3f0>
			right = -255;
    1898:	f06f 03fe 	mvn.w	r3, #254	; 0xfe
    189c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
		if(right > 255)
    18a0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    18a4:	2bff      	cmp	r3, #255	; 0xff
    18a6:	dd03      	ble.n	18b0 <main+0x400>
			right = 255;
    18a8:	f04f 03ff 	mov.w	r3, #255	; 0xff
    18ac:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c




		wheel1(joyy);
    18b0:	f107 0374 	add.w	r3, r7, #116	; 0x74
    18b4:	681b      	ldr	r3, [r3, #0]
    18b6:	4618      	mov	r0, r3
    18b8:	f7ff fb7e 	bl	fb8 <wheel1>
		wheel2(left);
    18bc:	f8d7 0188 	ldr.w	r0, [r7, #392]	; 0x188
    18c0:	f7ff fbd2 	bl	1068 <wheel2>
		wheel3(joyy);
    18c4:	f107 0374 	add.w	r3, r7, #116	; 0x74
    18c8:	681b      	ldr	r3, [r3, #0]
    18ca:	4618      	mov	r0, r3
    18cc:	f7ff fc24 	bl	1118 <wheel3>
		wheel4(right);
    18d0:	f8d7 018c 	ldr.w	r0, [r7, #396]	; 0x18c
    18d4:	f7ff fc78 	bl	11c8 <wheel4>

		//moveTurret(cy/8);
		moveDatTrigger(cy/8);
    18d8:	f107 036c 	add.w	r3, r7, #108	; 0x6c
    18dc:	681b      	ldr	r3, [r3, #0]
    18de:	f103 0207 	add.w	r2, r3, #7
    18e2:	2b00      	cmp	r3, #0
    18e4:	bfb8      	it	lt
    18e6:	4613      	movlt	r3, r2
    18e8:	ea4f 03e3 	mov.w	r3, r3, asr #3
    18ec:	4618      	mov	r0, r3
    18ee:	f7ff fd85 	bl	13fc <moveDatTrigger>

		if (fire && !firing) {
    18f2:	f107 0364 	add.w	r3, r7, #100	; 0x64
    18f6:	681b      	ldr	r3, [r3, #0]
    18f8:	2b00      	cmp	r3, #0
    18fa:	d008      	beq.n	190e <main+0x45e>
    18fc:	f240 6330 	movw	r3, #1584	; 0x630
    1900:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1904:	681b      	ldr	r3, [r3, #0]
    1906:	2b00      	cmp	r3, #0
    1908:	d101      	bne.n	190e <main+0x45e>
			start_gun();
    190a:	f7ff fad1 	bl	eb0 <start_gun>
		}

		if (firing && fire_counter <= FIRE_TIME)
    190e:	f240 6330 	movw	r3, #1584	; 0x630
    1912:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1916:	681b      	ldr	r3, [r3, #0]
    1918:	2b00      	cmp	r3, #0
    191a:	d012      	beq.n	1942 <main+0x492>
    191c:	f240 6338 	movw	r3, #1592	; 0x638
    1920:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1924:	681b      	ldr	r3, [r3, #0]
    1926:	2bc8      	cmp	r3, #200	; 0xc8
    1928:	dc0b      	bgt.n	1942 <main+0x492>
			fire_counter++;
    192a:	f240 6338 	movw	r3, #1592	; 0x638
    192e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1932:	681b      	ldr	r3, [r3, #0]
    1934:	f103 0201 	add.w	r2, r3, #1
    1938:	f240 6338 	movw	r3, #1592	; 0x638
    193c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1940:	601a      	str	r2, [r3, #0]
		if (firing && fire_counter >= FIRE_TIME) {
    1942:	f240 6330 	movw	r3, #1584	; 0x630
    1946:	f2c2 0300 	movt	r3, #8192	; 0x2000
    194a:	681b      	ldr	r3, [r3, #0]
    194c:	2b00      	cmp	r3, #0
    194e:	d014      	beq.n	197a <main+0x4ca>
    1950:	f240 6338 	movw	r3, #1592	; 0x638
    1954:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1958:	681b      	ldr	r3, [r3, #0]
    195a:	2bc7      	cmp	r3, #199	; 0xc7
    195c:	dd0d      	ble.n	197a <main+0x4ca>
			stop_gun();
    195e:	f7ff fabf 	bl	ee0 <stop_gun>
			shots_fired++;
    1962:	f240 6318 	movw	r3, #1560	; 0x618
    1966:	f2c2 0300 	movt	r3, #8192	; 0x2000
    196a:	681b      	ldr	r3, [r3, #0]
    196c:	f103 0201 	add.w	r2, r3, #1
    1970:	f240 6318 	movw	r3, #1560	; 0x618
    1974:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1978:	601a      	str	r2, [r3, #0]
		}
		if (fire_counter > 100 && !triggering)
    197a:	f240 6338 	movw	r3, #1592	; 0x638
    197e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1982:	681b      	ldr	r3, [r3, #0]
    1984:	2b64      	cmp	r3, #100	; 0x64
    1986:	dd08      	ble.n	199a <main+0x4ea>
    1988:	f240 6314 	movw	r3, #1556	; 0x614
    198c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1990:	681b      	ldr	r3, [r3, #0]
    1992:	2b00      	cmp	r3, #0
    1994:	d101      	bne.n	199a <main+0x4ea>
			pull_trigger();
    1996:	f7ff fab3 	bl	f00 <pull_trigger>
		if (fire_counter > 150 && triggering)
    199a:	f240 6338 	movw	r3, #1592	; 0x638
    199e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19a2:	681b      	ldr	r3, [r3, #0]
    19a4:	2b96      	cmp	r3, #150	; 0x96
    19a6:	dd08      	ble.n	19ba <main+0x50a>
    19a8:	f240 6314 	movw	r3, #1556	; 0x614
    19ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19b0:	681b      	ldr	r3, [r3, #0]
    19b2:	2b00      	cmp	r3, #0
    19b4:	d001      	beq.n	19ba <main+0x50a>
			release_trigger();
    19b6:	f7ff fab7 	bl	f28 <release_trigger>

		txSize = sprintf(tx, "@%4d %4d %4d %4d", mode, get_range(), shots_fired, curr_angle) + 1;
    19ba:	f7ff fc97 	bl	12ec <get_range>
    19be:	4684      	mov	ip, r0
    19c0:	f240 6318 	movw	r3, #1560	; 0x618
    19c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19c8:	6819      	ldr	r1, [r3, #0]
    19ca:	f240 6310 	movw	r3, #1552	; 0x610
    19ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19d2:	681a      	ldr	r2, [r3, #0]
    19d4:	463b      	mov	r3, r7
    19d6:	9100      	str	r1, [sp, #0]
    19d8:	9201      	str	r2, [sp, #4]
    19da:	4618      	mov	r0, r3
    19dc:	f241 71f0 	movw	r1, #6128	; 0x17f0
    19e0:	f2c0 0101 	movt	r1, #1
    19e4:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
    19e8:	4663      	mov	r3, ip
    19ea:	f005 faaf 	bl	6f4c <sprintf>
    19ee:	4603      	mov	r3, r0
    19f0:	f103 0301 	add.w	r3, r3, #1
    19f4:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
		UART_send(&g_uart, tx, txSize);
    19f8:	463b      	mov	r3, r7
    19fa:	f240 601c 	movw	r0, #1564	; 0x61c
    19fe:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1a02:	4619      	mov	r1, r3
    1a04:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
    1a08:	f004 f8f6 	bl	5bf8 <UART_send>
	}
    1a0c:	e5a9      	b.n	1562 <main+0xb2>
    1a0e:	e5a8      	b.n	1562 <main+0xb2>
    1a10:	cccccccd 	.word	0xcccccccd
    1a14:	3fe4cccc 	.word	0x3fe4cccc

00001a18 <NVIC_init>:

/***************************************************************************//**
 * 
 */
void NVIC_init( void )
{
    1a18:	b480      	push	{r7}
    1a1a:	af00      	add	r7, sp, #0
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
    1a1c:	be00      	bkpt	0x0000
}
    1a1e:	46bd      	mov	sp, r7
    1a20:	bc80      	pop	{r7}
    1a22:	4770      	bx	lr

00001a24 <NVIC_set_handler>:
void NVIC_set_handler
(
    uint32_t interrupt_number,
    interrupt_handler_t handler
)
{
    1a24:	b480      	push	{r7}
    1a26:	b083      	sub	sp, #12
    1a28:	af00      	add	r7, sp, #0
    1a2a:	6078      	str	r0, [r7, #4]
    1a2c:	6039      	str	r1, [r7, #0]
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
    1a2e:	be00      	bkpt	0x0000
}
    1a30:	f107 070c 	add.w	r7, r7, #12
    1a34:	46bd      	mov	sp, r7
    1a36:	bc80      	pop	{r7}
    1a38:	4770      	bx	lr
    1a3a:	bf00      	nop

00001a3c <NVIC_set_priority>:
void NVIC_set_priority
(
    uint32_t interrupt_number,
    uint8_t priority_level
)
{
    1a3c:	b480      	push	{r7}
    1a3e:	b083      	sub	sp, #12
    1a40:	af00      	add	r7, sp, #0
    1a42:	6078      	str	r0, [r7, #4]
    1a44:	460b      	mov	r3, r1
    1a46:	70fb      	strb	r3, [r7, #3]
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1a48:	be00      	bkpt	0x0000
}
    1a4a:	f107 070c 	add.w	r7, r7, #12
    1a4e:	46bd      	mov	sp, r7
    1a50:	bc80      	pop	{r7}
    1a52:	4770      	bx	lr

00001a54 <NVIC_enable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_enable_interrupt( uint32_t interrupt_number )
{
    1a54:	b480      	push	{r7}
    1a56:	b083      	sub	sp, #12
    1a58:	af00      	add	r7, sp, #0
    1a5a:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1a5c:	be00      	bkpt	0x0000
}
    1a5e:	f107 070c 	add.w	r7, r7, #12
    1a62:	46bd      	mov	sp, r7
    1a64:	bc80      	pop	{r7}
    1a66:	4770      	bx	lr

00001a68 <NVIC_disable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_disable_interrupt( uint32_t interrupt_number )
{
    1a68:	b480      	push	{r7}
    1a6a:	b083      	sub	sp, #12
    1a6c:	af00      	add	r7, sp, #0
    1a6e:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1a70:	be00      	bkpt	0x0000
}
    1a72:	f107 070c 	add.w	r7, r7, #12
    1a76:	46bd      	mov	sp, r7
    1a78:	bc80      	pop	{r7}
    1a7a:	4770      	bx	lr

00001a7c <NVIC_clear_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_clear_interrupt( uint32_t interrupt_number )
{
    1a7c:	b480      	push	{r7}
    1a7e:	b083      	sub	sp, #12
    1a80:	af00      	add	r7, sp, #0
    1a82:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1a84:	be00      	bkpt	0x0000
}
    1a86:	f107 070c 	add.w	r7, r7, #12
    1a8a:	46bd      	mov	sp, r7
    1a8c:	bc80      	pop	{r7}
    1a8e:	4770      	bx	lr

00001a90 <HAL_disable_interrupts>:
    1a90:	f3ef 8010 	mrs	r0, PRIMASK
    1a94:	b672      	cpsid	i
    1a96:	4770      	bx	lr

00001a98 <HAL_restore_interrupts>:
    1a98:	f380 8810 	msr	PRIMASK, r0
    1a9c:	4770      	bx	lr

00001a9e <HW_set_32bit_reg>:
    1a9e:	6001      	str	r1, [r0, #0]
    1aa0:	4770      	bx	lr

00001aa2 <HW_get_32bit_reg>:
    1aa2:	6800      	ldr	r0, [r0, #0]
    1aa4:	4770      	bx	lr

00001aa6 <HW_set_32bit_reg_field>:
    1aa6:	b50e      	push	{r1, r2, r3, lr}
    1aa8:	fa03 f301 	lsl.w	r3, r3, r1
    1aac:	ea03 0302 	and.w	r3, r3, r2
    1ab0:	6801      	ldr	r1, [r0, #0]
    1ab2:	ea6f 0202 	mvn.w	r2, r2
    1ab6:	ea01 0102 	and.w	r1, r1, r2
    1aba:	ea41 0103 	orr.w	r1, r1, r3
    1abe:	6001      	str	r1, [r0, #0]
    1ac0:	bd0e      	pop	{r1, r2, r3, pc}

00001ac2 <HW_get_32bit_reg_field>:
    1ac2:	6800      	ldr	r0, [r0, #0]
    1ac4:	ea00 0002 	and.w	r0, r0, r2
    1ac8:	fa20 f001 	lsr.w	r0, r0, r1
    1acc:	4770      	bx	lr

00001ace <HW_set_16bit_reg>:
    1ace:	8001      	strh	r1, [r0, #0]
    1ad0:	4770      	bx	lr

00001ad2 <HW_get_16bit_reg>:
    1ad2:	8800      	ldrh	r0, [r0, #0]
    1ad4:	4770      	bx	lr

00001ad6 <HW_set_16bit_reg_field>:
    1ad6:	b50e      	push	{r1, r2, r3, lr}
    1ad8:	fa03 f301 	lsl.w	r3, r3, r1
    1adc:	ea03 0302 	and.w	r3, r3, r2
    1ae0:	8801      	ldrh	r1, [r0, #0]
    1ae2:	ea6f 0202 	mvn.w	r2, r2
    1ae6:	ea01 0102 	and.w	r1, r1, r2
    1aea:	ea41 0103 	orr.w	r1, r1, r3
    1aee:	8001      	strh	r1, [r0, #0]
    1af0:	bd0e      	pop	{r1, r2, r3, pc}

00001af2 <HW_get_16bit_reg_field>:
    1af2:	8800      	ldrh	r0, [r0, #0]
    1af4:	ea00 0002 	and.w	r0, r0, r2
    1af8:	fa20 f001 	lsr.w	r0, r0, r1
    1afc:	4770      	bx	lr

00001afe <HW_set_8bit_reg>:
    1afe:	7001      	strb	r1, [r0, #0]
    1b00:	4770      	bx	lr

00001b02 <HW_get_8bit_reg>:
    1b02:	7800      	ldrb	r0, [r0, #0]
    1b04:	4770      	bx	lr

00001b06 <HW_set_8bit_reg_field>:
    1b06:	b50e      	push	{r1, r2, r3, lr}
    1b08:	fa03 f301 	lsl.w	r3, r3, r1
    1b0c:	ea03 0302 	and.w	r3, r3, r2
    1b10:	7801      	ldrb	r1, [r0, #0]
    1b12:	ea6f 0202 	mvn.w	r2, r2
    1b16:	ea01 0102 	and.w	r1, r1, r2
    1b1a:	ea41 0103 	orr.w	r1, r1, r3
    1b1e:	7001      	strb	r1, [r0, #0]
    1b20:	bd0e      	pop	{r1, r2, r3, pc}

00001b22 <HW_get_8bit_reg_field>:
    1b22:	7800      	ldrb	r0, [r0, #0]
    1b24:	ea00 0002 	and.w	r0, r0, r2
    1b28:	fa20 f001 	lsr.w	r0, r0, r1
    1b2c:	4770      	bx	lr
	...

00001b30 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1b30:	b480      	push	{r7}
    1b32:	b083      	sub	sp, #12
    1b34:	af00      	add	r7, sp, #0
    1b36:	4603      	mov	r3, r0
    1b38:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1b3a:	f24e 1300 	movw	r3, #57600	; 0xe100
    1b3e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1b42:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1b46:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1b4a:	88f9      	ldrh	r1, [r7, #6]
    1b4c:	f001 011f 	and.w	r1, r1, #31
    1b50:	f04f 0001 	mov.w	r0, #1
    1b54:	fa00 f101 	lsl.w	r1, r0, r1
    1b58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1b5c:	f107 070c 	add.w	r7, r7, #12
    1b60:	46bd      	mov	sp, r7
    1b62:	bc80      	pop	{r7}
    1b64:	4770      	bx	lr
    1b66:	bf00      	nop

00001b68 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1b68:	b480      	push	{r7}
    1b6a:	b083      	sub	sp, #12
    1b6c:	af00      	add	r7, sp, #0
    1b6e:	4603      	mov	r3, r0
    1b70:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1b72:	f24e 1300 	movw	r3, #57600	; 0xe100
    1b76:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1b7a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1b7e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1b82:	88f9      	ldrh	r1, [r7, #6]
    1b84:	f001 011f 	and.w	r1, r1, #31
    1b88:	f04f 0001 	mov.w	r0, #1
    1b8c:	fa00 f101 	lsl.w	r1, r0, r1
    1b90:	f102 0220 	add.w	r2, r2, #32
    1b94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1b98:	f107 070c 	add.w	r7, r7, #12
    1b9c:	46bd      	mov	sp, r7
    1b9e:	bc80      	pop	{r7}
    1ba0:	4770      	bx	lr
    1ba2:	bf00      	nop

00001ba4 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1ba4:	b480      	push	{r7}
    1ba6:	b083      	sub	sp, #12
    1ba8:	af00      	add	r7, sp, #0
    1baa:	4603      	mov	r3, r0
    1bac:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1bae:	f24e 1300 	movw	r3, #57600	; 0xe100
    1bb2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1bb6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1bba:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1bbe:	88f9      	ldrh	r1, [r7, #6]
    1bc0:	f001 011f 	and.w	r1, r1, #31
    1bc4:	f04f 0001 	mov.w	r0, #1
    1bc8:	fa00 f101 	lsl.w	r1, r0, r1
    1bcc:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1bd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1bd4:	f107 070c 	add.w	r7, r7, #12
    1bd8:	46bd      	mov	sp, r7
    1bda:	bc80      	pop	{r7}
    1bdc:	4770      	bx	lr
    1bde:	bf00      	nop

00001be0 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1be0:	b580      	push	{r7, lr}
    1be2:	b088      	sub	sp, #32
    1be4:	af00      	add	r7, sp, #0
    1be6:	60f8      	str	r0, [r7, #12]
    1be8:	60b9      	str	r1, [r7, #8]
    1bea:	4613      	mov	r3, r2
    1bec:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    1bee:	f04f 0301 	mov.w	r3, #1
    1bf2:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    1bf4:	f04f 0300 	mov.w	r3, #0
    1bf8:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1bfa:	68fa      	ldr	r2, [r7, #12]
    1bfc:	f240 6364 	movw	r3, #1636	; 0x664
    1c00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c04:	429a      	cmp	r2, r3
    1c06:	d007      	beq.n	1c18 <MSS_UART_init+0x38>
    1c08:	68fa      	ldr	r2, [r7, #12]
    1c0a:	f240 633c 	movw	r3, #1596	; 0x63c
    1c0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c12:	429a      	cmp	r2, r3
    1c14:	d000      	beq.n	1c18 <MSS_UART_init+0x38>
    1c16:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    1c18:	68bb      	ldr	r3, [r7, #8]
    1c1a:	2b00      	cmp	r3, #0
    1c1c:	d100      	bne.n	1c20 <MSS_UART_init+0x40>
    1c1e:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1c20:	f004 fabc 	bl	619c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    1c24:	68fa      	ldr	r2, [r7, #12]
    1c26:	f240 6364 	movw	r3, #1636	; 0x664
    1c2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c2e:	429a      	cmp	r2, r3
    1c30:	d12e      	bne.n	1c90 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    1c32:	68fb      	ldr	r3, [r7, #12]
    1c34:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1c38:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    1c3a:	68fb      	ldr	r3, [r7, #12]
    1c3c:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1c40:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1c42:	68fb      	ldr	r3, [r7, #12]
    1c44:	f04f 020a 	mov.w	r2, #10
    1c48:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    1c4a:	f240 0358 	movw	r3, #88	; 0x58
    1c4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c52:	681b      	ldr	r3, [r3, #0]
    1c54:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    1c56:	f242 0300 	movw	r3, #8192	; 0x2000
    1c5a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1c5e:	f242 0200 	movw	r2, #8192	; 0x2000
    1c62:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1c66:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1c68:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1c6c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    1c6e:	f04f 000a 	mov.w	r0, #10
    1c72:	f7ff ff97 	bl	1ba4 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    1c76:	f242 0300 	movw	r3, #8192	; 0x2000
    1c7a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1c7e:	f242 0200 	movw	r2, #8192	; 0x2000
    1c82:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1c86:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1c88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1c8c:	631a      	str	r2, [r3, #48]	; 0x30
    1c8e:	e031      	b.n	1cf4 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1c90:	68fa      	ldr	r2, [r7, #12]
    1c92:	f240 0300 	movw	r3, #0
    1c96:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1c9a:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    1c9c:	68fa      	ldr	r2, [r7, #12]
    1c9e:	f240 0300 	movw	r3, #0
    1ca2:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1ca6:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    1ca8:	68fb      	ldr	r3, [r7, #12]
    1caa:	f04f 020b 	mov.w	r2, #11
    1cae:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    1cb0:	f240 035c 	movw	r3, #92	; 0x5c
    1cb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1cb8:	681b      	ldr	r3, [r3, #0]
    1cba:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1cbc:	f242 0300 	movw	r3, #8192	; 0x2000
    1cc0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1cc4:	f242 0200 	movw	r2, #8192	; 0x2000
    1cc8:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1ccc:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1cce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1cd2:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    1cd4:	f04f 000b 	mov.w	r0, #11
    1cd8:	f7ff ff64 	bl	1ba4 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    1cdc:	f242 0300 	movw	r3, #8192	; 0x2000
    1ce0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1ce4:	f242 0200 	movw	r2, #8192	; 0x2000
    1ce8:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1cec:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1cee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1cf2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1cf4:	68fb      	ldr	r3, [r7, #12]
    1cf6:	681b      	ldr	r3, [r3, #0]
    1cf8:	f04f 0200 	mov.w	r2, #0
    1cfc:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    1cfe:	68bb      	ldr	r3, [r7, #8]
    1d00:	2b00      	cmp	r3, #0
    1d02:	d021      	beq.n	1d48 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1d04:	69ba      	ldr	r2, [r7, #24]
    1d06:	68bb      	ldr	r3, [r7, #8]
    1d08:	fbb2 f3f3 	udiv	r3, r2, r3
    1d0c:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    1d0e:	69fb      	ldr	r3, [r7, #28]
    1d10:	f003 0308 	and.w	r3, r3, #8
    1d14:	2b00      	cmp	r3, #0
    1d16:	d006      	beq.n	1d26 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1d18:	69fb      	ldr	r3, [r7, #28]
    1d1a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1d1e:	f103 0301 	add.w	r3, r3, #1
    1d22:	61fb      	str	r3, [r7, #28]
    1d24:	e003      	b.n	1d2e <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    1d26:	69fb      	ldr	r3, [r7, #28]
    1d28:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1d2c:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1d2e:	69fa      	ldr	r2, [r7, #28]
    1d30:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1d34:	429a      	cmp	r2, r3
    1d36:	d900      	bls.n	1d3a <MSS_UART_init+0x15a>
    1d38:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    1d3a:	69fa      	ldr	r2, [r7, #28]
    1d3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1d40:	429a      	cmp	r2, r3
    1d42:	d801      	bhi.n	1d48 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    1d44:	69fb      	ldr	r3, [r7, #28]
    1d46:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1d48:	68fb      	ldr	r3, [r7, #12]
    1d4a:	685b      	ldr	r3, [r3, #4]
    1d4c:	f04f 0201 	mov.w	r2, #1
    1d50:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1d54:	68fb      	ldr	r3, [r7, #12]
    1d56:	681b      	ldr	r3, [r3, #0]
    1d58:	8afa      	ldrh	r2, [r7, #22]
    1d5a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    1d5e:	b292      	uxth	r2, r2
    1d60:	b2d2      	uxtb	r2, r2
    1d62:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1d64:	68fb      	ldr	r3, [r7, #12]
    1d66:	681b      	ldr	r3, [r3, #0]
    1d68:	8afa      	ldrh	r2, [r7, #22]
    1d6a:	b2d2      	uxtb	r2, r2
    1d6c:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    1d6e:	68fb      	ldr	r3, [r7, #12]
    1d70:	685b      	ldr	r3, [r3, #4]
    1d72:	f04f 0200 	mov.w	r2, #0
    1d76:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    1d7a:	68fb      	ldr	r3, [r7, #12]
    1d7c:	681b      	ldr	r3, [r3, #0]
    1d7e:	79fa      	ldrb	r2, [r7, #7]
    1d80:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    1d82:	68fb      	ldr	r3, [r7, #12]
    1d84:	681b      	ldr	r3, [r3, #0]
    1d86:	f04f 020e 	mov.w	r2, #14
    1d8a:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    1d8c:	68fb      	ldr	r3, [r7, #12]
    1d8e:	685b      	ldr	r3, [r3, #4]
    1d90:	f04f 0200 	mov.w	r2, #0
    1d94:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    1d98:	68fb      	ldr	r3, [r7, #12]
    1d9a:	f04f 0200 	mov.w	r2, #0
    1d9e:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    1da0:	68fb      	ldr	r3, [r7, #12]
    1da2:	f04f 0200 	mov.w	r2, #0
    1da6:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    1da8:	68fb      	ldr	r3, [r7, #12]
    1daa:	f04f 0200 	mov.w	r2, #0
    1dae:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1db0:	68fb      	ldr	r3, [r7, #12]
    1db2:	f04f 0200 	mov.w	r2, #0
    1db6:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    1db8:	68fa      	ldr	r2, [r7, #12]
    1dba:	f242 33d5 	movw	r3, #9173	; 0x23d5
    1dbe:	f2c0 0300 	movt	r3, #0
    1dc2:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    1dc4:	68fb      	ldr	r3, [r7, #12]
    1dc6:	f04f 0200 	mov.w	r2, #0
    1dca:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    1dcc:	68fb      	ldr	r3, [r7, #12]
    1dce:	f04f 0200 	mov.w	r2, #0
    1dd2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    1dd4:	68fb      	ldr	r3, [r7, #12]
    1dd6:	f04f 0200 	mov.w	r2, #0
    1dda:	729a      	strb	r2, [r3, #10]
}
    1ddc:	f107 0720 	add.w	r7, r7, #32
    1de0:	46bd      	mov	sp, r7
    1de2:	bd80      	pop	{r7, pc}

00001de4 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1de4:	b480      	push	{r7}
    1de6:	b089      	sub	sp, #36	; 0x24
    1de8:	af00      	add	r7, sp, #0
    1dea:	60f8      	str	r0, [r7, #12]
    1dec:	60b9      	str	r1, [r7, #8]
    1dee:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    1df0:	f04f 0300 	mov.w	r3, #0
    1df4:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1df6:	68fa      	ldr	r2, [r7, #12]
    1df8:	f240 6364 	movw	r3, #1636	; 0x664
    1dfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e00:	429a      	cmp	r2, r3
    1e02:	d007      	beq.n	1e14 <MSS_UART_polled_tx+0x30>
    1e04:	68fa      	ldr	r2, [r7, #12]
    1e06:	f240 633c 	movw	r3, #1596	; 0x63c
    1e0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e0e:	429a      	cmp	r2, r3
    1e10:	d000      	beq.n	1e14 <MSS_UART_polled_tx+0x30>
    1e12:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    1e14:	68bb      	ldr	r3, [r7, #8]
    1e16:	2b00      	cmp	r3, #0
    1e18:	d100      	bne.n	1e1c <MSS_UART_polled_tx+0x38>
    1e1a:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    1e1c:	687b      	ldr	r3, [r7, #4]
    1e1e:	2b00      	cmp	r3, #0
    1e20:	d100      	bne.n	1e24 <MSS_UART_polled_tx+0x40>
    1e22:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1e24:	68fa      	ldr	r2, [r7, #12]
    1e26:	f240 6364 	movw	r3, #1636	; 0x664
    1e2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e2e:	429a      	cmp	r2, r3
    1e30:	d006      	beq.n	1e40 <MSS_UART_polled_tx+0x5c>
    1e32:	68fa      	ldr	r2, [r7, #12]
    1e34:	f240 633c 	movw	r3, #1596	; 0x63c
    1e38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1e3c:	429a      	cmp	r2, r3
    1e3e:	d13d      	bne.n	1ebc <MSS_UART_polled_tx+0xd8>
    1e40:	68bb      	ldr	r3, [r7, #8]
    1e42:	2b00      	cmp	r3, #0
    1e44:	d03a      	beq.n	1ebc <MSS_UART_polled_tx+0xd8>
    1e46:	687b      	ldr	r3, [r7, #4]
    1e48:	2b00      	cmp	r3, #0
    1e4a:	d037      	beq.n	1ebc <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    1e4c:	68fb      	ldr	r3, [r7, #12]
    1e4e:	681b      	ldr	r3, [r3, #0]
    1e50:	7d1b      	ldrb	r3, [r3, #20]
    1e52:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    1e54:	68fb      	ldr	r3, [r7, #12]
    1e56:	7a9a      	ldrb	r2, [r3, #10]
    1e58:	7efb      	ldrb	r3, [r7, #27]
    1e5a:	ea42 0303 	orr.w	r3, r2, r3
    1e5e:	b2da      	uxtb	r2, r3
    1e60:	68fb      	ldr	r3, [r7, #12]
    1e62:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    1e64:	7efb      	ldrb	r3, [r7, #27]
    1e66:	f003 0320 	and.w	r3, r3, #32
    1e6a:	2b00      	cmp	r3, #0
    1e6c:	d023      	beq.n	1eb6 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    1e6e:	f04f 0310 	mov.w	r3, #16
    1e72:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    1e74:	687b      	ldr	r3, [r7, #4]
    1e76:	2b0f      	cmp	r3, #15
    1e78:	d801      	bhi.n	1e7e <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    1e7a:	687b      	ldr	r3, [r7, #4]
    1e7c:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1e7e:	f04f 0300 	mov.w	r3, #0
    1e82:	617b      	str	r3, [r7, #20]
    1e84:	e00e      	b.n	1ea4 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    1e86:	68fb      	ldr	r3, [r7, #12]
    1e88:	681b      	ldr	r3, [r3, #0]
    1e8a:	68b9      	ldr	r1, [r7, #8]
    1e8c:	693a      	ldr	r2, [r7, #16]
    1e8e:	440a      	add	r2, r1
    1e90:	7812      	ldrb	r2, [r2, #0]
    1e92:	701a      	strb	r2, [r3, #0]
    1e94:	693b      	ldr	r3, [r7, #16]
    1e96:	f103 0301 	add.w	r3, r3, #1
    1e9a:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    1e9c:	697b      	ldr	r3, [r7, #20]
    1e9e:	f103 0301 	add.w	r3, r3, #1
    1ea2:	617b      	str	r3, [r7, #20]
    1ea4:	697a      	ldr	r2, [r7, #20]
    1ea6:	69fb      	ldr	r3, [r7, #28]
    1ea8:	429a      	cmp	r2, r3
    1eaa:	d3ec      	bcc.n	1e86 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    1eac:	687a      	ldr	r2, [r7, #4]
    1eae:	697b      	ldr	r3, [r7, #20]
    1eb0:	ebc3 0302 	rsb	r3, r3, r2
    1eb4:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    1eb6:	687b      	ldr	r3, [r7, #4]
    1eb8:	2b00      	cmp	r3, #0
    1eba:	d1c7      	bne.n	1e4c <MSS_UART_polled_tx+0x68>
    }
}
    1ebc:	f107 0724 	add.w	r7, r7, #36	; 0x24
    1ec0:	46bd      	mov	sp, r7
    1ec2:	bc80      	pop	{r7}
    1ec4:	4770      	bx	lr
    1ec6:	bf00      	nop

00001ec8 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    1ec8:	b480      	push	{r7}
    1eca:	b087      	sub	sp, #28
    1ecc:	af00      	add	r7, sp, #0
    1ece:	6078      	str	r0, [r7, #4]
    1ed0:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    1ed2:	f04f 0300 	mov.w	r3, #0
    1ed6:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1ed8:	687a      	ldr	r2, [r7, #4]
    1eda:	f240 6364 	movw	r3, #1636	; 0x664
    1ede:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ee2:	429a      	cmp	r2, r3
    1ee4:	d007      	beq.n	1ef6 <MSS_UART_polled_tx_string+0x2e>
    1ee6:	687a      	ldr	r2, [r7, #4]
    1ee8:	f240 633c 	movw	r3, #1596	; 0x63c
    1eec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ef0:	429a      	cmp	r2, r3
    1ef2:	d000      	beq.n	1ef6 <MSS_UART_polled_tx_string+0x2e>
    1ef4:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    1ef6:	683b      	ldr	r3, [r7, #0]
    1ef8:	2b00      	cmp	r3, #0
    1efa:	d100      	bne.n	1efe <MSS_UART_polled_tx_string+0x36>
    1efc:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1efe:	687a      	ldr	r2, [r7, #4]
    1f00:	f240 6364 	movw	r3, #1636	; 0x664
    1f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f08:	429a      	cmp	r2, r3
    1f0a:	d006      	beq.n	1f1a <MSS_UART_polled_tx_string+0x52>
    1f0c:	687a      	ldr	r2, [r7, #4]
    1f0e:	f240 633c 	movw	r3, #1596	; 0x63c
    1f12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f16:	429a      	cmp	r2, r3
    1f18:	d138      	bne.n	1f8c <MSS_UART_polled_tx_string+0xc4>
    1f1a:	683b      	ldr	r3, [r7, #0]
    1f1c:	2b00      	cmp	r3, #0
    1f1e:	d035      	beq.n	1f8c <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1f20:	683a      	ldr	r2, [r7, #0]
    1f22:	68bb      	ldr	r3, [r7, #8]
    1f24:	4413      	add	r3, r2
    1f26:	781b      	ldrb	r3, [r3, #0]
    1f28:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    1f2a:	e02c      	b.n	1f86 <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    1f2c:	687b      	ldr	r3, [r7, #4]
    1f2e:	681b      	ldr	r3, [r3, #0]
    1f30:	7d1b      	ldrb	r3, [r3, #20]
    1f32:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    1f34:	687b      	ldr	r3, [r7, #4]
    1f36:	7a9a      	ldrb	r2, [r3, #10]
    1f38:	7dfb      	ldrb	r3, [r7, #23]
    1f3a:	ea42 0303 	orr.w	r3, r2, r3
    1f3e:	b2da      	uxtb	r2, r3
    1f40:	687b      	ldr	r3, [r7, #4]
    1f42:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    1f44:	7dfb      	ldrb	r3, [r7, #23]
    1f46:	f003 0320 	and.w	r3, r3, #32
    1f4a:	2b00      	cmp	r3, #0
    1f4c:	d0ee      	beq.n	1f2c <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    1f4e:	f04f 0300 	mov.w	r3, #0
    1f52:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    1f54:	e011      	b.n	1f7a <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    1f56:	687b      	ldr	r3, [r7, #4]
    1f58:	681b      	ldr	r3, [r3, #0]
    1f5a:	693a      	ldr	r2, [r7, #16]
    1f5c:	b2d2      	uxtb	r2, r2
    1f5e:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    1f60:	68fb      	ldr	r3, [r7, #12]
    1f62:	f103 0301 	add.w	r3, r3, #1
    1f66:	60fb      	str	r3, [r7, #12]
                char_idx++;
    1f68:	68bb      	ldr	r3, [r7, #8]
    1f6a:	f103 0301 	add.w	r3, r3, #1
    1f6e:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    1f70:	683a      	ldr	r2, [r7, #0]
    1f72:	68bb      	ldr	r3, [r7, #8]
    1f74:	4413      	add	r3, r2
    1f76:	781b      	ldrb	r3, [r3, #0]
    1f78:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    1f7a:	693b      	ldr	r3, [r7, #16]
    1f7c:	2b00      	cmp	r3, #0
    1f7e:	d002      	beq.n	1f86 <MSS_UART_polled_tx_string+0xbe>
    1f80:	68fb      	ldr	r3, [r7, #12]
    1f82:	2b0f      	cmp	r3, #15
    1f84:	d9e7      	bls.n	1f56 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    1f86:	693b      	ldr	r3, [r7, #16]
    1f88:	2b00      	cmp	r3, #0
    1f8a:	d1cf      	bne.n	1f2c <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    1f8c:	f107 071c 	add.w	r7, r7, #28
    1f90:	46bd      	mov	sp, r7
    1f92:	bc80      	pop	{r7}
    1f94:	4770      	bx	lr
    1f96:	bf00      	nop

00001f98 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1f98:	b580      	push	{r7, lr}
    1f9a:	b084      	sub	sp, #16
    1f9c:	af00      	add	r7, sp, #0
    1f9e:	60f8      	str	r0, [r7, #12]
    1fa0:	60b9      	str	r1, [r7, #8]
    1fa2:	607a      	str	r2, [r7, #4]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1fa4:	68fa      	ldr	r2, [r7, #12]
    1fa6:	f240 6364 	movw	r3, #1636	; 0x664
    1faa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fae:	429a      	cmp	r2, r3
    1fb0:	d007      	beq.n	1fc2 <MSS_UART_irq_tx+0x2a>
    1fb2:	68fa      	ldr	r2, [r7, #12]
    1fb4:	f240 633c 	movw	r3, #1596	; 0x63c
    1fb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fbc:	429a      	cmp	r2, r3
    1fbe:	d000      	beq.n	1fc2 <MSS_UART_irq_tx+0x2a>
    1fc0:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    1fc2:	68bb      	ldr	r3, [r7, #8]
    1fc4:	2b00      	cmp	r3, #0
    1fc6:	d100      	bne.n	1fca <MSS_UART_irq_tx+0x32>
    1fc8:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    1fca:	687b      	ldr	r3, [r7, #4]
    1fcc:	2b00      	cmp	r3, #0
    1fce:	d100      	bne.n	1fd2 <MSS_UART_irq_tx+0x3a>
    1fd0:	be00      	bkpt	0x0000

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    1fd2:	687b      	ldr	r3, [r7, #4]
    1fd4:	2b00      	cmp	r3, #0
    1fd6:	d032      	beq.n	203e <MAIN_STACK_SIZE+0x3e>
    1fd8:	68bb      	ldr	r3, [r7, #8]
    1fda:	2b00      	cmp	r3, #0
    1fdc:	d02f      	beq.n	203e <MAIN_STACK_SIZE+0x3e>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    1fde:	68fa      	ldr	r2, [r7, #12]
    1fe0:	f240 6364 	movw	r3, #1636	; 0x664
    1fe4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1fe8:	429a      	cmp	r2, r3
    1fea:	d006      	beq.n	1ffa <MSS_UART_irq_tx+0x62>
    1fec:	68fa      	ldr	r2, [r7, #12]
    1fee:	f240 633c 	movw	r3, #1596	; 0x63c
    1ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ff6:	429a      	cmp	r2, r3
    1ff8:	d121      	bne.n	203e <MAIN_STACK_SIZE+0x3e>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    1ffa:	68fb      	ldr	r3, [r7, #12]
    1ffc:	68ba      	ldr	r2, [r7, #8]
    1ffe:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = tx_size;
    2000:	68fb      	ldr	r3, [r7, #12]
    2002:	687a      	ldr	r2, [r7, #4]
    2004:	611a      	str	r2, [r3, #16]
        this_uart->tx_idx = (uint16_t)0;
    2006:	68fb      	ldr	r3, [r7, #12]
    2008:	f04f 0200 	mov.w	r2, #0
    200c:	615a      	str	r2, [r3, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    200e:	68fb      	ldr	r3, [r7, #12]
    2010:	891b      	ldrh	r3, [r3, #8]
    2012:	b21b      	sxth	r3, r3
    2014:	4618      	mov	r0, r3
    2016:	f7ff fdc5 	bl	1ba4 <NVIC_ClearPendingIRQ>

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    201a:	68fa      	ldr	r2, [r7, #12]
    201c:	f242 33d5 	movw	r3, #9173	; 0x23d5
    2020:	f2c0 0300 	movt	r3, #0
    2024:	6213      	str	r3, [r2, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    2026:	68fb      	ldr	r3, [r7, #12]
    2028:	685b      	ldr	r3, [r3, #4]
    202a:	f04f 0201 	mov.w	r2, #1
    202e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2032:	68fb      	ldr	r3, [r7, #12]
    2034:	891b      	ldrh	r3, [r3, #8]
    2036:	b21b      	sxth	r3, r3
    2038:	4618      	mov	r0, r3
    203a:	f7ff fd79 	bl	1b30 <NVIC_EnableIRQ>
    }
}
    203e:	f107 0710 	add.w	r7, r7, #16
    2042:	46bd      	mov	sp, r7
    2044:	bd80      	pop	{r7, pc}
    2046:	bf00      	nop

00002048 <MSS_UART_tx_complete>:
int8_t
MSS_UART_tx_complete
(
    mss_uart_instance_t * this_uart
)
{
    2048:	b480      	push	{r7}
    204a:	b085      	sub	sp, #20
    204c:	af00      	add	r7, sp, #0
    204e:	6078      	str	r0, [r7, #4]
    int8_t ret_value = 0;
    2050:	f04f 0300 	mov.w	r3, #0
    2054:	73bb      	strb	r3, [r7, #14]
    uint8_t status = 0U;
    2056:	f04f 0300 	mov.w	r3, #0
    205a:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    205c:	687a      	ldr	r2, [r7, #4]
    205e:	f240 6364 	movw	r3, #1636	; 0x664
    2062:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2066:	429a      	cmp	r2, r3
    2068:	d007      	beq.n	207a <MSS_UART_tx_complete+0x32>
    206a:	687a      	ldr	r2, [r7, #4]
    206c:	f240 633c 	movw	r3, #1596	; 0x63c
    2070:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2074:	429a      	cmp	r2, r3
    2076:	d000      	beq.n	207a <MSS_UART_tx_complete+0x32>
    2078:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    207a:	687a      	ldr	r2, [r7, #4]
    207c:	f240 6364 	movw	r3, #1636	; 0x664
    2080:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2084:	429a      	cmp	r2, r3
    2086:	d006      	beq.n	2096 <MSS_UART_tx_complete+0x4e>
    2088:	687a      	ldr	r2, [r7, #4]
    208a:	f240 633c 	movw	r3, #1596	; 0x63c
    208e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2092:	429a      	cmp	r2, r3
    2094:	d117      	bne.n	20c6 <MSS_UART_tx_complete+0x7e>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2096:	687b      	ldr	r3, [r7, #4]
    2098:	681b      	ldr	r3, [r3, #0]
    209a:	7d1b      	ldrb	r3, [r3, #20]
    209c:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    209e:	687b      	ldr	r3, [r7, #4]
    20a0:	7a9a      	ldrb	r2, [r3, #10]
    20a2:	7bfb      	ldrb	r3, [r7, #15]
    20a4:	ea42 0303 	orr.w	r3, r2, r3
    20a8:	b2da      	uxtb	r2, r3
    20aa:	687b      	ldr	r3, [r7, #4]
    20ac:	729a      	strb	r2, [r3, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    20ae:	687b      	ldr	r3, [r7, #4]
    20b0:	691b      	ldr	r3, [r3, #16]
    20b2:	2b00      	cmp	r3, #0
    20b4:	d107      	bne.n	20c6 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
    20b6:	7bfb      	ldrb	r3, [r7, #15]
    20b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    20bc:	2b00      	cmp	r3, #0
    20be:	d002      	beq.n	20c6 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
    20c0:	f04f 0301 	mov.w	r3, #1
    20c4:	73bb      	strb	r3, [r7, #14]
        }
    }
    return ret_value;
    20c6:	7bbb      	ldrb	r3, [r7, #14]
    20c8:	b25b      	sxtb	r3, r3
}
    20ca:	4618      	mov	r0, r3
    20cc:	f107 0714 	add.w	r7, r7, #20
    20d0:	46bd      	mov	sp, r7
    20d2:	bc80      	pop	{r7}
    20d4:	4770      	bx	lr
    20d6:	bf00      	nop

000020d8 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    20d8:	b480      	push	{r7}
    20da:	b087      	sub	sp, #28
    20dc:	af00      	add	r7, sp, #0
    20de:	60f8      	str	r0, [r7, #12]
    20e0:	60b9      	str	r1, [r7, #8]
    20e2:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    20e4:	f04f 0300 	mov.w	r3, #0
    20e8:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    20ea:	f04f 0300 	mov.w	r3, #0
    20ee:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    20f0:	68fa      	ldr	r2, [r7, #12]
    20f2:	f240 6364 	movw	r3, #1636	; 0x664
    20f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20fa:	429a      	cmp	r2, r3
    20fc:	d007      	beq.n	210e <MSS_UART_get_rx+0x36>
    20fe:	68fa      	ldr	r2, [r7, #12]
    2100:	f240 633c 	movw	r3, #1596	; 0x63c
    2104:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2108:	429a      	cmp	r2, r3
    210a:	d000      	beq.n	210e <MSS_UART_get_rx+0x36>
    210c:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    210e:	68bb      	ldr	r3, [r7, #8]
    2110:	2b00      	cmp	r3, #0
    2112:	d100      	bne.n	2116 <MSS_UART_get_rx+0x3e>
    2114:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    2116:	687b      	ldr	r3, [r7, #4]
    2118:	2b00      	cmp	r3, #0
    211a:	d100      	bne.n	211e <MSS_UART_get_rx+0x46>
    211c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    211e:	68fa      	ldr	r2, [r7, #12]
    2120:	f240 6364 	movw	r3, #1636	; 0x664
    2124:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2128:	429a      	cmp	r2, r3
    212a:	d006      	beq.n	213a <MSS_UART_get_rx+0x62>
    212c:	68fa      	ldr	r2, [r7, #12]
    212e:	f240 633c 	movw	r3, #1596	; 0x63c
    2132:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2136:	429a      	cmp	r2, r3
    2138:	d134      	bne.n	21a4 <MSS_UART_get_rx+0xcc>
    213a:	68bb      	ldr	r3, [r7, #8]
    213c:	2b00      	cmp	r3, #0
    213e:	d031      	beq.n	21a4 <MSS_UART_get_rx+0xcc>
    2140:	687b      	ldr	r3, [r7, #4]
    2142:	2b00      	cmp	r3, #0
    2144:	d02e      	beq.n	21a4 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    2146:	68fb      	ldr	r3, [r7, #12]
    2148:	681b      	ldr	r3, [r3, #0]
    214a:	7d1b      	ldrb	r3, [r3, #20]
    214c:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    214e:	68fb      	ldr	r3, [r7, #12]
    2150:	7a9a      	ldrb	r2, [r3, #10]
    2152:	7dfb      	ldrb	r3, [r7, #23]
    2154:	ea42 0303 	orr.w	r3, r2, r3
    2158:	b2da      	uxtb	r2, r3
    215a:	68fb      	ldr	r3, [r7, #12]
    215c:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    215e:	e017      	b.n	2190 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    2160:	68ba      	ldr	r2, [r7, #8]
    2162:	693b      	ldr	r3, [r7, #16]
    2164:	4413      	add	r3, r2
    2166:	68fa      	ldr	r2, [r7, #12]
    2168:	6812      	ldr	r2, [r2, #0]
    216a:	7812      	ldrb	r2, [r2, #0]
    216c:	b2d2      	uxtb	r2, r2
    216e:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    2170:	693b      	ldr	r3, [r7, #16]
    2172:	f103 0301 	add.w	r3, r3, #1
    2176:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    2178:	68fb      	ldr	r3, [r7, #12]
    217a:	681b      	ldr	r3, [r3, #0]
    217c:	7d1b      	ldrb	r3, [r3, #20]
    217e:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    2180:	68fb      	ldr	r3, [r7, #12]
    2182:	7a9a      	ldrb	r2, [r3, #10]
    2184:	7dfb      	ldrb	r3, [r7, #23]
    2186:	ea42 0303 	orr.w	r3, r2, r3
    218a:	b2da      	uxtb	r2, r3
    218c:	68fb      	ldr	r3, [r7, #12]
    218e:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    2190:	7dfb      	ldrb	r3, [r7, #23]
    2192:	f003 0301 	and.w	r3, r3, #1
    2196:	b2db      	uxtb	r3, r3
    2198:	2b00      	cmp	r3, #0
    219a:	d003      	beq.n	21a4 <MSS_UART_get_rx+0xcc>
    219c:	693a      	ldr	r2, [r7, #16]
    219e:	687b      	ldr	r3, [r7, #4]
    21a0:	429a      	cmp	r2, r3
    21a2:	d3dd      	bcc.n	2160 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    21a4:	693b      	ldr	r3, [r7, #16]
}
    21a6:	4618      	mov	r0, r3
    21a8:	f107 071c 	add.w	r7, r7, #28
    21ac:	46bd      	mov	sp, r7
    21ae:	bc80      	pop	{r7}
    21b0:	4770      	bx	lr
    21b2:	bf00      	nop

000021b4 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    21b4:	b580      	push	{r7, lr}
    21b6:	b082      	sub	sp, #8
    21b8:	af00      	add	r7, sp, #0
    21ba:	6078      	str	r0, [r7, #4]
    21bc:	460b      	mov	r3, r1
    21be:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    21c0:	687a      	ldr	r2, [r7, #4]
    21c2:	f240 6364 	movw	r3, #1636	; 0x664
    21c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21ca:	429a      	cmp	r2, r3
    21cc:	d007      	beq.n	21de <MSS_UART_enable_irq+0x2a>
    21ce:	687a      	ldr	r2, [r7, #4]
    21d0:	f240 633c 	movw	r3, #1596	; 0x63c
    21d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21d8:	429a      	cmp	r2, r3
    21da:	d000      	beq.n	21de <MSS_UART_enable_irq+0x2a>
    21dc:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    21de:	687a      	ldr	r2, [r7, #4]
    21e0:	f240 6364 	movw	r3, #1636	; 0x664
    21e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21e8:	429a      	cmp	r2, r3
    21ea:	d006      	beq.n	21fa <MSS_UART_enable_irq+0x46>
    21ec:	687a      	ldr	r2, [r7, #4]
    21ee:	f240 633c 	movw	r3, #1596	; 0x63c
    21f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21f6:	429a      	cmp	r2, r3
    21f8:	d116      	bne.n	2228 <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    21fa:	687b      	ldr	r3, [r7, #4]
    21fc:	891b      	ldrh	r3, [r3, #8]
    21fe:	b21b      	sxth	r3, r3
    2200:	4618      	mov	r0, r3
    2202:	f7ff fccf 	bl	1ba4 <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    2206:	687b      	ldr	r3, [r7, #4]
    2208:	681b      	ldr	r3, [r3, #0]
    220a:	687a      	ldr	r2, [r7, #4]
    220c:	6812      	ldr	r2, [r2, #0]
    220e:	7912      	ldrb	r2, [r2, #4]
    2210:	b2d1      	uxtb	r1, r2
    2212:	78fa      	ldrb	r2, [r7, #3]
    2214:	ea41 0202 	orr.w	r2, r1, r2
    2218:	b2d2      	uxtb	r2, r2
    221a:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    221c:	687b      	ldr	r3, [r7, #4]
    221e:	891b      	ldrh	r3, [r3, #8]
    2220:	b21b      	sxth	r3, r3
    2222:	4618      	mov	r0, r3
    2224:	f7ff fc84 	bl	1b30 <NVIC_EnableIRQ>
    }
}
    2228:	f107 0708 	add.w	r7, r7, #8
    222c:	46bd      	mov	sp, r7
    222e:	bd80      	pop	{r7, pc}

00002230 <MSS_UART_disable_irq>:
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    2230:	b580      	push	{r7, lr}
    2232:	b082      	sub	sp, #8
    2234:	af00      	add	r7, sp, #0
    2236:	6078      	str	r0, [r7, #4]
    2238:	460b      	mov	r3, r1
    223a:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    223c:	687a      	ldr	r2, [r7, #4]
    223e:	f240 6364 	movw	r3, #1636	; 0x664
    2242:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2246:	429a      	cmp	r2, r3
    2248:	d007      	beq.n	225a <MSS_UART_disable_irq+0x2a>
    224a:	687a      	ldr	r2, [r7, #4]
    224c:	f240 633c 	movw	r3, #1596	; 0x63c
    2250:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2254:	429a      	cmp	r2, r3
    2256:	d000      	beq.n	225a <MSS_UART_disable_irq+0x2a>
    2258:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    225a:	687a      	ldr	r2, [r7, #4]
    225c:	f240 6364 	movw	r3, #1636	; 0x664
    2260:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2264:	429a      	cmp	r2, r3
    2266:	d006      	beq.n	2276 <MSS_UART_disable_irq+0x46>
    2268:	687a      	ldr	r2, [r7, #4]
    226a:	f240 633c 	movw	r3, #1596	; 0x63c
    226e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2272:	429a      	cmp	r2, r3
    2274:	d11c      	bne.n	22b0 <MSS_UART_disable_irq+0x80>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    2276:	687b      	ldr	r3, [r7, #4]
    2278:	681b      	ldr	r3, [r3, #0]
    227a:	687a      	ldr	r2, [r7, #4]
    227c:	6812      	ldr	r2, [r2, #0]
    227e:	7912      	ldrb	r2, [r2, #4]
    2280:	b2d1      	uxtb	r1, r2
    2282:	78fa      	ldrb	r2, [r7, #3]
    2284:	ea6f 0202 	mvn.w	r2, r2
    2288:	b2d2      	uxtb	r2, r2
    228a:	ea01 0202 	and.w	r2, r1, r2
    228e:	b2d2      	uxtb	r2, r2
    2290:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2292:	687b      	ldr	r3, [r7, #4]
    2294:	891b      	ldrh	r3, [r3, #8]
    2296:	b21b      	sxth	r3, r3
    2298:	4618      	mov	r0, r3
    229a:	f7ff fc83 	bl	1ba4 <NVIC_ClearPendingIRQ>

        if( irq_mask == IIRF_MASK )
    229e:	78fb      	ldrb	r3, [r7, #3]
    22a0:	2b0f      	cmp	r3, #15
    22a2:	d105      	bne.n	22b0 <MSS_UART_disable_irq+0x80>
        {
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );
    22a4:	687b      	ldr	r3, [r7, #4]
    22a6:	891b      	ldrh	r3, [r3, #8]
    22a8:	b21b      	sxth	r3, r3
    22aa:	4618      	mov	r0, r3
    22ac:	f7ff fc5c 	bl	1b68 <NVIC_DisableIRQ>

        }
    }
}
    22b0:	f107 0708 	add.w	r7, r7, #8
    22b4:	46bd      	mov	sp, r7
    22b6:	bd80      	pop	{r7, pc}

000022b8 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    22b8:	b580      	push	{r7, lr}
    22ba:	b084      	sub	sp, #16
    22bc:	af00      	add	r7, sp, #0
    22be:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    22c0:	687a      	ldr	r2, [r7, #4]
    22c2:	f240 6364 	movw	r3, #1636	; 0x664
    22c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22ca:	429a      	cmp	r2, r3
    22cc:	d007      	beq.n	22de <MSS_UART_isr+0x26>
    22ce:	687a      	ldr	r2, [r7, #4]
    22d0:	f240 633c 	movw	r3, #1596	; 0x63c
    22d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22d8:	429a      	cmp	r2, r3
    22da:	d000      	beq.n	22de <MSS_UART_isr+0x26>
    22dc:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    22de:	687a      	ldr	r2, [r7, #4]
    22e0:	f240 6364 	movw	r3, #1636	; 0x664
    22e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22e8:	429a      	cmp	r2, r3
    22ea:	d006      	beq.n	22fa <MSS_UART_isr+0x42>
    22ec:	687a      	ldr	r2, [r7, #4]
    22ee:	f240 633c 	movw	r3, #1596	; 0x63c
    22f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22f6:	429a      	cmp	r2, r3
    22f8:	d167      	bne.n	23ca <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    22fa:	687b      	ldr	r3, [r7, #4]
    22fc:	681b      	ldr	r3, [r3, #0]
    22fe:	7a1b      	ldrb	r3, [r3, #8]
    2300:	b2db      	uxtb	r3, r3
    2302:	f003 030f 	and.w	r3, r3, #15
    2306:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    2308:	7bfb      	ldrb	r3, [r7, #15]
    230a:	2b0c      	cmp	r3, #12
    230c:	d854      	bhi.n	23b8 <MSS_UART_isr+0x100>
    230e:	a201      	add	r2, pc, #4	; (adr r2, 2314 <MSS_UART_isr+0x5c>)
    2310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    2314:	00002349 	.word	0x00002349
    2318:	000023b9 	.word	0x000023b9
    231c:	00002365 	.word	0x00002365
    2320:	000023b9 	.word	0x000023b9
    2324:	00002381 	.word	0x00002381
    2328:	000023b9 	.word	0x000023b9
    232c:	0000239d 	.word	0x0000239d
    2330:	000023b9 	.word	0x000023b9
    2334:	000023b9 	.word	0x000023b9
    2338:	000023b9 	.word	0x000023b9
    233c:	000023b9 	.word	0x000023b9
    2340:	000023b9 	.word	0x000023b9
    2344:	00002381 	.word	0x00002381
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    2348:	687b      	ldr	r3, [r7, #4]
    234a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    234c:	2b00      	cmp	r3, #0
    234e:	d100      	bne.n	2352 <MSS_UART_isr+0x9a>
    2350:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    2352:	687b      	ldr	r3, [r7, #4]
    2354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2356:	2b00      	cmp	r3, #0
    2358:	d030      	beq.n	23bc <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    235a:	687b      	ldr	r3, [r7, #4]
    235c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    235e:	6878      	ldr	r0, [r7, #4]
    2360:	4798      	blx	r3
                }
            }
            break;
    2362:	e032      	b.n	23ca <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    2364:	687b      	ldr	r3, [r7, #4]
    2366:	6a1b      	ldr	r3, [r3, #32]
    2368:	2b00      	cmp	r3, #0
    236a:	d100      	bne.n	236e <MSS_UART_isr+0xb6>
    236c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    236e:	687b      	ldr	r3, [r7, #4]
    2370:	6a1b      	ldr	r3, [r3, #32]
    2372:	2b00      	cmp	r3, #0
    2374:	d024      	beq.n	23c0 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    2376:	687b      	ldr	r3, [r7, #4]
    2378:	6a1b      	ldr	r3, [r3, #32]
    237a:	6878      	ldr	r0, [r7, #4]
    237c:	4798      	blx	r3
                }
            }
            break;
    237e:	e024      	b.n	23ca <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    2380:	687b      	ldr	r3, [r7, #4]
    2382:	69db      	ldr	r3, [r3, #28]
    2384:	2b00      	cmp	r3, #0
    2386:	d100      	bne.n	238a <MSS_UART_isr+0xd2>
    2388:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    238a:	687b      	ldr	r3, [r7, #4]
    238c:	69db      	ldr	r3, [r3, #28]
    238e:	2b00      	cmp	r3, #0
    2390:	d018      	beq.n	23c4 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    2392:	687b      	ldr	r3, [r7, #4]
    2394:	69db      	ldr	r3, [r3, #28]
    2396:	6878      	ldr	r0, [r7, #4]
    2398:	4798      	blx	r3
                }
            }
            break;
    239a:	e016      	b.n	23ca <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    239c:	687b      	ldr	r3, [r7, #4]
    239e:	699b      	ldr	r3, [r3, #24]
    23a0:	2b00      	cmp	r3, #0
    23a2:	d100      	bne.n	23a6 <MSS_UART_isr+0xee>
    23a4:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    23a6:	687b      	ldr	r3, [r7, #4]
    23a8:	699b      	ldr	r3, [r3, #24]
    23aa:	2b00      	cmp	r3, #0
    23ac:	d00c      	beq.n	23c8 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    23ae:	687b      	ldr	r3, [r7, #4]
    23b0:	699b      	ldr	r3, [r3, #24]
    23b2:	6878      	ldr	r0, [r7, #4]
    23b4:	4798      	blx	r3
                }
            }
            break;
    23b6:	e008      	b.n	23ca <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    23b8:	be00      	bkpt	0x0000
    23ba:	e006      	b.n	23ca <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    23bc:	bf00      	nop
    23be:	e004      	b.n	23ca <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    23c0:	bf00      	nop
    23c2:	e002      	b.n	23ca <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    23c4:	bf00      	nop
    23c6:	e000      	b.n	23ca <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    23c8:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    23ca:	f107 0710 	add.w	r7, r7, #16
    23ce:	46bd      	mov	sp, r7
    23d0:	bd80      	pop	{r7, pc}
    23d2:	bf00      	nop

000023d4 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    23d4:	b480      	push	{r7}
    23d6:	b087      	sub	sp, #28
    23d8:	af00      	add	r7, sp, #0
    23da:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    23dc:	687a      	ldr	r2, [r7, #4]
    23de:	f240 6364 	movw	r3, #1636	; 0x664
    23e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23e6:	429a      	cmp	r2, r3
    23e8:	d007      	beq.n	23fa <default_tx_handler+0x26>
    23ea:	687a      	ldr	r2, [r7, #4]
    23ec:	f240 633c 	movw	r3, #1596	; 0x63c
    23f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23f4:	429a      	cmp	r2, r3
    23f6:	d000      	beq.n	23fa <default_tx_handler+0x26>
    23f8:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    23fa:	687b      	ldr	r3, [r7, #4]
    23fc:	68db      	ldr	r3, [r3, #12]
    23fe:	2b00      	cmp	r3, #0
    2400:	d100      	bne.n	2404 <default_tx_handler+0x30>
    2402:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    2404:	687b      	ldr	r3, [r7, #4]
    2406:	691b      	ldr	r3, [r3, #16]
    2408:	2b00      	cmp	r3, #0
    240a:	d100      	bne.n	240e <default_tx_handler+0x3a>
    240c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    240e:	687a      	ldr	r2, [r7, #4]
    2410:	f240 6364 	movw	r3, #1636	; 0x664
    2414:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2418:	429a      	cmp	r2, r3
    241a:	d006      	beq.n	242a <default_tx_handler+0x56>
    241c:	687a      	ldr	r2, [r7, #4]
    241e:	f240 633c 	movw	r3, #1596	; 0x63c
    2422:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2426:	429a      	cmp	r2, r3
    2428:	d152      	bne.n	24d0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    242a:	687b      	ldr	r3, [r7, #4]
    242c:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    242e:	2b00      	cmp	r3, #0
    2430:	d04e      	beq.n	24d0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    2432:	687b      	ldr	r3, [r7, #4]
    2434:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2436:	2b00      	cmp	r3, #0
    2438:	d04a      	beq.n	24d0 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    243a:	687b      	ldr	r3, [r7, #4]
    243c:	681b      	ldr	r3, [r3, #0]
    243e:	7d1b      	ldrb	r3, [r3, #20]
    2440:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    2442:	687b      	ldr	r3, [r7, #4]
    2444:	7a9a      	ldrb	r2, [r3, #10]
    2446:	7afb      	ldrb	r3, [r7, #11]
    2448:	ea42 0303 	orr.w	r3, r2, r3
    244c:	b2da      	uxtb	r2, r3
    244e:	687b      	ldr	r3, [r7, #4]
    2450:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    2452:	7afb      	ldrb	r3, [r7, #11]
    2454:	f003 0320 	and.w	r3, r3, #32
    2458:	2b00      	cmp	r3, #0
    245a:	d029      	beq.n	24b0 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    245c:	f04f 0310 	mov.w	r3, #16
    2460:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    2462:	687b      	ldr	r3, [r7, #4]
    2464:	691a      	ldr	r2, [r3, #16]
    2466:	687b      	ldr	r3, [r7, #4]
    2468:	695b      	ldr	r3, [r3, #20]
    246a:	ebc3 0302 	rsb	r3, r3, r2
    246e:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    2470:	697b      	ldr	r3, [r7, #20]
    2472:	2b0f      	cmp	r3, #15
    2474:	d801      	bhi.n	247a <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    2476:	697b      	ldr	r3, [r7, #20]
    2478:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    247a:	f04f 0300 	mov.w	r3, #0
    247e:	60fb      	str	r3, [r7, #12]
    2480:	e012      	b.n	24a8 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    2482:	687b      	ldr	r3, [r7, #4]
    2484:	681b      	ldr	r3, [r3, #0]
    2486:	687a      	ldr	r2, [r7, #4]
    2488:	68d1      	ldr	r1, [r2, #12]
    248a:	687a      	ldr	r2, [r7, #4]
    248c:	6952      	ldr	r2, [r2, #20]
    248e:	440a      	add	r2, r1
    2490:	7812      	ldrb	r2, [r2, #0]
    2492:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    2494:	687b      	ldr	r3, [r7, #4]
    2496:	695b      	ldr	r3, [r3, #20]
    2498:	f103 0201 	add.w	r2, r3, #1
    249c:	687b      	ldr	r3, [r7, #4]
    249e:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    24a0:	68fb      	ldr	r3, [r7, #12]
    24a2:	f103 0301 	add.w	r3, r3, #1
    24a6:	60fb      	str	r3, [r7, #12]
    24a8:	68fa      	ldr	r2, [r7, #12]
    24aa:	693b      	ldr	r3, [r7, #16]
    24ac:	429a      	cmp	r2, r3
    24ae:	d3e8      	bcc.n	2482 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    24b0:	687b      	ldr	r3, [r7, #4]
    24b2:	695a      	ldr	r2, [r3, #20]
    24b4:	687b      	ldr	r3, [r7, #4]
    24b6:	691b      	ldr	r3, [r3, #16]
    24b8:	429a      	cmp	r2, r3
    24ba:	d109      	bne.n	24d0 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    24bc:	687b      	ldr	r3, [r7, #4]
    24be:	f04f 0200 	mov.w	r2, #0
    24c2:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    24c4:	687b      	ldr	r3, [r7, #4]
    24c6:	685b      	ldr	r3, [r3, #4]
    24c8:	f04f 0200 	mov.w	r2, #0
    24cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    24d0:	f107 071c 	add.w	r7, r7, #28
    24d4:	46bd      	mov	sp, r7
    24d6:	bc80      	pop	{r7}
    24d8:	4770      	bx	lr
    24da:	bf00      	nop

000024dc <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    24dc:	b580      	push	{r7, lr}
    24de:	b084      	sub	sp, #16
    24e0:	af00      	add	r7, sp, #0
    24e2:	60f8      	str	r0, [r7, #12]
    24e4:	60b9      	str	r1, [r7, #8]
    24e6:	4613      	mov	r3, r2
    24e8:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    24ea:	68fa      	ldr	r2, [r7, #12]
    24ec:	f240 6364 	movw	r3, #1636	; 0x664
    24f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24f4:	429a      	cmp	r2, r3
    24f6:	d007      	beq.n	2508 <MSS_UART_set_rx_handler+0x2c>
    24f8:	68fa      	ldr	r2, [r7, #12]
    24fa:	f240 633c 	movw	r3, #1596	; 0x63c
    24fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2502:	429a      	cmp	r2, r3
    2504:	d000      	beq.n	2508 <MSS_UART_set_rx_handler+0x2c>
    2506:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2508:	68bb      	ldr	r3, [r7, #8]
    250a:	2b00      	cmp	r3, #0
    250c:	d100      	bne.n	2510 <MSS_UART_set_rx_handler+0x34>
    250e:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    2510:	79fb      	ldrb	r3, [r7, #7]
    2512:	2bc0      	cmp	r3, #192	; 0xc0
    2514:	d900      	bls.n	2518 <MSS_UART_set_rx_handler+0x3c>
    2516:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2518:	68fa      	ldr	r2, [r7, #12]
    251a:	f240 6364 	movw	r3, #1636	; 0x664
    251e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2522:	429a      	cmp	r2, r3
    2524:	d006      	beq.n	2534 <MSS_UART_set_rx_handler+0x58>
    2526:	68fa      	ldr	r2, [r7, #12]
    2528:	f240 633c 	movw	r3, #1596	; 0x63c
    252c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2530:	429a      	cmp	r2, r3
    2532:	d123      	bne.n	257c <MSS_UART_set_rx_handler+0xa0>
    2534:	68bb      	ldr	r3, [r7, #8]
    2536:	2b00      	cmp	r3, #0
    2538:	d020      	beq.n	257c <MSS_UART_set_rx_handler+0xa0>
    253a:	79fb      	ldrb	r3, [r7, #7]
    253c:	2bc0      	cmp	r3, #192	; 0xc0
    253e:	d81d      	bhi.n	257c <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    2540:	68fb      	ldr	r3, [r7, #12]
    2542:	68ba      	ldr	r2, [r7, #8]
    2544:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    2546:	68fb      	ldr	r3, [r7, #12]
    2548:	681a      	ldr	r2, [r3, #0]
    254a:	79fb      	ldrb	r3, [r7, #7]
    254c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    2550:	f043 030a 	orr.w	r3, r3, #10
    2554:	b2db      	uxtb	r3, r3
    2556:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2558:	68fb      	ldr	r3, [r7, #12]
    255a:	891b      	ldrh	r3, [r3, #8]
    255c:	b21b      	sxth	r3, r3
    255e:	4618      	mov	r0, r3
    2560:	f7ff fb20 	bl	1ba4 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    2564:	68fb      	ldr	r3, [r7, #12]
    2566:	685b      	ldr	r3, [r3, #4]
    2568:	f04f 0201 	mov.w	r2, #1
    256c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2570:	68fb      	ldr	r3, [r7, #12]
    2572:	891b      	ldrh	r3, [r3, #8]
    2574:	b21b      	sxth	r3, r3
    2576:	4618      	mov	r0, r3
    2578:	f7ff fada 	bl	1b30 <NVIC_EnableIRQ>
    }
}
    257c:	f107 0710 	add.w	r7, r7, #16
    2580:	46bd      	mov	sp, r7
    2582:	bd80      	pop	{r7, pc}

00002584 <MSS_UART_set_loopback>:
MSS_UART_set_loopback
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    2584:	b480      	push	{r7}
    2586:	b083      	sub	sp, #12
    2588:	af00      	add	r7, sp, #0
    258a:	6078      	str	r0, [r7, #4]
    258c:	460b      	mov	r3, r1
    258e:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2590:	687a      	ldr	r2, [r7, #4]
    2592:	f240 6364 	movw	r3, #1636	; 0x664
    2596:	f2c2 0300 	movt	r3, #8192	; 0x2000
    259a:	429a      	cmp	r2, r3
    259c:	d007      	beq.n	25ae <MSS_UART_set_loopback+0x2a>
    259e:	687a      	ldr	r2, [r7, #4]
    25a0:	f240 633c 	movw	r3, #1596	; 0x63c
    25a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25a8:	429a      	cmp	r2, r3
    25aa:	d000      	beq.n	25ae <MSS_UART_set_loopback+0x2a>
    25ac:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    25ae:	687a      	ldr	r2, [r7, #4]
    25b0:	f240 6364 	movw	r3, #1636	; 0x664
    25b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25b8:	429a      	cmp	r2, r3
    25ba:	d006      	beq.n	25ca <MSS_UART_set_loopback+0x46>
    25bc:	687a      	ldr	r2, [r7, #4]
    25be:	f240 633c 	movw	r3, #1596	; 0x63c
    25c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25c6:	429a      	cmp	r2, r3
    25c8:	d10f      	bne.n	25ea <MSS_UART_set_loopback+0x66>
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    25ca:	78fb      	ldrb	r3, [r7, #3]
    25cc:	2b00      	cmp	r3, #0
    25ce:	d106      	bne.n	25de <MSS_UART_set_loopback+0x5a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    25d0:	687b      	ldr	r3, [r7, #4]
    25d2:	685b      	ldr	r3, [r3, #4]
    25d4:	f04f 0200 	mov.w	r2, #0
    25d8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    25dc:	e005      	b.n	25ea <MSS_UART_set_loopback+0x66>
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    25de:	687b      	ldr	r3, [r7, #4]
    25e0:	685b      	ldr	r3, [r3, #4]
    25e2:	f04f 0201 	mov.w	r2, #1
    25e6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
    }
}
    25ea:	f107 070c 	add.w	r7, r7, #12
    25ee:	46bd      	mov	sp, r7
    25f0:	bc80      	pop	{r7}
    25f2:	4770      	bx	lr

000025f4 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    25f4:	4668      	mov	r0, sp
    25f6:	f020 0107 	bic.w	r1, r0, #7
    25fa:	468d      	mov	sp, r1
    25fc:	b589      	push	{r0, r3, r7, lr}
    25fe:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    2600:	f240 6064 	movw	r0, #1636	; 0x664
    2604:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2608:	f7ff fe56 	bl	22b8 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    260c:	f04f 000a 	mov.w	r0, #10
    2610:	f7ff fac8 	bl	1ba4 <NVIC_ClearPendingIRQ>
}
    2614:	46bd      	mov	sp, r7
    2616:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    261a:	4685      	mov	sp, r0
    261c:	4770      	bx	lr
    261e:	bf00      	nop

00002620 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    2620:	4668      	mov	r0, sp
    2622:	f020 0107 	bic.w	r1, r0, #7
    2626:	468d      	mov	sp, r1
    2628:	b589      	push	{r0, r3, r7, lr}
    262a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    262c:	f240 603c 	movw	r0, #1596	; 0x63c
    2630:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2634:	f7ff fe40 	bl	22b8 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    2638:	f04f 000b 	mov.w	r0, #11
    263c:	f7ff fab2 	bl	1ba4 <NVIC_ClearPendingIRQ>
}
    2640:	46bd      	mov	sp, r7
    2642:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    2646:	4685      	mov	sp, r0
    2648:	4770      	bx	lr
    264a:	bf00      	nop

0000264c <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    264c:	b580      	push	{r7, lr}
    264e:	b082      	sub	sp, #8
    2650:	af00      	add	r7, sp, #0
    2652:	6078      	str	r0, [r7, #4]
    2654:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2656:	687a      	ldr	r2, [r7, #4]
    2658:	f240 6364 	movw	r3, #1636	; 0x664
    265c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2660:	429a      	cmp	r2, r3
    2662:	d007      	beq.n	2674 <MSS_UART_set_rxstatus_handler+0x28>
    2664:	687a      	ldr	r2, [r7, #4]
    2666:	f240 633c 	movw	r3, #1596	; 0x63c
    266a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    266e:	429a      	cmp	r2, r3
    2670:	d000      	beq.n	2674 <MSS_UART_set_rxstatus_handler+0x28>
    2672:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2674:	683b      	ldr	r3, [r7, #0]
    2676:	2b00      	cmp	r3, #0
    2678:	d100      	bne.n	267c <MSS_UART_set_rxstatus_handler+0x30>
    267a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    267c:	687a      	ldr	r2, [r7, #4]
    267e:	f240 6364 	movw	r3, #1636	; 0x664
    2682:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2686:	429a      	cmp	r2, r3
    2688:	d006      	beq.n	2698 <MSS_UART_set_rxstatus_handler+0x4c>
    268a:	687a      	ldr	r2, [r7, #4]
    268c:	f240 633c 	movw	r3, #1596	; 0x63c
    2690:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2694:	429a      	cmp	r2, r3
    2696:	d117      	bne.n	26c8 <MSS_UART_set_rxstatus_handler+0x7c>
    2698:	683b      	ldr	r3, [r7, #0]
    269a:	2b00      	cmp	r3, #0
    269c:	d014      	beq.n	26c8 <MSS_UART_set_rxstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    269e:	687b      	ldr	r3, [r7, #4]
    26a0:	683a      	ldr	r2, [r7, #0]
    26a2:	619a      	str	r2, [r3, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    26a4:	687b      	ldr	r3, [r7, #4]
    26a6:	891b      	ldrh	r3, [r3, #8]
    26a8:	b21b      	sxth	r3, r3
    26aa:	4618      	mov	r0, r3
    26ac:	f7ff fa7a 	bl	1ba4 <NVIC_ClearPendingIRQ>

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    26b0:	687b      	ldr	r3, [r7, #4]
    26b2:	685b      	ldr	r3, [r3, #4]
    26b4:	f04f 0201 	mov.w	r2, #1
    26b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    26bc:	687b      	ldr	r3, [r7, #4]
    26be:	891b      	ldrh	r3, [r3, #8]
    26c0:	b21b      	sxth	r3, r3
    26c2:	4618      	mov	r0, r3
    26c4:	f7ff fa34 	bl	1b30 <NVIC_EnableIRQ>
    }
}
    26c8:	f107 0708 	add.w	r7, r7, #8
    26cc:	46bd      	mov	sp, r7
    26ce:	bd80      	pop	{r7, pc}

000026d0 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    26d0:	b580      	push	{r7, lr}
    26d2:	b082      	sub	sp, #8
    26d4:	af00      	add	r7, sp, #0
    26d6:	6078      	str	r0, [r7, #4]
    26d8:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    26da:	687a      	ldr	r2, [r7, #4]
    26dc:	f240 6364 	movw	r3, #1636	; 0x664
    26e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26e4:	429a      	cmp	r2, r3
    26e6:	d007      	beq.n	26f8 <MSS_UART_set_tx_handler+0x28>
    26e8:	687a      	ldr	r2, [r7, #4]
    26ea:	f240 633c 	movw	r3, #1596	; 0x63c
    26ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26f2:	429a      	cmp	r2, r3
    26f4:	d000      	beq.n	26f8 <MSS_UART_set_tx_handler+0x28>
    26f6:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    26f8:	683b      	ldr	r3, [r7, #0]
    26fa:	2b00      	cmp	r3, #0
    26fc:	d100      	bne.n	2700 <MSS_UART_set_tx_handler+0x30>
    26fe:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2700:	687a      	ldr	r2, [r7, #4]
    2702:	f240 6364 	movw	r3, #1636	; 0x664
    2706:	f2c2 0300 	movt	r3, #8192	; 0x2000
    270a:	429a      	cmp	r2, r3
    270c:	d006      	beq.n	271c <MSS_UART_set_tx_handler+0x4c>
    270e:	687a      	ldr	r2, [r7, #4]
    2710:	f240 633c 	movw	r3, #1596	; 0x63c
    2714:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2718:	429a      	cmp	r2, r3
    271a:	d11f      	bne.n	275c <MSS_UART_set_tx_handler+0x8c>
    271c:	683b      	ldr	r3, [r7, #0]
    271e:	2b00      	cmp	r3, #0
    2720:	d01c      	beq.n	275c <MSS_UART_set_tx_handler+0x8c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    2722:	687b      	ldr	r3, [r7, #4]
    2724:	683a      	ldr	r2, [r7, #0]
    2726:	621a      	str	r2, [r3, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    2728:	687b      	ldr	r3, [r7, #4]
    272a:	f04f 0200 	mov.w	r2, #0
    272e:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = 0U;
    2730:	687b      	ldr	r3, [r7, #4]
    2732:	f04f 0200 	mov.w	r2, #0
    2736:	611a      	str	r2, [r3, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2738:	687b      	ldr	r3, [r7, #4]
    273a:	891b      	ldrh	r3, [r3, #8]
    273c:	b21b      	sxth	r3, r3
    273e:	4618      	mov	r0, r3
    2740:	f7ff fa30 	bl	1ba4 <NVIC_ClearPendingIRQ>

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    2744:	687b      	ldr	r3, [r7, #4]
    2746:	685b      	ldr	r3, [r3, #4]
    2748:	f04f 0201 	mov.w	r2, #1
    274c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2750:	687b      	ldr	r3, [r7, #4]
    2752:	891b      	ldrh	r3, [r3, #8]
    2754:	b21b      	sxth	r3, r3
    2756:	4618      	mov	r0, r3
    2758:	f7ff f9ea 	bl	1b30 <NVIC_EnableIRQ>
    }
}
    275c:	f107 0708 	add.w	r7, r7, #8
    2760:	46bd      	mov	sp, r7
    2762:	bd80      	pop	{r7, pc}

00002764 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2764:	b580      	push	{r7, lr}
    2766:	b082      	sub	sp, #8
    2768:	af00      	add	r7, sp, #0
    276a:	6078      	str	r0, [r7, #4]
    276c:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    276e:	687a      	ldr	r2, [r7, #4]
    2770:	f240 6364 	movw	r3, #1636	; 0x664
    2774:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2778:	429a      	cmp	r2, r3
    277a:	d007      	beq.n	278c <MSS_UART_set_modemstatus_handler+0x28>
    277c:	687a      	ldr	r2, [r7, #4]
    277e:	f240 633c 	movw	r3, #1596	; 0x63c
    2782:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2786:	429a      	cmp	r2, r3
    2788:	d000      	beq.n	278c <MSS_UART_set_modemstatus_handler+0x28>
    278a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    278c:	683b      	ldr	r3, [r7, #0]
    278e:	2b00      	cmp	r3, #0
    2790:	d100      	bne.n	2794 <MSS_UART_set_modemstatus_handler+0x30>
    2792:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2794:	687a      	ldr	r2, [r7, #4]
    2796:	f240 6364 	movw	r3, #1636	; 0x664
    279a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    279e:	429a      	cmp	r2, r3
    27a0:	d006      	beq.n	27b0 <MSS_UART_set_modemstatus_handler+0x4c>
    27a2:	687a      	ldr	r2, [r7, #4]
    27a4:	f240 633c 	movw	r3, #1596	; 0x63c
    27a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27ac:	429a      	cmp	r2, r3
    27ae:	d117      	bne.n	27e0 <MSS_UART_set_modemstatus_handler+0x7c>
    27b0:	683b      	ldr	r3, [r7, #0]
    27b2:	2b00      	cmp	r3, #0
    27b4:	d014      	beq.n	27e0 <MSS_UART_set_modemstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    27b6:	687b      	ldr	r3, [r7, #4]
    27b8:	683a      	ldr	r2, [r7, #0]
    27ba:	625a      	str	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    27bc:	687b      	ldr	r3, [r7, #4]
    27be:	891b      	ldrh	r3, [r3, #8]
    27c0:	b21b      	sxth	r3, r3
    27c2:	4618      	mov	r0, r3
    27c4:	f7ff f9ee 	bl	1ba4 <NVIC_ClearPendingIRQ>

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    27c8:	687b      	ldr	r3, [r7, #4]
    27ca:	685b      	ldr	r3, [r3, #4]
    27cc:	f04f 0201 	mov.w	r2, #1
    27d0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    27d4:	687b      	ldr	r3, [r7, #4]
    27d6:	891b      	ldrh	r3, [r3, #8]
    27d8:	b21b      	sxth	r3, r3
    27da:	4618      	mov	r0, r3
    27dc:	f7ff f9a8 	bl	1b30 <NVIC_EnableIRQ>
    }
}
    27e0:	f107 0708 	add.w	r7, r7, #8
    27e4:	46bd      	mov	sp, r7
    27e6:	bd80      	pop	{r7, pc}

000027e8 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    27e8:	b480      	push	{r7}
    27ea:	b089      	sub	sp, #36	; 0x24
    27ec:	af00      	add	r7, sp, #0
    27ee:	60f8      	str	r0, [r7, #12]
    27f0:	60b9      	str	r1, [r7, #8]
    27f2:	607a      	str	r2, [r7, #4]
    uint8_t status = 0U;
    27f4:	f04f 0300 	mov.w	r3, #0
    27f8:	75fb      	strb	r3, [r7, #23]
    size_t size_sent = 0U;
    27fa:	f04f 0300 	mov.w	r3, #0
    27fe:	61bb      	str	r3, [r7, #24]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2800:	68fa      	ldr	r2, [r7, #12]
    2802:	f240 6364 	movw	r3, #1636	; 0x664
    2806:	f2c2 0300 	movt	r3, #8192	; 0x2000
    280a:	429a      	cmp	r2, r3
    280c:	d007      	beq.n	281e <MSS_UART_fill_tx_fifo+0x36>
    280e:	68fa      	ldr	r2, [r7, #12]
    2810:	f240 633c 	movw	r3, #1596	; 0x63c
    2814:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2818:	429a      	cmp	r2, r3
    281a:	d000      	beq.n	281e <MSS_UART_fill_tx_fifo+0x36>
    281c:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    281e:	68bb      	ldr	r3, [r7, #8]
    2820:	2b00      	cmp	r3, #0
    2822:	d100      	bne.n	2826 <MSS_UART_fill_tx_fifo+0x3e>
    2824:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    2826:	687b      	ldr	r3, [r7, #4]
    2828:	2b00      	cmp	r3, #0
    282a:	d100      	bne.n	282e <MSS_UART_fill_tx_fifo+0x46>
    282c:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    282e:	68fa      	ldr	r2, [r7, #12]
    2830:	f240 6364 	movw	r3, #1636	; 0x664
    2834:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2838:	429a      	cmp	r2, r3
    283a:	d006      	beq.n	284a <MSS_UART_fill_tx_fifo+0x62>
    283c:	68fa      	ldr	r2, [r7, #12]
    283e:	f240 633c 	movw	r3, #1596	; 0x63c
    2842:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2846:	429a      	cmp	r2, r3
    2848:	d131      	bne.n	28ae <MSS_UART_fill_tx_fifo+0xc6>
    284a:	68bb      	ldr	r3, [r7, #8]
    284c:	2b00      	cmp	r3, #0
    284e:	d02e      	beq.n	28ae <MSS_UART_fill_tx_fifo+0xc6>
    2850:	687b      	ldr	r3, [r7, #4]
    2852:	2b00      	cmp	r3, #0
    2854:	d02b      	beq.n	28ae <MSS_UART_fill_tx_fifo+0xc6>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    2856:	68fb      	ldr	r3, [r7, #12]
    2858:	681b      	ldr	r3, [r3, #0]
    285a:	7d1b      	ldrb	r3, [r3, #20]
    285c:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    285e:	68fb      	ldr	r3, [r7, #12]
    2860:	7a9a      	ldrb	r2, [r3, #10]
    2862:	7dfb      	ldrb	r3, [r7, #23]
    2864:	ea42 0303 	orr.w	r3, r2, r3
    2868:	b2da      	uxtb	r2, r3
    286a:	68fb      	ldr	r3, [r7, #12]
    286c:	729a      	strb	r2, [r3, #10]

        if( status & MSS_UART_THRE )
    286e:	7dfb      	ldrb	r3, [r7, #23]
    2870:	f003 0320 	and.w	r3, r3, #32
    2874:	2b00      	cmp	r3, #0
    2876:	d01a      	beq.n	28ae <MSS_UART_fill_tx_fifo+0xc6>
        {
            uint32_t fill_size = TX_FIFO_SIZE;
    2878:	f04f 0310 	mov.w	r3, #16
    287c:	61fb      	str	r3, [r7, #28]

            if ( tx_size < TX_FIFO_SIZE )
    287e:	687b      	ldr	r3, [r7, #4]
    2880:	2b0f      	cmp	r3, #15
    2882:	d801      	bhi.n	2888 <MSS_UART_fill_tx_fifo+0xa0>
            {
                fill_size = tx_size;
    2884:	687b      	ldr	r3, [r7, #4]
    2886:	61fb      	str	r3, [r7, #28]
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2888:	f04f 0300 	mov.w	r3, #0
    288c:	61bb      	str	r3, [r7, #24]
    288e:	e00a      	b.n	28a6 <MSS_UART_fill_tx_fifo+0xbe>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    2890:	68fb      	ldr	r3, [r7, #12]
    2892:	681b      	ldr	r3, [r3, #0]
    2894:	68b9      	ldr	r1, [r7, #8]
    2896:	69ba      	ldr	r2, [r7, #24]
    2898:	440a      	add	r2, r1
    289a:	7812      	ldrb	r2, [r2, #0]
    289c:	701a      	strb	r2, [r3, #0]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    289e:	69bb      	ldr	r3, [r7, #24]
    28a0:	f103 0301 	add.w	r3, r3, #1
    28a4:	61bb      	str	r3, [r7, #24]
    28a6:	69ba      	ldr	r2, [r7, #24]
    28a8:	69fb      	ldr	r3, [r7, #28]
    28aa:	429a      	cmp	r2, r3
    28ac:	d3f0      	bcc.n	2890 <MSS_UART_fill_tx_fifo+0xa8>
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
    28ae:	69bb      	ldr	r3, [r7, #24]
}
    28b0:	4618      	mov	r0, r3
    28b2:	f107 0724 	add.w	r7, r7, #36	; 0x24
    28b6:	46bd      	mov	sp, r7
    28b8:	bc80      	pop	{r7}
    28ba:	4770      	bx	lr

000028bc <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    28bc:	b480      	push	{r7}
    28be:	b085      	sub	sp, #20
    28c0:	af00      	add	r7, sp, #0
    28c2:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    28c4:	f04f 33ff 	mov.w	r3, #4294967295
    28c8:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    28ca:	687a      	ldr	r2, [r7, #4]
    28cc:	f240 6364 	movw	r3, #1636	; 0x664
    28d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28d4:	429a      	cmp	r2, r3
    28d6:	d007      	beq.n	28e8 <MSS_UART_get_rx_status+0x2c>
    28d8:	687a      	ldr	r2, [r7, #4]
    28da:	f240 633c 	movw	r3, #1596	; 0x63c
    28de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28e2:	429a      	cmp	r2, r3
    28e4:	d000      	beq.n	28e8 <MSS_UART_get_rx_status+0x2c>
    28e6:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    28e8:	687a      	ldr	r2, [r7, #4]
    28ea:	f240 6364 	movw	r3, #1636	; 0x664
    28ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    28f2:	429a      	cmp	r2, r3
    28f4:	d006      	beq.n	2904 <MSS_UART_get_rx_status+0x48>
    28f6:	687a      	ldr	r2, [r7, #4]
    28f8:	f240 633c 	movw	r3, #1596	; 0x63c
    28fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2900:	429a      	cmp	r2, r3
    2902:	d113      	bne.n	292c <MSS_UART_get_rx_status+0x70>
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    2904:	687b      	ldr	r3, [r7, #4]
    2906:	7a9a      	ldrb	r2, [r3, #10]
    2908:	687b      	ldr	r3, [r7, #4]
    290a:	681b      	ldr	r3, [r3, #0]
    290c:	7d1b      	ldrb	r3, [r3, #20]
    290e:	b2db      	uxtb	r3, r3
    2910:	ea42 0303 	orr.w	r3, r2, r3
    2914:	b2da      	uxtb	r2, r3
    2916:	687b      	ldr	r3, [r7, #4]
    2918:	729a      	strb	r2, [r3, #10]
        status = (this_uart->status & STATUS_ERROR_MASK );
    291a:	687b      	ldr	r3, [r7, #4]
    291c:	7a9b      	ldrb	r3, [r3, #10]
    291e:	f023 0361 	bic.w	r3, r3, #97	; 0x61
    2922:	73fb      	strb	r3, [r7, #15]
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    2924:	687b      	ldr	r3, [r7, #4]
    2926:	f04f 0200 	mov.w	r2, #0
    292a:	729a      	strb	r2, [r3, #10]
    }
    return status;
    292c:	7bfb      	ldrb	r3, [r7, #15]
}
    292e:	4618      	mov	r0, r3
    2930:	f107 0714 	add.w	r7, r7, #20
    2934:	46bd      	mov	sp, r7
    2936:	bc80      	pop	{r7}
    2938:	4770      	bx	lr
    293a:	bf00      	nop

0000293c <MSS_UART_get_modem_status>:
uint8_t
MSS_UART_get_modem_status
(
    mss_uart_instance_t * this_uart
)
{
    293c:	b480      	push	{r7}
    293e:	b085      	sub	sp, #20
    2940:	af00      	add	r7, sp, #0
    2942:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2944:	f04f 33ff 	mov.w	r3, #4294967295
    2948:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    294a:	687a      	ldr	r2, [r7, #4]
    294c:	f240 6364 	movw	r3, #1636	; 0x664
    2950:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2954:	429a      	cmp	r2, r3
    2956:	d007      	beq.n	2968 <MSS_UART_get_modem_status+0x2c>
    2958:	687a      	ldr	r2, [r7, #4]
    295a:	f240 633c 	movw	r3, #1596	; 0x63c
    295e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2962:	429a      	cmp	r2, r3
    2964:	d000      	beq.n	2968 <MSS_UART_get_modem_status+0x2c>
    2966:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2968:	687a      	ldr	r2, [r7, #4]
    296a:	f240 6364 	movw	r3, #1636	; 0x664
    296e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2972:	429a      	cmp	r2, r3
    2974:	d006      	beq.n	2984 <MSS_UART_get_modem_status+0x48>
    2976:	687a      	ldr	r2, [r7, #4]
    2978:	f240 633c 	movw	r3, #1596	; 0x63c
    297c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2980:	429a      	cmp	r2, r3
    2982:	d103      	bne.n	298c <MSS_UART_get_modem_status+0x50>
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    2984:	687b      	ldr	r3, [r7, #4]
    2986:	681b      	ldr	r3, [r3, #0]
    2988:	7e1b      	ldrb	r3, [r3, #24]
    298a:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    298c:	7bfb      	ldrb	r3, [r7, #15]
}
    298e:	4618      	mov	r0, r3
    2990:	f107 0714 	add.w	r7, r7, #20
    2994:	46bd      	mov	sp, r7
    2996:	bc80      	pop	{r7}
    2998:	4770      	bx	lr
    299a:	bf00      	nop

0000299c <MSS_UART_get_tx_status>:
uint8_t
MSS_UART_get_tx_status
(
    mss_uart_instance_t * this_uart
)
{
    299c:	b480      	push	{r7}
    299e:	b085      	sub	sp, #20
    29a0:	af00      	add	r7, sp, #0
    29a2:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_TX_BUSY;
    29a4:	f04f 0300 	mov.w	r3, #0
    29a8:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    29aa:	687a      	ldr	r2, [r7, #4]
    29ac:	f240 6364 	movw	r3, #1636	; 0x664
    29b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29b4:	429a      	cmp	r2, r3
    29b6:	d007      	beq.n	29c8 <MSS_UART_get_tx_status+0x2c>
    29b8:	687a      	ldr	r2, [r7, #4]
    29ba:	f240 633c 	movw	r3, #1596	; 0x63c
    29be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29c2:	429a      	cmp	r2, r3
    29c4:	d000      	beq.n	29c8 <MSS_UART_get_tx_status+0x2c>
    29c6:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    29c8:	687a      	ldr	r2, [r7, #4]
    29ca:	f240 6364 	movw	r3, #1636	; 0x664
    29ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29d2:	429a      	cmp	r2, r3
    29d4:	d006      	beq.n	29e4 <MSS_UART_get_tx_status+0x48>
    29d6:	687a      	ldr	r2, [r7, #4]
    29d8:	f240 633c 	movw	r3, #1596	; 0x63c
    29dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29e0:	429a      	cmp	r2, r3
    29e2:	d10f      	bne.n	2a04 <MSS_UART_get_tx_status+0x68>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    29e4:	687b      	ldr	r3, [r7, #4]
    29e6:	681b      	ldr	r3, [r3, #0]
    29e8:	7d1b      	ldrb	r3, [r3, #20]
    29ea:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    29ec:	687b      	ldr	r3, [r7, #4]
    29ee:	7a9a      	ldrb	r2, [r3, #10]
    29f0:	7bfb      	ldrb	r3, [r7, #15]
    29f2:	ea42 0303 	orr.w	r3, r2, r3
    29f6:	b2da      	uxtb	r2, r3
    29f8:	687b      	ldr	r3, [r7, #4]
    29fa:	729a      	strb	r2, [r3, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    29fc:	7bfb      	ldrb	r3, [r7, #15]
    29fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
    2a02:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2a04:	7bfb      	ldrb	r3, [r7, #15]
}
    2a06:	4618      	mov	r0, r3
    2a08:	f107 0714 	add.w	r7, r7, #20
    2a0c:	46bd      	mov	sp, r7
    2a0e:	bc80      	pop	{r7}
    2a10:	4770      	bx	lr
    2a12:	bf00      	nop

00002a14 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2a14:	b480      	push	{r7}
    2a16:	b083      	sub	sp, #12
    2a18:	af00      	add	r7, sp, #0
    2a1a:	4603      	mov	r3, r0
    2a1c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2a1e:	f24e 1300 	movw	r3, #57600	; 0xe100
    2a22:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2a26:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2a2a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2a2e:	88f9      	ldrh	r1, [r7, #6]
    2a30:	f001 011f 	and.w	r1, r1, #31
    2a34:	f04f 0001 	mov.w	r0, #1
    2a38:	fa00 f101 	lsl.w	r1, r0, r1
    2a3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2a40:	f107 070c 	add.w	r7, r7, #12
    2a44:	46bd      	mov	sp, r7
    2a46:	bc80      	pop	{r7}
    2a48:	4770      	bx	lr
    2a4a:	bf00      	nop

00002a4c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2a4c:	b480      	push	{r7}
    2a4e:	b083      	sub	sp, #12
    2a50:	af00      	add	r7, sp, #0
    2a52:	4603      	mov	r3, r0
    2a54:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2a56:	f24e 1300 	movw	r3, #57600	; 0xe100
    2a5a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2a5e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2a62:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2a66:	88f9      	ldrh	r1, [r7, #6]
    2a68:	f001 011f 	and.w	r1, r1, #31
    2a6c:	f04f 0001 	mov.w	r0, #1
    2a70:	fa00 f101 	lsl.w	r1, r0, r1
    2a74:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2a78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2a7c:	f107 070c 	add.w	r7, r7, #12
    2a80:	46bd      	mov	sp, r7
    2a82:	bc80      	pop	{r7}
    2a84:	4770      	bx	lr
    2a86:	bf00      	nop

00002a88 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    2a88:	b580      	push	{r7, lr}
    2a8a:	b082      	sub	sp, #8
    2a8c:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    2a8e:	f242 0300 	movw	r3, #8192	; 0x2000
    2a92:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2a96:	f242 0200 	movw	r2, #8192	; 0x2000
    2a9a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2a9e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2aa0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    2aa4:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    2aa6:	f04f 0300 	mov.w	r3, #0
    2aaa:	607b      	str	r3, [r7, #4]
    2aac:	e00e      	b.n	2acc <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    2aae:	687a      	ldr	r2, [r7, #4]
    2ab0:	f641 03f0 	movw	r3, #6384	; 0x18f0
    2ab4:	f2c0 0301 	movt	r3, #1
    2ab8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2abc:	b21b      	sxth	r3, r3
    2abe:	4618      	mov	r0, r3
    2ac0:	f7ff ffc4 	bl	2a4c <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    2ac4:	687b      	ldr	r3, [r7, #4]
    2ac6:	f103 0301 	add.w	r3, r3, #1
    2aca:	607b      	str	r3, [r7, #4]
    2acc:	687b      	ldr	r3, [r7, #4]
    2ace:	2b1f      	cmp	r3, #31
    2ad0:	d9ed      	bls.n	2aae <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    2ad2:	f242 0300 	movw	r3, #8192	; 0x2000
    2ad6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2ada:	f242 0200 	movw	r2, #8192	; 0x2000
    2ade:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2ae2:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2ae4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    2ae8:	631a      	str	r2, [r3, #48]	; 0x30
}
    2aea:	f107 0708 	add.w	r7, r7, #8
    2aee:	46bd      	mov	sp, r7
    2af0:	bd80      	pop	{r7, pc}
    2af2:	bf00      	nop

00002af4 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    2af4:	b480      	push	{r7}
    2af6:	b085      	sub	sp, #20
    2af8:	af00      	add	r7, sp, #0
    2afa:	4603      	mov	r3, r0
    2afc:	6039      	str	r1, [r7, #0]
    2afe:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    2b00:	79fb      	ldrb	r3, [r7, #7]
    2b02:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2b04:	68fb      	ldr	r3, [r7, #12]
    2b06:	2b1f      	cmp	r3, #31
    2b08:	d900      	bls.n	2b0c <MSS_GPIO_config+0x18>
    2b0a:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    2b0c:	68fb      	ldr	r3, [r7, #12]
    2b0e:	2b1f      	cmp	r3, #31
    2b10:	d808      	bhi.n	2b24 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    2b12:	68fa      	ldr	r2, [r7, #12]
    2b14:	f641 0370 	movw	r3, #6256	; 0x1870
    2b18:	f2c0 0301 	movt	r3, #1
    2b1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2b20:	683a      	ldr	r2, [r7, #0]
    2b22:	601a      	str	r2, [r3, #0]
    }
}
    2b24:	f107 0714 	add.w	r7, r7, #20
    2b28:	46bd      	mov	sp, r7
    2b2a:	bc80      	pop	{r7}
    2b2c:	4770      	bx	lr
    2b2e:	bf00      	nop

00002b30 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    2b30:	b480      	push	{r7}
    2b32:	b085      	sub	sp, #20
    2b34:	af00      	add	r7, sp, #0
    2b36:	4602      	mov	r2, r0
    2b38:	460b      	mov	r3, r1
    2b3a:	71fa      	strb	r2, [r7, #7]
    2b3c:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    2b3e:	79fb      	ldrb	r3, [r7, #7]
    2b40:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2b42:	68fb      	ldr	r3, [r7, #12]
    2b44:	2b1f      	cmp	r3, #31
    2b46:	d900      	bls.n	2b4a <MSS_GPIO_set_output+0x1a>
    2b48:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2b4a:	68fb      	ldr	r3, [r7, #12]
    2b4c:	2b1f      	cmp	r3, #31
    2b4e:	d809      	bhi.n	2b64 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    2b50:	f240 0300 	movw	r3, #0
    2b54:	f2c4 2326 	movt	r3, #16934	; 0x4226
    2b58:	68fa      	ldr	r2, [r7, #12]
    2b5a:	79b9      	ldrb	r1, [r7, #6]
    2b5c:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    2b60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    2b64:	f107 0714 	add.w	r7, r7, #20
    2b68:	46bd      	mov	sp, r7
    2b6a:	bc80      	pop	{r7}
    2b6c:	4770      	bx	lr
    2b6e:	bf00      	nop

00002b70 <MSS_GPIO_drive_inout>:
void MSS_GPIO_drive_inout
(
    mss_gpio_id_t port_id,
    mss_gpio_inout_state_t inout_state
)
{
    2b70:	b480      	push	{r7}
    2b72:	b087      	sub	sp, #28
    2b74:	af00      	add	r7, sp, #0
    2b76:	4602      	mov	r2, r0
    2b78:	460b      	mov	r3, r1
    2b7a:	71fa      	strb	r2, [r7, #7]
    2b7c:	71bb      	strb	r3, [r7, #6]
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    2b7e:	79fb      	ldrb	r3, [r7, #7]
    2b80:	617b      	str	r3, [r7, #20]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2b82:	697b      	ldr	r3, [r7, #20]
    2b84:	2b1f      	cmp	r3, #31
    2b86:	d900      	bls.n	2b8a <MSS_GPIO_drive_inout+0x1a>
    2b88:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2b8a:	697b      	ldr	r3, [r7, #20]
    2b8c:	2b1f      	cmp	r3, #31
    2b8e:	d87d      	bhi.n	2c8c <MSS_GPIO_drive_inout+0x11c>
    {
        switch( inout_state )
    2b90:	79bb      	ldrb	r3, [r7, #6]
    2b92:	2b01      	cmp	r3, #1
    2b94:	d004      	beq.n	2ba0 <MSS_GPIO_drive_inout+0x30>
    2b96:	2b02      	cmp	r3, #2
    2b98:	d060      	beq.n	2c5c <MSS_GPIO_drive_inout+0xec>
    2b9a:	2b00      	cmp	r3, #0
    2b9c:	d02e      	beq.n	2bfc <MSS_GPIO_drive_inout+0x8c>
    2b9e:	e074      	b.n	2c8a <MSS_GPIO_drive_inout+0x11a>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    2ba0:	f243 0300 	movw	r3, #12288	; 0x3000
    2ba4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    2bac:	60fb      	str	r3, [r7, #12]
            outputs_state |= (uint32_t)1 << gpio_idx;
    2bae:	697b      	ldr	r3, [r7, #20]
    2bb0:	f04f 0201 	mov.w	r2, #1
    2bb4:	fa02 f303 	lsl.w	r3, r2, r3
    2bb8:	68fa      	ldr	r2, [r7, #12]
    2bba:	ea42 0303 	orr.w	r3, r2, r3
    2bbe:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    2bc0:	f243 0300 	movw	r3, #12288	; 0x3000
    2bc4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2bc8:	68fa      	ldr	r2, [r7, #12]
    2bca:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    2bce:	697a      	ldr	r2, [r7, #20]
    2bd0:	f641 0370 	movw	r3, #6256	; 0x1870
    2bd4:	f2c0 0301 	movt	r3, #1
    2bd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2bdc:	681b      	ldr	r3, [r3, #0]
    2bde:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    2be0:	693b      	ldr	r3, [r7, #16]
    2be2:	f043 0304 	orr.w	r3, r3, #4
    2be6:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    2be8:	697a      	ldr	r2, [r7, #20]
    2bea:	f641 0370 	movw	r3, #6256	; 0x1870
    2bee:	f2c0 0301 	movt	r3, #1
    2bf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2bf6:	693a      	ldr	r2, [r7, #16]
    2bf8:	601a      	str	r2, [r3, #0]
            break;
    2bfa:	e047      	b.n	2c8c <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    2bfc:	f243 0300 	movw	r3, #12288	; 0x3000
    2c00:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2c04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    2c08:	60fb      	str	r3, [r7, #12]
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    2c0a:	697b      	ldr	r3, [r7, #20]
    2c0c:	f04f 0201 	mov.w	r2, #1
    2c10:	fa02 f303 	lsl.w	r3, r2, r3
    2c14:	ea6f 0303 	mvn.w	r3, r3
    2c18:	68fa      	ldr	r2, [r7, #12]
    2c1a:	ea02 0303 	and.w	r3, r2, r3
    2c1e:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    2c20:	f243 0300 	movw	r3, #12288	; 0x3000
    2c24:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2c28:	68fa      	ldr	r2, [r7, #12]
    2c2a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    2c2e:	697a      	ldr	r2, [r7, #20]
    2c30:	f641 0370 	movw	r3, #6256	; 0x1870
    2c34:	f2c0 0301 	movt	r3, #1
    2c38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2c3c:	681b      	ldr	r3, [r3, #0]
    2c3e:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    2c40:	693b      	ldr	r3, [r7, #16]
    2c42:	f043 0304 	orr.w	r3, r3, #4
    2c46:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    2c48:	697a      	ldr	r2, [r7, #20]
    2c4a:	f641 0370 	movw	r3, #6256	; 0x1870
    2c4e:	f2c0 0301 	movt	r3, #1
    2c52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2c56:	693a      	ldr	r2, [r7, #16]
    2c58:	601a      	str	r2, [r3, #0]
            break;
    2c5a:	e017      	b.n	2c8c <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    2c5c:	697a      	ldr	r2, [r7, #20]
    2c5e:	f641 0370 	movw	r3, #6256	; 0x1870
    2c62:	f2c0 0301 	movt	r3, #1
    2c66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2c6a:	681b      	ldr	r3, [r3, #0]
    2c6c:	613b      	str	r3, [r7, #16]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    2c6e:	693b      	ldr	r3, [r7, #16]
    2c70:	f023 0304 	bic.w	r3, r3, #4
    2c74:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    2c76:	697a      	ldr	r2, [r7, #20]
    2c78:	f641 0370 	movw	r3, #6256	; 0x1870
    2c7c:	f2c0 0301 	movt	r3, #1
    2c80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2c84:	693a      	ldr	r2, [r7, #16]
    2c86:	601a      	str	r2, [r3, #0]
            break;
    2c88:	e000      	b.n	2c8c <MSS_GPIO_drive_inout+0x11c>
            
        default:
            ASSERT(0);
    2c8a:	be00      	bkpt	0x0000
            break;
        }
    }
}
    2c8c:	f107 071c 	add.w	r7, r7, #28
    2c90:	46bd      	mov	sp, r7
    2c92:	bc80      	pop	{r7}
    2c94:	4770      	bx	lr
    2c96:	bf00      	nop

00002c98 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    2c98:	b580      	push	{r7, lr}
    2c9a:	b084      	sub	sp, #16
    2c9c:	af00      	add	r7, sp, #0
    2c9e:	4603      	mov	r3, r0
    2ca0:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    2ca2:	79fb      	ldrb	r3, [r7, #7]
    2ca4:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2ca6:	68fb      	ldr	r3, [r7, #12]
    2ca8:	2b1f      	cmp	r3, #31
    2caa:	d900      	bls.n	2cae <MSS_GPIO_enable_irq+0x16>
    2cac:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2cae:	68fb      	ldr	r3, [r7, #12]
    2cb0:	2b1f      	cmp	r3, #31
    2cb2:	d81e      	bhi.n	2cf2 <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    2cb4:	68fa      	ldr	r2, [r7, #12]
    2cb6:	f641 0370 	movw	r3, #6256	; 0x1870
    2cba:	f2c0 0301 	movt	r3, #1
    2cbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2cc2:	681b      	ldr	r3, [r3, #0]
    2cc4:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    2cc6:	68fa      	ldr	r2, [r7, #12]
    2cc8:	f641 0370 	movw	r3, #6256	; 0x1870
    2ccc:	f2c0 0301 	movt	r3, #1
    2cd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2cd4:	68ba      	ldr	r2, [r7, #8]
    2cd6:	f042 0208 	orr.w	r2, r2, #8
    2cda:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    2cdc:	68fa      	ldr	r2, [r7, #12]
    2cde:	f641 03f0 	movw	r3, #6384	; 0x18f0
    2ce2:	f2c0 0301 	movt	r3, #1
    2ce6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2cea:	b21b      	sxth	r3, r3
    2cec:	4618      	mov	r0, r3
    2cee:	f7ff fe91 	bl	2a14 <NVIC_EnableIRQ>
    }
}
    2cf2:	f107 0710 	add.w	r7, r7, #16
    2cf6:	46bd      	mov	sp, r7
    2cf8:	bd80      	pop	{r7, pc}
    2cfa:	bf00      	nop

00002cfc <MSS_GPIO_disable_irq>:
 */
void MSS_GPIO_disable_irq
(
    mss_gpio_id_t port_id
)
{
    2cfc:	b480      	push	{r7}
    2cfe:	b085      	sub	sp, #20
    2d00:	af00      	add	r7, sp, #0
    2d02:	4603      	mov	r3, r0
    2d04:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    2d06:	79fb      	ldrb	r3, [r7, #7]
    2d08:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2d0a:	68fb      	ldr	r3, [r7, #12]
    2d0c:	2b1f      	cmp	r3, #31
    2d0e:	d900      	bls.n	2d12 <MSS_GPIO_disable_irq+0x16>
    2d10:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    2d12:	68fb      	ldr	r3, [r7, #12]
    2d14:	2b1f      	cmp	r3, #31
    2d16:	d813      	bhi.n	2d40 <MSS_GPIO_disable_irq+0x44>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    2d18:	68fa      	ldr	r2, [r7, #12]
    2d1a:	f641 0370 	movw	r3, #6256	; 0x1870
    2d1e:	f2c0 0301 	movt	r3, #1
    2d22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2d26:	681b      	ldr	r3, [r3, #0]
    2d28:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
    2d2a:	68fa      	ldr	r2, [r7, #12]
    2d2c:	f641 0370 	movw	r3, #6256	; 0x1870
    2d30:	f2c0 0301 	movt	r3, #1
    2d34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    2d38:	68ba      	ldr	r2, [r7, #8]
    2d3a:	f022 0208 	bic.w	r2, r2, #8
    2d3e:	601a      	str	r2, [r3, #0]
    }
}
    2d40:	f107 0714 	add.w	r7, r7, #20
    2d44:	46bd      	mov	sp, r7
    2d46:	bc80      	pop	{r7}
    2d48:	4770      	bx	lr
    2d4a:	bf00      	nop

00002d4c <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    2d4c:	b580      	push	{r7, lr}
    2d4e:	b084      	sub	sp, #16
    2d50:	af00      	add	r7, sp, #0
    2d52:	4603      	mov	r3, r0
    2d54:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    2d56:	79fb      	ldrb	r3, [r7, #7]
    2d58:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    2d5a:	68fb      	ldr	r3, [r7, #12]
    2d5c:	2b1f      	cmp	r3, #31
    2d5e:	d900      	bls.n	2d62 <MSS_GPIO_clear_irq+0x16>
    2d60:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    2d62:	68fb      	ldr	r3, [r7, #12]
    2d64:	2b1f      	cmp	r3, #31
    2d66:	d815      	bhi.n	2d94 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    2d68:	f243 0300 	movw	r3, #12288	; 0x3000
    2d6c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2d70:	68fa      	ldr	r2, [r7, #12]
    2d72:	f04f 0101 	mov.w	r1, #1
    2d76:	fa01 f202 	lsl.w	r2, r1, r2
    2d7a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    2d7e:	68fa      	ldr	r2, [r7, #12]
    2d80:	f641 03f0 	movw	r3, #6384	; 0x18f0
    2d84:	f2c0 0301 	movt	r3, #1
    2d88:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    2d8c:	b21b      	sxth	r3, r3
    2d8e:	4618      	mov	r0, r3
    2d90:	f7ff fe5c 	bl	2a4c <NVIC_ClearPendingIRQ>
    }
}
    2d94:	f107 0710 	add.w	r7, r7, #16
    2d98:	46bd      	mov	sp, r7
    2d9a:	bd80      	pop	{r7, pc}

00002d9c <ACE_get_channel_type>:
channel_type_t
ACE_get_channel_type
(
    ace_channel_handle_t    channel_handle
)
{
    2d9c:	b480      	push	{r7}
    2d9e:	b085      	sub	sp, #20
    2da0:	af00      	add	r7, sp, #0
    2da2:	4603      	mov	r3, r0
    2da4:	71fb      	strb	r3, [r7, #7]
    channel_type_t channel_type = VOLTAGE;
    2da6:	f04f 0300 	mov.w	r3, #0
    2daa:	73fb      	strb	r3, [r7, #15]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    2dac:	79fb      	ldrb	r3, [r7, #7]
    2dae:	2b00      	cmp	r3, #0
    2db0:	d000      	beq.n	2db4 <ACE_get_channel_type+0x18>
    2db2:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    2db4:	79fb      	ldrb	r3, [r7, #7]
    2db6:	2b00      	cmp	r3, #0
    2db8:	d107      	bne.n	2dca <ACE_get_channel_type+0x2e>
    {
        channel_type = channel_type_lut_h[channel_handle];
    2dba:	79fa      	ldrb	r2, [r7, #7]
    2dbc:	f240 53c0 	movw	r3, #1472	; 0x5c0
    2dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dc4:	5c9b      	ldrb	r3, [r3, r2]
    2dc6:	73fb      	strb	r3, [r7, #15]
    2dc8:	e002      	b.n	2dd0 <ACE_get_channel_type+0x34>
    }
    else
    {
        channel_type = VOLTAGE;
    2dca:	f04f 0300 	mov.w	r3, #0
    2dce:	73fb      	strb	r3, [r7, #15]
    }
    
    return channel_type;
    2dd0:	7bfb      	ldrb	r3, [r7, #15]
}
    2dd2:	4618      	mov	r0, r3
    2dd4:	f107 0714 	add.w	r7, r7, #20
    2dd8:	46bd      	mov	sp, r7
    2dda:	bc80      	pop	{r7}
    2ddc:	4770      	bx	lr
    2dde:	bf00      	nop

00002de0 <ACE_convert_adc_input_to_mV>:
uint32_t ACE_convert_adc_input_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    2de0:	b480      	push	{r7}
    2de2:	b085      	sub	sp, #20
    2de4:	af00      	add	r7, sp, #0
    2de6:	4602      	mov	r2, r0
    2de8:	460b      	mov	r3, r1
    2dea:	71fa      	strb	r2, [r7, #7]
    2dec:	80bb      	strh	r3, [r7, #4]
    uint32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    2dee:	79fa      	ldrb	r2, [r7, #7]
    2df0:	f240 0318 	movw	r3, #24
    2df4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2df8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2dfc:	4413      	add	r3, r2
    2dfe:	791b      	ldrb	r3, [r3, #4]
    2e00:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    2e02:	7bbb      	ldrb	r3, [r7, #14]
    2e04:	ea4f 1313 	mov.w	r3, r3, lsr #4
    2e08:	73fb      	strb	r3, [r7, #15]
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
    2e0a:	7bfb      	ldrb	r3, [r7, #15]
    2e0c:	f240 0210 	movw	r2, #16
    2e10:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2e14:	ea4f 0383 	mov.w	r3, r3, lsl #2
    2e18:	4413      	add	r3, r2
    2e1a:	885b      	ldrh	r3, [r3, #2]
    2e1c:	88ba      	ldrh	r2, [r7, #4]
    2e1e:	fb02 f203 	mul.w	r2, r2, r3
    2e22:	7bf9      	ldrb	r1, [r7, #15]
    2e24:	f240 0310 	movw	r3, #16
    2e28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2e2c:	f833 3021 	ldrh.w	r3, [r3, r1, lsl #2]
    2e30:	fbb2 f3f3 	udiv	r3, r2, r3
    2e34:	60bb      	str	r3, [r7, #8]
    
    return voltage;
    2e36:	68bb      	ldr	r3, [r7, #8]
}
    2e38:	4618      	mov	r0, r3
    2e3a:	f107 0714 	add.w	r7, r7, #20
    2e3e:	46bd      	mov	sp, r7
    2e40:	bc80      	pop	{r7}
    2e42:	4770      	bx	lr

00002e44 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    2e44:	b480      	push	{r7}
    2e46:	b087      	sub	sp, #28
    2e48:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    2e4a:	f240 0300 	movw	r3, #0
    2e4e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2e52:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    2e56:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    2e58:	f240 0300 	movw	r3, #0
    2e5c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2e60:	f04f 0200 	mov.w	r2, #0
    2e64:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    2e68:	f04f 0300 	mov.w	r3, #0
    2e6c:	71fb      	strb	r3, [r7, #7]
    2e6e:	e039      	b.n	2ee4 <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    2e70:	79fb      	ldrb	r3, [r7, #7]
    2e72:	ea4f 0353 	mov.w	r3, r3, lsr #1
    2e76:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    2e78:	f240 0200 	movw	r2, #0
    2e7c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    2e80:	7c79      	ldrb	r1, [r7, #17]
    2e82:	460b      	mov	r3, r1
    2e84:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2e88:	440b      	add	r3, r1
    2e8a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    2e8e:	4413      	add	r3, r2
    2e90:	f503 7308 	add.w	r3, r3, #544	; 0x220
    2e94:	791b      	ldrb	r3, [r3, #4]
    2e96:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    2e98:	79fb      	ldrb	r3, [r7, #7]
    2e9a:	f003 0301 	and.w	r3, r3, #1
    2e9e:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    2ea0:	7cfb      	ldrb	r3, [r7, #19]
    2ea2:	2b00      	cmp	r3, #0
    2ea4:	d00d      	beq.n	2ec2 <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    2ea6:	79f9      	ldrb	r1, [r7, #7]
    2ea8:	7cbb      	ldrb	r3, [r7, #18]
    2eaa:	ea4f 1353 	mov.w	r3, r3, lsr #5
    2eae:	b2db      	uxtb	r3, r3
    2eb0:	461a      	mov	r2, r3
    2eb2:	f002 0203 	and.w	r2, r2, #3
    2eb6:	f240 53b4 	movw	r3, #1460	; 0x5b4
    2eba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ebe:	545a      	strb	r2, [r3, r1]
    2ec0:	e00c      	b.n	2edc <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    2ec2:	79f9      	ldrb	r1, [r7, #7]
    2ec4:	7cbb      	ldrb	r3, [r7, #18]
    2ec6:	ea4f 0353 	mov.w	r3, r3, lsr #1
    2eca:	b2db      	uxtb	r3, r3
    2ecc:	461a      	mov	r2, r3
    2ece:	f002 0203 	and.w	r2, r2, #3
    2ed2:	f240 53b4 	movw	r3, #1460	; 0x5b4
    2ed6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2eda:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    2edc:	79fb      	ldrb	r3, [r7, #7]
    2ede:	f103 0301 	add.w	r3, r3, #1
    2ee2:	71fb      	strb	r3, [r7, #7]
    2ee4:	79fb      	ldrb	r3, [r7, #7]
    2ee6:	2b09      	cmp	r3, #9
    2ee8:	d9c2      	bls.n	2e70 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    2eea:	f04f 0300 	mov.w	r3, #0
    2eee:	60bb      	str	r3, [r7, #8]
    2ef0:	e073      	b.n	2fda <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    2ef2:	68ba      	ldr	r2, [r7, #8]
    2ef4:	f240 0318 	movw	r3, #24
    2ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2efc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    2f00:	4413      	add	r3, r2
    2f02:	791b      	ldrb	r3, [r3, #4]
    2f04:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    2f06:	7dba      	ldrb	r2, [r7, #22]
    2f08:	f641 1360 	movw	r3, #6496	; 0x1960
    2f0c:	f2c0 0301 	movt	r3, #1
    2f10:	5c9b      	ldrb	r3, [r3, r2]
    2f12:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    2f14:	7dba      	ldrb	r2, [r7, #22]
    2f16:	f641 1330 	movw	r3, #6448	; 0x1930
    2f1a:	f2c0 0301 	movt	r3, #1
    2f1e:	5c9b      	ldrb	r3, [r3, r2]
    2f20:	2b01      	cmp	r3, #1
    2f22:	d007      	beq.n	2f34 <ace_init_convert+0xf0>
    2f24:	2b02      	cmp	r3, #2
    2f26:	d027      	beq.n	2f78 <ace_init_convert+0x134>
    2f28:	2b00      	cmp	r3, #0
    2f2a:	d147      	bne.n	2fbc <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    2f2c:	f04f 0300 	mov.w	r3, #0
    2f30:	75fb      	strb	r3, [r7, #23]
                break;
    2f32:	e047      	b.n	2fc4 <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    2f34:	7d3b      	ldrb	r3, [r7, #20]
    2f36:	2bff      	cmp	r3, #255	; 0xff
    2f38:	d100      	bne.n	2f3c <ace_init_convert+0xf8>
    2f3a:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    2f3c:	f240 0200 	movw	r2, #0
    2f40:	f2c4 0202 	movt	r2, #16386	; 0x4002
    2f44:	7d39      	ldrb	r1, [r7, #20]
    2f46:	460b      	mov	r3, r1
    2f48:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2f4c:	440b      	add	r3, r1
    2f4e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    2f52:	4413      	add	r3, r2
    2f54:	f503 7308 	add.w	r3, r3, #544	; 0x220
    2f58:	7a1b      	ldrb	r3, [r3, #8]
    2f5a:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    2f5c:	7d7b      	ldrb	r3, [r7, #21]
    2f5e:	f003 0301 	and.w	r3, r3, #1
    2f62:	b2db      	uxtb	r3, r3
    2f64:	2b00      	cmp	r3, #0
    2f66:	d003      	beq.n	2f70 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    2f68:	f04f 0300 	mov.w	r3, #0
    2f6c:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    2f6e:	e029      	b.n	2fc4 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    2f70:	f04f 0301 	mov.w	r3, #1
    2f74:	75fb      	strb	r3, [r7, #23]
                }
                break;
    2f76:	e025      	b.n	2fc4 <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    2f78:	7d3b      	ldrb	r3, [r7, #20]
    2f7a:	2bff      	cmp	r3, #255	; 0xff
    2f7c:	d100      	bne.n	2f80 <ace_init_convert+0x13c>
    2f7e:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    2f80:	f240 0200 	movw	r2, #0
    2f84:	f2c4 0202 	movt	r2, #16386	; 0x4002
    2f88:	7d39      	ldrb	r1, [r7, #20]
    2f8a:	460b      	mov	r3, r1
    2f8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2f90:	440b      	add	r3, r1
    2f92:	ea4f 1303 	mov.w	r3, r3, lsl #4
    2f96:	4413      	add	r3, r2
    2f98:	f503 730a 	add.w	r3, r3, #552	; 0x228
    2f9c:	791b      	ldrb	r3, [r3, #4]
    2f9e:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    2fa0:	7d7b      	ldrb	r3, [r7, #21]
    2fa2:	f003 0301 	and.w	r3, r3, #1
    2fa6:	b2db      	uxtb	r3, r3
    2fa8:	2b00      	cmp	r3, #0
    2faa:	d003      	beq.n	2fb4 <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    2fac:	f04f 0300 	mov.w	r3, #0
    2fb0:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    2fb2:	e007      	b.n	2fc4 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    2fb4:	f04f 0302 	mov.w	r3, #2
    2fb8:	75fb      	strb	r3, [r7, #23]
                }
                break;
    2fba:	e003      	b.n	2fc4 <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    2fbc:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    2fbe:	f04f 0300 	mov.w	r3, #0
    2fc2:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    2fc4:	68ba      	ldr	r2, [r7, #8]
    2fc6:	f240 53c0 	movw	r3, #1472	; 0x5c0
    2fca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fce:	7df9      	ldrb	r1, [r7, #23]
    2fd0:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    2fd2:	68bb      	ldr	r3, [r7, #8]
    2fd4:	f103 0301 	add.w	r3, r3, #1
    2fd8:	60bb      	str	r3, [r7, #8]
    2fda:	68bb      	ldr	r3, [r7, #8]
    2fdc:	2b00      	cmp	r3, #0
    2fde:	dd88      	ble.n	2ef2 <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    2fe0:	f240 0300 	movw	r3, #0
    2fe4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    2fe8:	68fa      	ldr	r2, [r7, #12]
    2fea:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    2fee:	f107 071c 	add.w	r7, r7, #28
    2ff2:	46bd      	mov	sp, r7
    2ff4:	bc80      	pop	{r7}
    2ff6:	4770      	bx	lr

00002ff8 <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    2ff8:	b480      	push	{r7}
    2ffa:	b08d      	sub	sp, #52	; 0x34
    2ffc:	af00      	add	r7, sp, #0
    2ffe:	4602      	mov	r2, r0
    3000:	460b      	mov	r3, r1
    3002:	71fa      	strb	r2, [r7, #7]
    3004:	80bb      	strh	r3, [r7, #4]
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3006:	79fa      	ldrb	r2, [r7, #7]
    3008:	f240 0318 	movw	r3, #24
    300c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3010:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3014:	4413      	add	r3, r2
    3016:	791b      	ldrb	r3, [r3, #4]
    3018:	74bb      	strb	r3, [r7, #18]
    adc_id = (uint8_t)channel_id >> 4u;
    301a:	7cbb      	ldrb	r3, [r7, #18]
    301c:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3020:	74fb      	strb	r3, [r7, #19]
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
    3022:	7cba      	ldrb	r2, [r7, #18]
    3024:	f641 1390 	movw	r3, #6544	; 0x1990
    3028:	f2c0 0301 	movt	r3, #1
    302c:	5c9b      	ldrb	r3, [r3, r2]
    302e:	2bff      	cmp	r3, #255	; 0xff
    3030:	d11c      	bne.n	306c <ACE_convert_to_mV+0x74>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
    3032:	7cfb      	ldrb	r3, [r7, #19]
    3034:	f240 0210 	movw	r2, #16
    3038:	f2c2 0200 	movt	r2, #8192	; 0x2000
    303c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3040:	4413      	add	r3, r2
    3042:	885b      	ldrh	r3, [r3, #2]
    3044:	88ba      	ldrh	r2, [r7, #4]
    3046:	fb02 f203 	mul.w	r2, r2, r3
    304a:	f240 1301 	movw	r3, #257	; 0x101
    304e:	f2c0 0310 	movt	r3, #16
    3052:	fba3 1302 	umull	r1, r3, r3, r2
    3056:	ebc3 0202 	rsb	r2, r3, r2
    305a:	ea4f 0252 	mov.w	r2, r2, lsr #1
    305e:	4413      	add	r3, r2
    3060:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    3064:	617b      	str	r3, [r7, #20]
        voltage = (int32_t)adc_voltage;
    3066:	697b      	ldr	r3, [r7, #20]
    3068:	60fb      	str	r3, [r7, #12]
    306a:	e03d      	b.n	30e8 <ACE_convert_to_mV+0xf0>
        int32_t gain;
        int32_t va_ref;
        int32_t sample;
        int32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    306c:	7cba      	ldrb	r2, [r7, #18]
    306e:	f641 13c0 	movw	r3, #6592	; 0x19c0
    3072:	f2c0 0301 	movt	r3, #1
    3076:	5c9b      	ldrb	r3, [r3, r2]
    3078:	76fb      	strb	r3, [r7, #27]
        gdec = g_gdec_lut[apbs_idx];
    307a:	7efa      	ldrb	r2, [r7, #27]
    307c:	f240 53b4 	movw	r3, #1460	; 0x5b4
    3080:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3084:	5c9b      	ldrb	r3, [r3, r2]
    3086:	76bb      	strb	r3, [r7, #26]

        sample = (int32_t)sample_value;
    3088:	88bb      	ldrh	r3, [r7, #4]
    308a:	62bb      	str	r3, [r7, #40]	; 0x28
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
    308c:	f640 73ff 	movw	r3, #4095	; 0xfff
    3090:	62fb      	str	r3, [r7, #44]	; 0x2c
        gain = (int32_t)apbs_gain_lut[gdec];
    3092:	7eba      	ldrb	r2, [r7, #26]
    3094:	f641 13f0 	movw	r3, #6640	; 0x19f0
    3098:	f2c0 0301 	movt	r3, #1
    309c:	5c9b      	ldrb	r3, [r3, r2]
    309e:	623b      	str	r3, [r7, #32]
        range = (int32_t)apbs_range[gdec];
    30a0:	7eba      	ldrb	r2, [r7, #26]
    30a2:	f641 13f4 	movw	r3, #6644	; 0x19f4
    30a6:	f2c0 0301 	movt	r3, #1
    30aa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    30ae:	b21b      	sxth	r3, r3
    30b0:	61fb      	str	r3, [r7, #28]
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
    30b2:	7cfb      	ldrb	r3, [r7, #19]
    30b4:	f240 0210 	movw	r2, #16
    30b8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    30bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    30c0:	4413      	add	r3, r2
    30c2:	885b      	ldrh	r3, [r3, #2]
    30c4:	627b      	str	r3, [r7, #36]	; 0x24
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
    30c6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    30c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
    30ca:	ebc3 0302 	rsb	r3, r3, r2
    30ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    30d0:	6a39      	ldr	r1, [r7, #32]
    30d2:	fb01 f202 	mul.w	r2, r1, r2
    30d6:	fb02 f203 	mul.w	r2, r2, r3
    30da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    30dc:	fb92 f3f3 	sdiv	r3, r2, r3
    30e0:	69fa      	ldr	r2, [r7, #28]
    30e2:	ebc3 0302 	rsb	r3, r3, r2
    30e6:	60fb      	str	r3, [r7, #12]
    }
    return voltage;
    30e8:	68fb      	ldr	r3, [r7, #12]
}
    30ea:	4618      	mov	r0, r3
    30ec:	f107 0734 	add.w	r7, r7, #52	; 0x34
    30f0:	46bd      	mov	sp, r7
    30f2:	bc80      	pop	{r7}
    30f4:	4770      	bx	lr
    30f6:	bf00      	nop

000030f8 <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    30f8:	b580      	push	{r7, lr}
    30fa:	b086      	sub	sp, #24
    30fc:	af00      	add	r7, sp, #0
    30fe:	4602      	mov	r2, r0
    3100:	460b      	mov	r3, r1
    3102:	71fa      	strb	r2, [r7, #7]
    3104:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    3106:	f04f 0300 	mov.w	r3, #0
    310a:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    310c:	79fb      	ldrb	r3, [r7, #7]
    310e:	2b00      	cmp	r3, #0
    3110:	d000      	beq.n	3114 <ACE_convert_to_mA+0x1c>
    3112:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    3114:	79fb      	ldrb	r3, [r7, #7]
    3116:	2b00      	cmp	r3, #0
    3118:	d142      	bne.n	31a0 <ACE_convert_to_mA+0xa8>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    311a:	79fa      	ldrb	r2, [r7, #7]
    311c:	f240 0318 	movw	r3, #24
    3120:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3124:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3128:	4413      	add	r3, r2
    312a:	791b      	ldrb	r3, [r3, #4]
    312c:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    312e:	7bbb      	ldrb	r3, [r7, #14]
    3130:	2b2f      	cmp	r3, #47	; 0x2f
    3132:	d900      	bls.n	3136 <ACE_convert_to_mA+0x3e>
    3134:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    3136:	7bba      	ldrb	r2, [r7, #14]
    3138:	f641 1330 	movw	r3, #6448	; 0x1930
    313c:	f2c0 0301 	movt	r3, #1
    3140:	5c9b      	ldrb	r3, [r3, r2]
    3142:	2b01      	cmp	r3, #1
    3144:	d12c      	bne.n	31a0 <ACE_convert_to_mA+0xa8>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3146:	7bbb      	ldrb	r3, [r7, #14]
    3148:	f003 0304 	and.w	r3, r3, #4
    314c:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    3150:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3152:	7bbb      	ldrb	r3, [r7, #14]
    3154:	f003 0330 	and.w	r3, r3, #48	; 0x30
    3158:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    315c:	b2db      	uxtb	r3, r3
    315e:	4413      	add	r3, r2
    3160:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    3162:	7bfb      	ldrb	r3, [r7, #15]
    3164:	2b03      	cmp	r3, #3
    3166:	d81b      	bhi.n	31a0 <ACE_convert_to_mA+0xa8>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    3168:	7bfa      	ldrb	r2, [r7, #15]
    316a:	f641 0304 	movw	r3, #6148	; 0x1804
    316e:	f2c0 0301 	movt	r3, #1
    3172:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    3176:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    3178:	79fa      	ldrb	r2, [r7, #7]
    317a:	88bb      	ldrh	r3, [r7, #4]
    317c:	4610      	mov	r0, r2
    317e:	4619      	mov	r1, r3
    3180:	f7ff ff3a 	bl	2ff8 <ACE_convert_to_mV>
    3184:	4603      	mov	r3, r0
    3186:	617b      	str	r3, [r7, #20]
                current = (voltage * 20u) / resistor;
    3188:	697a      	ldr	r2, [r7, #20]
    318a:	4613      	mov	r3, r2
    318c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3190:	4413      	add	r3, r2
    3192:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3196:	461a      	mov	r2, r3
    3198:	693b      	ldr	r3, [r7, #16]
    319a:	fbb2 f3f3 	udiv	r3, r2, r3
    319e:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    

    return current;
    31a0:	68bb      	ldr	r3, [r7, #8]
}
    31a2:	4618      	mov	r0, r3
    31a4:	f107 0718 	add.w	r7, r7, #24
    31a8:	46bd      	mov	sp, r7
    31aa:	bd80      	pop	{r7, pc}

000031ac <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    31ac:	b580      	push	{r7, lr}
    31ae:	b086      	sub	sp, #24
    31b0:	af00      	add	r7, sp, #0
    31b2:	4602      	mov	r2, r0
    31b4:	460b      	mov	r3, r1
    31b6:	71fa      	strb	r2, [r7, #7]
    31b8:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    31ba:	f04f 0300 	mov.w	r3, #0
    31be:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    31c0:	79fb      	ldrb	r3, [r7, #7]
    31c2:	2b00      	cmp	r3, #0
    31c4:	d000      	beq.n	31c8 <ACE_convert_to_uA+0x1c>
    31c6:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    31c8:	79fb      	ldrb	r3, [r7, #7]
    31ca:	2b00      	cmp	r3, #0
    31cc:	d13f      	bne.n	324e <ACE_convert_to_uA+0xa2>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    31ce:	79fa      	ldrb	r2, [r7, #7]
    31d0:	f240 0318 	movw	r3, #24
    31d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    31d8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    31dc:	4413      	add	r3, r2
    31de:	791b      	ldrb	r3, [r3, #4]
    31e0:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    31e2:	7bbb      	ldrb	r3, [r7, #14]
    31e4:	2b2f      	cmp	r3, #47	; 0x2f
    31e6:	d900      	bls.n	31ea <ACE_convert_to_uA+0x3e>
    31e8:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    31ea:	7bba      	ldrb	r2, [r7, #14]
    31ec:	f641 1330 	movw	r3, #6448	; 0x1930
    31f0:	f2c0 0301 	movt	r3, #1
    31f4:	5c9b      	ldrb	r3, [r3, r2]
    31f6:	2b01      	cmp	r3, #1
    31f8:	d129      	bne.n	324e <ACE_convert_to_uA+0xa2>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    31fa:	7bbb      	ldrb	r3, [r7, #14]
    31fc:	f003 0304 	and.w	r3, r3, #4
    3200:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    3204:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    3206:	7bbb      	ldrb	r3, [r7, #14]
    3208:	f003 0330 	and.w	r3, r3, #48	; 0x30
    320c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    3210:	b2db      	uxtb	r3, r3
    3212:	4413      	add	r3, r2
    3214:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    3216:	7bfb      	ldrb	r3, [r7, #15]
    3218:	2b03      	cmp	r3, #3
    321a:	d818      	bhi.n	324e <ACE_convert_to_uA+0xa2>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    321c:	7bfa      	ldrb	r2, [r7, #15]
    321e:	f641 0304 	movw	r3, #6148	; 0x1804
    3222:	f2c0 0301 	movt	r3, #1
    3226:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    322a:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    322c:	79fa      	ldrb	r2, [r7, #7]
    322e:	88bb      	ldrh	r3, [r7, #4]
    3230:	4610      	mov	r0, r2
    3232:	4619      	mov	r1, r3
    3234:	f7ff fee0 	bl	2ff8 <ACE_convert_to_mV>
    3238:	4603      	mov	r3, r0
    323a:	617b      	str	r3, [r7, #20]
                current = (voltage * (1000000u / 50u) ) / resistor;
    323c:	697b      	ldr	r3, [r7, #20]
    323e:	f644 6220 	movw	r2, #20000	; 0x4e20
    3242:	fb02 f203 	mul.w	r2, r2, r3
    3246:	693b      	ldr	r3, [r7, #16]
    3248:	fbb2 f3f3 	udiv	r3, r2, r3
    324c:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    
    return current;
    324e:	68bb      	ldr	r3, [r7, #8]
}
    3250:	4618      	mov	r0, r3
    3252:	f107 0718 	add.w	r7, r7, #24
    3256:	46bd      	mov	sp, r7
    3258:	bd80      	pop	{r7, pc}
    325a:	bf00      	nop

0000325c <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    325c:	b580      	push	{r7, lr}
    325e:	b084      	sub	sp, #16
    3260:	af00      	add	r7, sp, #0
    3262:	4602      	mov	r2, r0
    3264:	460b      	mov	r3, r1
    3266:	71fa      	strb	r2, [r7, #7]
    3268:	80bb      	strh	r3, [r7, #4]
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
    326a:	79fa      	ldrb	r2, [r7, #7]
    326c:	88bb      	ldrh	r3, [r7, #4]
    326e:	4610      	mov	r0, r2
    3270:	4619      	mov	r1, r3
    3272:	f7ff fec1 	bl	2ff8 <ACE_convert_to_mV>
    3276:	4603      	mov	r3, r0
    3278:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    327a:	68fa      	ldr	r2, [r7, #12]
    327c:	4613      	mov	r3, r2
    327e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3282:	4413      	add	r3, r2
    3284:	ea4f 0343 	mov.w	r3, r3, lsl #1
    3288:	461a      	mov	r2, r3
    328a:	f248 531f 	movw	r3, #34079	; 0x851f
    328e:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    3292:	fba3 1302 	umull	r1, r3, r3, r2
    3296:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    329a:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    329c:	68bb      	ldr	r3, [r7, #8]
}
    329e:	4618      	mov	r0, r3
    32a0:	f107 0710 	add.w	r7, r7, #16
    32a4:	46bd      	mov	sp, r7
    32a6:	bd80      	pop	{r7, pc}

000032a8 <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    32a8:	b580      	push	{r7, lr}
    32aa:	b084      	sub	sp, #16
    32ac:	af00      	add	r7, sp, #0
    32ae:	4602      	mov	r2, r0
    32b0:	460b      	mov	r3, r1
    32b2:	71fa      	strb	r2, [r7, #7]
    32b4:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
    32b6:	79fa      	ldrb	r2, [r7, #7]
    32b8:	88bb      	ldrh	r3, [r7, #4]
    32ba:	4610      	mov	r0, r2
    32bc:	4619      	mov	r1, r3
    32be:	f7ff fe9b 	bl	2ff8 <ACE_convert_to_mV>
    32c2:	4603      	mov	r3, r0
    32c4:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    32c6:	68fb      	ldr	r3, [r7, #12]
    32c8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    32cc:	f5a3 632a 	sub.w	r3, r3, #2720	; 0xaa0
    32d0:	f1a3 030b 	sub.w	r3, r3, #11
    32d4:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    32d6:	68bb      	ldr	r3, [r7, #8]
}
    32d8:	4618      	mov	r0, r3
    32da:	f107 0710 	add.w	r7, r7, #16
    32de:	46bd      	mov	sp, r7
    32e0:	bd80      	pop	{r7, pc}
    32e2:	bf00      	nop

000032e4 <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    32e4:	b580      	push	{r7, lr}
    32e6:	b084      	sub	sp, #16
    32e8:	af00      	add	r7, sp, #0
    32ea:	4602      	mov	r2, r0
    32ec:	460b      	mov	r3, r1
    32ee:	71fa      	strb	r2, [r7, #7]
    32f0:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
    32f2:	79fa      	ldrb	r2, [r7, #7]
    32f4:	88bb      	ldrh	r3, [r7, #4]
    32f6:	4610      	mov	r0, r2
    32f8:	4619      	mov	r1, r3
    32fa:	f7ff ffaf 	bl	325c <ACE_convert_to_Kelvin>
    32fe:	4603      	mov	r3, r0
    3300:	60fb      	str	r3, [r7, #12]
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
    3302:	68fa      	ldr	r2, [r7, #12]
    3304:	4613      	mov	r3, r2
    3306:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    330a:	441a      	add	r2, r3
    330c:	f246 6367 	movw	r3, #26215	; 0x6667
    3310:	f2c6 6366 	movt	r3, #26214	; 0x6666
    3314:	fb83 1302 	smull	r1, r3, r3, r2
    3318:	ea4f 0163 	mov.w	r1, r3, asr #1
    331c:	ea4f 73e2 	mov.w	r3, r2, asr #31
    3320:	ebc3 0301 	rsb	r3, r3, r1
    3324:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
    3328:	f1a3 0303 	sub.w	r3, r3, #3
    332c:	60fb      	str	r3, [r7, #12]
    
    return temperature;
    332e:	68fb      	ldr	r3, [r7, #12]
}
    3330:	4618      	mov	r0, r3
    3332:	f107 0710 	add.w	r7, r7, #16
    3336:	46bd      	mov	sp, r7
    3338:	bd80      	pop	{r7, pc}
    333a:	bf00      	nop

0000333c <ACE_get_channel_name>:
 */
const uint8_t * ACE_get_channel_name
(
    ace_channel_handle_t    channel_handle
)
{
    333c:	b480      	push	{r7}
    333e:	b085      	sub	sp, #20
    3340:	af00      	add	r7, sp, #0
    3342:	4603      	mov	r3, r0
    3344:	71fb      	strb	r3, [r7, #7]
    const uint8_t * p_channel_name = 0;
    3346:	f04f 0300 	mov.w	r3, #0
    334a:	60fb      	str	r3, [r7, #12]
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    334c:	79fb      	ldrb	r3, [r7, #7]
    334e:	2b00      	cmp	r3, #0
    3350:	d109      	bne.n	3366 <ACE_get_channel_name+0x2a>
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
    3352:	79fa      	ldrb	r2, [r7, #7]
    3354:	f240 0318 	movw	r3, #24
    3358:	f2c2 0300 	movt	r3, #8192	; 0x2000
    335c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3360:	4413      	add	r3, r2
    3362:	681b      	ldr	r3, [r3, #0]
    3364:	60fb      	str	r3, [r7, #12]
    }
    
    return p_channel_name;
    3366:	68fb      	ldr	r3, [r7, #12]
}
    3368:	4618      	mov	r0, r3
    336a:	f107 0714 	add.w	r7, r7, #20
    336e:	46bd      	mov	sp, r7
    3370:	bc80      	pop	{r7}
    3372:	4770      	bx	lr

00003374 <ACE_convert_mV_to_adc_value>:
uint16_t ACE_convert_mV_to_adc_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    3374:	b480      	push	{r7}
    3376:	b087      	sub	sp, #28
    3378:	af00      	add	r7, sp, #0
    337a:	4603      	mov	r3, r0
    337c:	6039      	str	r1, [r7, #0]
    337e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3380:	79fa      	ldrb	r2, [r7, #7]
    3382:	f240 0318 	movw	r3, #24
    3386:	f2c2 0300 	movt	r3, #8192	; 0x2000
    338a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    338e:	4413      	add	r3, r2
    3390:	791b      	ldrb	r3, [r3, #4]
    3392:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    3394:	7bbb      	ldrb	r3, [r7, #14]
    3396:	ea4f 1313 	mov.w	r3, r3, lsr #4
    339a:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    339c:	7bfb      	ldrb	r3, [r7, #15]
    339e:	f240 0210 	movw	r2, #16
    33a2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    33a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    33aa:	4413      	add	r3, r2
    33ac:	885b      	ldrh	r3, [r3, #2]
    33ae:	461a      	mov	r2, r3
    33b0:	683b      	ldr	r3, [r7, #0]
    33b2:	429a      	cmp	r2, r3
    33b4:	d20a      	bcs.n	33cc <ACE_convert_mV_to_adc_value+0x58>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
    33b6:	7bfa      	ldrb	r2, [r7, #15]
    33b8:	f240 0310 	movw	r3, #16
    33bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33c0:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    33c4:	f103 33ff 	add.w	r3, r3, #4294967295
    33c8:	81bb      	strh	r3, [r7, #12]
    33ca:	e01b      	b.n	3404 <ACE_convert_mV_to_adc_value+0x90>
    else
    {
        uint32_t va_ref;
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
    33cc:	7bfb      	ldrb	r3, [r7, #15]
    33ce:	f240 0210 	movw	r2, #16
    33d2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    33d6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    33da:	4413      	add	r3, r2
    33dc:	885b      	ldrh	r3, [r3, #2]
    33de:	613b      	str	r3, [r7, #16]
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
    33e0:	7bfa      	ldrb	r2, [r7, #15]
    33e2:	f240 0310 	movw	r3, #16
    33e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33ea:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    33ee:	617b      	str	r3, [r7, #20]
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
    33f0:	697b      	ldr	r3, [r7, #20]
    33f2:	f103 33ff 	add.w	r3, r3, #4294967295
    33f6:	683a      	ldr	r2, [r7, #0]
    33f8:	fb02 f203 	mul.w	r2, r2, r3
    33fc:	693b      	ldr	r3, [r7, #16]
    33fe:	fbb2 f3f3 	udiv	r3, r2, r3
    3402:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    3404:	89bb      	ldrh	r3, [r7, #12]
}
    3406:	4618      	mov	r0, r3
    3408:	f107 071c 	add.w	r7, r7, #28
    340c:	46bd      	mov	sp, r7
    340e:	bc80      	pop	{r7}
    3410:	4770      	bx	lr
    3412:	bf00      	nop

00003414 <convert_mV_to_ppe_value>:
static uint16_t convert_mV_to_ppe_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    3414:	b480      	push	{r7}
    3416:	b085      	sub	sp, #20
    3418:	af00      	add	r7, sp, #0
    341a:	4603      	mov	r3, r0
    341c:	6039      	str	r1, [r7, #0]
    341e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3420:	79fa      	ldrb	r2, [r7, #7]
    3422:	f240 0318 	movw	r3, #24
    3426:	f2c2 0300 	movt	r3, #8192	; 0x2000
    342a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    342e:	4413      	add	r3, r2
    3430:	791b      	ldrb	r3, [r3, #4]
    3432:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    3434:	7bbb      	ldrb	r3, [r7, #14]
    3436:	ea4f 1313 	mov.w	r3, r3, lsr #4
    343a:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    343c:	7bfb      	ldrb	r3, [r7, #15]
    343e:	f240 0210 	movw	r2, #16
    3442:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3446:	ea4f 0383 	mov.w	r3, r3, lsl #2
    344a:	4413      	add	r3, r2
    344c:	885b      	ldrh	r3, [r3, #2]
    344e:	461a      	mov	r2, r3
    3450:	683b      	ldr	r3, [r7, #0]
    3452:	429a      	cmp	r2, r3
    3454:	d203      	bcs.n	345e <convert_mV_to_ppe_value+0x4a>
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    3456:	f640 73ff 	movw	r3, #4095	; 0xfff
    345a:	81bb      	strh	r3, [r7, #12]
    345c:	e011      	b.n	3482 <convert_mV_to_ppe_value+0x6e>
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    345e:	683a      	ldr	r2, [r7, #0]
    3460:	4613      	mov	r3, r2
    3462:	ea4f 3303 	mov.w	r3, r3, lsl #12
    3466:	ebc2 0103 	rsb	r1, r2, r3
    346a:	7bfb      	ldrb	r3, [r7, #15]
    346c:	f240 0210 	movw	r2, #16
    3470:	f2c2 0200 	movt	r2, #8192	; 0x2000
    3474:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3478:	4413      	add	r3, r2
    347a:	885b      	ldrh	r3, [r3, #2]
    347c:	fbb1 f3f3 	udiv	r3, r1, r3
    3480:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    3482:	89bb      	ldrh	r3, [r7, #12]
}
    3484:	4618      	mov	r0, r3
    3486:	f107 0714 	add.w	r7, r7, #20
    348a:	46bd      	mov	sp, r7
    348c:	bc80      	pop	{r7}
    348e:	4770      	bx	lr

00003490 <ACE_convert_from_mV>:
uint16_t ACE_convert_from_mV
(
    ace_channel_handle_t    channel_handle,
    int32_t                 voltage
)
{
    3490:	b480      	push	{r7}
    3492:	b08b      	sub	sp, #44	; 0x2c
    3494:	af00      	add	r7, sp, #0
    3496:	4603      	mov	r3, r0
    3498:	6039      	str	r1, [r7, #0]
    349a:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    349c:	79fa      	ldrb	r2, [r7, #7]
    349e:	f240 0318 	movw	r3, #24
    34a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    34a6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    34aa:	4413      	add	r3, r2
    34ac:	791b      	ldrb	r3, [r3, #4]
    34ae:	72bb      	strb	r3, [r7, #10]
    adc_id = (uint8_t)channel_id >> 4u;
    34b0:	7abb      	ldrb	r3, [r7, #10]
    34b2:	ea4f 1313 	mov.w	r3, r3, lsr #4
    34b6:	72fb      	strb	r3, [r7, #11]
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
    34b8:	7aba      	ldrb	r2, [r7, #10]
    34ba:	f641 1390 	movw	r3, #6544	; 0x1990
    34be:	f2c0 0301 	movt	r3, #1
    34c2:	5c9b      	ldrb	r3, [r3, r2]
    34c4:	2bff      	cmp	r3, #255	; 0xff
    34c6:	d11b      	bne.n	3500 <ACE_convert_from_mV+0x70>
    {
        if (voltage > 0)
    34c8:	683b      	ldr	r3, [r7, #0]
    34ca:	2b00      	cmp	r3, #0
    34cc:	dd02      	ble.n	34d4 <ACE_convert_from_mV+0x44>
        {
            adc_voltage = (uint32_t)voltage;
    34ce:	683b      	ldr	r3, [r7, #0]
    34d0:	60fb      	str	r3, [r7, #12]
    34d2:	e002      	b.n	34da <ACE_convert_from_mV+0x4a>
        }
        else
        {
            adc_voltage = 0u;
    34d4:	f04f 0300 	mov.w	r3, #0
    34d8:	60fb      	str	r3, [r7, #12]
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    34da:	68fa      	ldr	r2, [r7, #12]
    34dc:	4613      	mov	r3, r2
    34de:	ea4f 3303 	mov.w	r3, r3, lsl #12
    34e2:	ebc2 0103 	rsb	r1, r2, r3
    34e6:	7afb      	ldrb	r3, [r7, #11]
    34e8:	f240 0210 	movw	r2, #16
    34ec:	f2c2 0200 	movt	r2, #8192	; 0x2000
    34f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    34f4:	4413      	add	r3, r2
    34f6:	885b      	ldrh	r3, [r3, #2]
    34f8:	fbb1 f3f3 	udiv	r3, r1, r3
    34fc:	813b      	strh	r3, [r7, #8]
    34fe:	e03f      	b.n	3580 <ACE_convert_from_mV+0xf0>
        int32_t actual_afe_voltage;
        uint32_t gain;
        uint32_t va_ref;
        uint32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    3500:	7aba      	ldrb	r2, [r7, #10]
    3502:	f641 13c0 	movw	r3, #6592	; 0x19c0
    3506:	f2c0 0301 	movt	r3, #1
    350a:	5c9b      	ldrb	r3, [r3, r2]
    350c:	74bb      	strb	r3, [r7, #18]
        gdec = g_gdec_lut[apbs_idx];
    350e:	7cba      	ldrb	r2, [r7, #18]
    3510:	f240 53b4 	movw	r3, #1460	; 0x5b4
    3514:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3518:	5c9b      	ldrb	r3, [r3, r2]
    351a:	74fb      	strb	r3, [r7, #19]

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
    351c:	f640 73ff 	movw	r3, #4095	; 0xfff
    3520:	627b      	str	r3, [r7, #36]	; 0x24
        gain = (uint32_t)apbs_gain_lut[gdec];
    3522:	7cfa      	ldrb	r2, [r7, #19]
    3524:	f641 13f0 	movw	r3, #6640	; 0x19f0
    3528:	f2c0 0301 	movt	r3, #1
    352c:	5c9b      	ldrb	r3, [r3, r2]
    352e:	61fb      	str	r3, [r7, #28]
        range = (int32_t)apbs_range[gdec];
    3530:	7cfa      	ldrb	r2, [r7, #19]
    3532:	f641 13f4 	movw	r3, #6644	; 0x19f4
    3536:	f2c0 0301 	movt	r3, #1
    353a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    353e:	b21b      	sxth	r3, r3
    3540:	617b      	str	r3, [r7, #20]
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
    3542:	7afb      	ldrb	r3, [r7, #11]
    3544:	f240 0210 	movw	r2, #16
    3548:	f2c2 0200 	movt	r2, #8192	; 0x2000
    354c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    3550:	4413      	add	r3, r2
    3552:	885b      	ldrh	r3, [r3, #2]
    3554:	623b      	str	r3, [r7, #32]
        
        actual_afe_voltage = range - voltage;
    3556:	697a      	ldr	r2, [r7, #20]
    3558:	683b      	ldr	r3, [r7, #0]
    355a:	ebc3 0302 	rsb	r3, r3, r2
    355e:	61bb      	str	r3, [r7, #24]
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
    3560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    3562:	b29a      	uxth	r2, r3
    3564:	69bb      	ldr	r3, [r7, #24]
    3566:	6a79      	ldr	r1, [r7, #36]	; 0x24
    3568:	fb01 f103 	mul.w	r1, r1, r3
    356c:	69fb      	ldr	r3, [r7, #28]
    356e:	fbb1 f1f3 	udiv	r1, r1, r3
    3572:	6a3b      	ldr	r3, [r7, #32]
    3574:	fbb1 f3f3 	udiv	r3, r1, r3
    3578:	b29b      	uxth	r3, r3
    357a:	ebc3 0302 	rsb	r3, r3, r2
    357e:	813b      	strh	r3, [r7, #8]
    }
        
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3580:	893a      	ldrh	r2, [r7, #8]
    3582:	f640 73ff 	movw	r3, #4095	; 0xfff
    3586:	429a      	cmp	r2, r3
    3588:	d902      	bls.n	3590 <ACE_convert_from_mV+0x100>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    358a:	f640 73ff 	movw	r3, #4095	; 0xfff
    358e:	813b      	strh	r3, [r7, #8]
    }
    
    return sample_value;
    3590:	893b      	ldrh	r3, [r7, #8]
}
    3592:	4618      	mov	r0, r3
    3594:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    3598:	46bd      	mov	sp, r7
    359a:	bc80      	pop	{r7}
    359c:	4770      	bx	lr
    359e:	bf00      	nop

000035a0 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    35a0:	b580      	push	{r7, lr}
    35a2:	b086      	sub	sp, #24
    35a4:	af00      	add	r7, sp, #0
    35a6:	4603      	mov	r3, r0
    35a8:	6039      	str	r1, [r7, #0]
    35aa:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    35ac:	f04f 0300 	mov.w	r3, #0
    35b0:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    35b2:	f04f 0301 	mov.w	r3, #1
    35b6:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    35b8:	79fb      	ldrb	r3, [r7, #7]
    35ba:	2b00      	cmp	r3, #0
    35bc:	d000      	beq.n	35c0 <ACE_convert_from_mA+0x20>
    35be:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    35c0:	79fa      	ldrb	r2, [r7, #7]
    35c2:	f240 0318 	movw	r3, #24
    35c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    35ca:	ea4f 1202 	mov.w	r2, r2, lsl #4
    35ce:	4413      	add	r3, r2
    35d0:	791b      	ldrb	r3, [r3, #4]
    35d2:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    35d4:	7dbb      	ldrb	r3, [r7, #22]
    35d6:	2b2f      	cmp	r3, #47	; 0x2f
    35d8:	d900      	bls.n	35dc <ACE_convert_from_mA+0x3c>
    35da:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    35dc:	7dba      	ldrb	r2, [r7, #22]
    35de:	f641 1330 	movw	r3, #6448	; 0x1930
    35e2:	f2c0 0301 	movt	r3, #1
    35e6:	5c9b      	ldrb	r3, [r3, r2]
    35e8:	2b01      	cmp	r3, #1
    35ea:	d134      	bne.n	3656 <ACE_convert_from_mA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    35ec:	7dbb      	ldrb	r3, [r7, #22]
    35ee:	f003 0304 	and.w	r3, r3, #4
    35f2:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    35f6:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    35f8:	7dbb      	ldrb	r3, [r7, #22]
    35fa:	f003 0330 	and.w	r3, r3, #48	; 0x30
    35fe:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    3602:	b2db      	uxtb	r3, r3
    3604:	4413      	add	r3, r2
    3606:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    3608:	7dfb      	ldrb	r3, [r7, #23]
    360a:	2b03      	cmp	r3, #3
    360c:	d823      	bhi.n	3656 <ACE_convert_from_mA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    360e:	7dfa      	ldrb	r2, [r7, #23]
    3610:	f641 0304 	movw	r3, #6148	; 0x1804
    3614:	f2c0 0301 	movt	r3, #1
    3618:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    361c:	613b      	str	r3, [r7, #16]
            /* 
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
    361e:	683b      	ldr	r3, [r7, #0]
    3620:	693a      	ldr	r2, [r7, #16]
    3622:	fb02 f203 	mul.w	r2, r2, r3
    3626:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    362a:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    362e:	fba3 1302 	umull	r1, r3, r3, r2
    3632:	ea4f 1313 	mov.w	r3, r3, lsr #4
    3636:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3638:	79fb      	ldrb	r3, [r7, #7]
    363a:	4618      	mov	r0, r3
    363c:	68f9      	ldr	r1, [r7, #12]
    363e:	f7ff fee9 	bl	3414 <convert_mV_to_ppe_value>
    3642:	4603      	mov	r3, r0
    3644:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3646:	897a      	ldrh	r2, [r7, #10]
    3648:	f640 73ff 	movw	r3, #4095	; 0xfff
    364c:	429a      	cmp	r2, r3
    364e:	d902      	bls.n	3656 <ACE_convert_from_mA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    3650:	f640 73ff 	movw	r3, #4095	; 0xfff
    3654:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    3656:	897b      	ldrh	r3, [r7, #10]
}
    3658:	4618      	mov	r0, r3
    365a:	f107 0718 	add.w	r7, r7, #24
    365e:	46bd      	mov	sp, r7
    3660:	bd80      	pop	{r7, pc}
    3662:	bf00      	nop

00003664 <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    3664:	b580      	push	{r7, lr}
    3666:	b086      	sub	sp, #24
    3668:	af00      	add	r7, sp, #0
    366a:	4603      	mov	r3, r0
    366c:	6039      	str	r1, [r7, #0]
    366e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    3670:	f04f 0300 	mov.w	r3, #0
    3674:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    3676:	f04f 0301 	mov.w	r3, #1
    367a:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    367c:	79fb      	ldrb	r3, [r7, #7]
    367e:	2b00      	cmp	r3, #0
    3680:	d000      	beq.n	3684 <ACE_convert_from_uA+0x20>
    3682:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    3684:	79fa      	ldrb	r2, [r7, #7]
    3686:	f240 0318 	movw	r3, #24
    368a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    368e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    3692:	4413      	add	r3, r2
    3694:	791b      	ldrb	r3, [r3, #4]
    3696:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    3698:	7dbb      	ldrb	r3, [r7, #22]
    369a:	2b2f      	cmp	r3, #47	; 0x2f
    369c:	d900      	bls.n	36a0 <ACE_convert_from_uA+0x3c>
    369e:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    36a0:	7dba      	ldrb	r2, [r7, #22]
    36a2:	f641 1330 	movw	r3, #6448	; 0x1930
    36a6:	f2c0 0301 	movt	r3, #1
    36aa:	5c9b      	ldrb	r3, [r3, r2]
    36ac:	2b01      	cmp	r3, #1
    36ae:	d134      	bne.n	371a <ACE_convert_from_uA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    36b0:	7dbb      	ldrb	r3, [r7, #22]
    36b2:	f003 0304 	and.w	r3, r3, #4
    36b6:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    36ba:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    36bc:	7dbb      	ldrb	r3, [r7, #22]
    36be:	f003 0330 	and.w	r3, r3, #48	; 0x30
    36c2:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    36c6:	b2db      	uxtb	r3, r3
    36c8:	4413      	add	r3, r2
    36ca:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    36cc:	7dfb      	ldrb	r3, [r7, #23]
    36ce:	2b03      	cmp	r3, #3
    36d0:	d823      	bhi.n	371a <ACE_convert_from_uA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    36d2:	7dfa      	ldrb	r2, [r7, #23]
    36d4:	f641 0304 	movw	r3, #6148	; 0x1804
    36d8:	f2c0 0301 	movt	r3, #1
    36dc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    36e0:	613b      	str	r3, [r7, #16]
            voltage = (current * resistor) / 20000u;
    36e2:	683b      	ldr	r3, [r7, #0]
    36e4:	693a      	ldr	r2, [r7, #16]
    36e6:	fb02 f203 	mul.w	r2, r2, r3
    36ea:	f241 7359 	movw	r3, #5977	; 0x1759
    36ee:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
    36f2:	fba3 1302 	umull	r1, r3, r3, r2
    36f6:	ea4f 3393 	mov.w	r3, r3, lsr #14
    36fa:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    36fc:	79fb      	ldrb	r3, [r7, #7]
    36fe:	4618      	mov	r0, r3
    3700:	68f9      	ldr	r1, [r7, #12]
    3702:	f7ff fe87 	bl	3414 <convert_mV_to_ppe_value>
    3706:	4603      	mov	r3, r0
    3708:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    370a:	897a      	ldrh	r2, [r7, #10]
    370c:	f640 73ff 	movw	r3, #4095	; 0xfff
    3710:	429a      	cmp	r2, r3
    3712:	d902      	bls.n	371a <ACE_convert_from_uA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    3714:	f640 73ff 	movw	r3, #4095	; 0xfff
    3718:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    371a:	897b      	ldrh	r3, [r7, #10]
}
    371c:	4618      	mov	r0, r3
    371e:	f107 0718 	add.w	r7, r7, #24
    3722:	46bd      	mov	sp, r7
    3724:	bd80      	pop	{r7, pc}
    3726:	bf00      	nop

00003728 <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
    3728:	b580      	push	{r7, lr}
    372a:	b084      	sub	sp, #16
    372c:	af00      	add	r7, sp, #0
    372e:	4603      	mov	r3, r0
    3730:	6039      	str	r1, [r7, #0]
    3732:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    3734:	683a      	ldr	r2, [r7, #0]
    3736:	4613      	mov	r3, r2
    3738:	ea4f 0383 	mov.w	r3, r3, lsl #2
    373c:	4413      	add	r3, r2
    373e:	ea4f 0283 	mov.w	r2, r3, lsl #2
    3742:	441a      	add	r2, r3
    3744:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    3748:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    374c:	fba3 1302 	umull	r1, r3, r3, r2
    3750:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    3754:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    3756:	79fb      	ldrb	r3, [r7, #7]
    3758:	4618      	mov	r0, r3
    375a:	68f9      	ldr	r1, [r7, #12]
    375c:	f7ff fe5a 	bl	3414 <convert_mV_to_ppe_value>
    3760:	4603      	mov	r3, r0
    3762:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3764:	897a      	ldrh	r2, [r7, #10]
    3766:	f640 73ff 	movw	r3, #4095	; 0xfff
    376a:	429a      	cmp	r2, r3
    376c:	d902      	bls.n	3774 <ACE_convert_from_Kelvin+0x4c>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    376e:	f640 73ff 	movw	r3, #4095	; 0xfff
    3772:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    3774:	897b      	ldrh	r3, [r7, #10]
}
    3776:	4618      	mov	r0, r3
    3778:	f107 0710 	add.w	r7, r7, #16
    377c:	46bd      	mov	sp, r7
    377e:	bd80      	pop	{r7, pc}

00003780 <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    3780:	b580      	push	{r7, lr}
    3782:	b084      	sub	sp, #16
    3784:	af00      	add	r7, sp, #0
    3786:	4603      	mov	r3, r0
    3788:	6039      	str	r1, [r7, #0]
    378a:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    378c:	683b      	ldr	r3, [r7, #0]
    378e:	f503 632a 	add.w	r3, r3, #2720	; 0xaa0
    3792:	f103 030b 	add.w	r3, r3, #11
    3796:	603b      	str	r3, [r7, #0]
    voltage = (uint32_t)temperature / 4u;
    3798:	683b      	ldr	r3, [r7, #0]
    379a:	ea4f 0393 	mov.w	r3, r3, lsr #2
    379e:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    37a0:	79fb      	ldrb	r3, [r7, #7]
    37a2:	4618      	mov	r0, r3
    37a4:	68f9      	ldr	r1, [r7, #12]
    37a6:	f7ff fe35 	bl	3414 <convert_mV_to_ppe_value>
    37aa:	4603      	mov	r3, r0
    37ac:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    37ae:	897a      	ldrh	r2, [r7, #10]
    37b0:	f640 73ff 	movw	r3, #4095	; 0xfff
    37b4:	429a      	cmp	r2, r3
    37b6:	d902      	bls.n	37be <ACE_convert_from_Celsius+0x3e>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    37b8:	f640 73ff 	movw	r3, #4095	; 0xfff
    37bc:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    37be:	897b      	ldrh	r3, [r7, #10]
}
    37c0:	4618      	mov	r0, r3
    37c2:	f107 0710 	add.w	r7, r7, #16
    37c6:	46bd      	mov	sp, r7
    37c8:	bd80      	pop	{r7, pc}
    37ca:	bf00      	nop

000037cc <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    37cc:	b580      	push	{r7, lr}
    37ce:	b084      	sub	sp, #16
    37d0:	af00      	add	r7, sp, #0
    37d2:	4603      	mov	r3, r0
    37d4:	6039      	str	r1, [r7, #0]
    37d6:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    37d8:	683b      	ldr	r3, [r7, #0]
    37da:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    37de:	f103 0303 	add.w	r3, r3, #3
    37e2:	603b      	str	r3, [r7, #0]
    kelvin = (uint32_t)temperature;
    37e4:	683b      	ldr	r3, [r7, #0]
    37e6:	60fb      	str	r3, [r7, #12]
    kelvin = (kelvin * 5u) / 9u;
    37e8:	68fa      	ldr	r2, [r7, #12]
    37ea:	4613      	mov	r3, r2
    37ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
    37f0:	441a      	add	r2, r3
    37f2:	f648 6339 	movw	r3, #36409	; 0x8e39
    37f6:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    37fa:	fba3 1302 	umull	r1, r3, r3, r2
    37fe:	ea4f 0353 	mov.w	r3, r3, lsr #1
    3802:	60fb      	str	r3, [r7, #12]
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
    3804:	79fb      	ldrb	r3, [r7, #7]
    3806:	4618      	mov	r0, r3
    3808:	68f9      	ldr	r1, [r7, #12]
    380a:	f7ff ff8d 	bl	3728 <ACE_convert_from_Kelvin>
    380e:	4603      	mov	r3, r0
    3810:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    3812:	897a      	ldrh	r2, [r7, #10]
    3814:	f640 73ff 	movw	r3, #4095	; 0xfff
    3818:	429a      	cmp	r2, r3
    381a:	d902      	bls.n	3822 <ACE_convert_from_Fahrenheit+0x56>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    381c:	f640 73ff 	movw	r3, #4095	; 0xfff
    3820:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    3822:	897b      	ldrh	r3, [r7, #10]
}
    3824:	4618      	mov	r0, r3
    3826:	f107 0710 	add.w	r7, r7, #16
    382a:	46bd      	mov	sp, r7
    382c:	bd80      	pop	{r7, pc}
    382e:	bf00      	nop

00003830 <ACE_translate_pdma_value>:
uint16_t ACE_translate_pdma_value
(
    uint32_t            pdma_value,
    adc_channel_id_t *  channel_id
)
{
    3830:	b480      	push	{r7}
    3832:	b085      	sub	sp, #20
    3834:	af00      	add	r7, sp, #0
    3836:	6078      	str	r0, [r7, #4]
    3838:	6039      	str	r1, [r7, #0]
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    383a:	687b      	ldr	r3, [r7, #4]
    383c:	ea4f 2313 	mov.w	r3, r3, lsr #8
    3840:	81fb      	strh	r3, [r7, #14]
    if ( channel_id != 0 )
    3842:	683b      	ldr	r3, [r7, #0]
    3844:	2b00      	cmp	r3, #0
    3846:	d005      	beq.n	3854 <ACE_translate_pdma_value+0x24>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
    3848:	687b      	ldr	r3, [r7, #4]
    384a:	ea4f 6313 	mov.w	r3, r3, lsr #24
    384e:	b2da      	uxtb	r2, r3
    3850:	683b      	ldr	r3, [r7, #0]
    3852:	701a      	strb	r2, [r3, #0]
    }
    
    return ppe_value;
    3854:	89fb      	ldrh	r3, [r7, #14]
}
    3856:	4618      	mov	r0, r3
    3858:	f107 0714 	add.w	r7, r7, #20
    385c:	46bd      	mov	sp, r7
    385e:	bc80      	pop	{r7}
    3860:	4770      	bx	lr
    3862:	bf00      	nop

00003864 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    3864:	b480      	push	{r7}
    3866:	b083      	sub	sp, #12
    3868:	af00      	add	r7, sp, #0
    386a:	4603      	mov	r3, r0
    386c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    386e:	f24e 1300 	movw	r3, #57600	; 0xe100
    3872:	f2ce 0300 	movt	r3, #57344	; 0xe000
    3876:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    387a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    387e:	88f9      	ldrh	r1, [r7, #6]
    3880:	f001 011f 	and.w	r1, r1, #31
    3884:	f04f 0001 	mov.w	r0, #1
    3888:	fa00 f101 	lsl.w	r1, r0, r1
    388c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    3890:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    3894:	f107 070c 	add.w	r7, r7, #12
    3898:	46bd      	mov	sp, r7
    389a:	bc80      	pop	{r7}
    389c:	4770      	bx	lr
    389e:	bf00      	nop

000038a0 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    38a0:	b480      	push	{r7}
    38a2:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    38a4:	46bd      	mov	sp, r7
    38a6:	bc80      	pop	{r7}
    38a8:	4770      	bx	lr
    38aa:	bf00      	nop

000038ac <ACE_is_hysteresis_flag>:

/*-------------------------------------------------------------------------*//**
 *
 */
uint32_t ACE_is_hysteresis_flag( ace_flag_handle_t   flag_handle )
{
    38ac:	b480      	push	{r7}
    38ae:	b085      	sub	sp, #20
    38b0:	af00      	add	r7, sp, #0
    38b2:	4603      	mov	r3, r0
    38b4:	71fb      	strb	r3, [r7, #7]
    uint32_t hysteresis = 0u;
    38b6:	f04f 0300 	mov.w	r3, #0
    38ba:	60fb      	str	r3, [r7, #12]
    if ( g_ppe_flags_desc_table[flag_handle].flag_type >= DUAL_HYSTERESIS_OVER )
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
    38bc:	68fb      	ldr	r3, [r7, #12]
}
    38be:	4618      	mov	r0, r3
    38c0:	f107 0714 	add.w	r7, r7, #20
    38c4:	46bd      	mov	sp, r7
    38c6:	bc80      	pop	{r7}
    38c8:	4770      	bx	lr
    38ca:	bf00      	nop

000038cc <ACE_is_under_flag>:
 */
uint32_t ACE_is_under_flag
(
    ace_flag_handle_t   flag_handle
)
{
    38cc:	b480      	push	{r7}
    38ce:	b085      	sub	sp, #20
    38d0:	af00      	add	r7, sp, #0
    38d2:	4603      	mov	r3, r0
    38d4:	71fb      	strb	r3, [r7, #7]
    uint32_t is_under = 0;
    38d6:	f04f 0300 	mov.w	r3, #0
    38da:	60fb      	str	r3, [r7, #12]
        {
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
    38dc:	68fb      	ldr	r3, [r7, #12]
}
    38de:	4618      	mov	r0, r3
    38e0:	f107 0714 	add.w	r7, r7, #20
    38e4:	46bd      	mov	sp, r7
    38e6:	bc80      	pop	{r7}
    38e8:	4770      	bx	lr
    38ea:	bf00      	nop

000038ec <ACE_set_flag_threshold>:
void ACE_set_flag_threshold
(
    ace_flag_handle_t   flag_handle,
    uint16_t            new_threshold
)
{
    38ec:	b480      	push	{r7}
    38ee:	b083      	sub	sp, #12
    38f0:	af00      	add	r7, sp, #0
    38f2:	4602      	mov	r2, r0
    38f4:	460b      	mov	r3, r1
    38f6:	71fa      	strb	r2, [r7, #7]
    38f8:	80bb      	strh	r3, [r7, #4]
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
    38fa:	f107 070c 	add.w	r7, r7, #12
    38fe:	46bd      	mov	sp, r7
    3900:	bc80      	pop	{r7}
    3902:	4770      	bx	lr

00003904 <ACE_set_flag_assertion>:
void ACE_set_flag_assertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    3904:	b480      	push	{r7}
    3906:	b083      	sub	sp, #12
    3908:	af00      	add	r7, sp, #0
    390a:	4602      	mov	r2, r0
    390c:	460b      	mov	r3, r1
    390e:	71fa      	strb	r2, [r7, #7]
    3910:	80bb      	strh	r3, [r7, #4]
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    3912:	f107 070c 	add.w	r7, r7, #12
    3916:	46bd      	mov	sp, r7
    3918:	bc80      	pop	{r7}
    391a:	4770      	bx	lr

0000391c <ACE_set_flag_deassertion>:
void ACE_set_flag_deassertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    391c:	b480      	push	{r7}
    391e:	b083      	sub	sp, #12
    3920:	af00      	add	r7, sp, #0
    3922:	4602      	mov	r2, r0
    3924:	460b      	mov	r3, r1
    3926:	71fa      	strb	r2, [r7, #7]
    3928:	80bb      	strh	r3, [r7, #4]
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    392a:	f107 070c 	add.w	r7, r7, #12
    392e:	46bd      	mov	sp, r7
    3930:	bc80      	pop	{r7}
    3932:	4770      	bx	lr

00003934 <ACE_set_flag_hysteresis>:
ACE_set_flag_hysteresis
(
    ace_flag_handle_t   flag_handle,
    uint16_t            adc_hysteresis
)
{
    3934:	b480      	push	{r7}
    3936:	b083      	sub	sp, #12
    3938:	af00      	add	r7, sp, #0
    393a:	4602      	mov	r2, r0
    393c:	460b      	mov	r3, r1
    393e:	71fa      	strb	r2, [r7, #7]
    3940:	80bb      	strh	r3, [r7, #4]
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
    3942:	f107 070c 	add.w	r7, r7, #12
    3946:	46bd      	mov	sp, r7
    3948:	bc80      	pop	{r7}
    394a:	4770      	bx	lr

0000394c <ACE_set_channel_hysteresis>:
ACE_set_channel_hysteresis
(
    ace_channel_handle_t    channel_handle,
    uint16_t                adc_hysteresis
)
{
    394c:	b480      	push	{r7}
    394e:	b083      	sub	sp, #12
    3950:	af00      	add	r7, sp, #0
    3952:	4602      	mov	r2, r0
    3954:	460b      	mov	r3, r1
    3956:	71fa      	strb	r2, [r7, #7]
    3958:	80bb      	strh	r3, [r7, #4]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
    395a:	f107 070c 	add.w	r7, r7, #12
    395e:	46bd      	mov	sp, r7
    3960:	bc80      	pop	{r7}
    3962:	4770      	bx	lr

00003964 <ACE_get_flag_handle>:
ace_flag_handle_t
ACE_get_flag_handle
(
    const uint8_t * p_sz_full_flag_name
)
{
    3964:	b480      	push	{r7}
    3966:	b085      	sub	sp, #20
    3968:	af00      	add	r7, sp, #0
    396a:	6078      	str	r0, [r7, #4]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    396c:	f04f 0300 	mov.w	r3, #0
    3970:	73fb      	strb	r3, [r7, #15]
                break;
            }
        }
    }
#endif
    return flag_handle;
    3972:	7bfb      	ldrb	r3, [r7, #15]
}
    3974:	4618      	mov	r0, r3
    3976:	f107 0714 	add.w	r7, r7, #20
    397a:	46bd      	mov	sp, r7
    397c:	bc80      	pop	{r7}
    397e:	4770      	bx	lr

00003980 <ACE_get_flag_status>:
int32_t
ACE_get_flag_status
(
    ace_flag_handle_t   flag_handle
)
{
    3980:	b480      	push	{r7}
    3982:	b085      	sub	sp, #20
    3984:	af00      	add	r7, sp, #0
    3986:	4603      	mov	r3, r0
    3988:	71fb      	strb	r3, [r7, #7]
    int32_t flag_state = UNKNOWN_FLAG;
    398a:	f04f 33ff 	mov.w	r3, #4294967295
    398e:	60fb      	str	r3, [r7, #12]
            }
        }

    }
#endif
    return flag_state;
    3990:	68fb      	ldr	r3, [r7, #12]
}
    3992:	4618      	mov	r0, r3
    3994:	f107 0714 	add.w	r7, r7, #20
    3998:	46bd      	mov	sp, r7
    399a:	bc80      	pop	{r7}
    399c:	4770      	bx	lr
    399e:	bf00      	nop

000039a0 <ACE_get_flag_name>:
const uint8_t *
ACE_get_flag_name
(
    ace_flag_handle_t flag_handle
)
{
    39a0:	b480      	push	{r7}
    39a2:	b085      	sub	sp, #20
    39a4:	af00      	add	r7, sp, #0
    39a6:	4603      	mov	r3, r0
    39a8:	71fb      	strb	r3, [r7, #7]
    const uint8_t * psz_flag_name = 0;
    39aa:	f04f 0300 	mov.w	r3, #0
    39ae:	60fb      	str	r3, [r7, #12]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
    39b0:	68fb      	ldr	r3, [r7, #12]
}
    39b2:	4618      	mov	r0, r3
    39b4:	f107 0714 	add.w	r7, r7, #20
    39b8:	46bd      	mov	sp, r7
    39ba:	bc80      	pop	{r7}
    39bc:	4770      	bx	lr
    39be:	bf00      	nop

000039c0 <ACE_get_flag_channel>:
ace_channel_handle_t
ACE_get_flag_channel
(
    ace_flag_handle_t flag_handle
)
{
    39c0:	b480      	push	{r7}
    39c2:	b085      	sub	sp, #20
    39c4:	af00      	add	r7, sp, #0
    39c6:	4603      	mov	r3, r0
    39c8:	71fb      	strb	r3, [r7, #7]
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    39ca:	f04f 0301 	mov.w	r3, #1
    39ce:	73fb      	strb	r3, [r7, #15]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
    39d0:	7bfb      	ldrb	r3, [r7, #15]
}
    39d2:	4618      	mov	r0, r3
    39d4:	f107 0714 	add.w	r7, r7, #20
    39d8:	46bd      	mov	sp, r7
    39da:	bc80      	pop	{r7}
    39dc:	4770      	bx	lr
    39de:	bf00      	nop

000039e0 <ACE_get_channel_flag_count>:
uint32_t
ACE_get_channel_flag_count
(
    ace_channel_handle_t    channel_handle
)
{
    39e0:	b480      	push	{r7}
    39e2:	b085      	sub	sp, #20
    39e4:	af00      	add	r7, sp, #0
    39e6:	4603      	mov	r3, r0
    39e8:	71fb      	strb	r3, [r7, #7]
    uint32_t flag_count = 0;
    39ea:	f04f 0300 	mov.w	r3, #0
    39ee:	60fb      	str	r3, [r7, #12]
    if (channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
    39f0:	68fb      	ldr	r3, [r7, #12]
}
    39f2:	4618      	mov	r0, r3
    39f4:	f107 0714 	add.w	r7, r7, #20
    39f8:	46bd      	mov	sp, r7
    39fa:	bc80      	pop	{r7}
    39fc:	4770      	bx	lr
    39fe:	bf00      	nop

00003a00 <ACE_get_channel_first_flag>:
ACE_get_channel_first_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    3a00:	b480      	push	{r7}
    3a02:	b085      	sub	sp, #20
    3a04:	af00      	add	r7, sp, #0
    3a06:	4603      	mov	r3, r0
    3a08:	6039      	str	r1, [r7, #0]
    3a0a:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    3a0c:	f04f 0300 	mov.w	r3, #0
    3a10:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
    3a12:	7bfb      	ldrb	r3, [r7, #15]
}
    3a14:	4618      	mov	r0, r3
    3a16:	f107 0714 	add.w	r7, r7, #20
    3a1a:	46bd      	mov	sp, r7
    3a1c:	bc80      	pop	{r7}
    3a1e:	4770      	bx	lr

00003a20 <ACE_get_channel_next_flag>:
ACE_get_channel_next_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    3a20:	b480      	push	{r7}
    3a22:	b085      	sub	sp, #20
    3a24:	af00      	add	r7, sp, #0
    3a26:	4603      	mov	r3, r0
    3a28:	6039      	str	r1, [r7, #0]
    3a2a:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    3a2c:	f04f 0300 	mov.w	r3, #0
    3a30:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
    3a32:	7bfb      	ldrb	r3, [r7, #15]
}
    3a34:	4618      	mov	r0, r3
    3a36:	f107 0714 	add.w	r7, r7, #20
    3a3a:	46bd      	mov	sp, r7
    3a3c:	bc80      	pop	{r7}
    3a3e:	4770      	bx	lr

00003a40 <ACE_enable_channel_flags_irq>:
 */
void ACE_enable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    3a40:	b480      	push	{r7}
    3a42:	b083      	sub	sp, #12
    3a44:	af00      	add	r7, sp, #0
    3a46:	4603      	mov	r3, r0
    3a48:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
    3a4a:	f107 070c 	add.w	r7, r7, #12
    3a4e:	46bd      	mov	sp, r7
    3a50:	bc80      	pop	{r7}
    3a52:	4770      	bx	lr

00003a54 <ACE_disable_channel_flags_irq>:
 */
void ACE_disable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    3a54:	b480      	push	{r7}
    3a56:	b083      	sub	sp, #12
    3a58:	af00      	add	r7, sp, #0
    3a5a:	4603      	mov	r3, r0
    3a5c:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
    3a5e:	f107 070c 	add.w	r7, r7, #12
    3a62:	46bd      	mov	sp, r7
    3a64:	bc80      	pop	{r7}
    3a66:	4770      	bx	lr

00003a68 <ACE_clear_channel_flags_irq>:
 */
void ACE_clear_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    3a68:	b480      	push	{r7}
    3a6a:	b083      	sub	sp, #12
    3a6c:	af00      	add	r7, sp, #0
    3a6e:	4603      	mov	r3, r0
    3a70:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
    3a72:	f107 070c 	add.w	r7, r7, #12
    3a76:	46bd      	mov	sp, r7
    3a78:	bc80      	pop	{r7}
    3a7a:	4770      	bx	lr

00003a7c <ACE_enable_flag_irq>:
 */
void ACE_enable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    3a7c:	b480      	push	{r7}
    3a7e:	b083      	sub	sp, #12
    3a80:	af00      	add	r7, sp, #0
    3a82:	4603      	mov	r3, r0
    3a84:	71fb      	strb	r3, [r7, #7]
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
    3a86:	f107 070c 	add.w	r7, r7, #12
    3a8a:	46bd      	mov	sp, r7
    3a8c:	bc80      	pop	{r7}
    3a8e:	4770      	bx	lr

00003a90 <ACE_disable_flag_irq>:
 */
void ACE_disable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    3a90:	b480      	push	{r7}
    3a92:	b083      	sub	sp, #12
    3a94:	af00      	add	r7, sp, #0
    3a96:	4603      	mov	r3, r0
    3a98:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3a9a:	f107 070c 	add.w	r7, r7, #12
    3a9e:	46bd      	mov	sp, r7
    3aa0:	bc80      	pop	{r7}
    3aa2:	4770      	bx	lr

00003aa4 <ACE_clear_flag_irq>:
 */
void ACE_clear_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    3aa4:	b480      	push	{r7}
    3aa6:	b083      	sub	sp, #12
    3aa8:	af00      	add	r7, sp, #0
    3aaa:	4603      	mov	r3, r0
    3aac:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3aae:	f107 070c 	add.w	r7, r7, #12
    3ab2:	46bd      	mov	sp, r7
    3ab4:	bc80      	pop	{r7}
    3ab6:	4770      	bx	lr

00003ab8 <ACE_register_flag_isr>:
void ACE_register_flag_isr
(
    ace_flag_handle_t   flag_handle,
    flag_isr_t          flag_isr
)
{
    3ab8:	b480      	push	{r7}
    3aba:	b083      	sub	sp, #12
    3abc:	af00      	add	r7, sp, #0
    3abe:	4603      	mov	r3, r0
    3ac0:	6039      	str	r1, [r7, #0]
    3ac2:	71fb      	strb	r3, [r7, #7]
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
    3ac4:	f107 070c 	add.w	r7, r7, #12
    3ac8:	46bd      	mov	sp, r7
    3aca:	bc80      	pop	{r7}
    3acc:	4770      	bx	lr
    3ace:	bf00      	nop

00003ad0 <ACE_register_channel_flags_isr>:
void ACE_register_channel_flags_isr
(
    ace_channel_handle_t    channel_handle,
    channel_flag_isr_t      channel_flag_isr
)
{
    3ad0:	b480      	push	{r7}
    3ad2:	b083      	sub	sp, #12
    3ad4:	af00      	add	r7, sp, #0
    3ad6:	4603      	mov	r3, r0
    3ad8:	6039      	str	r1, [r7, #0]
    3ada:	71fb      	strb	r3, [r7, #7]
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
    3adc:	f107 070c 	add.w	r7, r7, #12
    3ae0:	46bd      	mov	sp, r7
    3ae2:	bc80      	pop	{r7}
    3ae4:	4770      	bx	lr
    3ae6:	bf00      	nop

00003ae8 <ACE_register_global_flags_isr>:
 */
void ACE_register_global_flags_isr
(
    global_flag_isr_t  global_flag_isr
)
{
    3ae8:	b480      	push	{r7}
    3aea:	b083      	sub	sp, #12
    3aec:	af00      	add	r7, sp, #0
    3aee:	6078      	str	r0, [r7, #4]
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
    3af0:	f107 070c 	add.w	r7, r7, #12
    3af4:	46bd      	mov	sp, r7
    3af6:	bc80      	pop	{r7}
    3af8:	4770      	bx	lr
    3afa:	bf00      	nop

00003afc <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    3afc:	b480      	push	{r7}
    3afe:	b083      	sub	sp, #12
    3b00:	af00      	add	r7, sp, #0
    3b02:	4603      	mov	r3, r0
    3b04:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    3b06:	f107 070c 	add.w	r7, r7, #12
    3b0a:	46bd      	mov	sp, r7
    3b0c:	bc80      	pop	{r7}
    3b0e:	4770      	bx	lr

00003b10 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    3b10:	4668      	mov	r0, sp
    3b12:	f020 0107 	bic.w	r1, r0, #7
    3b16:	468d      	mov	sp, r1
    3b18:	b589      	push	{r0, r3, r7, lr}
    3b1a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    3b1c:	f04f 0000 	mov.w	r0, #0
    3b20:	f7ff ffec 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    3b24:	f04f 0076 	mov.w	r0, #118	; 0x76
    3b28:	f7ff fe9c 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3b2c:	46bd      	mov	sp, r7
    3b2e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3b32:	4685      	mov	sp, r0
    3b34:	4770      	bx	lr
    3b36:	bf00      	nop

00003b38 <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    3b38:	4668      	mov	r0, sp
    3b3a:	f020 0107 	bic.w	r1, r0, #7
    3b3e:	468d      	mov	sp, r1
    3b40:	b589      	push	{r0, r3, r7, lr}
    3b42:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    3b44:	f04f 0001 	mov.w	r0, #1
    3b48:	f7ff ffd8 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    3b4c:	f04f 0077 	mov.w	r0, #119	; 0x77
    3b50:	f7ff fe88 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3b54:	46bd      	mov	sp, r7
    3b56:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3b5a:	4685      	mov	sp, r0
    3b5c:	4770      	bx	lr
    3b5e:	bf00      	nop

00003b60 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    3b60:	4668      	mov	r0, sp
    3b62:	f020 0107 	bic.w	r1, r0, #7
    3b66:	468d      	mov	sp, r1
    3b68:	b589      	push	{r0, r3, r7, lr}
    3b6a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    3b6c:	f04f 0002 	mov.w	r0, #2
    3b70:	f7ff ffc4 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    3b74:	f04f 0078 	mov.w	r0, #120	; 0x78
    3b78:	f7ff fe74 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3b7c:	46bd      	mov	sp, r7
    3b7e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3b82:	4685      	mov	sp, r0
    3b84:	4770      	bx	lr
    3b86:	bf00      	nop

00003b88 <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    3b88:	4668      	mov	r0, sp
    3b8a:	f020 0107 	bic.w	r1, r0, #7
    3b8e:	468d      	mov	sp, r1
    3b90:	b589      	push	{r0, r3, r7, lr}
    3b92:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    3b94:	f04f 0003 	mov.w	r0, #3
    3b98:	f7ff ffb0 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    3b9c:	f04f 0079 	mov.w	r0, #121	; 0x79
    3ba0:	f7ff fe60 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3ba4:	46bd      	mov	sp, r7
    3ba6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3baa:	4685      	mov	sp, r0
    3bac:	4770      	bx	lr
    3bae:	bf00      	nop

00003bb0 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    3bb0:	4668      	mov	r0, sp
    3bb2:	f020 0107 	bic.w	r1, r0, #7
    3bb6:	468d      	mov	sp, r1
    3bb8:	b589      	push	{r0, r3, r7, lr}
    3bba:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    3bbc:	f04f 0004 	mov.w	r0, #4
    3bc0:	f7ff ff9c 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    3bc4:	f04f 007a 	mov.w	r0, #122	; 0x7a
    3bc8:	f7ff fe4c 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3bcc:	46bd      	mov	sp, r7
    3bce:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3bd2:	4685      	mov	sp, r0
    3bd4:	4770      	bx	lr
    3bd6:	bf00      	nop

00003bd8 <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    3bd8:	4668      	mov	r0, sp
    3bda:	f020 0107 	bic.w	r1, r0, #7
    3bde:	468d      	mov	sp, r1
    3be0:	b589      	push	{r0, r3, r7, lr}
    3be2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    3be4:	f04f 0005 	mov.w	r0, #5
    3be8:	f7ff ff88 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    3bec:	f04f 007b 	mov.w	r0, #123	; 0x7b
    3bf0:	f7ff fe38 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3bf4:	46bd      	mov	sp, r7
    3bf6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3bfa:	4685      	mov	sp, r0
    3bfc:	4770      	bx	lr
    3bfe:	bf00      	nop

00003c00 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    3c00:	4668      	mov	r0, sp
    3c02:	f020 0107 	bic.w	r1, r0, #7
    3c06:	468d      	mov	sp, r1
    3c08:	b589      	push	{r0, r3, r7, lr}
    3c0a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    3c0c:	f04f 0006 	mov.w	r0, #6
    3c10:	f7ff ff74 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    3c14:	f04f 007c 	mov.w	r0, #124	; 0x7c
    3c18:	f7ff fe24 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3c1c:	46bd      	mov	sp, r7
    3c1e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3c22:	4685      	mov	sp, r0
    3c24:	4770      	bx	lr
    3c26:	bf00      	nop

00003c28 <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    3c28:	4668      	mov	r0, sp
    3c2a:	f020 0107 	bic.w	r1, r0, #7
    3c2e:	468d      	mov	sp, r1
    3c30:	b589      	push	{r0, r3, r7, lr}
    3c32:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    3c34:	f04f 0007 	mov.w	r0, #7
    3c38:	f7ff ff60 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    3c3c:	f04f 007d 	mov.w	r0, #125	; 0x7d
    3c40:	f7ff fe10 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3c44:	46bd      	mov	sp, r7
    3c46:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3c4a:	4685      	mov	sp, r0
    3c4c:	4770      	bx	lr
    3c4e:	bf00      	nop

00003c50 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    3c50:	4668      	mov	r0, sp
    3c52:	f020 0107 	bic.w	r1, r0, #7
    3c56:	468d      	mov	sp, r1
    3c58:	b589      	push	{r0, r3, r7, lr}
    3c5a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    3c5c:	f04f 0008 	mov.w	r0, #8
    3c60:	f7ff ff4c 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    3c64:	f04f 007e 	mov.w	r0, #126	; 0x7e
    3c68:	f7ff fdfc 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3c6c:	46bd      	mov	sp, r7
    3c6e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3c72:	4685      	mov	sp, r0
    3c74:	4770      	bx	lr
    3c76:	bf00      	nop

00003c78 <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    3c78:	4668      	mov	r0, sp
    3c7a:	f020 0107 	bic.w	r1, r0, #7
    3c7e:	468d      	mov	sp, r1
    3c80:	b589      	push	{r0, r3, r7, lr}
    3c82:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    3c84:	f04f 0009 	mov.w	r0, #9
    3c88:	f7ff ff38 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    3c8c:	f04f 007f 	mov.w	r0, #127	; 0x7f
    3c90:	f7ff fde8 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3c94:	46bd      	mov	sp, r7
    3c96:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3c9a:	4685      	mov	sp, r0
    3c9c:	4770      	bx	lr
    3c9e:	bf00      	nop

00003ca0 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    3ca0:	4668      	mov	r0, sp
    3ca2:	f020 0107 	bic.w	r1, r0, #7
    3ca6:	468d      	mov	sp, r1
    3ca8:	b589      	push	{r0, r3, r7, lr}
    3caa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    3cac:	f04f 000a 	mov.w	r0, #10
    3cb0:	f7ff ff24 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    3cb4:	f04f 0080 	mov.w	r0, #128	; 0x80
    3cb8:	f7ff fdd4 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3cbc:	46bd      	mov	sp, r7
    3cbe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3cc2:	4685      	mov	sp, r0
    3cc4:	4770      	bx	lr
    3cc6:	bf00      	nop

00003cc8 <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    3cc8:	4668      	mov	r0, sp
    3cca:	f020 0107 	bic.w	r1, r0, #7
    3cce:	468d      	mov	sp, r1
    3cd0:	b589      	push	{r0, r3, r7, lr}
    3cd2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    3cd4:	f04f 000b 	mov.w	r0, #11
    3cd8:	f7ff ff10 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    3cdc:	f04f 0081 	mov.w	r0, #129	; 0x81
    3ce0:	f7ff fdc0 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3ce4:	46bd      	mov	sp, r7
    3ce6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3cea:	4685      	mov	sp, r0
    3cec:	4770      	bx	lr
    3cee:	bf00      	nop

00003cf0 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    3cf0:	4668      	mov	r0, sp
    3cf2:	f020 0107 	bic.w	r1, r0, #7
    3cf6:	468d      	mov	sp, r1
    3cf8:	b589      	push	{r0, r3, r7, lr}
    3cfa:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    3cfc:	f04f 000c 	mov.w	r0, #12
    3d00:	f7ff fefc 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    3d04:	f04f 0082 	mov.w	r0, #130	; 0x82
    3d08:	f7ff fdac 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3d0c:	46bd      	mov	sp, r7
    3d0e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3d12:	4685      	mov	sp, r0
    3d14:	4770      	bx	lr
    3d16:	bf00      	nop

00003d18 <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    3d18:	4668      	mov	r0, sp
    3d1a:	f020 0107 	bic.w	r1, r0, #7
    3d1e:	468d      	mov	sp, r1
    3d20:	b589      	push	{r0, r3, r7, lr}
    3d22:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    3d24:	f04f 000d 	mov.w	r0, #13
    3d28:	f7ff fee8 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    3d2c:	f04f 0083 	mov.w	r0, #131	; 0x83
    3d30:	f7ff fd98 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3d34:	46bd      	mov	sp, r7
    3d36:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3d3a:	4685      	mov	sp, r0
    3d3c:	4770      	bx	lr
    3d3e:	bf00      	nop

00003d40 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    3d40:	4668      	mov	r0, sp
    3d42:	f020 0107 	bic.w	r1, r0, #7
    3d46:	468d      	mov	sp, r1
    3d48:	b589      	push	{r0, r3, r7, lr}
    3d4a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    3d4c:	f04f 000e 	mov.w	r0, #14
    3d50:	f7ff fed4 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    3d54:	f04f 0084 	mov.w	r0, #132	; 0x84
    3d58:	f7ff fd84 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3d5c:	46bd      	mov	sp, r7
    3d5e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3d62:	4685      	mov	sp, r0
    3d64:	4770      	bx	lr
    3d66:	bf00      	nop

00003d68 <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    3d68:	4668      	mov	r0, sp
    3d6a:	f020 0107 	bic.w	r1, r0, #7
    3d6e:	468d      	mov	sp, r1
    3d70:	b589      	push	{r0, r3, r7, lr}
    3d72:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    3d74:	f04f 000f 	mov.w	r0, #15
    3d78:	f7ff fec0 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    3d7c:	f04f 0085 	mov.w	r0, #133	; 0x85
    3d80:	f7ff fd70 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3d84:	46bd      	mov	sp, r7
    3d86:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3d8a:	4685      	mov	sp, r0
    3d8c:	4770      	bx	lr
    3d8e:	bf00      	nop

00003d90 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    3d90:	4668      	mov	r0, sp
    3d92:	f020 0107 	bic.w	r1, r0, #7
    3d96:	468d      	mov	sp, r1
    3d98:	b589      	push	{r0, r3, r7, lr}
    3d9a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    3d9c:	f04f 0010 	mov.w	r0, #16
    3da0:	f7ff feac 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    3da4:	f04f 0086 	mov.w	r0, #134	; 0x86
    3da8:	f7ff fd5c 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3dac:	46bd      	mov	sp, r7
    3dae:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3db2:	4685      	mov	sp, r0
    3db4:	4770      	bx	lr
    3db6:	bf00      	nop

00003db8 <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    3db8:	4668      	mov	r0, sp
    3dba:	f020 0107 	bic.w	r1, r0, #7
    3dbe:	468d      	mov	sp, r1
    3dc0:	b589      	push	{r0, r3, r7, lr}
    3dc2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    3dc4:	f04f 0011 	mov.w	r0, #17
    3dc8:	f7ff fe98 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    3dcc:	f04f 0087 	mov.w	r0, #135	; 0x87
    3dd0:	f7ff fd48 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3dd4:	46bd      	mov	sp, r7
    3dd6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3dda:	4685      	mov	sp, r0
    3ddc:	4770      	bx	lr
    3dde:	bf00      	nop

00003de0 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    3de0:	4668      	mov	r0, sp
    3de2:	f020 0107 	bic.w	r1, r0, #7
    3de6:	468d      	mov	sp, r1
    3de8:	b589      	push	{r0, r3, r7, lr}
    3dea:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    3dec:	f04f 0012 	mov.w	r0, #18
    3df0:	f7ff fe84 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    3df4:	f04f 0088 	mov.w	r0, #136	; 0x88
    3df8:	f7ff fd34 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3dfc:	46bd      	mov	sp, r7
    3dfe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3e02:	4685      	mov	sp, r0
    3e04:	4770      	bx	lr
    3e06:	bf00      	nop

00003e08 <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    3e08:	4668      	mov	r0, sp
    3e0a:	f020 0107 	bic.w	r1, r0, #7
    3e0e:	468d      	mov	sp, r1
    3e10:	b589      	push	{r0, r3, r7, lr}
    3e12:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    3e14:	f04f 0013 	mov.w	r0, #19
    3e18:	f7ff fe70 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    3e1c:	f04f 0089 	mov.w	r0, #137	; 0x89
    3e20:	f7ff fd20 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3e24:	46bd      	mov	sp, r7
    3e26:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3e2a:	4685      	mov	sp, r0
    3e2c:	4770      	bx	lr
    3e2e:	bf00      	nop

00003e30 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    3e30:	4668      	mov	r0, sp
    3e32:	f020 0107 	bic.w	r1, r0, #7
    3e36:	468d      	mov	sp, r1
    3e38:	b589      	push	{r0, r3, r7, lr}
    3e3a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    3e3c:	f04f 0014 	mov.w	r0, #20
    3e40:	f7ff fe5c 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    3e44:	f04f 008a 	mov.w	r0, #138	; 0x8a
    3e48:	f7ff fd0c 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3e4c:	46bd      	mov	sp, r7
    3e4e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3e52:	4685      	mov	sp, r0
    3e54:	4770      	bx	lr
    3e56:	bf00      	nop

00003e58 <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    3e58:	4668      	mov	r0, sp
    3e5a:	f020 0107 	bic.w	r1, r0, #7
    3e5e:	468d      	mov	sp, r1
    3e60:	b589      	push	{r0, r3, r7, lr}
    3e62:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    3e64:	f04f 0015 	mov.w	r0, #21
    3e68:	f7ff fe48 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    3e6c:	f04f 008b 	mov.w	r0, #139	; 0x8b
    3e70:	f7ff fcf8 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3e74:	46bd      	mov	sp, r7
    3e76:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3e7a:	4685      	mov	sp, r0
    3e7c:	4770      	bx	lr
    3e7e:	bf00      	nop

00003e80 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    3e80:	4668      	mov	r0, sp
    3e82:	f020 0107 	bic.w	r1, r0, #7
    3e86:	468d      	mov	sp, r1
    3e88:	b589      	push	{r0, r3, r7, lr}
    3e8a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    3e8c:	f04f 0016 	mov.w	r0, #22
    3e90:	f7ff fe34 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    3e94:	f04f 008c 	mov.w	r0, #140	; 0x8c
    3e98:	f7ff fce4 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3e9c:	46bd      	mov	sp, r7
    3e9e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3ea2:	4685      	mov	sp, r0
    3ea4:	4770      	bx	lr
    3ea6:	bf00      	nop

00003ea8 <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    3ea8:	4668      	mov	r0, sp
    3eaa:	f020 0107 	bic.w	r1, r0, #7
    3eae:	468d      	mov	sp, r1
    3eb0:	b589      	push	{r0, r3, r7, lr}
    3eb2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    3eb4:	f04f 0017 	mov.w	r0, #23
    3eb8:	f7ff fe20 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    3ebc:	f04f 008d 	mov.w	r0, #141	; 0x8d
    3ec0:	f7ff fcd0 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3ec4:	46bd      	mov	sp, r7
    3ec6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3eca:	4685      	mov	sp, r0
    3ecc:	4770      	bx	lr
    3ece:	bf00      	nop

00003ed0 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    3ed0:	4668      	mov	r0, sp
    3ed2:	f020 0107 	bic.w	r1, r0, #7
    3ed6:	468d      	mov	sp, r1
    3ed8:	b589      	push	{r0, r3, r7, lr}
    3eda:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    3edc:	f04f 0018 	mov.w	r0, #24
    3ee0:	f7ff fe0c 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    3ee4:	f04f 008e 	mov.w	r0, #142	; 0x8e
    3ee8:	f7ff fcbc 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3eec:	46bd      	mov	sp, r7
    3eee:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3ef2:	4685      	mov	sp, r0
    3ef4:	4770      	bx	lr
    3ef6:	bf00      	nop

00003ef8 <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    3ef8:	4668      	mov	r0, sp
    3efa:	f020 0107 	bic.w	r1, r0, #7
    3efe:	468d      	mov	sp, r1
    3f00:	b589      	push	{r0, r3, r7, lr}
    3f02:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    3f04:	f04f 0019 	mov.w	r0, #25
    3f08:	f7ff fdf8 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    3f0c:	f04f 008f 	mov.w	r0, #143	; 0x8f
    3f10:	f7ff fca8 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3f14:	46bd      	mov	sp, r7
    3f16:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3f1a:	4685      	mov	sp, r0
    3f1c:	4770      	bx	lr
    3f1e:	bf00      	nop

00003f20 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    3f20:	4668      	mov	r0, sp
    3f22:	f020 0107 	bic.w	r1, r0, #7
    3f26:	468d      	mov	sp, r1
    3f28:	b589      	push	{r0, r3, r7, lr}
    3f2a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    3f2c:	f04f 001a 	mov.w	r0, #26
    3f30:	f7ff fde4 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    3f34:	f04f 0090 	mov.w	r0, #144	; 0x90
    3f38:	f7ff fc94 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3f3c:	46bd      	mov	sp, r7
    3f3e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3f42:	4685      	mov	sp, r0
    3f44:	4770      	bx	lr
    3f46:	bf00      	nop

00003f48 <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    3f48:	4668      	mov	r0, sp
    3f4a:	f020 0107 	bic.w	r1, r0, #7
    3f4e:	468d      	mov	sp, r1
    3f50:	b589      	push	{r0, r3, r7, lr}
    3f52:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    3f54:	f04f 001b 	mov.w	r0, #27
    3f58:	f7ff fdd0 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    3f5c:	f04f 0091 	mov.w	r0, #145	; 0x91
    3f60:	f7ff fc80 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3f64:	46bd      	mov	sp, r7
    3f66:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3f6a:	4685      	mov	sp, r0
    3f6c:	4770      	bx	lr
    3f6e:	bf00      	nop

00003f70 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    3f70:	4668      	mov	r0, sp
    3f72:	f020 0107 	bic.w	r1, r0, #7
    3f76:	468d      	mov	sp, r1
    3f78:	b589      	push	{r0, r3, r7, lr}
    3f7a:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    3f7c:	f04f 001c 	mov.w	r0, #28
    3f80:	f7ff fdbc 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    3f84:	f04f 0092 	mov.w	r0, #146	; 0x92
    3f88:	f7ff fc6c 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3f8c:	46bd      	mov	sp, r7
    3f8e:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3f92:	4685      	mov	sp, r0
    3f94:	4770      	bx	lr
    3f96:	bf00      	nop

00003f98 <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    3f98:	4668      	mov	r0, sp
    3f9a:	f020 0107 	bic.w	r1, r0, #7
    3f9e:	468d      	mov	sp, r1
    3fa0:	b589      	push	{r0, r3, r7, lr}
    3fa2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    3fa4:	f04f 001d 	mov.w	r0, #29
    3fa8:	f7ff fda8 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    3fac:	f04f 0093 	mov.w	r0, #147	; 0x93
    3fb0:	f7ff fc58 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3fb4:	46bd      	mov	sp, r7
    3fb6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3fba:	4685      	mov	sp, r0
    3fbc:	4770      	bx	lr
    3fbe:	bf00      	nop

00003fc0 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    3fc0:	4668      	mov	r0, sp
    3fc2:	f020 0107 	bic.w	r1, r0, #7
    3fc6:	468d      	mov	sp, r1
    3fc8:	b589      	push	{r0, r3, r7, lr}
    3fca:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    3fcc:	f04f 001e 	mov.w	r0, #30
    3fd0:	f7ff fd94 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    3fd4:	f04f 0094 	mov.w	r0, #148	; 0x94
    3fd8:	f7ff fc44 	bl	3864 <NVIC_ClearPendingIRQ>
}
    3fdc:	46bd      	mov	sp, r7
    3fde:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    3fe2:	4685      	mov	sp, r0
    3fe4:	4770      	bx	lr
    3fe6:	bf00      	nop

00003fe8 <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    3fe8:	4668      	mov	r0, sp
    3fea:	f020 0107 	bic.w	r1, r0, #7
    3fee:	468d      	mov	sp, r1
    3ff0:	b589      	push	{r0, r3, r7, lr}
    3ff2:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    3ff4:	f04f 001f 	mov.w	r0, #31
    3ff8:	f7ff fd80 	bl	3afc <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    3ffc:	f04f 0095 	mov.w	r0, #149	; 0x95
    4000:	f7ff fc30 	bl	3864 <NVIC_ClearPendingIRQ>
}
    4004:	46bd      	mov	sp, r7
    4006:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    400a:	4685      	mov	sp, r0
    400c:	4770      	bx	lr
    400e:	bf00      	nop

00004010 <ACE_get_sse_seq_handle>:
sse_sequence_handle_t
ACE_get_sse_seq_handle
(
    const uint8_t * p_sz_sequence_name
)
{
    4010:	b580      	push	{r7, lr}
    4012:	b084      	sub	sp, #16
    4014:	af00      	add	r7, sp, #0
    4016:	6078      	str	r0, [r7, #4]
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    4018:	f64f 73ff 	movw	r3, #65535	; 0xffff
    401c:	817b      	strh	r3, [r7, #10]
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    401e:	f04f 0300 	mov.w	r3, #0
    4022:	813b      	strh	r3, [r7, #8]
    4024:	e02d      	b.n	4082 <ACE_get_sse_seq_handle+0x72>
    {
        if ( g_sse_sequences_desc_table[seq_idx].p_sz_proc_name != 0 )
    4026:	8939      	ldrh	r1, [r7, #8]
    4028:	f240 0228 	movw	r2, #40	; 0x28
    402c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4030:	460b      	mov	r3, r1
    4032:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4036:	440b      	add	r3, r1
    4038:	ea4f 0383 	mov.w	r3, r3, lsl #2
    403c:	4413      	add	r3, r2
    403e:	681b      	ldr	r3, [r3, #0]
    4040:	2b00      	cmp	r3, #0
    4042:	d01a      	beq.n	407a <ACE_get_sse_seq_handle+0x6a>
        {
            int32_t diff;
            diff = strncmp( (const char *)p_sz_sequence_name, (const char *)g_sse_sequences_desc_table[seq_idx].p_sz_proc_name, MAX_PROCEDURE_NAME_LENGTH );
    4044:	8939      	ldrh	r1, [r7, #8]
    4046:	f240 0228 	movw	r2, #40	; 0x28
    404a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    404e:	460b      	mov	r3, r1
    4050:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4054:	440b      	add	r3, r1
    4056:	ea4f 0383 	mov.w	r3, r3, lsl #2
    405a:	4413      	add	r3, r2
    405c:	681b      	ldr	r3, [r3, #0]
    405e:	6878      	ldr	r0, [r7, #4]
    4060:	4619      	mov	r1, r3
    4062:	f04f 0209 	mov.w	r2, #9
    4066:	f003 f847 	bl	70f8 <strncmp>
    406a:	4603      	mov	r3, r0
    406c:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    406e:	68fb      	ldr	r3, [r7, #12]
    4070:	2b00      	cmp	r3, #0
    4072:	d102      	bne.n	407a <ACE_get_sse_seq_handle+0x6a>
            {
                /* channel name found. */
                handle = seq_idx;
    4074:	893b      	ldrh	r3, [r7, #8]
    4076:	817b      	strh	r3, [r7, #10]
                break;
    4078:	e006      	b.n	4088 <ACE_get_sse_seq_handle+0x78>
)
{
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    407a:	893b      	ldrh	r3, [r7, #8]
    407c:	f103 0301 	add.w	r3, r3, #1
    4080:	813b      	strh	r3, [r7, #8]
    4082:	893b      	ldrh	r3, [r7, #8]
    4084:	2b01      	cmp	r3, #1
    4086:	d9ce      	bls.n	4026 <ACE_get_sse_seq_handle+0x16>
                handle = seq_idx;
                break;
            }
        }
    }
    return handle;
    4088:	897b      	ldrh	r3, [r7, #10]
}
    408a:	4618      	mov	r0, r3
    408c:	f107 0710 	add.w	r7, r7, #16
    4090:	46bd      	mov	sp, r7
    4092:	bd80      	pop	{r7, pc}

00004094 <ACE_load_sse>:
 */
void ACE_load_sse
(
    sse_sequence_handle_t  sequence
)
{
    4094:	b480      	push	{r7}
    4096:	b085      	sub	sp, #20
    4098:	af00      	add	r7, sp, #0
    409a:	4603      	mov	r3, r0
    409c:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    409e:	88fb      	ldrh	r3, [r7, #6]
    40a0:	2b01      	cmp	r3, #1
    40a2:	d900      	bls.n	40a6 <ACE_load_sse+0x12>
    40a4:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    40a6:	88fb      	ldrh	r3, [r7, #6]
    40a8:	2b01      	cmp	r3, #1
    40aa:	f200 8085 	bhi.w	41b8 <ACE_load_sse+0x124>
    {
        uint16_t i;
        uint16_t offset;
        const uint16_t * p_ucode;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    40ae:	88f9      	ldrh	r1, [r7, #6]
    40b0:	f240 0228 	movw	r2, #40	; 0x28
    40b4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    40b8:	460b      	mov	r3, r1
    40ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
    40be:	440b      	add	r3, r1
    40c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    40c4:	4413      	add	r3, r2
    40c6:	f103 0310 	add.w	r3, r3, #16
    40ca:	781b      	ldrb	r3, [r3, #0]
    40cc:	2b02      	cmp	r3, #2
    40ce:	d900      	bls.n	40d2 <ACE_load_sse+0x3e>
    40d0:	be00      	bkpt	0x0000
        
        if ( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS )
    40d2:	88f9      	ldrh	r1, [r7, #6]
    40d4:	f240 0228 	movw	r2, #40	; 0x28
    40d8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    40dc:	460b      	mov	r3, r1
    40de:	ea4f 0383 	mov.w	r3, r3, lsl #2
    40e2:	440b      	add	r3, r1
    40e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    40e8:	4413      	add	r3, r2
    40ea:	f103 0310 	add.w	r3, r3, #16
    40ee:	781b      	ldrb	r3, [r3, #0]
    40f0:	2b02      	cmp	r3, #2
    40f2:	d861      	bhi.n	41b8 <ACE_load_sse+0x124>
        {
            /* Stop relevant program counter. */
            *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    40f4:	88f9      	ldrh	r1, [r7, #6]
    40f6:	f240 0228 	movw	r2, #40	; 0x28
    40fa:	f2c2 0200 	movt	r2, #8192	; 0x2000
    40fe:	460b      	mov	r3, r1
    4100:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4104:	440b      	add	r3, r1
    4106:	ea4f 0383 	mov.w	r3, r3, lsl #2
    410a:	4413      	add	r3, r2
    410c:	f103 0310 	add.w	r3, r3, #16
    4110:	781b      	ldrb	r3, [r3, #0]
    4112:	461a      	mov	r2, r3
    4114:	f641 13fc 	movw	r3, #6652	; 0x19fc
    4118:	f2c0 0301 	movt	r3, #1
    411c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4120:	f04f 0200 	mov.w	r2, #0
    4124:	601a      	str	r2, [r3, #0]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
    4126:	88f9      	ldrh	r1, [r7, #6]
    4128:	f240 0228 	movw	r2, #40	; 0x28
    412c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4130:	460b      	mov	r3, r1
    4132:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4136:	440b      	add	r3, r1
    4138:	ea4f 0383 	mov.w	r3, r3, lsl #2
    413c:	4413      	add	r3, r2
    413e:	f103 030c 	add.w	r3, r3, #12
    4142:	681b      	ldr	r3, [r3, #0]
    4144:	60fb      	str	r3, [r7, #12]
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
    4146:	88f9      	ldrh	r1, [r7, #6]
    4148:	f240 0228 	movw	r2, #40	; 0x28
    414c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4150:	460b      	mov	r3, r1
    4152:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4156:	440b      	add	r3, r1
    4158:	ea4f 0383 	mov.w	r3, r3, lsl #2
    415c:	4413      	add	r3, r2
    415e:	88db      	ldrh	r3, [r3, #6]
    4160:	817b      	strh	r3, [r7, #10]
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    4162:	f04f 0300 	mov.w	r3, #0
    4166:	813b      	strh	r3, [r7, #8]
    4168:	e014      	b.n	4194 <ACE_load_sse+0x100>
            {
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
    416a:	f240 0300 	movw	r3, #0
    416e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4172:	8979      	ldrh	r1, [r7, #10]
    4174:	893a      	ldrh	r2, [r7, #8]
    4176:	440a      	add	r2, r1
    4178:	68f9      	ldr	r1, [r7, #12]
    417a:	8809      	ldrh	r1, [r1, #0]
    417c:	f502 7200 	add.w	r2, r2, #512	; 0x200
    4180:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                ++p_ucode;
    4184:	68fb      	ldr	r3, [r7, #12]
    4186:	f103 0302 	add.w	r3, r3, #2
    418a:	60fb      	str	r3, [r7, #12]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    418c:	893b      	ldrh	r3, [r7, #8]
    418e:	f103 0301 	add.w	r3, r3, #1
    4192:	813b      	strh	r3, [r7, #8]
    4194:	88f9      	ldrh	r1, [r7, #6]
    4196:	f240 0228 	movw	r2, #40	; 0x28
    419a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    419e:	460b      	mov	r3, r1
    41a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    41a4:	440b      	add	r3, r1
    41a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    41aa:	4413      	add	r3, r2
    41ac:	f103 0308 	add.w	r3, r3, #8
    41b0:	881b      	ldrh	r3, [r3, #0]
    41b2:	893a      	ldrh	r2, [r7, #8]
    41b4:	429a      	cmp	r2, r3
    41b6:	d3d8      	bcc.n	416a <ACE_load_sse+0xd6>
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
                ++p_ucode;
            }
        }
    }
}
    41b8:	f107 0714 	add.w	r7, r7, #20
    41bc:	46bd      	mov	sp, r7
    41be:	bc80      	pop	{r7}
    41c0:	4770      	bx	lr
    41c2:	bf00      	nop

000041c4 <ACE_start_sse>:
 */
void ACE_start_sse
(
    sse_sequence_handle_t  sequence
)
{
    41c4:	b480      	push	{r7}
    41c6:	b085      	sub	sp, #20
    41c8:	af00      	add	r7, sp, #0
    41ca:	4603      	mov	r3, r0
    41cc:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    41ce:	88fb      	ldrh	r3, [r7, #6]
    41d0:	2b01      	cmp	r3, #1
    41d2:	d900      	bls.n	41d6 <ACE_start_sse+0x12>
    41d4:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    41d6:	88fb      	ldrh	r3, [r7, #6]
    41d8:	2b01      	cmp	r3, #1
    41da:	f200 808d 	bhi.w	42f8 <ACE_start_sse+0x134>
    {
        uint16_t pc;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    41de:	88f9      	ldrh	r1, [r7, #6]
    41e0:	f240 0228 	movw	r2, #40	; 0x28
    41e4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    41e8:	460b      	mov	r3, r1
    41ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
    41ee:	440b      	add	r3, r1
    41f0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    41f4:	4413      	add	r3, r2
    41f6:	f103 0310 	add.w	r3, r3, #16
    41fa:	781b      	ldrb	r3, [r3, #0]
    41fc:	2b02      	cmp	r3, #2
    41fe:	d900      	bls.n	4202 <ACE_start_sse+0x3e>
    4200:	be00      	bkpt	0x0000
        ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    4202:	88f9      	ldrh	r1, [r7, #6]
    4204:	f240 0228 	movw	r2, #40	; 0x28
    4208:	f2c2 0200 	movt	r2, #8192	; 0x2000
    420c:	460b      	mov	r3, r1
    420e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4212:	440b      	add	r3, r1
    4214:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4218:	4413      	add	r3, r2
    421a:	88da      	ldrh	r2, [r3, #6]
    421c:	f240 13ff 	movw	r3, #511	; 0x1ff
    4220:	429a      	cmp	r2, r3
    4222:	d900      	bls.n	4226 <ACE_start_sse+0x62>
    4224:	be00      	bkpt	0x0000
    
        pc = g_sse_sequences_desc_table[sequence].sse_load_offset;
    4226:	88f9      	ldrh	r1, [r7, #6]
    4228:	f240 0228 	movw	r2, #40	; 0x28
    422c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4230:	460b      	mov	r3, r1
    4232:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4236:	440b      	add	r3, r1
    4238:	ea4f 0383 	mov.w	r3, r3, lsl #2
    423c:	4413      	add	r3, r2
    423e:	88db      	ldrh	r3, [r3, #6]
    4240:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    4242:	89fb      	ldrh	r3, [r7, #14]
    4244:	2bff      	cmp	r3, #255	; 0xff
    4246:	d818      	bhi.n	427a <ACE_start_sse+0xb6>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    4248:	88f9      	ldrh	r1, [r7, #6]
    424a:	f240 0228 	movw	r2, #40	; 0x28
    424e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4252:	460b      	mov	r3, r1
    4254:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4258:	440b      	add	r3, r1
    425a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    425e:	4413      	add	r3, r2
    4260:	f103 0310 	add.w	r3, r3, #16
    4264:	781b      	ldrb	r3, [r3, #0]
    4266:	461a      	mov	r2, r3
    4268:	f641 2308 	movw	r3, #6664	; 0x1a08
    426c:	f2c0 0301 	movt	r3, #1
    4270:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4274:	89fa      	ldrh	r2, [r7, #14]
    4276:	601a      	str	r2, [r3, #0]
    4278:	e019      	b.n	42ae <ACE_start_sse+0xea>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    427a:	88f9      	ldrh	r1, [r7, #6]
    427c:	f240 0228 	movw	r2, #40	; 0x28
    4280:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4284:	460b      	mov	r3, r1
    4286:	ea4f 0383 	mov.w	r3, r3, lsl #2
    428a:	440b      	add	r3, r1
    428c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4290:	4413      	add	r3, r2
    4292:	f103 0310 	add.w	r3, r3, #16
    4296:	781b      	ldrb	r3, [r3, #0]
    4298:	461a      	mov	r2, r3
    429a:	f641 2314 	movw	r3, #6676	; 0x1a14
    429e:	f2c0 0301 	movt	r3, #1
    42a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    42a6:	89fa      	ldrh	r2, [r7, #14]
    42a8:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    42ac:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    42ae:	88f9      	ldrh	r1, [r7, #6]
    42b0:	f240 0228 	movw	r2, #40	; 0x28
    42b4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    42b8:	460b      	mov	r3, r1
    42ba:	ea4f 0383 	mov.w	r3, r3, lsl #2
    42be:	440b      	add	r3, r1
    42c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    42c4:	4413      	add	r3, r2
    42c6:	f103 0310 	add.w	r3, r3, #16
    42ca:	781b      	ldrb	r3, [r3, #0]
    42cc:	461a      	mov	r2, r3
    42ce:	f641 13fc 	movw	r3, #6652	; 0x19fc
    42d2:	f2c0 0301 	movt	r3, #1
    42d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    42da:	f04f 0201 	mov.w	r2, #1
    42de:	601a      	str	r2, [r3, #0]
        
        /* Enable Sample Sequencing Engine in case it was not done as part of
         * system boot. */
        ACE->SSE_TS_CTRL |= TS_ENABLE_MASK;
    42e0:	f240 0300 	movw	r3, #0
    42e4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    42e8:	f240 0200 	movw	r2, #0
    42ec:	f2c4 0202 	movt	r2, #16386	; 0x4002
    42f0:	6852      	ldr	r2, [r2, #4]
    42f2:	f042 0201 	orr.w	r2, r2, #1
    42f6:	605a      	str	r2, [r3, #4]
    }
}
    42f8:	f107 0714 	add.w	r7, r7, #20
    42fc:	46bd      	mov	sp, r7
    42fe:	bc80      	pop	{r7}
    4300:	4770      	bx	lr
    4302:	bf00      	nop

00004304 <ACE_restart_sse>:
 */
void ACE_restart_sse
(
    sse_sequence_handle_t  sequence
)
{
    4304:	b480      	push	{r7}
    4306:	b085      	sub	sp, #20
    4308:	af00      	add	r7, sp, #0
    430a:	4603      	mov	r3, r0
    430c:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    430e:	88fb      	ldrh	r3, [r7, #6]
    4310:	2b01      	cmp	r3, #1
    4312:	d900      	bls.n	4316 <ACE_restart_sse+0x12>
    4314:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    4316:	88f9      	ldrh	r1, [r7, #6]
    4318:	f240 0228 	movw	r2, #40	; 0x28
    431c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4320:	460b      	mov	r3, r1
    4322:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4326:	440b      	add	r3, r1
    4328:	ea4f 0383 	mov.w	r3, r3, lsl #2
    432c:	4413      	add	r3, r2
    432e:	f103 0310 	add.w	r3, r3, #16
    4332:	781b      	ldrb	r3, [r3, #0]
    4334:	2b02      	cmp	r3, #2
    4336:	d900      	bls.n	433a <ACE_restart_sse+0x36>
    4338:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    433a:	88f9      	ldrh	r1, [r7, #6]
    433c:	f240 0228 	movw	r2, #40	; 0x28
    4340:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4344:	460b      	mov	r3, r1
    4346:	ea4f 0383 	mov.w	r3, r3, lsl #2
    434a:	440b      	add	r3, r1
    434c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4350:	4413      	add	r3, r2
    4352:	88da      	ldrh	r2, [r3, #6]
    4354:	f240 13ff 	movw	r3, #511	; 0x1ff
    4358:	429a      	cmp	r2, r3
    435a:	d900      	bls.n	435e <ACE_restart_sse+0x5a>
    435c:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    435e:	88fb      	ldrh	r3, [r7, #6]
    4360:	2b01      	cmp	r3, #1
    4362:	d85c      	bhi.n	441e <ACE_restart_sse+0x11a>
    {
        uint16_t pc;
        
        pc = g_sse_sequences_desc_table[sequence].sse_loop_pc;
    4364:	88f9      	ldrh	r1, [r7, #6]
    4366:	f240 0228 	movw	r2, #40	; 0x28
    436a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    436e:	460b      	mov	r3, r1
    4370:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4374:	440b      	add	r3, r1
    4376:	ea4f 0383 	mov.w	r3, r3, lsl #2
    437a:	4413      	add	r3, r2
    437c:	889b      	ldrh	r3, [r3, #4]
    437e:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    4380:	89fb      	ldrh	r3, [r7, #14]
    4382:	2bff      	cmp	r3, #255	; 0xff
    4384:	d818      	bhi.n	43b8 <ACE_restart_sse+0xb4>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    4386:	88f9      	ldrh	r1, [r7, #6]
    4388:	f240 0228 	movw	r2, #40	; 0x28
    438c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    4390:	460b      	mov	r3, r1
    4392:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4396:	440b      	add	r3, r1
    4398:	ea4f 0383 	mov.w	r3, r3, lsl #2
    439c:	4413      	add	r3, r2
    439e:	f103 0310 	add.w	r3, r3, #16
    43a2:	781b      	ldrb	r3, [r3, #0]
    43a4:	461a      	mov	r2, r3
    43a6:	f641 2308 	movw	r3, #6664	; 0x1a08
    43aa:	f2c0 0301 	movt	r3, #1
    43ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    43b2:	89fa      	ldrh	r2, [r7, #14]
    43b4:	601a      	str	r2, [r3, #0]
    43b6:	e019      	b.n	43ec <ACE_restart_sse+0xe8>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    43b8:	88f9      	ldrh	r1, [r7, #6]
    43ba:	f240 0228 	movw	r2, #40	; 0x28
    43be:	f2c2 0200 	movt	r2, #8192	; 0x2000
    43c2:	460b      	mov	r3, r1
    43c4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    43c8:	440b      	add	r3, r1
    43ca:	ea4f 0383 	mov.w	r3, r3, lsl #2
    43ce:	4413      	add	r3, r2
    43d0:	f103 0310 	add.w	r3, r3, #16
    43d4:	781b      	ldrb	r3, [r3, #0]
    43d6:	461a      	mov	r2, r3
    43d8:	f641 2314 	movw	r3, #6676	; 0x1a14
    43dc:	f2c0 0301 	movt	r3, #1
    43e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    43e4:	89fa      	ldrh	r2, [r7, #14]
    43e6:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    43ea:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    43ec:	88f9      	ldrh	r1, [r7, #6]
    43ee:	f240 0228 	movw	r2, #40	; 0x28
    43f2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    43f6:	460b      	mov	r3, r1
    43f8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    43fc:	440b      	add	r3, r1
    43fe:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4402:	4413      	add	r3, r2
    4404:	f103 0310 	add.w	r3, r3, #16
    4408:	781b      	ldrb	r3, [r3, #0]
    440a:	461a      	mov	r2, r3
    440c:	f641 13fc 	movw	r3, #6652	; 0x19fc
    4410:	f2c0 0301 	movt	r3, #1
    4414:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4418:	f04f 0201 	mov.w	r2, #1
    441c:	601a      	str	r2, [r3, #0]
    }
}
    441e:	f107 0714 	add.w	r7, r7, #20
    4422:	46bd      	mov	sp, r7
    4424:	bc80      	pop	{r7}
    4426:	4770      	bx	lr

00004428 <ACE_stop_sse>:
 */
void ACE_stop_sse
(
    sse_sequence_handle_t  sequence
)
{
    4428:	b480      	push	{r7}
    442a:	b083      	sub	sp, #12
    442c:	af00      	add	r7, sp, #0
    442e:	4603      	mov	r3, r0
    4430:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    4432:	88fb      	ldrh	r3, [r7, #6]
    4434:	2b01      	cmp	r3, #1
    4436:	d900      	bls.n	443a <ACE_stop_sse+0x12>
    4438:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    443a:	88fb      	ldrh	r3, [r7, #6]
    443c:	2b01      	cmp	r3, #1
    443e:	d818      	bhi.n	4472 <ACE_stop_sse+0x4a>
    {
        /* Stop relevant program counter. */
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    4440:	88f9      	ldrh	r1, [r7, #6]
    4442:	f240 0228 	movw	r2, #40	; 0x28
    4446:	f2c2 0200 	movt	r2, #8192	; 0x2000
    444a:	460b      	mov	r3, r1
    444c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4450:	440b      	add	r3, r1
    4452:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4456:	4413      	add	r3, r2
    4458:	f103 0310 	add.w	r3, r3, #16
    445c:	781b      	ldrb	r3, [r3, #0]
    445e:	461a      	mov	r2, r3
    4460:	f641 13fc 	movw	r3, #6652	; 0x19fc
    4464:	f2c0 0301 	movt	r3, #1
    4468:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    446c:	f04f 0200 	mov.w	r2, #0
    4470:	601a      	str	r2, [r3, #0]
    }
}
    4472:	f107 070c 	add.w	r7, r7, #12
    4476:	46bd      	mov	sp, r7
    4478:	bc80      	pop	{r7}
    447a:	4770      	bx	lr

0000447c <ACE_resume_sse>:
 */
void ACE_resume_sse
(
    sse_sequence_handle_t  sequence
)
{
    447c:	b480      	push	{r7}
    447e:	b083      	sub	sp, #12
    4480:	af00      	add	r7, sp, #0
    4482:	4603      	mov	r3, r0
    4484:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    4486:	88fb      	ldrh	r3, [r7, #6]
    4488:	2b01      	cmp	r3, #1
    448a:	d900      	bls.n	448e <ACE_resume_sse+0x12>
    448c:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    448e:	88fb      	ldrh	r3, [r7, #6]
    4490:	2b01      	cmp	r3, #1
    4492:	d818      	bhi.n	44c6 <ACE_resume_sse+0x4a>
    {
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    4494:	88f9      	ldrh	r1, [r7, #6]
    4496:	f240 0228 	movw	r2, #40	; 0x28
    449a:	f2c2 0200 	movt	r2, #8192	; 0x2000
    449e:	460b      	mov	r3, r1
    44a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    44a4:	440b      	add	r3, r1
    44a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    44aa:	4413      	add	r3, r2
    44ac:	f103 0310 	add.w	r3, r3, #16
    44b0:	781b      	ldrb	r3, [r3, #0]
    44b2:	461a      	mov	r2, r3
    44b4:	f641 13fc 	movw	r3, #6652	; 0x19fc
    44b8:	f2c0 0301 	movt	r3, #1
    44bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    44c0:	f04f 0201 	mov.w	r2, #1
    44c4:	601a      	str	r2, [r3, #0]
    }
}
    44c6:	f107 070c 	add.w	r7, r7, #12
    44ca:	46bd      	mov	sp, r7
    44cc:	bc80      	pop	{r7}
    44ce:	4770      	bx	lr

000044d0 <ACE_enable_sse_irq>:
 */
void ACE_enable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    44d0:	b480      	push	{r7}
    44d2:	b083      	sub	sp, #12
    44d4:	af00      	add	r7, sp, #0
    44d6:	4603      	mov	r3, r0
    44d8:	71fb      	strb	r3, [r7, #7]
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    44da:	79fb      	ldrb	r3, [r7, #7]
    44dc:	2b14      	cmp	r3, #20
    44de:	d900      	bls.n	44e2 <ACE_enable_sse_irq+0x12>
    44e0:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN |= 1uL << (uint32_t)sse_irq_id;
    44e2:	f240 0300 	movw	r3, #0
    44e6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    44ea:	f240 0200 	movw	r2, #0
    44ee:	f2c4 0202 	movt	r2, #16386	; 0x4002
    44f2:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    44f6:	6811      	ldr	r1, [r2, #0]
    44f8:	79fa      	ldrb	r2, [r7, #7]
    44fa:	f04f 0001 	mov.w	r0, #1
    44fe:	fa00 f202 	lsl.w	r2, r0, r2
    4502:	ea41 0202 	orr.w	r2, r1, r2
    4506:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    450a:	601a      	str	r2, [r3, #0]
}
    450c:	f107 070c 	add.w	r7, r7, #12
    4510:	46bd      	mov	sp, r7
    4512:	bc80      	pop	{r7}
    4514:	4770      	bx	lr
    4516:	bf00      	nop

00004518 <ACE_disable_sse_irq>:
 */
void ACE_disable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    4518:	b480      	push	{r7}
    451a:	b085      	sub	sp, #20
    451c:	af00      	add	r7, sp, #0
    451e:	4603      	mov	r3, r0
    4520:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    4522:	79fb      	ldrb	r3, [r7, #7]
    4524:	2b14      	cmp	r3, #20
    4526:	d900      	bls.n	452a <ACE_disable_sse_irq+0x12>
    4528:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN &= (uint32_t)~(1uL << (uint32_t)sse_irq_id);
    452a:	f240 0300 	movw	r3, #0
    452e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4532:	f240 0200 	movw	r2, #0
    4536:	f2c4 0202 	movt	r2, #16386	; 0x4002
    453a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    453e:	6811      	ldr	r1, [r2, #0]
    4540:	79fa      	ldrb	r2, [r7, #7]
    4542:	f04f 0001 	mov.w	r0, #1
    4546:	fa00 f202 	lsl.w	r2, r0, r2
    454a:	ea6f 0202 	mvn.w	r2, r2
    454e:	ea01 0202 	and.w	r2, r1, r2
    4552:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4556:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the SSE_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->SSE_IRQ_EN;
    4558:	f240 0300 	movw	r3, #0
    455c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4560:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    4564:	681b      	ldr	r3, [r3, #0]
    4566:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    4568:	68fb      	ldr	r3, [r7, #12]
    456a:	f103 0301 	add.w	r3, r3, #1
    456e:	60fb      	str	r3, [r7, #12]
}
    4570:	f107 0714 	add.w	r7, r7, #20
    4574:	46bd      	mov	sp, r7
    4576:	bc80      	pop	{r7}
    4578:	4770      	bx	lr
    457a:	bf00      	nop

0000457c <ACE_clear_sse_irq>:
 */
void ACE_clear_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    457c:	b480      	push	{r7}
    457e:	b085      	sub	sp, #20
    4580:	af00      	add	r7, sp, #0
    4582:	4603      	mov	r3, r0
    4584:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    4586:	79fb      	ldrb	r3, [r7, #7]
    4588:	2b14      	cmp	r3, #20
    458a:	d900      	bls.n	458e <ACE_clear_sse_irq+0x12>
    458c:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_CLR |= 1uL << (uint32_t)sse_irq_id;
    458e:	f240 0300 	movw	r3, #0
    4592:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4596:	f240 0200 	movw	r2, #0
    459a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    459e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    45a2:	f102 0208 	add.w	r2, r2, #8
    45a6:	6811      	ldr	r1, [r2, #0]
    45a8:	79fa      	ldrb	r2, [r7, #7]
    45aa:	f04f 0001 	mov.w	r0, #1
    45ae:	fa00 f202 	lsl.w	r2, r0, r2
    45b2:	ea41 0202 	orr.w	r2, r1, r2
    45b6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    45ba:	f103 0308 	add.w	r3, r3, #8
    45be:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the SSE_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->SSE_IRQ_CLR;
    45c0:	f240 0300 	movw	r3, #0
    45c4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    45c8:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    45cc:	f103 0308 	add.w	r3, r3, #8
    45d0:	681b      	ldr	r3, [r3, #0]
    45d2:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    45d4:	68fb      	ldr	r3, [r7, #12]
    45d6:	f103 0301 	add.w	r3, r3, #1
    45da:	60fb      	str	r3, [r7, #12]
}
    45dc:	f107 0714 	add.w	r7, r7, #20
    45e0:	46bd      	mov	sp, r7
    45e2:	bc80      	pop	{r7}
    45e4:	4770      	bx	lr
    45e6:	bf00      	nop

000045e8 <ACE_clear_sample_pipeline>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ACE_clear_sample_pipeline(void)
{
    45e8:	b480      	push	{r7}
    45ea:	b083      	sub	sp, #12
    45ec:	af00      	add	r7, sp, #0
    uint32_t saved_sse_ctrl;
    uint32_t saved_ppe_ctrl;
    
    /* Pause the Sample Sequencing Engine. */
    saved_sse_ctrl = ACE->SSE_TS_CTRL;
    45ee:	f240 0300 	movw	r3, #0
    45f2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    45f6:	685b      	ldr	r3, [r3, #4]
    45f8:	603b      	str	r3, [r7, #0]
    ACE->SSE_TS_CTRL = ACE->SSE_TS_CTRL & ~((uint32_t)TS_ENABLE_MASK);
    45fa:	f240 0300 	movw	r3, #0
    45fe:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4602:	f240 0200 	movw	r2, #0
    4606:	f2c4 0202 	movt	r2, #16386	; 0x4002
    460a:	6852      	ldr	r2, [r2, #4]
    460c:	f022 0201 	bic.w	r2, r2, #1
    4610:	605a      	str	r2, [r3, #4]
    
    /* Pause the Post Processing Engine. */
    saved_ppe_ctrl = ACE->PPE_CTRL;
    4612:	f240 0300 	movw	r3, #0
    4616:	f2c4 0302 	movt	r3, #16386	; 0x4002
    461a:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    461e:	f103 0304 	add.w	r3, r3, #4
    4622:	681b      	ldr	r3, [r3, #0]
    4624:	607b      	str	r3, [r7, #4]
    ACE->PPE_CTRL = ACE->PPE_CTRL & ~((uint32_t)PPE_ENABLE_MASK);
    4626:	f240 0300 	movw	r3, #0
    462a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    462e:	f240 0200 	movw	r2, #0
    4632:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4636:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
    463a:	f102 0204 	add.w	r2, r2, #4
    463e:	6812      	ldr	r2, [r2, #0]
    4640:	f022 0201 	bic.w	r2, r2, #1
    4644:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    4648:	f103 0304 	add.w	r3, r3, #4
    464c:	601a      	str	r2, [r3, #0]
    
    /* Reset the ADCs */
    ACE->ADC0_MISC_CTRL |= ADC_RESET_MASK;
    464e:	f240 0300 	movw	r3, #0
    4652:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4656:	f240 0200 	movw	r2, #0
    465a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    465e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    4660:	f042 0210 	orr.w	r2, r2, #16
    4664:	65da      	str	r2, [r3, #92]	; 0x5c
    ACE->ADC1_MISC_CTRL |= ADC_RESET_MASK;
    4666:	f240 0300 	movw	r3, #0
    466a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    466e:	f240 0200 	movw	r2, #0
    4672:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4676:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    467a:	f042 0210 	orr.w	r2, r2, #16
    467e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    ACE->ADC2_MISC_CTRL |= ADC_RESET_MASK;
    4682:	f240 0300 	movw	r3, #0
    4686:	f2c4 0302 	movt	r3, #16386	; 0x4002
    468a:	f240 0200 	movw	r2, #0
    468e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4692:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
    4696:	f042 0210 	orr.w	r2, r2, #16
    469a:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    
    /* Clear ADC FIFOs */
    ACE->ADC0_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    469e:	f240 0300 	movw	r3, #0
    46a2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    46a6:	f240 0200 	movw	r2, #0
    46aa:	f2c4 0202 	movt	r2, #16386	; 0x4002
    46ae:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    46b2:	f102 0210 	add.w	r2, r2, #16
    46b6:	6812      	ldr	r2, [r2, #0]
    46b8:	f042 0204 	orr.w	r2, r2, #4
    46bc:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    46c0:	f103 0310 	add.w	r3, r3, #16
    46c4:	601a      	str	r2, [r3, #0]
    ACE->ADC1_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    46c6:	f240 0300 	movw	r3, #0
    46ca:	f2c4 0302 	movt	r3, #16386	; 0x4002
    46ce:	f240 0200 	movw	r2, #0
    46d2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    46d6:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    46da:	f102 021c 	add.w	r2, r2, #28
    46de:	6812      	ldr	r2, [r2, #0]
    46e0:	f042 0204 	orr.w	r2, r2, #4
    46e4:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    46e8:	f103 031c 	add.w	r3, r3, #28
    46ec:	601a      	str	r2, [r3, #0]
    ACE->ADC2_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    46ee:	f240 0300 	movw	r3, #0
    46f2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    46f6:	f240 0200 	movw	r2, #0
    46fa:	f2c4 0202 	movt	r2, #16386	; 0x4002
    46fe:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    4702:	f102 0228 	add.w	r2, r2, #40	; 0x28
    4706:	6812      	ldr	r2, [r2, #0]
    4708:	f042 0204 	orr.w	r2, r2, #4
    470c:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    4710:	f103 0328 	add.w	r3, r3, #40	; 0x28
    4714:	601a      	str	r2, [r3, #0]
    
    /* clear DMA FIFOs */
    ACE->PPE_PDMA_CTRL |= PDMA_DATAOUT_CLR_MASK;
    4716:	f240 0300 	movw	r3, #0
    471a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    471e:	f240 0200 	movw	r2, #0
    4722:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4726:	f502 5298 	add.w	r2, r2, #4864	; 0x1300
    472a:	6812      	ldr	r2, [r2, #0]
    472c:	f042 0204 	orr.w	r2, r2, #4
    4730:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
    4734:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Post Processing Engine. */
    ACE->PPE_CTRL = saved_ppe_ctrl;
    4736:	f240 0300 	movw	r3, #0
    473a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    473e:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    4742:	f103 0304 	add.w	r3, r3, #4
    4746:	687a      	ldr	r2, [r7, #4]
    4748:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Sample Sequencing Engine. */
    ACE->SSE_TS_CTRL = saved_sse_ctrl;
    474a:	f240 0300 	movw	r3, #0
    474e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4752:	683a      	ldr	r2, [r7, #0]
    4754:	605a      	str	r2, [r3, #4]
}
    4756:	f107 070c 	add.w	r7, r7, #12
    475a:	46bd      	mov	sp, r7
    475c:	bc80      	pop	{r7}
    475e:	4770      	bx	lr

00004760 <ACE_get_default_m_factor>:
 */
int16_t ACE_get_default_m_factor
(
    ace_channel_handle_t channel_handle
)
{
    4760:	b480      	push	{r7}
    4762:	b083      	sub	sp, #12
    4764:	af00      	add	r7, sp, #0
    4766:	4603      	mov	r3, r0
    4768:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    476a:	79fb      	ldrb	r3, [r7, #7]
    476c:	2b00      	cmp	r3, #0
    476e:	d000      	beq.n	4772 <ACE_get_default_m_factor+0x12>
    4770:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    4772:	79fa      	ldrb	r2, [r7, #7]
    4774:	f641 0324 	movw	r3, #6180	; 0x1824
    4778:	f2c0 0301 	movt	r3, #1
    477c:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    4780:	b21b      	sxth	r3, r3
}
    4782:	4618      	mov	r0, r3
    4784:	f107 070c 	add.w	r7, r7, #12
    4788:	46bd      	mov	sp, r7
    478a:	bc80      	pop	{r7}
    478c:	4770      	bx	lr
    478e:	bf00      	nop

00004790 <ACE_get_default_c_offset>:
 */
int16_t ACE_get_default_c_offset
(
    ace_channel_handle_t channel_handle
)
{
    4790:	b480      	push	{r7}
    4792:	b083      	sub	sp, #12
    4794:	af00      	add	r7, sp, #0
    4796:	4603      	mov	r3, r0
    4798:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    479a:	79fb      	ldrb	r3, [r7, #7]
    479c:	2b00      	cmp	r3, #0
    479e:	d000      	beq.n	47a2 <ACE_get_default_c_offset+0x12>
    47a0:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    47a2:	79fb      	ldrb	r3, [r7, #7]
    47a4:	f641 0224 	movw	r2, #6180	; 0x1824
    47a8:	f2c0 0201 	movt	r2, #1
    47ac:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    47b0:	4413      	add	r3, r2
    47b2:	885b      	ldrh	r3, [r3, #2]
    47b4:	b21b      	sxth	r3, r3
}
    47b6:	4618      	mov	r0, r3
    47b8:	f107 070c 	add.w	r7, r7, #12
    47bc:	46bd      	mov	sp, r7
    47be:	bc80      	pop	{r7}
    47c0:	4770      	bx	lr
    47c2:	bf00      	nop

000047c4 <ACE_set_linear_transform>:
(
    ace_channel_handle_t channel_handle,
	int16_t m2,
	int16_t c2
)
{
    47c4:	b5b0      	push	{r4, r5, r7, lr}
    47c6:	b092      	sub	sp, #72	; 0x48
    47c8:	af00      	add	r7, sp, #0
    47ca:	4613      	mov	r3, r2
    47cc:	4602      	mov	r2, r0
    47ce:	71fa      	strb	r2, [r7, #7]
    47d0:	460a      	mov	r2, r1
    47d2:	80ba      	strh	r2, [r7, #4]
    47d4:	807b      	strh	r3, [r7, #2]
    int64_t c64_2;
    uint16_t m1;
    uint16_t c1;
    uint16_t mext;
    
    channel_calibration_t calibration = {0x4000u, 0x4000u, 0x0000u};
    47d6:	f641 2274 	movw	r2, #6772	; 0x1a74
    47da:	f2c0 0201 	movt	r2, #1
    47de:	f107 030c 	add.w	r3, r7, #12
    47e2:	e892 0003 	ldmia.w	r2, {r0, r1}
    47e6:	6018      	str	r0, [r3, #0]
    47e8:	f103 0304 	add.w	r3, r3, #4
    47ec:	8019      	strh	r1, [r3, #0]
    
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    47ee:	79fb      	ldrb	r3, [r7, #7]
    47f0:	2b00      	cmp	r3, #0
    47f2:	d000      	beq.n	47f6 <ACE_set_linear_transform+0x32>
    47f4:	be00      	bkpt	0x0000
    
    if(channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    47f6:	79fb      	ldrb	r3, [r7, #7]
    47f8:	2b00      	cmp	r3, #0
    47fa:	f040 809d 	bne.w	4938 <ACE_set_linear_transform+0x174>
    {
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    47fe:	79fa      	ldrb	r2, [r7, #7]
    4800:	f240 0318 	movw	r3, #24
    4804:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4808:	ea4f 1202 	mov.w	r2, r2, lsl #4
    480c:	4413      	add	r3, r2
    480e:	791b      	ldrb	r3, [r3, #4]
    4810:	74fb      	strb	r3, [r7, #19]
        
        get_calibration(channel_id, &calibration);
    4812:	7cfa      	ldrb	r2, [r7, #19]
    4814:	f107 030c 	add.w	r3, r7, #12
    4818:	4610      	mov	r0, r2
    481a:	4619      	mov	r1, r3
    481c:	f000 f928 	bl	4a70 <get_calibration>
        
        m1 = calibration.m1;
    4820:	89fb      	ldrh	r3, [r7, #14]
    4822:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        c1 = calibration.c1;
    4826:	8a3b      	ldrh	r3, [r7, #16]
    4828:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        
        mext = calibration.mext;
    482c:	89bb      	ldrh	r3, [r7, #12]
    482e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 
         * m = m2 * m1 * mext
         */
        m32 = extend_sign(m2) * extend_sign(m1);
    4832:	88bb      	ldrh	r3, [r7, #4]
    4834:	4618      	mov	r0, r3
    4836:	f000 f883 	bl	4940 <extend_sign>
    483a:	4604      	mov	r4, r0
    483c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
    4840:	4618      	mov	r0, r3
    4842:	f000 f87d 	bl	4940 <extend_sign>
    4846:	4603      	mov	r3, r0
    4848:	fb03 f304 	mul.w	r3, r3, r4
    484c:	61fb      	str	r3, [r7, #28]
        m64 = (int64_t)m32 * extend_sign(mext);
    484e:	69fb      	ldr	r3, [r7, #28]
    4850:	461c      	mov	r4, r3
    4852:	ea4f 75e4 	mov.w	r5, r4, asr #31
    4856:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    485a:	4618      	mov	r0, r3
    485c:	f000 f870 	bl	4940 <extend_sign>
    4860:	4603      	mov	r3, r0
    4862:	461a      	mov	r2, r3
    4864:	ea4f 73e2 	mov.w	r3, r2, asr #31
    4868:	fb02 f105 	mul.w	r1, r2, r5
    486c:	fb04 f003 	mul.w	r0, r4, r3
    4870:	4401      	add	r1, r0
    4872:	fba4 2302 	umull	r2, r3, r4, r2
    4876:	4419      	add	r1, r3
    4878:	460b      	mov	r3, r1
    487a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    487e:	e9c7 2308 	strd	r2, r3, [r7, #32]
        
        /* Convert 48-bit result to 32-bit ACE format result. */
        m = adjust_to_16bit_ace_format(m64);
    4882:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    4886:	f000 f8b3 	bl	49f0 <adjust_to_16bit_ace_format>
    488a:	4603      	mov	r3, r0
    488c:	617b      	str	r3, [r7, #20]

        /*
         * c = (m2 * c1 * mext) + (c2 * mext)
         */
        c32 = extend_sign(m2) * extend_sign(c1);
    488e:	88bb      	ldrh	r3, [r7, #4]
    4890:	4618      	mov	r0, r3
    4892:	f000 f855 	bl	4940 <extend_sign>
    4896:	4604      	mov	r4, r0
    4898:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
    489c:	4618      	mov	r0, r3
    489e:	f000 f84f 	bl	4940 <extend_sign>
    48a2:	4603      	mov	r3, r0
    48a4:	fb03 f304 	mul.w	r3, r3, r4
    48a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        c64_1 = (int64_t)c32 * extend_sign(mext);
    48aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    48ac:	461c      	mov	r4, r3
    48ae:	ea4f 75e4 	mov.w	r5, r4, asr #31
    48b2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    48b6:	4618      	mov	r0, r3
    48b8:	f000 f842 	bl	4940 <extend_sign>
    48bc:	4603      	mov	r3, r0
    48be:	461a      	mov	r2, r3
    48c0:	ea4f 73e2 	mov.w	r3, r2, asr #31
    48c4:	fb02 f105 	mul.w	r1, r2, r5
    48c8:	fb04 f003 	mul.w	r0, r4, r3
    48cc:	4401      	add	r1, r0
    48ce:	fba4 2302 	umull	r2, r3, r4, r2
    48d2:	4419      	add	r1, r3
    48d4:	460b      	mov	r3, r1
    48d6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    48da:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

        c64_2 = ((int64_t)(extend_sign(c2) * extend_sign(mext))) << 14;
    48de:	887b      	ldrh	r3, [r7, #2]
    48e0:	4618      	mov	r0, r3
    48e2:	f000 f82d 	bl	4940 <extend_sign>
    48e6:	4604      	mov	r4, r0
    48e8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    48ec:	4618      	mov	r0, r3
    48ee:	f000 f827 	bl	4940 <extend_sign>
    48f2:	4603      	mov	r3, r0
    48f4:	fb03 f304 	mul.w	r3, r3, r4
    48f8:	461a      	mov	r2, r3
    48fa:	ea4f 73e2 	mov.w	r3, r2, asr #31
    48fe:	ea4f 4192 	mov.w	r1, r2, lsr #18
    4902:	ea4f 3083 	mov.w	r0, r3, lsl #14
    4906:	ea40 0101 	orr.w	r1, r0, r1
    490a:	63f9      	str	r1, [r7, #60]	; 0x3c
    490c:	ea4f 3382 	mov.w	r3, r2, lsl #14
    4910:	63bb      	str	r3, [r7, #56]	; 0x38
        
        c = adjust_to_24bit_ace_format(c64_1 + c64_2);
    4912:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
    4916:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
    491a:	1812      	adds	r2, r2, r0
    491c:	eb43 0301 	adc.w	r3, r3, r1
    4920:	4610      	mov	r0, r2
    4922:	4619      	mov	r1, r3
    4924:	f000 f824 	bl	4970 <adjust_to_24bit_ace_format>
    4928:	4603      	mov	r3, r0
    492a:	61bb      	str	r3, [r7, #24]
        
        write_transform_coefficients(channel_handle, m, c);
    492c:	79fb      	ldrb	r3, [r7, #7]
    492e:	4618      	mov	r0, r3
    4930:	6979      	ldr	r1, [r7, #20]
    4932:	69ba      	ldr	r2, [r7, #24]
    4934:	f000 fa5c 	bl	4df0 <write_transform_coefficients>
    }
}
    4938:	f107 0748 	add.w	r7, r7, #72	; 0x48
    493c:	46bd      	mov	sp, r7
    493e:	bdb0      	pop	{r4, r5, r7, pc}

00004940 <extend_sign>:
 */
int32_t extend_sign
(
    uint16_t x
)
{
    4940:	b480      	push	{r7}
    4942:	b085      	sub	sp, #20
    4944:	af00      	add	r7, sp, #0
    4946:	4603      	mov	r3, r0
    4948:	80fb      	strh	r3, [r7, #6]
    int32_t y;
    const uint32_t sign_bit_mask = 0x00008000u;
    494a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    494e:	60fb      	str	r3, [r7, #12]
    
    y = (x ^ sign_bit_mask) - sign_bit_mask;
    4950:	88fa      	ldrh	r2, [r7, #6]
    4952:	68fb      	ldr	r3, [r7, #12]
    4954:	ea82 0203 	eor.w	r2, r2, r3
    4958:	68fb      	ldr	r3, [r7, #12]
    495a:	ebc3 0302 	rsb	r3, r3, r2
    495e:	60bb      	str	r3, [r7, #8]
    
    return y;
    4960:	68bb      	ldr	r3, [r7, #8]
}
    4962:	4618      	mov	r0, r3
    4964:	f107 0714 	add.w	r7, r7, #20
    4968:	46bd      	mov	sp, r7
    496a:	bc80      	pop	{r7}
    496c:	4770      	bx	lr
    496e:	bf00      	nop

00004970 <adjust_to_24bit_ace_format>:
 */
uint32_t adjust_to_24bit_ace_format
(
    int64_t signed48
)
{
    4970:	b4b0      	push	{r4, r5, r7}
    4972:	b089      	sub	sp, #36	; 0x24
    4974:	af00      	add	r7, sp, #0
    4976:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    497a:	f04f 30ff 	mov.w	r0, #4294967295
    497e:	f641 71ff 	movw	r1, #8191	; 0x1fff
    4982:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    4986:	f04f 0000 	mov.w	r0, #0
    498a:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    498e:	ea4f 31e1 	mov.w	r1, r1, asr #15
    4992:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    4996:	e9d7 0100 	ldrd	r0, r1, [r7]
    499a:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    499e:	4284      	cmp	r4, r0
    49a0:	eb75 0c01 	sbcs.w	ip, r5, r1
    49a4:	da04      	bge.n	49b0 <adjust_to_24bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    49a6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    49aa:	e9c7 0100 	strd	r0, r1, [r7]
    49ae:	e00b      	b.n	49c8 <adjust_to_24bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    49b0:	e9d7 4500 	ldrd	r4, r5, [r7]
    49b4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    49b8:	4284      	cmp	r4, r0
    49ba:	eb75 0c01 	sbcs.w	ip, r5, r1
    49be:	da03      	bge.n	49c8 <adjust_to_24bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    49c0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    49c4:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 14);
    49c8:	6879      	ldr	r1, [r7, #4]
    49ca:	ea4f 4181 	mov.w	r1, r1, lsl #18
    49ce:	6838      	ldr	r0, [r7, #0]
    49d0:	ea4f 3290 	mov.w	r2, r0, lsr #14
    49d4:	ea41 0202 	orr.w	r2, r1, r2
    49d8:	6879      	ldr	r1, [r7, #4]
    49da:	ea4f 33a1 	mov.w	r3, r1, asr #14
    49de:	4613      	mov	r3, r2
    49e0:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    49e2:	68fb      	ldr	r3, [r7, #12]
}
    49e4:	4618      	mov	r0, r3
    49e6:	f107 0724 	add.w	r7, r7, #36	; 0x24
    49ea:	46bd      	mov	sp, r7
    49ec:	bcb0      	pop	{r4, r5, r7}
    49ee:	4770      	bx	lr

000049f0 <adjust_to_16bit_ace_format>:
 */
uint32_t adjust_to_16bit_ace_format
(
    int64_t signed48
)
{
    49f0:	b4b0      	push	{r4, r5, r7}
    49f2:	b089      	sub	sp, #36	; 0x24
    49f4:	af00      	add	r7, sp, #0
    49f6:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    49fa:	f04f 30ff 	mov.w	r0, #4294967295
    49fe:	f641 71ff 	movw	r1, #8191	; 0x1fff
    4a02:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    4a06:	f04f 0000 	mov.w	r0, #0
    4a0a:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    4a0e:	ea4f 31e1 	mov.w	r1, r1, asr #15
    4a12:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    4a16:	e9d7 0100 	ldrd	r0, r1, [r7]
    4a1a:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    4a1e:	4284      	cmp	r4, r0
    4a20:	eb75 0c01 	sbcs.w	ip, r5, r1
    4a24:	da04      	bge.n	4a30 <adjust_to_16bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    4a26:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    4a2a:	e9c7 0100 	strd	r0, r1, [r7]
    4a2e:	e00b      	b.n	4a48 <adjust_to_16bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    4a30:	e9d7 4500 	ldrd	r4, r5, [r7]
    4a34:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4a38:	4284      	cmp	r4, r0
    4a3a:	eb75 0c01 	sbcs.w	ip, r5, r1
    4a3e:	da03      	bge.n	4a48 <adjust_to_16bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    4a40:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    4a44:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 20);
    4a48:	6879      	ldr	r1, [r7, #4]
    4a4a:	ea4f 3101 	mov.w	r1, r1, lsl #12
    4a4e:	6838      	ldr	r0, [r7, #0]
    4a50:	ea4f 5210 	mov.w	r2, r0, lsr #20
    4a54:	ea41 0202 	orr.w	r2, r1, r2
    4a58:	6879      	ldr	r1, [r7, #4]
    4a5a:	ea4f 5321 	mov.w	r3, r1, asr #20
    4a5e:	4613      	mov	r3, r2
    4a60:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    4a62:	68fb      	ldr	r3, [r7, #12]
}
    4a64:	4618      	mov	r0, r3
    4a66:	f107 0724 	add.w	r7, r7, #36	; 0x24
    4a6a:	46bd      	mov	sp, r7
    4a6c:	bcb0      	pop	{r4, r5, r7}
    4a6e:	4770      	bx	lr

00004a70 <get_calibration>:
void get_calibration
(
    adc_channel_id_t channel_id,
    channel_calibration_t * p_calibration
)
{
    4a70:	b490      	push	{r4, r7}
    4a72:	b0a4      	sub	sp, #144	; 0x90
    4a74:	af00      	add	r7, sp, #0
    4a76:	4603      	mov	r3, r0
    4a78:	6039      	str	r1, [r7, #0]
    4a7a:	71fb      	strb	r3, [r7, #7]
    const uint32_t channel_mask = 0x0000000F;
    4a7c:	f04f 030f 	mov.w	r3, #15
    4a80:	65bb      	str	r3, [r7, #88]	; 0x58
    const uint32_t CMB_MUX_SEL_MASK = 0x01;
    4a82:	f04f 0301 	mov.w	r3, #1
    4a86:	65fb      	str	r3, [r7, #92]	; 0x5c
    const uint32_t TMB_MUX_SEL_MASK = 0x01;
    4a88:	f04f 0301 	mov.w	r3, #1
    4a8c:	663b      	str	r3, [r7, #96]	; 0x60
        DIRECT_ADC_INPUT_CHAN,
        DIRECT_ADC_INPUT_CHAN,
        FLOATING_CHAN,
        FLOATING_CHAN,
        OBDOUT_CHAN
    };
    4a8e:	f641 2324 	movw	r3, #6692	; 0x1a24
    4a92:	f2c0 0301 	movt	r3, #1
    4a96:	f107 0c48 	add.w	ip, r7, #72	; 0x48
    4a9a:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    4a9c:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    cal_channel_type_t channel_type;
    uint32_t channel_nb;
    uint32_t adc_nb;
    uint32_t range;
    uint32_t quad_id;
    mtd_calibration_mc_t const * p_mc_coeff = 0;
    4aa0:	f04f 0300 	mov.w	r3, #0
    4aa4:	67bb      	str	r3, [r7, #120]	; 0x78
    
    channel_nb = channel_id & channel_mask;
    4aa6:	79fa      	ldrb	r2, [r7, #7]
    4aa8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    4aaa:	ea02 0303 	and.w	r3, r2, r3
    4aae:	66bb      	str	r3, [r7, #104]	; 0x68
    channel_type = channel_type_lut[channel_nb];
    4ab0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    4ab2:	f107 0290 	add.w	r2, r7, #144	; 0x90
    4ab6:	4413      	add	r3, r2
    4ab8:	f813 3c48 	ldrb.w	r3, [r3, #-72]
    4abc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    adc_nb = ((uint32_t)channel_id & 0x30u) >> 4u;
    4ac0:	79fb      	ldrb	r3, [r7, #7]
    4ac2:	f003 0330 	and.w	r3, r3, #48	; 0x30
    4ac6:	ea4f 1313 	mov.w	r3, r3, lsr #4
    4aca:	66fb      	str	r3, [r7, #108]	; 0x6c
    
    quad_id = adc_nb * 2;
    4acc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    4ace:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4ad2:	677b      	str	r3, [r7, #116]	; 0x74
    
    if ( (channel_nb > 4) && (channel_nb < 9) ) { ++quad_id; }
    4ad4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    4ad6:	2b04      	cmp	r3, #4
    4ad8:	d906      	bls.n	4ae8 <get_calibration+0x78>
    4ada:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    4adc:	2b08      	cmp	r3, #8
    4ade:	d803      	bhi.n	4ae8 <get_calibration+0x78>
    4ae0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4ae2:	f103 0301 	add.w	r3, r3, #1
    4ae6:	677b      	str	r3, [r7, #116]	; 0x74
    
    switch ( channel_type )
    4ae8:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
    4aec:	2b05      	cmp	r3, #5
    4aee:	f200 8151 	bhi.w	4d94 <get_calibration+0x324>
    4af2:	a201      	add	r2, pc, #4	; (adr r2, 4af8 <get_calibration+0x88>)
    4af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    4af8:	00004b11 	.word	0x00004b11
    4afc:	00004b5f 	.word	0x00004b5f
    4b00:	00004bb5 	.word	0x00004bb5
    4b04:	00004c1b 	.word	0x00004c1b
    4b08:	00004c8d 	.word	0x00004c8d
    4b0c:	00004cf5 	.word	0x00004cf5
    {
    case ABPS1_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS1_CFG_BITS_MASK) >> ABPS1_CFG_BITS_SHIFT;
    4b10:	f240 0200 	movw	r2, #0
    4b14:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4b18:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4b1a:	460b      	mov	r3, r1
    4b1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4b20:	440b      	add	r3, r1
    4b22:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4b26:	4413      	add	r3, r2
    4b28:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4b2c:	791b      	ldrb	r3, [r3, #4]
    4b2e:	b2db      	uxtb	r3, r3
    4b30:	f003 0306 	and.w	r3, r3, #6
    4b34:	ea4f 0353 	mov.w	r3, r3, lsr #1
    4b38:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][0][range];
    4b3a:	f641 2320 	movw	r3, #6688	; 0x1a20
    4b3e:	f2c0 0301 	movt	r3, #1
    4b42:	681b      	ldr	r3, [r3, #0]
    4b44:	f103 0390 	add.w	r3, r3, #144	; 0x90
    4b48:	461a      	mov	r2, r3
    4b4a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4b4c:	ea4f 01c3 	mov.w	r1, r3, lsl #3
    4b50:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    4b52:	440b      	add	r3, r1
    4b54:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4b58:	4413      	add	r3, r2
    4b5a:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    4b5c:	e122      	b.n	4da4 <get_calibration+0x334>
        
    case ABPS2_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS2_CFG_BITS_MASK) >> ABPS2_CFG_BITS_SHIFT;
    4b5e:	f240 0200 	movw	r2, #0
    4b62:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4b66:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4b68:	460b      	mov	r3, r1
    4b6a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4b6e:	440b      	add	r3, r1
    4b70:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4b74:	4413      	add	r3, r2
    4b76:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4b7a:	791b      	ldrb	r3, [r3, #4]
    4b7c:	b2db      	uxtb	r3, r3
    4b7e:	f003 0360 	and.w	r3, r3, #96	; 0x60
    4b82:	ea4f 1353 	mov.w	r3, r3, lsr #5
    4b86:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][1][range];
    4b88:	f641 2320 	movw	r3, #6688	; 0x1a20
    4b8c:	f2c0 0301 	movt	r3, #1
    4b90:	681b      	ldr	r3, [r3, #0]
    4b92:	f103 0390 	add.w	r3, r3, #144	; 0x90
    4b96:	461a      	mov	r2, r3
    4b98:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4b9a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4b9e:	f103 0301 	add.w	r3, r3, #1
    4ba2:	ea4f 0183 	mov.w	r1, r3, lsl #2
    4ba6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    4ba8:	440b      	add	r3, r1
    4baa:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4bae:	4413      	add	r3, r2
    4bb0:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    4bb2:	e0f7      	b.n	4da4 <get_calibration+0x334>
        
    case CMB_CHAN:
        {
            uint32_t cmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b9 & CMB_MUX_SEL_MASK;
    4bb4:	f240 0200 	movw	r2, #0
    4bb8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4bbc:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4bbe:	460b      	mov	r3, r1
    4bc0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4bc4:	440b      	add	r3, r1
    4bc6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4bca:	4413      	add	r3, r2
    4bcc:	f503 7308 	add.w	r3, r3, #544	; 0x220
    4bd0:	7a1b      	ldrb	r3, [r3, #8]
    4bd2:	b2db      	uxtb	r3, r3
    4bd4:	461a      	mov	r2, r3
    4bd6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    4bd8:	ea02 0303 	and.w	r3, r2, r3
    4bdc:	67fb      	str	r3, [r7, #124]	; 0x7c
            if ( cmb_mux_sel == 0 )
    4bde:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    4be0:	2b00      	cmp	r3, #0
    4be2:	d10c      	bne.n	4bfe <get_calibration+0x18e>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
    4be4:	f641 2320 	movw	r3, #6688	; 0x1a20
    4be8:	f2c0 0301 	movt	r3, #1
    4bec:	681b      	ldr	r3, [r3, #0]
    4bee:	f503 72c0 	add.w	r2, r3, #384	; 0x180
    4bf2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4bf4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4bf8:	4413      	add	r3, r2
    4bfa:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
            }
        }
        break;
    4bfc:	e0d2      	b.n	4da4 <get_calibration+0x334>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
    4bfe:	f641 2320 	movw	r3, #6688	; 0x1a20
    4c02:	f2c0 0301 	movt	r3, #1
    4c06:	681b      	ldr	r3, [r3, #0]
    4c08:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    4c0c:	461a      	mov	r2, r3
    4c0e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4c10:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4c14:	4413      	add	r3, r2
    4c16:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    4c18:	e0c4      	b.n	4da4 <get_calibration+0x334>
        
    case TMB_CHAN:
        {
            uint32_t tmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b10 & TMB_MUX_SEL_MASK;
    4c1a:	f240 0200 	movw	r2, #0
    4c1e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4c22:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4c24:	460b      	mov	r3, r1
    4c26:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4c2a:	440b      	add	r3, r1
    4c2c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4c30:	4413      	add	r3, r2
    4c32:	f503 730a 	add.w	r3, r3, #552	; 0x228
    4c36:	791b      	ldrb	r3, [r3, #4]
    4c38:	b2db      	uxtb	r3, r3
    4c3a:	461a      	mov	r2, r3
    4c3c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    4c3e:	ea02 0303 	and.w	r3, r2, r3
    4c42:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            if ( tmb_mux_sel == 0 )
    4c46:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    4c4a:	2b00      	cmp	r3, #0
    4c4c:	d10c      	bne.n	4c68 <get_calibration+0x1f8>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
    4c4e:	f641 2320 	movw	r3, #6688	; 0x1a20
    4c52:	f2c0 0301 	movt	r3, #1
    4c56:	681b      	ldr	r3, [r3, #0]
    4c58:	f503 72cc 	add.w	r2, r3, #408	; 0x198
    4c5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4c5e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4c62:	4413      	add	r3, r2
    4c64:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
            }
        }
        break;
    4c66:	e09d      	b.n	4da4 <get_calibration+0x334>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
    4c68:	f641 2320 	movw	r3, #6688	; 0x1a20
    4c6c:	f2c0 0301 	movt	r3, #1
    4c70:	681b      	ldr	r3, [r3, #0]
    4c72:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    4c76:	461a      	mov	r2, r3
    4c78:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    4c7a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4c7e:	f103 0301 	add.w	r3, r3, #1
    4c82:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4c86:	4413      	add	r3, r2
    4c88:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    4c8a:	e08b      	b.n	4da4 <get_calibration+0x334>
#ifdef SMARTFUSION_060_DEVICE
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 };
#else
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 0, 0, 0 };
    4c8c:	f641 2334 	movw	r3, #6708	; 0x1a34
    4c90:	f2c0 0301 	movt	r3, #1
    4c94:	f107 0c08 	add.w	ip, r7, #8
    4c98:	461c      	mov	r4, r3
    4c9a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    4c9c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4ca0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    4ca2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4ca6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    4ca8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    4cac:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    4cb0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
#endif
            uint32_t direct_in_id;
            
            direct_in_id = channel_to_direct_in_lut[channel_id & channel_mask];
    4cb4:	79fa      	ldrb	r2, [r7, #7]
    4cb6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    4cb8:	ea02 0303 	and.w	r3, r2, r3
    4cbc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4cc0:	f107 0290 	add.w	r2, r7, #144	; 0x90
    4cc4:	4413      	add	r3, r2
    4cc6:	f853 3c88 	ldr.w	r3, [r3, #-136]
    4cca:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            p_mc_coeff = &p_mtd_data->adc_direct_input_cal[adc_nb][direct_in_id];
    4cce:	f641 2320 	movw	r3, #6688	; 0x1a20
    4cd2:	f2c0 0301 	movt	r3, #1
    4cd6:	681b      	ldr	r3, [r3, #0]
    4cd8:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
    4cdc:	461a      	mov	r2, r3
    4cde:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    4ce0:	ea4f 0183 	mov.w	r1, r3, lsl #2
    4ce4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    4ce8:	440b      	add	r3, r1
    4cea:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4cee:	4413      	add	r3, r2
    4cf0:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    4cf2:	e057      	b.n	4da4 <get_calibration+0x334>
        
    case OBDOUT_CHAN:
        {
            uint32_t obd_mode = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_MODE_MASK;
    4cf4:	f240 0200 	movw	r2, #0
    4cf8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4cfc:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4cfe:	460b      	mov	r3, r1
    4d00:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4d04:	440b      	add	r3, r1
    4d06:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4d0a:	4413      	add	r3, r2
    4d0c:	f503 7306 	add.w	r3, r3, #536	; 0x218
    4d10:	791b      	ldrb	r3, [r3, #4]
    4d12:	b2db      	uxtb	r3, r3
    4d14:	f003 0301 	and.w	r3, r3, #1
    4d18:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            uint32_t chopping_option = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_CHOPPING_MASK;
    4d1c:	f240 0200 	movw	r2, #0
    4d20:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4d24:	6f79      	ldr	r1, [r7, #116]	; 0x74
    4d26:	460b      	mov	r3, r1
    4d28:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4d2c:	440b      	add	r3, r1
    4d2e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4d32:	4413      	add	r3, r2
    4d34:	f503 7306 	add.w	r3, r3, #536	; 0x218
    4d38:	791b      	ldrb	r3, [r3, #4]
    4d3a:	b2db      	uxtb	r3, r3
    4d3c:	f003 0302 	and.w	r3, r3, #2
    4d40:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            if (obd_mode > 0)
    4d44:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    4d48:	2b00      	cmp	r3, #0
    4d4a:	d003      	beq.n	4d54 <get_calibration+0x2e4>
            {
                obd_mode = 1;
    4d4c:	f04f 0301 	mov.w	r3, #1
    4d50:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            }
            if (chopping_option > 0)
    4d54:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    4d58:	2b00      	cmp	r3, #0
    4d5a:	d003      	beq.n	4d64 <get_calibration+0x2f4>
            {
                chopping_option = 1;
    4d5c:	f04f 0301 	mov.w	r3, #1
    4d60:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            }
            p_mc_coeff = &p_mtd_data->obd_calibration[adc_nb][obd_mode][chopping_option];
    4d64:	f641 2320 	movw	r3, #6688	; 0x1a20
    4d68:	f2c0 0301 	movt	r3, #1
    4d6c:	681b      	ldr	r3, [r3, #0]
    4d6e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
    4d72:	461a      	mov	r2, r3
    4d74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    4d76:	ea4f 0143 	mov.w	r1, r3, lsl #1
    4d7a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    4d7e:	440b      	add	r3, r1
    4d80:	ea4f 0143 	mov.w	r1, r3, lsl #1
    4d84:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    4d88:	440b      	add	r3, r1
    4d8a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    4d8e:	4413      	add	r3, r2
    4d90:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    4d92:	e007      	b.n	4da4 <get_calibration+0x334>
       
    case FLOATING_CHAN:
    default:
        /* Give neutral values is invalid channel. */
        p_calibration->m1 = NEUTRAL_M_FACTOR;
    4d94:	683b      	ldr	r3, [r7, #0]
    4d96:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    4d9a:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = NEUTRAL_C_OFFSET;
    4d9c:	683b      	ldr	r3, [r7, #0]
    4d9e:	f04f 0200 	mov.w	r2, #0
    4da2:	809a      	strh	r2, [r3, #4]
        break;
    }
    
    if (p_mc_coeff != 0)
    4da4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    4da6:	2b00      	cmp	r3, #0
    4da8:	d007      	beq.n	4dba <get_calibration+0x34a>
    {
        p_calibration->m1 = p_mc_coeff->m;
    4daa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    4dac:	881a      	ldrh	r2, [r3, #0]
    4dae:	683b      	ldr	r3, [r7, #0]
    4db0:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = p_mc_coeff->c;
    4db2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    4db4:	885a      	ldrh	r2, [r3, #2]
    4db6:	683b      	ldr	r3, [r7, #0]
    4db8:	809a      	strh	r2, [r3, #4]
    
    /*--------------------------------------------------------------------------
      Retrieve the value of the mext factor. This depends if external VAREF is
      used by the ADC sampling the analog input channel.
     */
    if (g_ace_external_varef_used[adc_nb])
    4dba:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    4dbc:	f641 030c 	movw	r3, #6156	; 0x180c
    4dc0:	f2c0 0301 	movt	r3, #1
    4dc4:	5c9b      	ldrb	r3, [r3, r2]
    4dc6:	2b00      	cmp	r3, #0
    4dc8:	d008      	beq.n	4ddc <get_calibration+0x36c>
    {
        p_calibration->mext = p_mtd_data->global_settings.varef_m;
    4dca:	f641 2320 	movw	r3, #6688	; 0x1a20
    4dce:	f2c0 0301 	movt	r3, #1
    4dd2:	681b      	ldr	r3, [r3, #0]
    4dd4:	8b9a      	ldrh	r2, [r3, #28]
    4dd6:	683b      	ldr	r3, [r7, #0]
    4dd8:	801a      	strh	r2, [r3, #0]
    4dda:	e003      	b.n	4de4 <get_calibration+0x374>
    }
    else
    {
        p_calibration->mext = NEUTRAL_M_FACTOR;
    4ddc:	683b      	ldr	r3, [r7, #0]
    4dde:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    4de2:	801a      	strh	r2, [r3, #0]
    }
}
    4de4:	f107 0790 	add.w	r7, r7, #144	; 0x90
    4de8:	46bd      	mov	sp, r7
    4dea:	bc90      	pop	{r4, r7}
    4dec:	4770      	bx	lr
    4dee:	bf00      	nop

00004df0 <write_transform_coefficients>:
(
    ace_channel_handle_t channel_handle,
	uint32_t m,
	uint32_t c
)
{
    4df0:	b480      	push	{r7}
    4df2:	b087      	sub	sp, #28
    4df4:	af00      	add	r7, sp, #0
    4df6:	4603      	mov	r3, r0
    4df8:	60b9      	str	r1, [r7, #8]
    4dfa:	607a      	str	r2, [r7, #4]
    4dfc:	73fb      	strb	r3, [r7, #15]
    uint16_t m_ppe_offset;
    uint16_t c_ppe_offset;
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    4dfe:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
    4e02:	617b      	str	r3, [r7, #20]
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    4e04:	7bfa      	ldrb	r2, [r7, #15]
    4e06:	f641 0324 	movw	r3, #6180	; 0x1824
    4e0a:	f2c0 0301 	movt	r3, #1
    4e0e:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    4e12:	823b      	strh	r3, [r7, #16]
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    4e14:	7bfb      	ldrb	r3, [r7, #15]
    4e16:	f641 0224 	movw	r2, #6180	; 0x1824
    4e1a:	f2c0 0201 	movt	r2, #1
    4e1e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    4e22:	4413      	add	r3, r2
    4e24:	885b      	ldrh	r3, [r3, #2]
    4e26:	827b      	strh	r3, [r7, #18]
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    4e28:	f240 0300 	movw	r3, #0
    4e2c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4e30:	8a38      	ldrh	r0, [r7, #16]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
    4e32:	f240 0200 	movw	r2, #0
    4e36:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4e3a:	8a39      	ldrh	r1, [r7, #16]
    4e3c:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    4e40:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    4e44:	697a      	ldr	r2, [r7, #20]
    4e46:	ea01 0102 	and.w	r1, r1, r2
    4e4a:	68ba      	ldr	r2, [r7, #8]
    4e4c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4e50:	ea41 0102 	orr.w	r1, r1, r2
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    4e54:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    4e58:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    4e5c:	f240 0300 	movw	r3, #0
    4e60:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4e64:	8a78      	ldrh	r0, [r7, #18]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
    4e66:	f240 0200 	movw	r2, #0
    4e6a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4e6e:	8a79      	ldrh	r1, [r7, #18]
    4e70:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    4e74:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    4e78:	697a      	ldr	r2, [r7, #20]
    4e7a:	ea01 0102 	and.w	r1, r1, r2
    4e7e:	687a      	ldr	r2, [r7, #4]
    4e80:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4e84:	ea41 0102 	orr.w	r1, r1, r2
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    4e88:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    4e8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
}
    4e90:	f107 071c 	add.w	r7, r7, #28
    4e94:	46bd      	mov	sp, r7
    4e96:	bc80      	pop	{r7}
    4e98:	4770      	bx	lr
    4e9a:	bf00      	nop

00004e9c <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    4e9c:	b580      	push	{r7, lr}
    4e9e:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    4ea0:	f7fe fcfe 	bl	38a0 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    4ea4:	f7fd ffce 	bl	2e44 <ace_init_convert>
}
    4ea8:	bd80      	pop	{r7, pc}
    4eaa:	bf00      	nop

00004eac <ACE_start_adc>:
 */
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    4eac:	b480      	push	{r7}
    4eae:	b083      	sub	sp, #12
    4eb0:	af00      	add	r7, sp, #0
    4eb2:	4603      	mov	r3, r0
    4eb4:	71fb      	strb	r3, [r7, #7]
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
    4eb6:	f240 0300 	movw	r3, #0
    4eba:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4ebe:	79fa      	ldrb	r2, [r7, #7]
    4ec0:	ea6f 6242 	mvn.w	r2, r2, lsl #25
    4ec4:	ea6f 6252 	mvn.w	r2, r2, lsr #25
    4ec8:	b2d2      	uxtb	r2, r2
    4eca:	651a      	str	r2, [r3, #80]	; 0x50
}
    4ecc:	f107 070c 	add.w	r7, r7, #12
    4ed0:	46bd      	mov	sp, r7
    4ed2:	bc80      	pop	{r7}
    4ed4:	4770      	bx	lr
    4ed6:	bf00      	nop

00004ed8 <ACE_get_adc_result>:

uint16_t ACE_get_adc_result
(
    uint8_t adc_id
)
{
    4ed8:	b480      	push	{r7}
    4eda:	b085      	sub	sp, #20
    4edc:	af00      	add	r7, sp, #0
    4ede:	4603      	mov	r3, r0
    4ee0:	71fb      	strb	r3, [r7, #7]
    uint16_t result = 0u;
    4ee2:	f04f 0300 	mov.w	r3, #0
    4ee6:	817b      	strh	r3, [r7, #10]
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
    4ee8:	79fb      	ldrb	r3, [r7, #7]
    4eea:	2b02      	cmp	r3, #2
    4eec:	d900      	bls.n	4ef0 <ACE_get_adc_result+0x18>
    4eee:	be00      	bkpt	0x0000
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    4ef0:	79fb      	ldrb	r3, [r7, #7]
    4ef2:	2b02      	cmp	r3, #2
    4ef4:	d81b      	bhi.n	4f2e <ACE_get_adc_result+0x56>
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
    4ef6:	79fa      	ldrb	r2, [r7, #7]
    4ef8:	f641 237c 	movw	r3, #6780	; 0x1a7c
    4efc:	f2c0 0301 	movt	r3, #1
    4f00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4f04:	681b      	ldr	r3, [r3, #0]
    4f06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    4f0a:	60fb      	str	r3, [r7, #12]
        } while ( !data_valid );
    4f0c:	68fb      	ldr	r3, [r7, #12]
    4f0e:	2b00      	cmp	r3, #0
    4f10:	d0f1      	beq.n	4ef6 <ACE_get_adc_result+0x1e>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
    4f12:	79fa      	ldrb	r2, [r7, #7]
    4f14:	f641 237c 	movw	r3, #6780	; 0x1a7c
    4f18:	f2c0 0301 	movt	r3, #1
    4f1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4f20:	681b      	ldr	r3, [r3, #0]
    4f22:	b29b      	uxth	r3, r3
    4f24:	ea4f 5303 	mov.w	r3, r3, lsl #20
    4f28:	ea4f 5313 	mov.w	r3, r3, lsr #20
    4f2c:	817b      	strh	r3, [r7, #10]
    }
    return result;
    4f2e:	897b      	ldrh	r3, [r7, #10]
}
    4f30:	4618      	mov	r0, r3
    4f32:	f107 0714 	add.w	r7, r7, #20
    4f36:	46bd      	mov	sp, r7
    4f38:	bc80      	pop	{r7}
    4f3a:	4770      	bx	lr

00004f3c <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    4f3c:	b490      	push	{r4, r7}
    4f3e:	b086      	sub	sp, #24
    4f40:	af00      	add	r7, sp, #0
    4f42:	71f8      	strb	r0, [r7, #7]
    4f44:	71b9      	strb	r1, [r7, #6]
    4f46:	717a      	strb	r2, [r7, #5]
    4f48:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    4f4a:	79fb      	ldrb	r3, [r7, #7]
    4f4c:	2b02      	cmp	r3, #2
    4f4e:	d900      	bls.n	4f52 <ACE_configure_sdd+0x16>
    4f50:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    4f52:	79fb      	ldrb	r3, [r7, #7]
    4f54:	2b02      	cmp	r3, #2
    4f56:	f200 80bc 	bhi.w	50d2 <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    4f5a:	f641 22c8 	movw	r2, #6856	; 0x1ac8
    4f5e:	f2c0 0201 	movt	r2, #1
    4f62:	f107 030c 	add.w	r3, r7, #12
    4f66:	6812      	ldr	r2, [r2, #0]
    4f68:	4611      	mov	r1, r2
    4f6a:	8019      	strh	r1, [r3, #0]
    4f6c:	f103 0302 	add.w	r3, r3, #2
    4f70:	ea4f 4212 	mov.w	r2, r2, lsr #16
    4f74:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    4f76:	f04f 0301 	mov.w	r3, #1
    4f7a:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    4f7c:	f04f 0300 	mov.w	r3, #0
    4f80:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    4f82:	79fb      	ldrb	r3, [r7, #7]
    4f84:	f107 0218 	add.w	r2, r7, #24
    4f88:	4413      	add	r3, r2
    4f8a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    4f8e:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    4f90:	f240 0300 	movw	r3, #0
    4f94:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4f98:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    4f9c:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    4f9e:	f240 0300 	movw	r3, #0
    4fa2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    4fa6:	f04f 0200 	mov.w	r2, #0
    4faa:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    4fae:	f240 0200 	movw	r2, #0
    4fb2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4fb6:	7c79      	ldrb	r1, [r7, #17]
    4fb8:	460b      	mov	r3, r1
    4fba:	ea4f 0343 	mov.w	r3, r3, lsl #1
    4fbe:	440b      	add	r3, r1
    4fc0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    4fc4:	4413      	add	r3, r2
    4fc6:	f503 7306 	add.w	r3, r3, #536	; 0x218
    4fca:	797a      	ldrb	r2, [r7, #5]
    4fcc:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    4fce:	797b      	ldrb	r3, [r7, #5]
    4fd0:	f003 0301 	and.w	r3, r3, #1
    4fd4:	b2db      	uxtb	r3, r3
    4fd6:	2b00      	cmp	r3, #0
    4fd8:	d002      	beq.n	4fe0 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    4fda:	f04f 0300 	mov.w	r3, #0
    4fde:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    4fe0:	797b      	ldrb	r3, [r7, #5]
    4fe2:	f003 0302 	and.w	r3, r3, #2
    4fe6:	2b00      	cmp	r3, #0
    4fe8:	d002      	beq.n	4ff0 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    4fea:	f04f 0301 	mov.w	r3, #1
    4fee:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    4ff0:	f240 0200 	movw	r2, #0
    4ff4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    4ff8:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    4ffa:	f641 23b8 	movw	r3, #6840	; 0x1ab8
    4ffe:	f2c0 0301 	movt	r3, #1
    5002:	681b      	ldr	r3, [r3, #0]
    5004:	79fc      	ldrb	r4, [r7, #7]
    5006:	f897 c012 	ldrb.w	ip, [r7, #18]
    500a:	7cf8      	ldrb	r0, [r7, #19]
    500c:	ea4f 0444 	mov.w	r4, r4, lsl #1
    5010:	44a4      	add	ip, r4
    5012:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    5016:	4460      	add	r0, ip
    5018:	4403      	add	r3, r0
    501a:	f103 0380 	add.w	r3, r3, #128	; 0x80
    501e:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    5020:	460b      	mov	r3, r1
    5022:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5026:	440b      	add	r3, r1
    5028:	ea4f 1303 	mov.w	r3, r3, lsl #4
    502c:	4413      	add	r3, r2
    502e:	f503 7304 	add.w	r3, r3, #528	; 0x210
    5032:	4602      	mov	r2, r0
    5034:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    5036:	f240 0300 	movw	r3, #0
    503a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    503e:	697a      	ldr	r2, [r7, #20]
    5040:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    5044:	79fa      	ldrb	r2, [r7, #7]
    5046:	f641 2388 	movw	r3, #6792	; 0x1a88
    504a:	f2c0 0301 	movt	r3, #1
    504e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5052:	79ba      	ldrb	r2, [r7, #6]
    5054:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    5056:	79fa      	ldrb	r2, [r7, #7]
    5058:	f641 2388 	movw	r3, #6792	; 0x1a88
    505c:	f2c0 0301 	movt	r3, #1
    5060:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    5064:	79f9      	ldrb	r1, [r7, #7]
    5066:	f641 2388 	movw	r3, #6792	; 0x1a88
    506a:	f2c0 0301 	movt	r3, #1
    506e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    5072:	681b      	ldr	r3, [r3, #0]
    5074:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5078:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    507a:	793b      	ldrb	r3, [r7, #4]
    507c:	2b00      	cmp	r3, #0
    507e:	d115      	bne.n	50ac <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    5080:	f240 0300 	movw	r3, #0
    5084:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5088:	f240 0200 	movw	r2, #0
    508c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5090:	6911      	ldr	r1, [r2, #16]
    5092:	79f8      	ldrb	r0, [r7, #7]
    5094:	f641 2294 	movw	r2, #6804	; 0x1a94
    5098:	f2c0 0201 	movt	r2, #1
    509c:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    50a0:	ea6f 0202 	mvn.w	r2, r2
    50a4:	ea01 0202 	and.w	r2, r1, r2
    50a8:	611a      	str	r2, [r3, #16]
    50aa:	e012      	b.n	50d2 <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    50ac:	f240 0300 	movw	r3, #0
    50b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    50b4:	f240 0200 	movw	r2, #0
    50b8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    50bc:	6911      	ldr	r1, [r2, #16]
    50be:	79f8      	ldrb	r0, [r7, #7]
    50c0:	f641 2294 	movw	r2, #6804	; 0x1a94
    50c4:	f2c0 0201 	movt	r2, #1
    50c8:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    50cc:	ea41 0202 	orr.w	r2, r1, r2
    50d0:	611a      	str	r2, [r3, #16]
        }
    }
}
    50d2:	f107 0718 	add.w	r7, r7, #24
    50d6:	46bd      	mov	sp, r7
    50d8:	bc90      	pop	{r4, r7}
    50da:	4770      	bx	lr

000050dc <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    50dc:	b480      	push	{r7}
    50de:	b083      	sub	sp, #12
    50e0:	af00      	add	r7, sp, #0
    50e2:	4603      	mov	r3, r0
    50e4:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    50e6:	79fb      	ldrb	r3, [r7, #7]
    50e8:	2b02      	cmp	r3, #2
    50ea:	d900      	bls.n	50ee <ACE_enable_sdd+0x12>
    50ec:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    50ee:	79fb      	ldrb	r3, [r7, #7]
    50f0:	2b02      	cmp	r3, #2
    50f2:	d811      	bhi.n	5118 <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    50f4:	79fa      	ldrb	r2, [r7, #7]
    50f6:	f641 2388 	movw	r3, #6792	; 0x1a88
    50fa:	f2c0 0301 	movt	r3, #1
    50fe:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    5102:	79f9      	ldrb	r1, [r7, #7]
    5104:	f641 2388 	movw	r3, #6792	; 0x1a88
    5108:	f2c0 0301 	movt	r3, #1
    510c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    5110:	681b      	ldr	r3, [r3, #0]
    5112:	f043 0320 	orr.w	r3, r3, #32
    5116:	6013      	str	r3, [r2, #0]
    }
}
    5118:	f107 070c 	add.w	r7, r7, #12
    511c:	46bd      	mov	sp, r7
    511e:	bc80      	pop	{r7}
    5120:	4770      	bx	lr
    5122:	bf00      	nop

00005124 <ACE_disable_sdd>:
 */
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    5124:	b480      	push	{r7}
    5126:	b083      	sub	sp, #12
    5128:	af00      	add	r7, sp, #0
    512a:	4603      	mov	r3, r0
    512c:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    512e:	79fb      	ldrb	r3, [r7, #7]
    5130:	2b02      	cmp	r3, #2
    5132:	d900      	bls.n	5136 <ACE_disable_sdd+0x12>
    5134:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    5136:	79fb      	ldrb	r3, [r7, #7]
    5138:	2b02      	cmp	r3, #2
    513a:	d811      	bhi.n	5160 <ACE_disable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
    513c:	79fa      	ldrb	r2, [r7, #7]
    513e:	f641 2388 	movw	r3, #6792	; 0x1a88
    5142:	f2c0 0301 	movt	r3, #1
    5146:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    514a:	79f9      	ldrb	r1, [r7, #7]
    514c:	f641 2388 	movw	r3, #6792	; 0x1a88
    5150:	f2c0 0301 	movt	r3, #1
    5154:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    5158:	681b      	ldr	r3, [r3, #0]
    515a:	f023 0320 	bic.w	r3, r3, #32
    515e:	6013      	str	r3, [r2, #0]
    }
}
    5160:	f107 070c 	add.w	r7, r7, #12
    5164:	46bd      	mov	sp, r7
    5166:	bc80      	pop	{r7}
    5168:	4770      	bx	lr
    516a:	bf00      	nop

0000516c <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    516c:	b480      	push	{r7}
    516e:	b083      	sub	sp, #12
    5170:	af00      	add	r7, sp, #0
    5172:	4603      	mov	r3, r0
    5174:	6039      	str	r1, [r7, #0]
    5176:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    5178:	79fb      	ldrb	r3, [r7, #7]
    517a:	2b02      	cmp	r3, #2
    517c:	d900      	bls.n	5180 <ACE_set_sdd_value+0x14>
    517e:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    5180:	79fb      	ldrb	r3, [r7, #7]
    5182:	2b02      	cmp	r3, #2
    5184:	d813      	bhi.n	51ae <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    5186:	79fa      	ldrb	r2, [r7, #7]
    5188:	f641 23ac 	movw	r3, #6828	; 0x1aac
    518c:	f2c0 0301 	movt	r3, #1
    5190:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5194:	683a      	ldr	r2, [r7, #0]
    5196:	ea4f 4212 	mov.w	r2, r2, lsr #16
    519a:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    519c:	79fa      	ldrb	r2, [r7, #7]
    519e:	f641 23a0 	movw	r3, #6816	; 0x1aa0
    51a2:	f2c0 0301 	movt	r3, #1
    51a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    51aa:	683a      	ldr	r2, [r7, #0]
    51ac:	601a      	str	r2, [r3, #0]
    }
}
    51ae:	f107 070c 	add.w	r7, r7, #12
    51b2:	46bd      	mov	sp, r7
    51b4:	bc80      	pop	{r7}
    51b6:	4770      	bx	lr

000051b8 <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
    51b8:	b480      	push	{r7}
    51ba:	b087      	sub	sp, #28
    51bc:	af00      	add	r7, sp, #0
    51be:	60f8      	str	r0, [r7, #12]
    51c0:	60b9      	str	r1, [r7, #8]
    51c2:	607a      	str	r2, [r7, #4]
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
    51c4:	f240 0300 	movw	r3, #0
    51c8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    51cc:	691b      	ldr	r3, [r3, #16]
    51ce:	617b      	str	r3, [r7, #20]
    
    if ( SDD_NO_UPDATE != sdd0_value )
    51d0:	68fb      	ldr	r3, [r7, #12]
    51d2:	f1b3 3fff 	cmp.w	r3, #4294967295
    51d6:	d012      	beq.n	51fe <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
    51d8:	f240 0300 	movw	r3, #0
    51dc:	f2c4 0302 	movt	r3, #16386	; 0x4002
    51e0:	68fa      	ldr	r2, [r7, #12]
    51e2:	ea4f 4212 	mov.w	r2, r2, lsr #16
    51e6:	66da      	str	r2, [r3, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
    51e8:	f240 0300 	movw	r3, #0
    51ec:	f2c4 0302 	movt	r3, #16386	; 0x4002
    51f0:	68fa      	ldr	r2, [r7, #12]
    51f2:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
    51f6:	697b      	ldr	r3, [r7, #20]
    51f8:	f043 0301 	orr.w	r3, r3, #1
    51fc:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd1_value )
    51fe:	68bb      	ldr	r3, [r7, #8]
    5200:	f1b3 3fff 	cmp.w	r3, #4294967295
    5204:	d013      	beq.n	522e <ACE_set_sdd_value_sync+0x76>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
    5206:	f240 0300 	movw	r3, #0
    520a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    520e:	68ba      	ldr	r2, [r7, #8]
    5210:	ea4f 4212 	mov.w	r2, r2, lsr #16
    5214:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
    5218:	f240 0300 	movw	r3, #0
    521c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5220:	68ba      	ldr	r2, [r7, #8]
    5222:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
    5226:	697b      	ldr	r3, [r7, #20]
    5228:	f043 0302 	orr.w	r3, r3, #2
    522c:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd2_value )
    522e:	687b      	ldr	r3, [r7, #4]
    5230:	f1b3 3fff 	cmp.w	r3, #4294967295
    5234:	d01c      	beq.n	5270 <ACE_set_sdd_value_sync+0xb8>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
    5236:	f240 0300 	movw	r3, #0
    523a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    523e:	687a      	ldr	r2, [r7, #4]
    5240:	ea4f 4212 	mov.w	r2, r2, lsr #16
    5244:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
    5248:	f240 0300 	movw	r3, #0
    524c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5250:	687a      	ldr	r2, [r7, #4]
    5252:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5256:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
    525a:	f240 0300 	movw	r3, #0
    525e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5262:	687a      	ldr	r2, [r7, #4]
    5264:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
    5268:	697b      	ldr	r3, [r7, #20]
    526a:	f043 0304 	orr.w	r3, r3, #4
    526e:	617b      	str	r3, [r7, #20]
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
    5270:	f240 0300 	movw	r3, #0
    5274:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5278:	697a      	ldr	r2, [r7, #20]
    527a:	611a      	str	r2, [r3, #16]
}
    527c:	f107 071c 	add.w	r7, r7, #28
    5280:	46bd      	mov	sp, r7
    5282:	bc80      	pop	{r7}
    5284:	4770      	bx	lr
    5286:	bf00      	nop

00005288 <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
    5288:	b480      	push	{r7}
    528a:	b087      	sub	sp, #28
    528c:	af00      	add	r7, sp, #0
    528e:	4602      	mov	r2, r0
    5290:	460b      	mov	r3, r1
    5292:	71fa      	strb	r2, [r7, #7]
    5294:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
    5296:	79fb      	ldrb	r3, [r7, #7]
    5298:	f003 0301 	and.w	r3, r3, #1
    529c:	613b      	str	r3, [r7, #16]
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    529e:	79fb      	ldrb	r3, [r7, #7]
    52a0:	2b09      	cmp	r3, #9
    52a2:	d900      	bls.n	52a6 <ACE_set_comp_reference+0x1e>
    52a4:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
    52a6:	79bb      	ldrb	r3, [r7, #6]
    52a8:	2b03      	cmp	r3, #3
    52aa:	d900      	bls.n	52ae <ACE_set_comp_reference+0x26>
    52ac:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
    52ae:	693b      	ldr	r3, [r7, #16]
    52b0:	2b00      	cmp	r3, #0
    52b2:	d100      	bne.n	52b6 <ACE_set_comp_reference+0x2e>
    52b4:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
    52b6:	79fb      	ldrb	r3, [r7, #7]
    52b8:	2b09      	cmp	r3, #9
    52ba:	f200 80b9 	bhi.w	5430 <ACE_set_comp_reference+0x1a8>
    52be:	79bb      	ldrb	r3, [r7, #6]
    52c0:	2b03      	cmp	r3, #3
    52c2:	f200 80b5 	bhi.w	5430 <ACE_set_comp_reference+0x1a8>
    52c6:	693b      	ldr	r3, [r7, #16]
    52c8:	2b00      	cmp	r3, #0
    52ca:	f000 80b1 	beq.w	5430 <ACE_set_comp_reference+0x1a8>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    52ce:	79fa      	ldrb	r2, [r7, #7]
    52d0:	f641 23bc 	movw	r3, #6844	; 0x1abc
    52d4:	f2c0 0301 	movt	r3, #1
    52d8:	5c9b      	ldrb	r3, [r3, r2]
    52da:	73fb      	strb	r3, [r7, #15]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    52dc:	f240 0300 	movw	r3, #0
    52e0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    52e4:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    52e8:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    52ea:	f240 0300 	movw	r3, #0
    52ee:	f2c4 0302 	movt	r3, #16386	; 0x4002
    52f2:	f04f 0200 	mov.w	r2, #0
    52f6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
    52fa:	79bb      	ldrb	r3, [r7, #6]
    52fc:	2b03      	cmp	r3, #3
    52fe:	d146      	bne.n	538e <ACE_set_comp_reference+0x106>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    5300:	f240 0100 	movw	r1, #0
    5304:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5308:	7bf8      	ldrb	r0, [r7, #15]
    530a:	f240 0200 	movw	r2, #0
    530e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5312:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5316:	4663      	mov	r3, ip
    5318:	ea4f 0343 	mov.w	r3, r3, lsl #1
    531c:	4463      	add	r3, ip
    531e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5322:	4413      	add	r3, r2
    5324:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5328:	791b      	ldrb	r3, [r3, #4]
    532a:	b2db      	uxtb	r3, r3
    532c:	461a      	mov	r2, r3
    532e:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    5332:	4603      	mov	r3, r0
    5334:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5338:	4403      	add	r3, r0
    533a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    533e:	440b      	add	r3, r1
    5340:	f503 730a 	add.w	r3, r3, #552	; 0x228
    5344:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
    5346:	f240 0100 	movw	r1, #0
    534a:	f2c4 0102 	movt	r1, #16386	; 0x4002
    534e:	7bf8      	ldrb	r0, [r7, #15]
    5350:	f240 0200 	movw	r2, #0
    5354:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5358:	f897 c00f 	ldrb.w	ip, [r7, #15]
    535c:	4663      	mov	r3, ip
    535e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5362:	4463      	add	r3, ip
    5364:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5368:	4413      	add	r3, r2
    536a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    536e:	7a1b      	ldrb	r3, [r3, #8]
    5370:	b2db      	uxtb	r3, r3
    5372:	461a      	mov	r2, r3
    5374:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    5378:	4603      	mov	r3, r0
    537a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    537e:	4403      	add	r3, r0
    5380:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5384:	440b      	add	r3, r1
    5386:	f503 730a 	add.w	r3, r3, #552	; 0x228
    538a:	721a      	strb	r2, [r3, #8]
    538c:	e049      	b.n	5422 <ACE_set_comp_reference+0x19a>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
    538e:	f240 0200 	movw	r2, #0
    5392:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5396:	7bf8      	ldrb	r0, [r7, #15]
    5398:	f240 0100 	movw	r1, #0
    539c:	f2c4 0102 	movt	r1, #16386	; 0x4002
    53a0:	f897 c00f 	ldrb.w	ip, [r7, #15]
    53a4:	4663      	mov	r3, ip
    53a6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    53aa:	4463      	add	r3, ip
    53ac:	ea4f 1303 	mov.w	r3, r3, lsl #4
    53b0:	440b      	add	r3, r1
    53b2:	f503 730a 	add.w	r3, r3, #552	; 0x228
    53b6:	791b      	ldrb	r3, [r3, #4]
    53b8:	b2db      	uxtb	r3, r3
    53ba:	f043 0320 	orr.w	r3, r3, #32
    53be:	b2d9      	uxtb	r1, r3
    53c0:	4603      	mov	r3, r0
    53c2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    53c6:	4403      	add	r3, r0
    53c8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    53cc:	4413      	add	r3, r2
    53ce:	f503 730a 	add.w	r3, r3, #552	; 0x228
    53d2:	460a      	mov	r2, r1
    53d4:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
    53d6:	f240 0200 	movw	r2, #0
    53da:	f2c4 0202 	movt	r2, #16386	; 0x4002
    53de:	7bf8      	ldrb	r0, [r7, #15]
    53e0:	f240 0100 	movw	r1, #0
    53e4:	f2c4 0102 	movt	r1, #16386	; 0x4002
    53e8:	f897 c00f 	ldrb.w	ip, [r7, #15]
    53ec:	4663      	mov	r3, ip
    53ee:	ea4f 0343 	mov.w	r3, r3, lsl #1
    53f2:	4463      	add	r3, ip
    53f4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    53f8:	440b      	add	r3, r1
    53fa:	f503 730a 	add.w	r3, r3, #552	; 0x228
    53fe:	7a1b      	ldrb	r3, [r3, #8]
    5400:	b2db      	uxtb	r3, r3
    5402:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    5406:	79b9      	ldrb	r1, [r7, #6]
    5408:	440b      	add	r3, r1
    540a:	b2d9      	uxtb	r1, r3
    540c:	4603      	mov	r3, r0
    540e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5412:	4403      	add	r3, r0
    5414:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5418:	4413      	add	r3, r2
    541a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    541e:	460a      	mov	r2, r1
    5420:	721a      	strb	r2, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    5422:	f240 0300 	movw	r3, #0
    5426:	f2c4 0302 	movt	r3, #16386	; 0x4002
    542a:	697a      	ldr	r2, [r7, #20]
    542c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    5430:	f107 071c 	add.w	r7, r7, #28
    5434:	46bd      	mov	sp, r7
    5436:	bc80      	pop	{r7}
    5438:	4770      	bx	lr
    543a:	bf00      	nop

0000543c <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
    543c:	b480      	push	{r7}
    543e:	b087      	sub	sp, #28
    5440:	af00      	add	r7, sp, #0
    5442:	4602      	mov	r2, r0
    5444:	460b      	mov	r3, r1
    5446:	71fa      	strb	r2, [r7, #7]
    5448:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    544a:	79fb      	ldrb	r3, [r7, #7]
    544c:	2b09      	cmp	r3, #9
    544e:	d900      	bls.n	5452 <ACE_set_comp_hysteresis+0x16>
    5450:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
    5452:	79bb      	ldrb	r3, [r7, #6]
    5454:	2b03      	cmp	r3, #3
    5456:	d900      	bls.n	545a <ACE_set_comp_hysteresis+0x1e>
    5458:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
    545a:	79fb      	ldrb	r3, [r7, #7]
    545c:	2b09      	cmp	r3, #9
    545e:	d87b      	bhi.n	5558 <ACE_set_comp_hysteresis+0x11c>
    5460:	79bb      	ldrb	r3, [r7, #6]
    5462:	2b03      	cmp	r3, #3
    5464:	d878      	bhi.n	5558 <ACE_set_comp_hysteresis+0x11c>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    5466:	79fa      	ldrb	r2, [r7, #7]
    5468:	f641 23bc 	movw	r3, #6844	; 0x1abc
    546c:	f2c0 0301 	movt	r3, #1
    5470:	5c9b      	ldrb	r3, [r3, r2]
    5472:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    5474:	79fb      	ldrb	r3, [r7, #7]
    5476:	f003 0301 	and.w	r3, r3, #1
    547a:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    547c:	f240 0300 	movw	r3, #0
    5480:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5484:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    5488:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    548a:	f240 0300 	movw	r3, #0
    548e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5492:	f04f 0200 	mov.w	r2, #0
    5496:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( odd )
    549a:	693b      	ldr	r3, [r7, #16]
    549c:	2b00      	cmp	r3, #0
    549e:	d02a      	beq.n	54f6 <ACE_set_comp_hysteresis+0xba>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    54a0:	f240 0200 	movw	r2, #0
    54a4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    54a8:	7bf8      	ldrb	r0, [r7, #15]
    54aa:	f240 0100 	movw	r1, #0
    54ae:	f2c4 0102 	movt	r1, #16386	; 0x4002
    54b2:	f897 c00f 	ldrb.w	ip, [r7, #15]
    54b6:	4663      	mov	r3, ip
    54b8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    54bc:	4463      	add	r3, ip
    54be:	ea4f 1303 	mov.w	r3, r3, lsl #4
    54c2:	440b      	add	r3, r1
    54c4:	f503 730a 	add.w	r3, r3, #552	; 0x228
    54c8:	791b      	ldrb	r3, [r3, #4]
    54ca:	b2db      	uxtb	r3, r3
    54cc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    54d0:	79b9      	ldrb	r1, [r7, #6]
    54d2:	ea4f 1181 	mov.w	r1, r1, lsl #6
    54d6:	b2c9      	uxtb	r1, r1
    54d8:	ea43 0301 	orr.w	r3, r3, r1
    54dc:	b2d9      	uxtb	r1, r3
    54de:	4603      	mov	r3, r0
    54e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    54e4:	4403      	add	r3, r0
    54e6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    54ea:	4413      	add	r3, r2
    54ec:	f503 730a 	add.w	r3, r3, #552	; 0x228
    54f0:	460a      	mov	r2, r1
    54f2:	711a      	strb	r2, [r3, #4]
    54f4:	e029      	b.n	554a <ACE_set_comp_hysteresis+0x10e>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    54f6:	f240 0200 	movw	r2, #0
    54fa:	f2c4 0202 	movt	r2, #16386	; 0x4002
    54fe:	7bf8      	ldrb	r0, [r7, #15]
    5500:	f240 0100 	movw	r1, #0
    5504:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5508:	f897 c00f 	ldrb.w	ip, [r7, #15]
    550c:	4663      	mov	r3, ip
    550e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5512:	4463      	add	r3, ip
    5514:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5518:	440b      	add	r3, r1
    551a:	f503 7308 	add.w	r3, r3, #544	; 0x220
    551e:	7a1b      	ldrb	r3, [r3, #8]
    5520:	b2db      	uxtb	r3, r3
    5522:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    5526:	79b9      	ldrb	r1, [r7, #6]
    5528:	ea4f 1181 	mov.w	r1, r1, lsl #6
    552c:	b2c9      	uxtb	r1, r1
    552e:	ea43 0301 	orr.w	r3, r3, r1
    5532:	b2d9      	uxtb	r1, r3
    5534:	4603      	mov	r3, r0
    5536:	ea4f 0343 	mov.w	r3, r3, lsl #1
    553a:	4403      	add	r3, r0
    553c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5540:	4413      	add	r3, r2
    5542:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5546:	460a      	mov	r2, r1
    5548:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    554a:	f240 0300 	movw	r3, #0
    554e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5552:	697a      	ldr	r2, [r7, #20]
    5554:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    5558:	f107 071c 	add.w	r7, r7, #28
    555c:	46bd      	mov	sp, r7
    555e:	bc80      	pop	{r7}
    5560:	4770      	bx	lr
    5562:	bf00      	nop

00005564 <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
    5564:	b480      	push	{r7}
    5566:	b087      	sub	sp, #28
    5568:	af00      	add	r7, sp, #0
    556a:	4603      	mov	r3, r0
    556c:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    556e:	79fb      	ldrb	r3, [r7, #7]
    5570:	2b09      	cmp	r3, #9
    5572:	d900      	bls.n	5576 <ACE_enable_comp+0x12>
    5574:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    5576:	79fb      	ldrb	r3, [r7, #7]
    5578:	2b09      	cmp	r3, #9
    557a:	d86c      	bhi.n	5656 <ACE_enable_comp+0xf2>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    557c:	79fa      	ldrb	r2, [r7, #7]
    557e:	f641 23bc 	movw	r3, #6844	; 0x1abc
    5582:	f2c0 0301 	movt	r3, #1
    5586:	5c9b      	ldrb	r3, [r3, r2]
    5588:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    558a:	79fb      	ldrb	r3, [r7, #7]
    558c:	f003 0301 	and.w	r3, r3, #1
    5590:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    5592:	f240 0300 	movw	r3, #0
    5596:	f2c4 0302 	movt	r3, #16386	; 0x4002
    559a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    559e:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    55a0:	f240 0300 	movw	r3, #0
    55a4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    55a8:	f04f 0200 	mov.w	r2, #0
    55ac:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    55b0:	693b      	ldr	r3, [r7, #16]
    55b2:	2b00      	cmp	r3, #0
    55b4:	d024      	beq.n	5600 <ACE_enable_comp+0x9c>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    55b6:	f240 0200 	movw	r2, #0
    55ba:	f2c4 0202 	movt	r2, #16386	; 0x4002
    55be:	7bf8      	ldrb	r0, [r7, #15]
    55c0:	f240 0100 	movw	r1, #0
    55c4:	f2c4 0102 	movt	r1, #16386	; 0x4002
    55c8:	f897 c00f 	ldrb.w	ip, [r7, #15]
    55cc:	4663      	mov	r3, ip
    55ce:	ea4f 0343 	mov.w	r3, r3, lsl #1
    55d2:	4463      	add	r3, ip
    55d4:	ea4f 1303 	mov.w	r3, r3, lsl #4
    55d8:	440b      	add	r3, r1
    55da:	f503 730a 	add.w	r3, r3, #552	; 0x228
    55de:	791b      	ldrb	r3, [r3, #4]
    55e0:	b2db      	uxtb	r3, r3
    55e2:	f043 0310 	orr.w	r3, r3, #16
    55e6:	b2d9      	uxtb	r1, r3
    55e8:	4603      	mov	r3, r0
    55ea:	ea4f 0343 	mov.w	r3, r3, lsl #1
    55ee:	4403      	add	r3, r0
    55f0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    55f4:	4413      	add	r3, r2
    55f6:	f503 730a 	add.w	r3, r3, #552	; 0x228
    55fa:	460a      	mov	r2, r1
    55fc:	711a      	strb	r2, [r3, #4]
    55fe:	e023      	b.n	5648 <ACE_enable_comp+0xe4>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
    5600:	f240 0200 	movw	r2, #0
    5604:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5608:	7bf8      	ldrb	r0, [r7, #15]
    560a:	f240 0100 	movw	r1, #0
    560e:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5612:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5616:	4663      	mov	r3, ip
    5618:	ea4f 0343 	mov.w	r3, r3, lsl #1
    561c:	4463      	add	r3, ip
    561e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5622:	440b      	add	r3, r1
    5624:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5628:	7a1b      	ldrb	r3, [r3, #8]
    562a:	b2db      	uxtb	r3, r3
    562c:	f043 0310 	orr.w	r3, r3, #16
    5630:	b2d9      	uxtb	r1, r3
    5632:	4603      	mov	r3, r0
    5634:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5638:	4403      	add	r3, r0
    563a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    563e:	4413      	add	r3, r2
    5640:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5644:	460a      	mov	r2, r1
    5646:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    5648:	f240 0300 	movw	r3, #0
    564c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5650:	697a      	ldr	r2, [r7, #20]
    5652:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    5656:	f107 071c 	add.w	r7, r7, #28
    565a:	46bd      	mov	sp, r7
    565c:	bc80      	pop	{r7}
    565e:	4770      	bx	lr

00005660 <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
    5660:	b480      	push	{r7}
    5662:	b087      	sub	sp, #28
    5664:	af00      	add	r7, sp, #0
    5666:	4603      	mov	r3, r0
    5668:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    566a:	79fb      	ldrb	r3, [r7, #7]
    566c:	2b09      	cmp	r3, #9
    566e:	d900      	bls.n	5672 <ACE_disable_comp+0x12>
    5670:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    5672:	79fb      	ldrb	r3, [r7, #7]
    5674:	2b09      	cmp	r3, #9
    5676:	d86a      	bhi.n	574e <ACE_disable_comp+0xee>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    5678:	79fa      	ldrb	r2, [r7, #7]
    567a:	f641 23bc 	movw	r3, #6844	; 0x1abc
    567e:	f2c0 0301 	movt	r3, #1
    5682:	5c9b      	ldrb	r3, [r3, r2]
    5684:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    5686:	79fb      	ldrb	r3, [r7, #7]
    5688:	f003 0301 	and.w	r3, r3, #1
    568c:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    568e:	f240 0300 	movw	r3, #0
    5692:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5696:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    569a:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    569c:	f240 0300 	movw	r3, #0
    56a0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    56a4:	f04f 0200 	mov.w	r2, #0
    56a8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    56ac:	693b      	ldr	r3, [r7, #16]
    56ae:	2b00      	cmp	r3, #0
    56b0:	d023      	beq.n	56fa <ACE_disable_comp+0x9a>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    56b2:	f240 0100 	movw	r1, #0
    56b6:	f2c4 0102 	movt	r1, #16386	; 0x4002
    56ba:	7bf8      	ldrb	r0, [r7, #15]
    56bc:	f240 0200 	movw	r2, #0
    56c0:	f2c4 0202 	movt	r2, #16386	; 0x4002
    56c4:	f897 c00f 	ldrb.w	ip, [r7, #15]
    56c8:	4663      	mov	r3, ip
    56ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
    56ce:	4463      	add	r3, ip
    56d0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    56d4:	4413      	add	r3, r2
    56d6:	f503 730a 	add.w	r3, r3, #552	; 0x228
    56da:	791b      	ldrb	r3, [r3, #4]
    56dc:	b2db      	uxtb	r3, r3
    56de:	461a      	mov	r2, r3
    56e0:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    56e4:	4603      	mov	r3, r0
    56e6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    56ea:	4403      	add	r3, r0
    56ec:	ea4f 1303 	mov.w	r3, r3, lsl #4
    56f0:	440b      	add	r3, r1
    56f2:	f503 730a 	add.w	r3, r3, #552	; 0x228
    56f6:	711a      	strb	r2, [r3, #4]
    56f8:	e022      	b.n	5740 <ACE_disable_comp+0xe0>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    56fa:	f240 0100 	movw	r1, #0
    56fe:	f2c4 0102 	movt	r1, #16386	; 0x4002
    5702:	7bf8      	ldrb	r0, [r7, #15]
    5704:	f240 0200 	movw	r2, #0
    5708:	f2c4 0202 	movt	r2, #16386	; 0x4002
    570c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    5710:	4663      	mov	r3, ip
    5712:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5716:	4463      	add	r3, ip
    5718:	ea4f 1303 	mov.w	r3, r3, lsl #4
    571c:	4413      	add	r3, r2
    571e:	f503 7308 	add.w	r3, r3, #544	; 0x220
    5722:	7a1b      	ldrb	r3, [r3, #8]
    5724:	b2db      	uxtb	r3, r3
    5726:	461a      	mov	r2, r3
    5728:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    572c:	4603      	mov	r3, r0
    572e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5732:	4403      	add	r3, r0
    5734:	ea4f 1303 	mov.w	r3, r3, lsl #4
    5738:	440b      	add	r3, r1
    573a:	f503 7308 	add.w	r3, r3, #544	; 0x220
    573e:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    5740:	f240 0300 	movw	r3, #0
    5744:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5748:	697a      	ldr	r2, [r7, #20]
    574a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    574e:	f107 071c 	add.w	r7, r7, #28
    5752:	46bd      	mov	sp, r7
    5754:	bc80      	pop	{r7}
    5756:	4770      	bx	lr

00005758 <ACE_enable_comp_rise_irq>:
 */
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    5758:	b480      	push	{r7}
    575a:	b083      	sub	sp, #12
    575c:	af00      	add	r7, sp, #0
    575e:	4603      	mov	r3, r0
    5760:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5762:	79fb      	ldrb	r3, [r7, #7]
    5764:	2b09      	cmp	r3, #9
    5766:	d900      	bls.n	576a <ACE_enable_comp_rise_irq+0x12>
    5768:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    576a:	f240 0300 	movw	r3, #0
    576e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5772:	f240 0200 	movw	r2, #0
    5776:	f2c4 0202 	movt	r2, #16386	; 0x4002
    577a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    577e:	f102 020c 	add.w	r2, r2, #12
    5782:	6811      	ldr	r1, [r2, #0]
    5784:	79fa      	ldrb	r2, [r7, #7]
    5786:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    578a:	fa00 f202 	lsl.w	r2, r0, r2
    578e:	ea41 0202 	orr.w	r2, r1, r2
    5792:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5796:	f103 030c 	add.w	r3, r3, #12
    579a:	601a      	str	r2, [r3, #0]
}
    579c:	f107 070c 	add.w	r7, r7, #12
    57a0:	46bd      	mov	sp, r7
    57a2:	bc80      	pop	{r7}
    57a4:	4770      	bx	lr
    57a6:	bf00      	nop

000057a8 <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    57a8:	b480      	push	{r7}
    57aa:	b085      	sub	sp, #20
    57ac:	af00      	add	r7, sp, #0
    57ae:	4603      	mov	r3, r0
    57b0:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    57b2:	79fb      	ldrb	r3, [r7, #7]
    57b4:	2b09      	cmp	r3, #9
    57b6:	d900      	bls.n	57ba <ACE_disable_comp_rise_irq+0x12>
    57b8:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    57ba:	f240 0300 	movw	r3, #0
    57be:	f2c4 0302 	movt	r3, #16386	; 0x4002
    57c2:	f240 0200 	movw	r2, #0
    57c6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    57ca:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    57ce:	f102 020c 	add.w	r2, r2, #12
    57d2:	6811      	ldr	r1, [r2, #0]
    57d4:	79fa      	ldrb	r2, [r7, #7]
    57d6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    57da:	fa00 f202 	lsl.w	r2, r0, r2
    57de:	ea6f 0202 	mvn.w	r2, r2
    57e2:	ea01 0202 	and.w	r2, r1, r2
    57e6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    57ea:	f103 030c 	add.w	r3, r3, #12
    57ee:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    57f0:	f240 0300 	movw	r3, #0
    57f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    57f8:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    57fc:	f103 030c 	add.w	r3, r3, #12
    5800:	681b      	ldr	r3, [r3, #0]
    5802:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    5804:	68fb      	ldr	r3, [r7, #12]
    5806:	f103 0301 	add.w	r3, r3, #1
    580a:	60fb      	str	r3, [r7, #12]
}
    580c:	f107 0714 	add.w	r7, r7, #20
    5810:	46bd      	mov	sp, r7
    5812:	bc80      	pop	{r7}
    5814:	4770      	bx	lr
    5816:	bf00      	nop

00005818 <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    5818:	b480      	push	{r7}
    581a:	b085      	sub	sp, #20
    581c:	af00      	add	r7, sp, #0
    581e:	4603      	mov	r3, r0
    5820:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    5822:	79fb      	ldrb	r3, [r7, #7]
    5824:	2b09      	cmp	r3, #9
    5826:	d900      	bls.n	582a <ACE_clear_comp_rise_irq+0x12>
    5828:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    582a:	f240 0300 	movw	r3, #0
    582e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5832:	f240 0200 	movw	r2, #0
    5836:	f2c4 0202 	movt	r2, #16386	; 0x4002
    583a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    583e:	f102 0214 	add.w	r2, r2, #20
    5842:	6811      	ldr	r1, [r2, #0]
    5844:	79fa      	ldrb	r2, [r7, #7]
    5846:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    584a:	fa00 f202 	lsl.w	r2, r0, r2
    584e:	ea41 0202 	orr.w	r2, r1, r2
    5852:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5856:	f103 0314 	add.w	r3, r3, #20
    585a:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    585c:	f240 0300 	movw	r3, #0
    5860:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5864:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5868:	f103 0314 	add.w	r3, r3, #20
    586c:	681b      	ldr	r3, [r3, #0]
    586e:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    5870:	68fb      	ldr	r3, [r7, #12]
    5872:	f103 0301 	add.w	r3, r3, #1
    5876:	60fb      	str	r3, [r7, #12]
}
    5878:	f107 0714 	add.w	r7, r7, #20
    587c:	46bd      	mov	sp, r7
    587e:	bc80      	pop	{r7}
    5880:	4770      	bx	lr
    5882:	bf00      	nop

00005884 <ACE_enable_comp_fall_irq>:
 */
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    5884:	b480      	push	{r7}
    5886:	b083      	sub	sp, #12
    5888:	af00      	add	r7, sp, #0
    588a:	4603      	mov	r3, r0
    588c:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    588e:	79fb      	ldrb	r3, [r7, #7]
    5890:	2b09      	cmp	r3, #9
    5892:	d900      	bls.n	5896 <ACE_enable_comp_fall_irq+0x12>
    5894:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    5896:	f240 0300 	movw	r3, #0
    589a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    589e:	f240 0200 	movw	r2, #0
    58a2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    58a6:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    58aa:	f102 020c 	add.w	r2, r2, #12
    58ae:	6811      	ldr	r1, [r2, #0]
    58b0:	79fa      	ldrb	r2, [r7, #7]
    58b2:	f04f 0001 	mov.w	r0, #1
    58b6:	fa00 f202 	lsl.w	r2, r0, r2
    58ba:	ea41 0202 	orr.w	r2, r1, r2
    58be:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    58c2:	f103 030c 	add.w	r3, r3, #12
    58c6:	601a      	str	r2, [r3, #0]
}
    58c8:	f107 070c 	add.w	r7, r7, #12
    58cc:	46bd      	mov	sp, r7
    58ce:	bc80      	pop	{r7}
    58d0:	4770      	bx	lr
    58d2:	bf00      	nop

000058d4 <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    58d4:	b480      	push	{r7}
    58d6:	b085      	sub	sp, #20
    58d8:	af00      	add	r7, sp, #0
    58da:	4603      	mov	r3, r0
    58dc:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    58de:	79fb      	ldrb	r3, [r7, #7]
    58e0:	2b09      	cmp	r3, #9
    58e2:	d900      	bls.n	58e6 <ACE_disable_comp_fall_irq+0x12>
    58e4:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    58e6:	f240 0300 	movw	r3, #0
    58ea:	f2c4 0302 	movt	r3, #16386	; 0x4002
    58ee:	f240 0200 	movw	r2, #0
    58f2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    58f6:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    58fa:	f102 020c 	add.w	r2, r2, #12
    58fe:	6811      	ldr	r1, [r2, #0]
    5900:	79fa      	ldrb	r2, [r7, #7]
    5902:	f04f 0001 	mov.w	r0, #1
    5906:	fa00 f202 	lsl.w	r2, r0, r2
    590a:	ea6f 0202 	mvn.w	r2, r2
    590e:	ea01 0202 	and.w	r2, r1, r2
    5912:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5916:	f103 030c 	add.w	r3, r3, #12
    591a:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    591c:	f240 0300 	movw	r3, #0
    5920:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5924:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5928:	f103 030c 	add.w	r3, r3, #12
    592c:	681b      	ldr	r3, [r3, #0]
    592e:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    5930:	68fb      	ldr	r3, [r7, #12]
    5932:	f103 0301 	add.w	r3, r3, #1
    5936:	60fb      	str	r3, [r7, #12]
}
    5938:	f107 0714 	add.w	r7, r7, #20
    593c:	46bd      	mov	sp, r7
    593e:	bc80      	pop	{r7}
    5940:	4770      	bx	lr
    5942:	bf00      	nop

00005944 <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    5944:	b480      	push	{r7}
    5946:	b085      	sub	sp, #20
    5948:	af00      	add	r7, sp, #0
    594a:	4603      	mov	r3, r0
    594c:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    594e:	79fb      	ldrb	r3, [r7, #7]
    5950:	2b09      	cmp	r3, #9
    5952:	d900      	bls.n	5956 <ACE_clear_comp_fall_irq+0x12>
    5954:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    5956:	f240 0300 	movw	r3, #0
    595a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    595e:	f240 0200 	movw	r2, #0
    5962:	f2c4 0202 	movt	r2, #16386	; 0x4002
    5966:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    596a:	f102 0214 	add.w	r2, r2, #20
    596e:	6811      	ldr	r1, [r2, #0]
    5970:	79fa      	ldrb	r2, [r7, #7]
    5972:	f04f 0001 	mov.w	r0, #1
    5976:	fa00 f202 	lsl.w	r2, r0, r2
    597a:	ea41 0202 	orr.w	r2, r1, r2
    597e:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5982:	f103 0314 	add.w	r3, r3, #20
    5986:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    5988:	f240 0300 	movw	r3, #0
    598c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5990:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    5994:	f103 0314 	add.w	r3, r3, #20
    5998:	681b      	ldr	r3, [r3, #0]
    599a:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    599c:	68fb      	ldr	r3, [r7, #12]
    599e:	f103 0301 	add.w	r3, r3, #1
    59a2:	60fb      	str	r3, [r7, #12]
}
    59a4:	f107 0714 	add.w	r7, r7, #20
    59a8:	46bd      	mov	sp, r7
    59aa:	bc80      	pop	{r7}
    59ac:	4770      	bx	lr
    59ae:	bf00      	nop

000059b0 <ACE_get_comp_status>:

/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    59b0:	b480      	push	{r7}
    59b2:	af00      	add	r7, sp, #0
    return ACE->COMP_IRQ;
    59b4:	f240 0300 	movw	r3, #0
    59b8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    59bc:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    59c0:	f103 0310 	add.w	r3, r3, #16
    59c4:	681b      	ldr	r3, [r3, #0]
}
    59c6:	4618      	mov	r0, r3
    59c8:	46bd      	mov	sp, r7
    59ca:	bc80      	pop	{r7}
    59cc:	4770      	bx	lr
    59ce:	bf00      	nop

000059d0 <ACE_get_channel_count>:
uint32_t
ACE_get_channel_count
(
    void
)
{
    59d0:	b480      	push	{r7}
    59d2:	af00      	add	r7, sp, #0
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
    59d4:	f04f 0301 	mov.w	r3, #1
}
    59d8:	4618      	mov	r0, r3
    59da:	46bd      	mov	sp, r7
    59dc:	bc80      	pop	{r7}
    59de:	4770      	bx	lr

000059e0 <ACE_get_first_channel>:
ace_channel_handle_t
ACE_get_first_channel
(
    void
)
{
    59e0:	b480      	push	{r7}
    59e2:	b083      	sub	sp, #12
    59e4:	af00      	add	r7, sp, #0
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    59e6:	f04f 0300 	mov.w	r3, #0
    59ea:	71fb      	strb	r3, [r7, #7]
    
    return channel_handle;
    59ec:	79fb      	ldrb	r3, [r7, #7]
}
    59ee:	4618      	mov	r0, r3
    59f0:	f107 070c 	add.w	r7, r7, #12
    59f4:	46bd      	mov	sp, r7
    59f6:	bc80      	pop	{r7}
    59f8:	4770      	bx	lr
    59fa:	bf00      	nop

000059fc <ACE_get_next_channel>:
ace_channel_handle_t
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    59fc:	b480      	push	{r7}
    59fe:	b083      	sub	sp, #12
    5a00:	af00      	add	r7, sp, #0
    5a02:	4603      	mov	r3, r0
    5a04:	71fb      	strb	r3, [r7, #7]
    ++channel_handle;
    5a06:	79fb      	ldrb	r3, [r7, #7]
    5a08:	f103 0301 	add.w	r3, r3, #1
    5a0c:	71fb      	strb	r3, [r7, #7]
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
    5a0e:	79fb      	ldrb	r3, [r7, #7]
    5a10:	2b00      	cmp	r3, #0
    5a12:	d002      	beq.n	5a1a <ACE_get_next_channel+0x1e>
    {
         channel_handle = (ace_channel_handle_t)0;
    5a14:	f04f 0300 	mov.w	r3, #0
    5a18:	71fb      	strb	r3, [r7, #7]
    }
    
    return channel_handle;
    5a1a:	79fb      	ldrb	r3, [r7, #7]
}
    5a1c:	4618      	mov	r0, r3
    5a1e:	f107 070c 	add.w	r7, r7, #12
    5a22:	46bd      	mov	sp, r7
    5a24:	bc80      	pop	{r7}
    5a26:	4770      	bx	lr

00005a28 <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
    5a28:	b580      	push	{r7, lr}
    5a2a:	b084      	sub	sp, #16
    5a2c:	af00      	add	r7, sp, #0
    5a2e:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    5a30:	f04f 0301 	mov.w	r3, #1
    5a34:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5a36:	f04f 0300 	mov.w	r3, #0
    5a3a:	813b      	strh	r3, [r7, #8]
    5a3c:	e025      	b.n	5a8a <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    5a3e:	893a      	ldrh	r2, [r7, #8]
    5a40:	f240 0318 	movw	r3, #24
    5a44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a48:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5a4c:	4413      	add	r3, r2
    5a4e:	681b      	ldr	r3, [r3, #0]
    5a50:	2b00      	cmp	r3, #0
    5a52:	d016      	beq.n	5a82 <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    5a54:	893a      	ldrh	r2, [r7, #8]
    5a56:	f240 0318 	movw	r3, #24
    5a5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a5e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5a62:	4413      	add	r3, r2
    5a64:	681b      	ldr	r3, [r3, #0]
    5a66:	6878      	ldr	r0, [r7, #4]
    5a68:	4619      	mov	r1, r3
    5a6a:	f04f 0210 	mov.w	r2, #16
    5a6e:	f001 fb43 	bl	70f8 <strncmp>
    5a72:	4603      	mov	r3, r0
    5a74:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    5a76:	68fb      	ldr	r3, [r7, #12]
    5a78:	2b00      	cmp	r3, #0
    5a7a:	d102      	bne.n	5a82 <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
    5a7c:	893b      	ldrh	r3, [r7, #8]
    5a7e:	72fb      	strb	r3, [r7, #11]
                break;
    5a80:	e006      	b.n	5a90 <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5a82:	893b      	ldrh	r3, [r7, #8]
    5a84:	f103 0301 	add.w	r3, r3, #1
    5a88:	813b      	strh	r3, [r7, #8]
    5a8a:	893b      	ldrh	r3, [r7, #8]
    5a8c:	2b00      	cmp	r3, #0
    5a8e:	d0d6      	beq.n	5a3e <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
    5a90:	7afb      	ldrb	r3, [r7, #11]
}
    5a92:	4618      	mov	r0, r3
    5a94:	f107 0710 	add.w	r7, r7, #16
    5a98:	46bd      	mov	sp, r7
    5a9a:	bd80      	pop	{r7, pc}

00005a9c <ACE_get_input_channel_handle>:
ace_channel_handle_t
ACE_get_input_channel_handle
(
    adc_channel_id_t    channel_id
)
{
    5a9c:	b480      	push	{r7}
    5a9e:	b085      	sub	sp, #20
    5aa0:	af00      	add	r7, sp, #0
    5aa2:	4603      	mov	r3, r0
    5aa4:	71fb      	strb	r3, [r7, #7]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    5aa6:	f04f 0301 	mov.w	r3, #1
    5aaa:	73fb      	strb	r3, [r7, #15]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5aac:	f04f 0300 	mov.w	r3, #0
    5ab0:	81bb      	strh	r3, [r7, #12]
    5ab2:	e012      	b.n	5ada <ACE_get_input_channel_handle+0x3e>
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
    5ab4:	89ba      	ldrh	r2, [r7, #12]
    5ab6:	f240 0318 	movw	r3, #24
    5aba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5abe:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5ac2:	4413      	add	r3, r2
    5ac4:	791b      	ldrb	r3, [r3, #4]
    5ac6:	79fa      	ldrb	r2, [r7, #7]
    5ac8:	429a      	cmp	r2, r3
    5aca:	d102      	bne.n	5ad2 <ACE_get_input_channel_handle+0x36>
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
    5acc:	89bb      	ldrh	r3, [r7, #12]
    5ace:	73fb      	strb	r3, [r7, #15]
            break;
    5ad0:	e006      	b.n	5ae0 <ACE_get_input_channel_handle+0x44>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    5ad2:	89bb      	ldrh	r3, [r7, #12]
    5ad4:	f103 0301 	add.w	r3, r3, #1
    5ad8:	81bb      	strh	r3, [r7, #12]
    5ada:	89bb      	ldrh	r3, [r7, #12]
    5adc:	2b00      	cmp	r3, #0
    5ade:	d0e9      	beq.n	5ab4 <ACE_get_input_channel_handle+0x18>
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
            break;
        }
    }
    return channel_handle;
    5ae0:	7bfb      	ldrb	r3, [r7, #15]
}
    5ae2:	4618      	mov	r0, r3
    5ae4:	f107 0714 	add.w	r7, r7, #20
    5ae8:	46bd      	mov	sp, r7
    5aea:	bc80      	pop	{r7}
    5aec:	4770      	bx	lr
    5aee:	bf00      	nop

00005af0 <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
    5af0:	b480      	push	{r7}
    5af2:	b085      	sub	sp, #20
    5af4:	af00      	add	r7, sp, #0
    5af6:	4603      	mov	r3, r0
    5af8:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    5afa:	79fa      	ldrb	r2, [r7, #7]
    5afc:	f240 0318 	movw	r3, #24
    5b00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b04:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5b08:	4413      	add	r3, r2
    5b0a:	88db      	ldrh	r3, [r3, #6]
    5b0c:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
    5b0e:	f240 0300 	movw	r3, #0
    5b12:	f2c4 0302 	movt	r3, #16386	; 0x4002
    5b16:	89fa      	ldrh	r2, [r7, #14]
    5b18:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
    5b1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    5b20:	ea4f 4313 	mov.w	r3, r3, lsr #16
    5b24:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
    5b26:	89bb      	ldrh	r3, [r7, #12]
    5b28:	b21b      	sxth	r3, r3
    5b2a:	2b00      	cmp	r3, #0
    5b2c:	da02      	bge.n	5b34 <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
    5b2e:	f04f 0300 	mov.w	r3, #0
    5b32:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
    5b34:	89bb      	ldrh	r3, [r7, #12]
}
    5b36:	4618      	mov	r0, r3
    5b38:	f107 0714 	add.w	r7, r7, #20
    5b3c:	46bd      	mov	sp, r7
    5b3e:	bc80      	pop	{r7}
    5b40:	4770      	bx	lr
    5b42:	bf00      	nop

00005b44 <UART_init>:
	UART_instance_t * this_uart,
	addr_t base_addr,
	uint16_t baud_value,
	uint8_t line_config
)
{
    5b44:	b580      	push	{r7, lr}
    5b46:	b086      	sub	sp, #24
    5b48:	af00      	add	r7, sp, #0
    5b4a:	60f8      	str	r0, [r7, #12]
    5b4c:	60b9      	str	r1, [r7, #8]
    5b4e:	80fa      	strh	r2, [r7, #6]
    5b50:	717b      	strb	r3, [r7, #5]
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
	HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )

    if( ( this_uart != NULL_INSTANCE ) &&
    5b52:	68fb      	ldr	r3, [r7, #12]
    5b54:	2b00      	cmp	r3, #0
    5b56:	d04a      	beq.n	5bee <UART_init+0xaa>
    5b58:	797b      	ldrb	r3, [r7, #5]
    5b5a:	2b07      	cmp	r3, #7
    5b5c:	d847      	bhi.n	5bee <UART_init+0xaa>
    5b5e:	88fa      	ldrh	r2, [r7, #6]
    5b60:	f641 73ff 	movw	r3, #8191	; 0x1fff
    5b64:	429a      	cmp	r2, r3
    5b66:	d842      	bhi.n	5bee <UART_init+0xaa>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
    5b68:	68bb      	ldr	r3, [r7, #8]
    5b6a:	f103 0208 	add.w	r2, r3, #8
    5b6e:	88fb      	ldrh	r3, [r7, #6]
    5b70:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    5b74:	4610      	mov	r0, r2
    5b76:	4619      	mov	r1, r3
    5b78:	f7fb ffc1 	bl	1afe <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    5b7c:	68bb      	ldr	r3, [r7, #8]
    5b7e:	f103 020c 	add.w	r2, r3, #12
    5b82:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    5b84:	88fb      	ldrh	r3, [r7, #6]
    5b86:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    5b8a:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
    5b8e:	ea41 0303 	orr.w	r3, r1, r3
    5b92:	4610      	mov	r0, r2
    5b94:	4619      	mov	r1, r3
    5b96:	f7fb ffb2 	bl	1afe <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
    5b9a:	68fb      	ldr	r3, [r7, #12]
    5b9c:	68ba      	ldr	r2, [r7, #8]
    5b9e:	601a      	str	r2, [r3, #0]
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    5ba0:	68fb      	ldr	r3, [r7, #12]
    5ba2:	681b      	ldr	r3, [r3, #0]
    5ba4:	f103 0310 	add.w	r3, r3, #16
    5ba8:	4618      	mov	r0, r3
    5baa:	f7fb ffaa 	bl	1b02 <HW_get_8bit_reg>
    5bae:	4603      	mov	r3, r0
    5bb0:	f003 0302 	and.w	r3, r3, #2
    5bb4:	75fb      	strb	r3, [r7, #23]
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    5bb6:	e013      	b.n	5be0 <UART_init+0x9c>
        {
            volatile uint8_t rx_byte;
            rx_byte = HAL_get_8bit_reg( this_uart->base_address, RXDATA );
    5bb8:	68fb      	ldr	r3, [r7, #12]
    5bba:	681b      	ldr	r3, [r3, #0]
    5bbc:	f103 0304 	add.w	r3, r3, #4
    5bc0:	4618      	mov	r0, r3
    5bc2:	f7fb ff9e 	bl	1b02 <HW_get_8bit_reg>
    5bc6:	4603      	mov	r3, r0
    5bc8:	75bb      	strb	r3, [r7, #22]
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    5bca:	68fb      	ldr	r3, [r7, #12]
    5bcc:	681b      	ldr	r3, [r3, #0]
    5bce:	f103 0310 	add.w	r3, r3, #16
    5bd2:	4618      	mov	r0, r3
    5bd4:	f7fb ff95 	bl	1b02 <HW_get_8bit_reg>
    5bd8:	4603      	mov	r3, r0
    5bda:	f003 0302 	and.w	r3, r3, #2
    5bde:	75fb      	strb	r3, [r7, #23]
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
    5be0:	7dfb      	ldrb	r3, [r7, #23]
    5be2:	2b00      	cmp	r3, #0
    5be4:	d1e8      	bne.n	5bb8 <UART_init+0x74>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
    5be6:	68fb      	ldr	r3, [r7, #12]
    5be8:	f04f 0200 	mov.w	r2, #0
    5bec:	711a      	strb	r2, [r3, #4]
    }
}
    5bee:	f107 0718 	add.w	r7, r7, #24
    5bf2:	46bd      	mov	sp, r7
    5bf4:	bd80      	pop	{r7, pc}
    5bf6:	bf00      	nop

00005bf8 <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    5bf8:	b580      	push	{r7, lr}
    5bfa:	b086      	sub	sp, #24
    5bfc:	af00      	add	r7, sp, #0
    5bfe:	60f8      	str	r0, [r7, #12]
    5c00:	60b9      	str	r1, [r7, #8]
    5c02:	607a      	str	r2, [r7, #4]

	HAL_ASSERT( this_uart != NULL_INSTANCE )
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
	HAL_ASSERT( tx_size > 0 )
      
    if( (this_uart != NULL_INSTANCE) &&
    5c04:	68fb      	ldr	r3, [r7, #12]
    5c06:	2b00      	cmp	r3, #0
    5c08:	d029      	beq.n	5c5e <UART_send+0x66>
    5c0a:	68bb      	ldr	r3, [r7, #8]
    5c0c:	2b00      	cmp	r3, #0
    5c0e:	d026      	beq.n	5c5e <UART_send+0x66>
    5c10:	687b      	ldr	r3, [r7, #4]
    5c12:	2b00      	cmp	r3, #0
    5c14:	d023      	beq.n	5c5e <UART_send+0x66>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    5c16:	f04f 0300 	mov.w	r3, #0
    5c1a:	613b      	str	r3, [r7, #16]
    5c1c:	e01b      	b.n	5c56 <UART_send+0x5e>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    5c1e:	68fb      	ldr	r3, [r7, #12]
    5c20:	681b      	ldr	r3, [r3, #0]
    5c22:	f103 0310 	add.w	r3, r3, #16
    5c26:	4618      	mov	r0, r3
    5c28:	f7fb ff6b 	bl	1b02 <HW_get_8bit_reg>
    5c2c:	4603      	mov	r3, r0
    5c2e:	f003 0301 	and.w	r3, r3, #1
    5c32:	75fb      	strb	r3, [r7, #23]
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    5c34:	7dfb      	ldrb	r3, [r7, #23]
    5c36:	2b00      	cmp	r3, #0
    5c38:	d0f1      	beq.n	5c1e <UART_send+0x26>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    5c3a:	68fb      	ldr	r3, [r7, #12]
    5c3c:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)tx_buffer[char_idx] );
    5c3e:	68b9      	ldr	r1, [r7, #8]
    5c40:	693b      	ldr	r3, [r7, #16]
    5c42:	440b      	add	r3, r1
    5c44:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    5c46:	4610      	mov	r0, r2
    5c48:	4619      	mov	r1, r3
    5c4a:	f7fb ff58 	bl	1afe <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
    5c4e:	693b      	ldr	r3, [r7, #16]
    5c50:	f103 0301 	add.w	r3, r3, #1
    5c54:	613b      	str	r3, [r7, #16]
    5c56:	693a      	ldr	r2, [r7, #16]
    5c58:	687b      	ldr	r3, [r7, #4]
    5c5a:	429a      	cmp	r2, r3
    5c5c:	d3df      	bcc.n	5c1e <UART_send+0x26>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
    5c5e:	f107 0718 	add.w	r7, r7, #24
    5c62:	46bd      	mov	sp, r7
    5c64:	bd80      	pop	{r7, pc}
    5c66:	bf00      	nop

00005c68 <UART_fill_tx_fifo>:
(
	UART_instance_t * this_uart,
	const uint8_t * tx_buffer,
	size_t tx_size
)
{
    5c68:	b580      	push	{r7, lr}
    5c6a:	b086      	sub	sp, #24
    5c6c:	af00      	add	r7, sp, #0
    5c6e:	60f8      	str	r0, [r7, #12]
    5c70:	60b9      	str	r1, [r7, #8]
    5c72:	607a      	str	r2, [r7, #4]
    uint8_t tx_ready;
    size_t size_sent = 0u;
    5c74:	f04f 0300 	mov.w	r3, #0
    5c78:	617b      	str	r3, [r7, #20]
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
	HAL_ASSERT( tx_size > 0 )
      
    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input 
     * buffer has been written. */
    if( (this_uart != NULL_INSTANCE) &&
    5c7a:	68fb      	ldr	r3, [r7, #12]
    5c7c:	2b00      	cmp	r3, #0
    5c7e:	d033      	beq.n	5ce8 <UART_fill_tx_fifo+0x80>
    5c80:	68bb      	ldr	r3, [r7, #8]
    5c82:	2b00      	cmp	r3, #0
    5c84:	d030      	beq.n	5ce8 <UART_fill_tx_fifo+0x80>
    5c86:	687b      	ldr	r3, [r7, #4]
    5c88:	2b00      	cmp	r3, #0
    5c8a:	d02d      	beq.n	5ce8 <UART_fill_tx_fifo+0x80>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > 0u) )
    {
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    5c8c:	68fb      	ldr	r3, [r7, #12]
    5c8e:	681b      	ldr	r3, [r3, #0]
    5c90:	f103 0310 	add.w	r3, r3, #16
    5c94:	4618      	mov	r0, r3
    5c96:	f7fb ff34 	bl	1b02 <HW_get_8bit_reg>
    5c9a:	4603      	mov	r3, r0
    5c9c:	f003 0301 	and.w	r3, r3, #1
    5ca0:	74fb      	strb	r3, [r7, #19]
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
    5ca2:	7cfb      	ldrb	r3, [r7, #19]
    5ca4:	2b00      	cmp	r3, #0
    5ca6:	d01f      	beq.n	5ce8 <UART_fill_tx_fifo+0x80>
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    5ca8:	68fb      	ldr	r3, [r7, #12]
    5caa:	681a      	ldr	r2, [r3, #0]
                		          (uint_fast8_t)tx_buffer[size_sent] );
    5cac:	68b9      	ldr	r1, [r7, #8]
    5cae:	697b      	ldr	r3, [r7, #20]
    5cb0:	440b      	add	r3, r1
    5cb2:	781b      	ldrb	r3, [r3, #0]
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    5cb4:	4610      	mov	r0, r2
    5cb6:	4619      	mov	r1, r3
    5cb8:	f7fb ff21 	bl	1afe <HW_set_8bit_reg>
                		          (uint_fast8_t)tx_buffer[size_sent] );
                size_sent++;
    5cbc:	697b      	ldr	r3, [r7, #20]
    5cbe:	f103 0301 	add.w	r3, r3, #1
    5cc2:	617b      	str	r3, [r7, #20]
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    5cc4:	68fb      	ldr	r3, [r7, #12]
    5cc6:	681b      	ldr	r3, [r3, #0]
    5cc8:	f103 0310 	add.w	r3, r3, #16
    5ccc:	4618      	mov	r0, r3
    5cce:	f7fb ff18 	bl	1b02 <HW_get_8bit_reg>
    5cd2:	4603      	mov	r3, r0
    5cd4:	f003 0301 	and.w	r3, r3, #1
    5cd8:	74fb      	strb	r3, [r7, #19]
                		                                      STATUS_TXRDY_MASK;
            } while ( (tx_ready) && ( size_sent < tx_size ) );
    5cda:	7cfb      	ldrb	r3, [r7, #19]
    5cdc:	2b00      	cmp	r3, #0
    5cde:	d003      	beq.n	5ce8 <UART_fill_tx_fifo+0x80>
    5ce0:	697a      	ldr	r2, [r7, #20]
    5ce2:	687b      	ldr	r3, [r7, #4]
    5ce4:	429a      	cmp	r2, r3
    5ce6:	d3df      	bcc.n	5ca8 <UART_fill_tx_fifo+0x40>
        }
    }    
    return size_sent;
    5ce8:	697b      	ldr	r3, [r7, #20]
}
    5cea:	4618      	mov	r0, r3
    5cec:	f107 0718 	add.w	r7, r7, #24
    5cf0:	46bd      	mov	sp, r7
    5cf2:	bd80      	pop	{r7, pc}

00005cf4 <UART_get_rx>:
(
    UART_instance_t * this_uart,
    uint8_t * rx_buffer,
    size_t buff_size
)
{
    5cf4:	b590      	push	{r4, r7, lr}
    5cf6:	b087      	sub	sp, #28
    5cf8:	af00      	add	r7, sp, #0
    5cfa:	60f8      	str	r0, [r7, #12]
    5cfc:	60b9      	str	r1, [r7, #8]
    5cfe:	607a      	str	r2, [r7, #4]
    uint8_t new_status;
    uint8_t rx_full;
	size_t rx_idx = 0u;
    5d00:	f04f 0300 	mov.w	r3, #0
    5d04:	617b      	str	r3, [r7, #20]
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
	HAL_ASSERT( rx_buffer != NULL_BUFFER )
	HAL_ASSERT( buff_size > 0 )
      
    if( (this_uart != NULL_INSTANCE) &&
    5d06:	68fb      	ldr	r3, [r7, #12]
    5d08:	2b00      	cmp	r3, #0
    5d0a:	d04b      	beq.n	5da4 <UART_get_rx+0xb0>
    5d0c:	68bb      	ldr	r3, [r7, #8]
    5d0e:	2b00      	cmp	r3, #0
    5d10:	d048      	beq.n	5da4 <UART_get_rx+0xb0>
    5d12:	687b      	ldr	r3, [r7, #4]
    5d14:	2b00      	cmp	r3, #0
    5d16:	d045      	beq.n	5da4 <UART_get_rx+0xb0>
        (rx_buffer != NULL_BUFFER)   &&
        (buff_size > 0u) )
    {
        rx_idx = 0u;
    5d18:	f04f 0300 	mov.w	r3, #0
    5d1c:	617b      	str	r3, [r7, #20]
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    5d1e:	68fb      	ldr	r3, [r7, #12]
    5d20:	681b      	ldr	r3, [r3, #0]
    5d22:	f103 0310 	add.w	r3, r3, #16
    5d26:	4618      	mov	r0, r3
    5d28:	f7fb feeb 	bl	1b02 <HW_get_8bit_reg>
    5d2c:	4603      	mov	r3, r0
    5d2e:	74bb      	strb	r3, [r7, #18]
        this_uart->status |= new_status;
    5d30:	68fb      	ldr	r3, [r7, #12]
    5d32:	791a      	ldrb	r2, [r3, #4]
    5d34:	7cbb      	ldrb	r3, [r7, #18]
    5d36:	ea42 0303 	orr.w	r3, r2, r3
    5d3a:	b2da      	uxtb	r2, r3
    5d3c:	68fb      	ldr	r3, [r7, #12]
    5d3e:	711a      	strb	r2, [r3, #4]
        rx_full = new_status & STATUS_RXFULL_MASK;
    5d40:	7cbb      	ldrb	r3, [r7, #18]
    5d42:	f003 0302 	and.w	r3, r3, #2
    5d46:	74fb      	strb	r3, [r7, #19]
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    5d48:	e025      	b.n	5d96 <UART_get_rx+0xa2>
        {
            rx_buffer[rx_idx] = HAL_get_8bit_reg( this_uart->base_address,
    5d4a:	68ba      	ldr	r2, [r7, #8]
    5d4c:	697b      	ldr	r3, [r7, #20]
    5d4e:	eb02 0403 	add.w	r4, r2, r3
    5d52:	68fb      	ldr	r3, [r7, #12]
    5d54:	681b      	ldr	r3, [r3, #0]
    5d56:	f103 0304 	add.w	r3, r3, #4
    5d5a:	4618      	mov	r0, r3
    5d5c:	f7fb fed1 	bl	1b02 <HW_get_8bit_reg>
    5d60:	4603      	mov	r3, r0
    5d62:	7023      	strb	r3, [r4, #0]
            		                              RXDATA );
            rx_idx++;
    5d64:	697b      	ldr	r3, [r7, #20]
    5d66:	f103 0301 	add.w	r3, r3, #1
    5d6a:	617b      	str	r3, [r7, #20]
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
    5d6c:	68fb      	ldr	r3, [r7, #12]
    5d6e:	681b      	ldr	r3, [r3, #0]
    5d70:	f103 0310 	add.w	r3, r3, #16
    5d74:	4618      	mov	r0, r3
    5d76:	f7fb fec4 	bl	1b02 <HW_get_8bit_reg>
    5d7a:	4603      	mov	r3, r0
    5d7c:	74bb      	strb	r3, [r7, #18]
            this_uart->status |= new_status;
    5d7e:	68fb      	ldr	r3, [r7, #12]
    5d80:	791a      	ldrb	r2, [r3, #4]
    5d82:	7cbb      	ldrb	r3, [r7, #18]
    5d84:	ea42 0303 	orr.w	r3, r2, r3
    5d88:	b2da      	uxtb	r2, r3
    5d8a:	68fb      	ldr	r3, [r7, #12]
    5d8c:	711a      	strb	r2, [r3, #4]
            rx_full = new_status & STATUS_RXFULL_MASK;
    5d8e:	7cbb      	ldrb	r3, [r7, #18]
    5d90:	f003 0302 	and.w	r3, r3, #2
    5d94:	74fb      	strb	r3, [r7, #19]
    {
        rx_idx = 0u;
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
        this_uart->status |= new_status;
        rx_full = new_status & STATUS_RXFULL_MASK;
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
    5d96:	7cfb      	ldrb	r3, [r7, #19]
    5d98:	2b00      	cmp	r3, #0
    5d9a:	d003      	beq.n	5da4 <UART_get_rx+0xb0>
    5d9c:	697a      	ldr	r2, [r7, #20]
    5d9e:	687b      	ldr	r3, [r7, #4]
    5da0:	429a      	cmp	r2, r3
    5da2:	d3d2      	bcc.n	5d4a <UART_get_rx+0x56>
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
            this_uart->status |= new_status;
            rx_full = new_status & STATUS_RXFULL_MASK;
        }
    }
    return rx_idx;
    5da4:	697b      	ldr	r3, [r7, #20]
}
    5da6:	4618      	mov	r0, r3
    5da8:	f107 071c 	add.w	r7, r7, #28
    5dac:	46bd      	mov	sp, r7
    5dae:	bd90      	pop	{r4, r7, pc}

00005db0 <UART_polled_tx_string>:
UART_polled_tx_string
( 
	UART_instance_t * this_uart, 
	const uint8_t * p_sz_string
)
{
    5db0:	b580      	push	{r7, lr}
    5db2:	b084      	sub	sp, #16
    5db4:	af00      	add	r7, sp, #0
    5db6:	6078      	str	r0, [r7, #4]
    5db8:	6039      	str	r1, [r7, #0]
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    5dba:	687b      	ldr	r3, [r7, #4]
    5dbc:	2b00      	cmp	r3, #0
    5dbe:	d028      	beq.n	5e12 <UART_polled_tx_string+0x62>
    5dc0:	683b      	ldr	r3, [r7, #0]
    5dc2:	2b00      	cmp	r3, #0
    5dc4:	d025      	beq.n	5e12 <UART_polled_tx_string+0x62>
    {
        char_idx = 0U;
    5dc6:	f04f 0300 	mov.w	r3, #0
    5dca:	60bb      	str	r3, [r7, #8]
        while( 0U != p_sz_string[char_idx] )
    5dcc:	e01b      	b.n	5e06 <UART_polled_tx_string+0x56>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
    5dce:	687b      	ldr	r3, [r7, #4]
    5dd0:	681b      	ldr	r3, [r3, #0]
    5dd2:	f103 0310 	add.w	r3, r3, #16
    5dd6:	4618      	mov	r0, r3
    5dd8:	f7fb fe93 	bl	1b02 <HW_get_8bit_reg>
    5ddc:	4603      	mov	r3, r0
    5dde:	f003 0301 	and.w	r3, r3, #1
    5de2:	73fb      	strb	r3, [r7, #15]
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
    5de4:	7bfb      	ldrb	r3, [r7, #15]
    5de6:	2b00      	cmp	r3, #0
    5de8:	d0f1      	beq.n	5dce <UART_polled_tx_string+0x1e>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    5dea:	687b      	ldr	r3, [r7, #4]
    5dec:	681a      	ldr	r2, [r3, #0]
            		          (uint_fast8_t)p_sz_string[char_idx] );
    5dee:	6839      	ldr	r1, [r7, #0]
    5df0:	68bb      	ldr	r3, [r7, #8]
    5df2:	440b      	add	r3, r1
    5df4:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
    5df6:	4610      	mov	r0, r2
    5df8:	4619      	mov	r1, r3
    5dfa:	f7fb fe80 	bl	1afe <HW_set_8bit_reg>
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
    5dfe:	68bb      	ldr	r3, [r7, #8]
    5e00:	f103 0301 	add.w	r3, r3, #1
    5e04:	60bb      	str	r3, [r7, #8]
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
    5e06:	683a      	ldr	r2, [r7, #0]
    5e08:	68bb      	ldr	r3, [r7, #8]
    5e0a:	4413      	add	r3, r2
    5e0c:	781b      	ldrb	r3, [r3, #0]
    5e0e:	2b00      	cmp	r3, #0
    5e10:	d1dd      	bne.n	5dce <UART_polled_tx_string+0x1e>
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
        }
    }
}
    5e12:	f107 0710 	add.w	r7, r7, #16
    5e16:	46bd      	mov	sp, r7
    5e18:	bd80      	pop	{r7, pc}
    5e1a:	bf00      	nop

00005e1c <UART_get_rx_status>:
uint8_t
UART_get_rx_status
(
    UART_instance_t * this_uart
)
{
    5e1c:	b480      	push	{r7}
    5e1e:	b085      	sub	sp, #20
    5e20:	af00      	add	r7, sp, #0
    5e22:	6078      	str	r0, [r7, #4]
	uint8_t status = UART_APB_INVALID_PARAM;
    5e24:	f04f 33ff 	mov.w	r3, #4294967295
    5e28:	73fb      	strb	r3, [r7, #15]
     * Extract UART error status and place in lower bits of "status".
     * Bit 0 - Parity error status
     * Bit 1 - Overflow error status
     * Bit 2 - Frame error status
     */
    if( this_uart != NULL_INSTANCE )
    5e2a:	687b      	ldr	r3, [r7, #4]
    5e2c:	2b00      	cmp	r3, #0
    5e2e:	d00a      	beq.n	5e46 <UART_get_rx_status+0x2a>
    {
        status = ( ( this_uart->status & STATUS_ERROR_MASK ) >> 
    5e30:	687b      	ldr	r3, [r7, #4]
    5e32:	791b      	ldrb	r3, [r3, #4]
    5e34:	f003 031c 	and.w	r3, r3, #28
    5e38:	ea4f 03a3 	mov.w	r3, r3, asr #2
    5e3c:	73fb      	strb	r3, [r7, #15]
                                          STATUS_ERROR_OFFSET );
        /*
         * Clear the sticky status for this instance.
         */
        this_uart->status = (uint8_t)0;
    5e3e:	687b      	ldr	r3, [r7, #4]
    5e40:	f04f 0200 	mov.w	r2, #0
    5e44:	711a      	strb	r2, [r3, #4]
    }
    return status;
    5e46:	7bfb      	ldrb	r3, [r7, #15]
}
    5e48:	4618      	mov	r0, r3
    5e4a:	f107 0714 	add.w	r7, r7, #20
    5e4e:	46bd      	mov	sp, r7
    5e50:	bc80      	pop	{r7}
    5e52:	4770      	bx	lr

00005e54 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
    5e54:	4668      	mov	r0, sp
    5e56:	f020 0107 	bic.w	r1, r0, #7
    5e5a:	468d      	mov	sp, r1
    5e5c:	b481      	push	{r0, r7}
    5e5e:	b082      	sub	sp, #8
    5e60:	af00      	add	r7, sp, #0
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    5e62:	f242 0300 	movw	r3, #8192	; 0x2000
    5e66:	f2ce 0304 	movt	r3, #57348	; 0xe004
    5e6a:	f242 0200 	movw	r2, #8192	; 0x2000
    5e6e:	f2ce 0204 	movt	r2, #57348	; 0xe004
    5e72:	6d12      	ldr	r2, [r2, #80]	; 0x50
    5e74:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
    5e78:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    5e7a:	f242 0300 	movw	r3, #8192	; 0x2000
    5e7e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    5e82:	f242 0200 	movw	r2, #8192	; 0x2000
    5e86:	f2ce 0204 	movt	r2, #57348	; 0xe004
    5e8a:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    5e8c:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
    5e90:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
    5e94:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    5e96:	f242 0300 	movw	r3, #8192	; 0x2000
    5e9a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    5e9e:	f242 0200 	movw	r2, #8192	; 0x2000
    5ea2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    5ea6:	6d12      	ldr	r2, [r2, #80]	; 0x50
    5ea8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    5eac:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    5eb0:	651a      	str	r2, [r3, #80]	; 0x50
	
    /*
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    5eb2:	f04f 0364 	mov.w	r3, #100	; 0x64
    5eb6:	603b      	str	r3, [r7, #0]
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    5eb8:	f242 0300 	movw	r3, #8192	; 0x2000
    5ebc:	f2ce 0304 	movt	r3, #57348	; 0xe004
    5ec0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    5ec2:	f003 0303 	and.w	r3, r3, #3
    5ec6:	607b      	str	r3, [r7, #4]
        if ( NO_BROWNOUT == brownout_status )
    5ec8:	687b      	ldr	r3, [r7, #4]
    5eca:	2b03      	cmp	r3, #3
    5ecc:	d104      	bne.n	5ed8 <BrownOut_1_5V_IRQHandler+0x84>
        {
            --delay_count;
    5ece:	683b      	ldr	r3, [r7, #0]
    5ed0:	f103 33ff 	add.w	r3, r3, #4294967295
    5ed4:	603b      	str	r3, [r7, #0]
    5ed6:	e002      	b.n	5ede <BrownOut_1_5V_IRQHandler+0x8a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
    5ed8:	f04f 0364 	mov.w	r3, #100	; 0x64
    5edc:	603b      	str	r3, [r7, #0]
        }
    } while ( delay_count != 0 );
    5ede:	683b      	ldr	r3, [r7, #0]
    5ee0:	2b00      	cmp	r3, #0
    5ee2:	d1e9      	bne.n	5eb8 <BrownOut_1_5V_IRQHandler+0x64>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
    5ee4:	f64e 5300 	movw	r3, #60672	; 0xed00
    5ee8:	f2ce 0300 	movt	r3, #57344	; 0xe000
    5eec:	f240 0204 	movw	r2, #4
    5ef0:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
    5ef4:	60da      	str	r2, [r3, #12]
}
    5ef6:	f107 0708 	add.w	r7, r7, #8
    5efa:	46bd      	mov	sp, r7
    5efc:	bc81      	pop	{r0, r7}
    5efe:	4685      	mov	sp, r0
    5f00:	4770      	bx	lr
    5f02:	bf00      	nop

00005f04 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
    5f04:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
    5f08:	f3ef 8409 	mrs	r4, PSP
    5f0c:	4620      	mov	r0, r4
    5f0e:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    5f10:	4623      	mov	r3, r4
}
    5f12:	4618      	mov	r0, r3

00005f14 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
    5f14:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
    5f16:	f383 8809 	msr	PSP, r3
    5f1a:	4770      	bx	lr

00005f1c <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
    5f1c:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
    5f20:	f3ef 8408 	mrs	r4, MSP
    5f24:	4620      	mov	r0, r4
    5f26:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    5f28:	4623      	mov	r3, r4
}
    5f2a:	4618      	mov	r0, r3

00005f2c <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
    5f2c:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
    5f2e:	f383 8808 	msr	MSP, r3
    5f32:	4770      	bx	lr

00005f34 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
    5f34:	b480      	push	{r7}
    5f36:	b083      	sub	sp, #12
    5f38:	af00      	add	r7, sp, #0
  uint32_t result=0;
    5f3a:	f04f 0300 	mov.w	r3, #0
    5f3e:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    5f40:	f3ef 8312 	mrs	r3, BASEPRI_MASK
    5f44:	607b      	str	r3, [r7, #4]
  return(result);
    5f46:	687b      	ldr	r3, [r7, #4]
}
    5f48:	4618      	mov	r0, r3
    5f4a:	f107 070c 	add.w	r7, r7, #12
    5f4e:	46bd      	mov	sp, r7
    5f50:	bc80      	pop	{r7}
    5f52:	4770      	bx	lr

00005f54 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
    5f54:	b480      	push	{r7}
    5f56:	b083      	sub	sp, #12
    5f58:	af00      	add	r7, sp, #0
    5f5a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    5f5c:	687b      	ldr	r3, [r7, #4]
    5f5e:	f383 8811 	msr	BASEPRI, r3
}
    5f62:	f107 070c 	add.w	r7, r7, #12
    5f66:	46bd      	mov	sp, r7
    5f68:	bc80      	pop	{r7}
    5f6a:	4770      	bx	lr

00005f6c <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
    5f6c:	b480      	push	{r7}
    5f6e:	b083      	sub	sp, #12
    5f70:	af00      	add	r7, sp, #0
  uint32_t result=0;
    5f72:	f04f 0300 	mov.w	r3, #0
    5f76:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    5f78:	f3ef 8310 	mrs	r3, PRIMASK
    5f7c:	607b      	str	r3, [r7, #4]
  return(result);
    5f7e:	687b      	ldr	r3, [r7, #4]
}
    5f80:	4618      	mov	r0, r3
    5f82:	f107 070c 	add.w	r7, r7, #12
    5f86:	46bd      	mov	sp, r7
    5f88:	bc80      	pop	{r7}
    5f8a:	4770      	bx	lr

00005f8c <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
    5f8c:	b480      	push	{r7}
    5f8e:	b083      	sub	sp, #12
    5f90:	af00      	add	r7, sp, #0
    5f92:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    5f94:	687b      	ldr	r3, [r7, #4]
    5f96:	f383 8810 	msr	PRIMASK, r3
}
    5f9a:	f107 070c 	add.w	r7, r7, #12
    5f9e:	46bd      	mov	sp, r7
    5fa0:	bc80      	pop	{r7}
    5fa2:	4770      	bx	lr

00005fa4 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
    5fa4:	b480      	push	{r7}
    5fa6:	b083      	sub	sp, #12
    5fa8:	af00      	add	r7, sp, #0
  uint32_t result=0;
    5faa:	f04f 0300 	mov.w	r3, #0
    5fae:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    5fb0:	f3ef 8313 	mrs	r3, FAULTMASK
    5fb4:	607b      	str	r3, [r7, #4]
  return(result);
    5fb6:	687b      	ldr	r3, [r7, #4]
}
    5fb8:	4618      	mov	r0, r3
    5fba:	f107 070c 	add.w	r7, r7, #12
    5fbe:	46bd      	mov	sp, r7
    5fc0:	bc80      	pop	{r7}
    5fc2:	4770      	bx	lr

00005fc4 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
    5fc4:	b480      	push	{r7}
    5fc6:	b083      	sub	sp, #12
    5fc8:	af00      	add	r7, sp, #0
    5fca:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    5fcc:	687b      	ldr	r3, [r7, #4]
    5fce:	f383 8813 	msr	FAULTMASK, r3
}
    5fd2:	f107 070c 	add.w	r7, r7, #12
    5fd6:	46bd      	mov	sp, r7
    5fd8:	bc80      	pop	{r7}
    5fda:	4770      	bx	lr

00005fdc <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
    5fdc:	b480      	push	{r7}
    5fde:	b083      	sub	sp, #12
    5fe0:	af00      	add	r7, sp, #0
  uint32_t result=0;
    5fe2:	f04f 0300 	mov.w	r3, #0
    5fe6:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    5fe8:	f3ef 8314 	mrs	r3, CONTROL
    5fec:	607b      	str	r3, [r7, #4]
  return(result);
    5fee:	687b      	ldr	r3, [r7, #4]
}
    5ff0:	4618      	mov	r0, r3
    5ff2:	f107 070c 	add.w	r7, r7, #12
    5ff6:	46bd      	mov	sp, r7
    5ff8:	bc80      	pop	{r7}
    5ffa:	4770      	bx	lr

00005ffc <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
    5ffc:	b480      	push	{r7}
    5ffe:	b083      	sub	sp, #12
    6000:	af00      	add	r7, sp, #0
    6002:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    6004:	687b      	ldr	r3, [r7, #4]
    6006:	f383 8814 	msr	CONTROL, r3
}
    600a:	f107 070c 	add.w	r7, r7, #12
    600e:	46bd      	mov	sp, r7
    6010:	bc80      	pop	{r7}
    6012:	4770      	bx	lr

00006014 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
    6014:	b480      	push	{r7}
    6016:	b085      	sub	sp, #20
    6018:	af00      	add	r7, sp, #0
    601a:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    601c:	f04f 0300 	mov.w	r3, #0
    6020:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    6022:	687b      	ldr	r3, [r7, #4]
    6024:	ba1b      	rev	r3, r3
    6026:	60fb      	str	r3, [r7, #12]
  return(result);
    6028:	68fb      	ldr	r3, [r7, #12]
}
    602a:	4618      	mov	r0, r3
    602c:	f107 0714 	add.w	r7, r7, #20
    6030:	46bd      	mov	sp, r7
    6032:	bc80      	pop	{r7}
    6034:	4770      	bx	lr
    6036:	bf00      	nop

00006038 <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
    6038:	b480      	push	{r7}
    603a:	b085      	sub	sp, #20
    603c:	af00      	add	r7, sp, #0
    603e:	4603      	mov	r3, r0
    6040:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    6042:	f04f 0300 	mov.w	r3, #0
    6046:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    6048:	88fb      	ldrh	r3, [r7, #6]
    604a:	ba5b      	rev16	r3, r3
    604c:	60fb      	str	r3, [r7, #12]
  return(result);
    604e:	68fb      	ldr	r3, [r7, #12]
}
    6050:	4618      	mov	r0, r3
    6052:	f107 0714 	add.w	r7, r7, #20
    6056:	46bd      	mov	sp, r7
    6058:	bc80      	pop	{r7}
    605a:	4770      	bx	lr

0000605c <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
    605c:	b480      	push	{r7}
    605e:	b085      	sub	sp, #20
    6060:	af00      	add	r7, sp, #0
    6062:	4603      	mov	r3, r0
    6064:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    6066:	f04f 0300 	mov.w	r3, #0
    606a:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    606c:	88fb      	ldrh	r3, [r7, #6]
    606e:	badb      	revsh	r3, r3
    6070:	60fb      	str	r3, [r7, #12]
  return(result);
    6072:	68fb      	ldr	r3, [r7, #12]
}
    6074:	4618      	mov	r0, r3
    6076:	f107 0714 	add.w	r7, r7, #20
    607a:	46bd      	mov	sp, r7
    607c:	bc80      	pop	{r7}
    607e:	4770      	bx	lr

00006080 <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
    6080:	b480      	push	{r7}
    6082:	b085      	sub	sp, #20
    6084:	af00      	add	r7, sp, #0
    6086:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    6088:	f04f 0300 	mov.w	r3, #0
    608c:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    608e:	687b      	ldr	r3, [r7, #4]
    6090:	fa93 f3a3 	rbit	r3, r3
    6094:	60fb      	str	r3, [r7, #12]
   return(result);
    6096:	68fb      	ldr	r3, [r7, #12]
}
    6098:	4618      	mov	r0, r3
    609a:	f107 0714 	add.w	r7, r7, #20
    609e:	46bd      	mov	sp, r7
    60a0:	bc80      	pop	{r7}
    60a2:	4770      	bx	lr

000060a4 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
    60a4:	b480      	push	{r7}
    60a6:	b085      	sub	sp, #20
    60a8:	af00      	add	r7, sp, #0
    60aa:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
    60ac:	f04f 0300 	mov.w	r3, #0
    60b0:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    60b2:	687b      	ldr	r3, [r7, #4]
    60b4:	e8d3 3f4f 	ldrexb	r3, [r3]
    60b8:	73fb      	strb	r3, [r7, #15]
   return(result);
    60ba:	7bfb      	ldrb	r3, [r7, #15]
}
    60bc:	4618      	mov	r0, r3
    60be:	f107 0714 	add.w	r7, r7, #20
    60c2:	46bd      	mov	sp, r7
    60c4:	bc80      	pop	{r7}
    60c6:	4770      	bx	lr

000060c8 <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
    60c8:	b480      	push	{r7}
    60ca:	b085      	sub	sp, #20
    60cc:	af00      	add	r7, sp, #0
    60ce:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
    60d0:	f04f 0300 	mov.w	r3, #0
    60d4:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    60d6:	687b      	ldr	r3, [r7, #4]
    60d8:	e8d3 3f5f 	ldrexh	r3, [r3]
    60dc:	81fb      	strh	r3, [r7, #14]
   return(result);
    60de:	89fb      	ldrh	r3, [r7, #14]
}
    60e0:	4618      	mov	r0, r3
    60e2:	f107 0714 	add.w	r7, r7, #20
    60e6:	46bd      	mov	sp, r7
    60e8:	bc80      	pop	{r7}
    60ea:	4770      	bx	lr

000060ec <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
    60ec:	b480      	push	{r7}
    60ee:	b085      	sub	sp, #20
    60f0:	af00      	add	r7, sp, #0
    60f2:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
    60f4:	f04f 0300 	mov.w	r3, #0
    60f8:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    60fa:	687b      	ldr	r3, [r7, #4]
    60fc:	e853 3f00 	ldrex	r3, [r3]
    6100:	60fb      	str	r3, [r7, #12]
   return(result);
    6102:	68fb      	ldr	r3, [r7, #12]
}
    6104:	4618      	mov	r0, r3
    6106:	f107 0714 	add.w	r7, r7, #20
    610a:	46bd      	mov	sp, r7
    610c:	bc80      	pop	{r7}
    610e:	4770      	bx	lr

00006110 <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
    6110:	b480      	push	{r7}
    6112:	b085      	sub	sp, #20
    6114:	af00      	add	r7, sp, #0
    6116:	4603      	mov	r3, r0
    6118:	6039      	str	r1, [r7, #0]
    611a:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
    611c:	f04f 0300 	mov.w	r3, #0
    6120:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    6122:	683b      	ldr	r3, [r7, #0]
    6124:	79fa      	ldrb	r2, [r7, #7]
    6126:	e8c3 2f43 	strexb	r3, r2, [r3]
    612a:	60fb      	str	r3, [r7, #12]
   return(result);
    612c:	68fb      	ldr	r3, [r7, #12]
}
    612e:	4618      	mov	r0, r3
    6130:	f107 0714 	add.w	r7, r7, #20
    6134:	46bd      	mov	sp, r7
    6136:	bc80      	pop	{r7}
    6138:	4770      	bx	lr
    613a:	bf00      	nop

0000613c <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
    613c:	b480      	push	{r7}
    613e:	b085      	sub	sp, #20
    6140:	af00      	add	r7, sp, #0
    6142:	4603      	mov	r3, r0
    6144:	6039      	str	r1, [r7, #0]
    6146:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
    6148:	f04f 0300 	mov.w	r3, #0
    614c:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    614e:	683b      	ldr	r3, [r7, #0]
    6150:	88fa      	ldrh	r2, [r7, #6]
    6152:	e8c3 2f53 	strexh	r3, r2, [r3]
    6156:	60fb      	str	r3, [r7, #12]
   return(result);
    6158:	68fb      	ldr	r3, [r7, #12]
}
    615a:	4618      	mov	r0, r3
    615c:	f107 0714 	add.w	r7, r7, #20
    6160:	46bd      	mov	sp, r7
    6162:	bc80      	pop	{r7}
    6164:	4770      	bx	lr
    6166:	bf00      	nop

00006168 <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
    6168:	b480      	push	{r7}
    616a:	b085      	sub	sp, #20
    616c:	af00      	add	r7, sp, #0
    616e:	6078      	str	r0, [r7, #4]
    6170:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
    6172:	f04f 0300 	mov.w	r3, #0
    6176:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    6178:	683b      	ldr	r3, [r7, #0]
    617a:	687a      	ldr	r2, [r7, #4]
    617c:	e843 2300 	strex	r3, r2, [r3]
    6180:	60fb      	str	r3, [r7, #12]
   return(result);
    6182:	68fb      	ldr	r3, [r7, #12]
}
    6184:	4618      	mov	r0, r3
    6186:	f107 0714 	add.w	r7, r7, #20
    618a:	46bd      	mov	sp, r7
    618c:	bc80      	pop	{r7}
    618e:	4770      	bx	lr

00006190 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    6190:	b480      	push	{r7}
    6192:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    6194:	46bd      	mov	sp, r7
    6196:	bc80      	pop	{r7}
    6198:	4770      	bx	lr
    619a:	bf00      	nop

0000619c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    619c:	b580      	push	{r7, lr}
    619e:	b08a      	sub	sp, #40	; 0x28
    61a0:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    61a2:	f641 23cc 	movw	r3, #6860	; 0x1acc
    61a6:	f2c0 0301 	movt	r3, #1
    61aa:	46bc      	mov	ip, r7
    61ac:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    61ae:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    61b2:	f242 0300 	movw	r3, #8192	; 0x2000
    61b6:	f2ce 0304 	movt	r3, #57348	; 0xe004
    61ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    61bc:	ea4f 0393 	mov.w	r3, r3, lsr #2
    61c0:	f003 0303 	and.w	r3, r3, #3
    61c4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    61c8:	f107 0228 	add.w	r2, r7, #40	; 0x28
    61cc:	4413      	add	r3, r2
    61ce:	f853 3c28 	ldr.w	r3, [r3, #-40]
    61d2:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    61d4:	f242 0300 	movw	r3, #8192	; 0x2000
    61d8:	f2ce 0304 	movt	r3, #57348	; 0xe004
    61dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    61de:	ea4f 1313 	mov.w	r3, r3, lsr #4
    61e2:	f003 0303 	and.w	r3, r3, #3
    61e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    61ea:	f107 0228 	add.w	r2, r7, #40	; 0x28
    61ee:	4413      	add	r3, r2
    61f0:	f853 3c28 	ldr.w	r3, [r3, #-40]
    61f4:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    61f6:	f242 0300 	movw	r3, #8192	; 0x2000
    61fa:	f2ce 0304 	movt	r3, #57348	; 0xe004
    61fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    6200:	ea4f 1393 	mov.w	r3, r3, lsr #6
    6204:	f003 0303 	and.w	r3, r3, #3
    6208:	ea4f 0383 	mov.w	r3, r3, lsl #2
    620c:	f107 0228 	add.w	r2, r7, #40	; 0x28
    6210:	4413      	add	r3, r2
    6212:	f853 3c28 	ldr.w	r3, [r3, #-40]
    6216:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    6218:	f242 0300 	movw	r3, #8192	; 0x2000
    621c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    6222:	ea4f 2313 	mov.w	r3, r3, lsr #8
    6226:	f003 031f 	and.w	r3, r3, #31
    622a:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    622c:	f242 0300 	movw	r3, #8192	; 0x2000
    6230:	f2ce 0304 	movt	r3, #57348	; 0xe004
    6234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    6236:	ea4f 3353 	mov.w	r3, r3, lsr #13
    623a:	f003 0301 	and.w	r3, r3, #1
    623e:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    6240:	6a3b      	ldr	r3, [r7, #32]
    6242:	f103 0301 	add.w	r3, r3, #1
    6246:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    6248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    624a:	2b00      	cmp	r3, #0
    624c:	d003      	beq.n	6256 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    624e:	69fb      	ldr	r3, [r7, #28]
    6250:	ea4f 0343 	mov.w	r3, r3, lsl #1
    6254:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    6256:	f000 f849 	bl	62ec <GetSystemClock>
    625a:	4602      	mov	r2, r0
    625c:	f240 0354 	movw	r3, #84	; 0x54
    6260:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6264:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    6266:	f240 0354 	movw	r3, #84	; 0x54
    626a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    626e:	681a      	ldr	r2, [r3, #0]
    6270:	693b      	ldr	r3, [r7, #16]
    6272:	fbb2 f2f3 	udiv	r2, r2, r3
    6276:	f240 0358 	movw	r3, #88	; 0x58
    627a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    627e:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    6280:	f240 0354 	movw	r3, #84	; 0x54
    6284:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6288:	681a      	ldr	r2, [r3, #0]
    628a:	697b      	ldr	r3, [r7, #20]
    628c:	fbb2 f2f3 	udiv	r2, r2, r3
    6290:	f240 035c 	movw	r3, #92	; 0x5c
    6294:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6298:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    629a:	f240 0354 	movw	r3, #84	; 0x54
    629e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62a2:	681a      	ldr	r2, [r3, #0]
    62a4:	69bb      	ldr	r3, [r7, #24]
    62a6:	fbb2 f2f3 	udiv	r2, r2, r3
    62aa:	f240 0360 	movw	r3, #96	; 0x60
    62ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62b2:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    62b4:	f240 0354 	movw	r3, #84	; 0x54
    62b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62bc:	681a      	ldr	r2, [r3, #0]
    62be:	69fb      	ldr	r3, [r7, #28]
    62c0:	fbb2 f2f3 	udiv	r2, r2, r3
    62c4:	f240 0364 	movw	r3, #100	; 0x64
    62c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62cc:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    62ce:	f240 0354 	movw	r3, #84	; 0x54
    62d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62d6:	681a      	ldr	r2, [r3, #0]
    62d8:	f240 0350 	movw	r3, #80	; 0x50
    62dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62e0:	601a      	str	r2, [r3, #0]
}
    62e2:	f107 0728 	add.w	r7, r7, #40	; 0x28
    62e6:	46bd      	mov	sp, r7
    62e8:	bd80      	pop	{r7, pc}
    62ea:	bf00      	nop

000062ec <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    62ec:	b480      	push	{r7}
    62ee:	b08b      	sub	sp, #44	; 0x2c
    62f0:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    62f2:	f04f 0300 	mov.w	r3, #0
    62f6:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    62f8:	f640 031c 	movw	r3, #2076	; 0x81c
    62fc:	f2c6 0308 	movt	r3, #24584	; 0x6008
    6300:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    6302:	f240 2330 	movw	r3, #560	; 0x230
    6306:	f2c6 0308 	movt	r3, #24584	; 0x6008
    630a:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    630c:	68fb      	ldr	r3, [r7, #12]
    630e:	681b      	ldr	r3, [r3, #0]
    6310:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    6314:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    6316:	693a      	ldr	r2, [r7, #16]
    6318:	f241 13cf 	movw	r3, #4559	; 0x11cf
    631c:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    6320:	429a      	cmp	r2, r3
    6322:	d108      	bne.n	6336 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    6324:	f64e 732c 	movw	r3, #61228	; 0xef2c
    6328:	f2c6 0301 	movt	r3, #24577	; 0x6001
    632c:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    632e:	697b      	ldr	r3, [r7, #20]
    6330:	681b      	ldr	r3, [r3, #0]
    6332:	607b      	str	r3, [r7, #4]
    6334:	e03d      	b.n	63b2 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    6336:	68bb      	ldr	r3, [r7, #8]
    6338:	681a      	ldr	r2, [r3, #0]
    633a:	f244 3341 	movw	r3, #17217	; 0x4341
    633e:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    6342:	429a      	cmp	r2, r3
    6344:	d135      	bne.n	63b2 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    6346:	f640 0340 	movw	r3, #2112	; 0x840
    634a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    634e:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    6350:	69bb      	ldr	r3, [r7, #24]
    6352:	681b      	ldr	r3, [r3, #0]
    6354:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    6356:	69fb      	ldr	r3, [r7, #28]
    6358:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    635c:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    635e:	69fa      	ldr	r2, [r7, #28]
    6360:	f240 3300 	movw	r3, #768	; 0x300
    6364:	f2c0 0301 	movt	r3, #1
    6368:	429a      	cmp	r2, r3
    636a:	d922      	bls.n	63b2 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    636c:	69fa      	ldr	r2, [r7, #28]
    636e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    6372:	f2c0 0301 	movt	r3, #1
    6376:	429a      	cmp	r2, r3
    6378:	d808      	bhi.n	638c <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    637a:	f241 632c 	movw	r3, #5676	; 0x162c
    637e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    6382:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    6384:	6a3b      	ldr	r3, [r7, #32]
    6386:	681b      	ldr	r3, [r3, #0]
    6388:	607b      	str	r3, [r7, #4]
    638a:	e012      	b.n	63b2 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    638c:	69fa      	ldr	r2, [r7, #28]
    638e:	f64f 73ff 	movw	r3, #65535	; 0xffff
    6392:	f2c0 0302 	movt	r3, #2
    6396:	429a      	cmp	r2, r3
    6398:	d808      	bhi.n	63ac <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    639a:	f641 63ac 	movw	r3, #7852	; 0x1eac
    639e:	f2c6 0308 	movt	r3, #24584	; 0x6008
    63a2:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    63a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    63a6:	681b      	ldr	r3, [r3, #0]
    63a8:	607b      	str	r3, [r7, #4]
    63aa:	e002      	b.n	63b2 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    63ac:	f04f 0300 	mov.w	r3, #0
    63b0:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    63b2:	687b      	ldr	r3, [r7, #4]
    63b4:	2b00      	cmp	r3, #0
    63b6:	d105      	bne.n	63c4 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    63b8:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    63ba:	f647 0340 	movw	r3, #30784	; 0x7840
    63be:	f2c0 137d 	movt	r3, #381	; 0x17d
    63c2:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    63c4:	687b      	ldr	r3, [r7, #4]
}
    63c6:	4618      	mov	r0, r3
    63c8:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    63cc:	46bd      	mov	sp, r7
    63ce:	bc80      	pop	{r7}
    63d0:	4770      	bx	lr
    63d2:	bf00      	nop

000063d4 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    63d4:	b480      	push	{r7}
    63d6:	b083      	sub	sp, #12
    63d8:	af00      	add	r7, sp, #0
    63da:	6078      	str	r0, [r7, #4]
    return -1;
    63dc:	f04f 33ff 	mov.w	r3, #4294967295
}
    63e0:	4618      	mov	r0, r3
    63e2:	f107 070c 	add.w	r7, r7, #12
    63e6:	46bd      	mov	sp, r7
    63e8:	bc80      	pop	{r7}
    63ea:	4770      	bx	lr

000063ec <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    63ec:	b580      	push	{r7, lr}
    63ee:	b084      	sub	sp, #16
    63f0:	af00      	add	r7, sp, #0
    63f2:	60f8      	str	r0, [r7, #12]
    63f4:	60b9      	str	r1, [r7, #8]
    63f6:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
    63f8:	f000 fd48 	bl	6e8c <__errno>
    63fc:	4603      	mov	r3, r0
    63fe:	f04f 020c 	mov.w	r2, #12
    6402:	601a      	str	r2, [r3, #0]
    return -1;
    6404:	f04f 33ff 	mov.w	r3, #4294967295
}
    6408:	4618      	mov	r0, r3
    640a:	f107 0710 	add.w	r7, r7, #16
    640e:	46bd      	mov	sp, r7
    6410:	bd80      	pop	{r7, pc}
    6412:	bf00      	nop

00006414 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    6414:	b480      	push	{r7}
    6416:	b083      	sub	sp, #12
    6418:	af00      	add	r7, sp, #0
    641a:	6078      	str	r0, [r7, #4]
    641c:	e7fe      	b.n	641c <_exit+0x8>
    641e:	bf00      	nop

00006420 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    6420:	b580      	push	{r7, lr}
    6422:	af00      	add	r7, sp, #0
    errno = EAGAIN;
    6424:	f000 fd32 	bl	6e8c <__errno>
    6428:	4603      	mov	r3, r0
    642a:	f04f 020b 	mov.w	r2, #11
    642e:	601a      	str	r2, [r3, #0]
    return -1;
    6430:	f04f 33ff 	mov.w	r3, #4294967295
}
    6434:	4618      	mov	r0, r3
    6436:	bd80      	pop	{r7, pc}

00006438 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    6438:	b480      	push	{r7}
    643a:	b083      	sub	sp, #12
    643c:	af00      	add	r7, sp, #0
    643e:	6078      	str	r0, [r7, #4]
    6440:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    6442:	683b      	ldr	r3, [r7, #0]
    6444:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    6448:	605a      	str	r2, [r3, #4]
    return 0;
    644a:	f04f 0300 	mov.w	r3, #0
}
    644e:	4618      	mov	r0, r3
    6450:	f107 070c 	add.w	r7, r7, #12
    6454:	46bd      	mov	sp, r7
    6456:	bc80      	pop	{r7}
    6458:	4770      	bx	lr
    645a:	bf00      	nop

0000645c <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
    645c:	b480      	push	{r7}
    645e:	af00      	add	r7, sp, #0
    return 1;
    6460:	f04f 0301 	mov.w	r3, #1
}
    6464:	4618      	mov	r0, r3
    6466:	46bd      	mov	sp, r7
    6468:	bc80      	pop	{r7}
    646a:	4770      	bx	lr

0000646c <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    646c:	b480      	push	{r7}
    646e:	b083      	sub	sp, #12
    6470:	af00      	add	r7, sp, #0
    6472:	6078      	str	r0, [r7, #4]
    return 1;
    6474:	f04f 0301 	mov.w	r3, #1
}
    6478:	4618      	mov	r0, r3
    647a:	f107 070c 	add.w	r7, r7, #12
    647e:	46bd      	mov	sp, r7
    6480:	bc80      	pop	{r7}
    6482:	4770      	bx	lr

00006484 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    6484:	b580      	push	{r7, lr}
    6486:	b082      	sub	sp, #8
    6488:	af00      	add	r7, sp, #0
    648a:	6078      	str	r0, [r7, #4]
    648c:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
    648e:	f000 fcfd 	bl	6e8c <__errno>
    6492:	4603      	mov	r3, r0
    6494:	f04f 0216 	mov.w	r2, #22
    6498:	601a      	str	r2, [r3, #0]
    return -1;
    649a:	f04f 33ff 	mov.w	r3, #4294967295
}
    649e:	4618      	mov	r0, r3
    64a0:	f107 0708 	add.w	r7, r7, #8
    64a4:	46bd      	mov	sp, r7
    64a6:	bd80      	pop	{r7, pc}

000064a8 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    64a8:	b580      	push	{r7, lr}
    64aa:	b082      	sub	sp, #8
    64ac:	af00      	add	r7, sp, #0
    64ae:	6078      	str	r0, [r7, #4]
    64b0:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
    64b2:	f000 fceb 	bl	6e8c <__errno>
    64b6:	4603      	mov	r3, r0
    64b8:	f04f 021f 	mov.w	r2, #31
    64bc:	601a      	str	r2, [r3, #0]
    return -1;
    64be:	f04f 33ff 	mov.w	r3, #4294967295
}
    64c2:	4618      	mov	r0, r3
    64c4:	f107 0708 	add.w	r7, r7, #8
    64c8:	46bd      	mov	sp, r7
    64ca:	bd80      	pop	{r7, pc}

000064cc <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    64cc:	b480      	push	{r7}
    64ce:	b085      	sub	sp, #20
    64d0:	af00      	add	r7, sp, #0
    64d2:	60f8      	str	r0, [r7, #12]
    64d4:	60b9      	str	r1, [r7, #8]
    64d6:	607a      	str	r2, [r7, #4]
    return 0;
    64d8:	f04f 0300 	mov.w	r3, #0
}
    64dc:	4618      	mov	r0, r3
    64de:	f107 0714 	add.w	r7, r7, #20
    64e2:	46bd      	mov	sp, r7
    64e4:	bc80      	pop	{r7}
    64e6:	4770      	bx	lr

000064e8 <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    64e8:	b480      	push	{r7}
    64ea:	b085      	sub	sp, #20
    64ec:	af00      	add	r7, sp, #0
    64ee:	60f8      	str	r0, [r7, #12]
    64f0:	60b9      	str	r1, [r7, #8]
    64f2:	607a      	str	r2, [r7, #4]
    return -1;
    64f4:	f04f 33ff 	mov.w	r3, #4294967295
}
    64f8:	4618      	mov	r0, r3
    64fa:	f107 0714 	add.w	r7, r7, #20
    64fe:	46bd      	mov	sp, r7
    6500:	bc80      	pop	{r7}
    6502:	4770      	bx	lr

00006504 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    6504:	b480      	push	{r7}
    6506:	b085      	sub	sp, #20
    6508:	af00      	add	r7, sp, #0
    650a:	60f8      	str	r0, [r7, #12]
    650c:	60b9      	str	r1, [r7, #8]
    650e:	607a      	str	r2, [r7, #4]
    return 0;
    6510:	f04f 0300 	mov.w	r3, #0
}
    6514:	4618      	mov	r0, r3
    6516:	f107 0714 	add.w	r7, r7, #20
    651a:	46bd      	mov	sp, r7
    651c:	bc80      	pop	{r7}
    651e:	4770      	bx	lr

00006520 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    6520:	b580      	push	{r7, lr}
    6522:	b084      	sub	sp, #16
    6524:	af00      	add	r7, sp, #0
    6526:	60f8      	str	r0, [r7, #12]
    6528:	60b9      	str	r1, [r7, #8]
    652a:	607a      	str	r2, [r7, #4]
    652c:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    652e:	f240 53c4 	movw	r3, #1476	; 0x5c4
    6532:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6536:	681b      	ldr	r3, [r3, #0]
    6538:	2b00      	cmp	r3, #0
    653a:	d110      	bne.n	655e <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    653c:	f240 6064 	movw	r0, #1636	; 0x664
    6540:	f2c2 0000 	movt	r0, #8192	; 0x2000
    6544:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    6548:	f04f 0203 	mov.w	r2, #3
    654c:	f7fb fb48 	bl	1be0 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    6550:	f240 53c4 	movw	r3, #1476	; 0x5c4
    6554:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6558:	f04f 0201 	mov.w	r2, #1
    655c:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    655e:	683b      	ldr	r3, [r7, #0]
    6560:	f240 6064 	movw	r0, #1636	; 0x664
    6564:	f2c2 0000 	movt	r0, #8192	; 0x2000
    6568:	6879      	ldr	r1, [r7, #4]
    656a:	461a      	mov	r2, r3
    656c:	f7fb fc3a 	bl	1de4 <MSS_UART_polled_tx>
    
    return len;
    6570:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    6572:	4618      	mov	r0, r3
    6574:	f107 0710 	add.w	r7, r7, #16
    6578:	46bd      	mov	sp, r7
    657a:	bd80      	pop	{r7, pc}

0000657c <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    657c:	b580      	push	{r7, lr}
    657e:	b084      	sub	sp, #16
    6580:	af00      	add	r7, sp, #0
    6582:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    6584:	f240 53cc 	movw	r3, #1484	; 0x5cc
    6588:	f2c2 0300 	movt	r3, #8192	; 0x2000
    658c:	681b      	ldr	r3, [r3, #0]
    658e:	2b00      	cmp	r3, #0
    6590:	d108      	bne.n	65a4 <_sbrk+0x28>
    {
      heap_end = &_end;
    6592:	f240 53cc 	movw	r3, #1484	; 0x5cc
    6596:	f2c2 0300 	movt	r3, #8192	; 0x2000
    659a:	f240 7290 	movw	r2, #1936	; 0x790
    659e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    65a2:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    65a4:	f240 53cc 	movw	r3, #1484	; 0x5cc
    65a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    65ac:	681b      	ldr	r3, [r3, #0]
    65ae:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    65b0:	f3ef 8308 	mrs	r3, MSP
    65b4:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    65b6:	f240 53cc 	movw	r3, #1484	; 0x5cc
    65ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    65be:	681a      	ldr	r2, [r3, #0]
    65c0:	687b      	ldr	r3, [r7, #4]
    65c2:	441a      	add	r2, r3
    65c4:	68fb      	ldr	r3, [r7, #12]
    65c6:	429a      	cmp	r2, r3
    65c8:	d90f      	bls.n	65ea <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    65ca:	f04f 0000 	mov.w	r0, #0
    65ce:	f04f 0101 	mov.w	r1, #1
    65d2:	f641 22dc 	movw	r2, #6876	; 0x1adc
    65d6:	f2c0 0201 	movt	r2, #1
    65da:	f04f 0319 	mov.w	r3, #25
    65de:	f7ff ff9f 	bl	6520 <_write_r>
      _exit (1);
    65e2:	f04f 0001 	mov.w	r0, #1
    65e6:	f7ff ff15 	bl	6414 <_exit>
    }
  
    heap_end += incr;
    65ea:	f240 53cc 	movw	r3, #1484	; 0x5cc
    65ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    65f2:	681a      	ldr	r2, [r3, #0]
    65f4:	687b      	ldr	r3, [r7, #4]
    65f6:	441a      	add	r2, r3
    65f8:	f240 53cc 	movw	r3, #1484	; 0x5cc
    65fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6600:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    6602:	68bb      	ldr	r3, [r7, #8]
}
    6604:	4618      	mov	r0, r3
    6606:	f107 0710 	add.w	r7, r7, #16
    660a:	46bd      	mov	sp, r7
    660c:	bd80      	pop	{r7, pc}
    660e:	bf00      	nop

00006610 <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    6610:	b480      	push	{r7}
    6612:	b083      	sub	sp, #12
    6614:	af00      	add	r7, sp, #0
    6616:	6078      	str	r0, [r7, #4]
    6618:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    661a:	683b      	ldr	r3, [r7, #0]
    661c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    6620:	605a      	str	r2, [r3, #4]
    return 0;
    6622:	f04f 0300 	mov.w	r3, #0
}
    6626:	4618      	mov	r0, r3
    6628:	f107 070c 	add.w	r7, r7, #12
    662c:	46bd      	mov	sp, r7
    662e:	bc80      	pop	{r7}
    6630:	4770      	bx	lr
    6632:	bf00      	nop

00006634 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    6634:	b480      	push	{r7}
    6636:	b083      	sub	sp, #12
    6638:	af00      	add	r7, sp, #0
    663a:	6078      	str	r0, [r7, #4]
    return -1;
    663c:	f04f 33ff 	mov.w	r3, #4294967295
}
    6640:	4618      	mov	r0, r3
    6642:	f107 070c 	add.w	r7, r7, #12
    6646:	46bd      	mov	sp, r7
    6648:	bc80      	pop	{r7}
    664a:	4770      	bx	lr

0000664c <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    664c:	b580      	push	{r7, lr}
    664e:	b082      	sub	sp, #8
    6650:	af00      	add	r7, sp, #0
    6652:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
    6654:	f000 fc1a 	bl	6e8c <__errno>
    6658:	4603      	mov	r3, r0
    665a:	f04f 0202 	mov.w	r2, #2
    665e:	601a      	str	r2, [r3, #0]
    return -1;
    6660:	f04f 33ff 	mov.w	r3, #4294967295
}
    6664:	4618      	mov	r0, r3
    6666:	f107 0708 	add.w	r7, r7, #8
    666a:	46bd      	mov	sp, r7
    666c:	bd80      	pop	{r7, pc}
    666e:	bf00      	nop

00006670 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    6670:	b580      	push	{r7, lr}
    6672:	b082      	sub	sp, #8
    6674:	af00      	add	r7, sp, #0
    6676:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
    6678:	f000 fc08 	bl	6e8c <__errno>
    667c:	4603      	mov	r3, r0
    667e:	f04f 020a 	mov.w	r2, #10
    6682:	601a      	str	r2, [r3, #0]
    return -1;
    6684:	f04f 33ff 	mov.w	r3, #4294967295
}
    6688:	4618      	mov	r0, r3
    668a:	f107 0708 	add.w	r7, r7, #8
    668e:	46bd      	mov	sp, r7
    6690:	bd80      	pop	{r7, pc}
    6692:	bf00      	nop

00006694 <__aeabi_drsub>:
    6694:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    6698:	e002      	b.n	66a0 <__adddf3>
    669a:	bf00      	nop

0000669c <__aeabi_dsub>:
    669c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

000066a0 <__adddf3>:
    66a0:	b530      	push	{r4, r5, lr}
    66a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
    66a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
    66aa:	ea94 0f05 	teq	r4, r5
    66ae:	bf08      	it	eq
    66b0:	ea90 0f02 	teqeq	r0, r2
    66b4:	bf1f      	itttt	ne
    66b6:	ea54 0c00 	orrsne.w	ip, r4, r0
    66ba:	ea55 0c02 	orrsne.w	ip, r5, r2
    66be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    66c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    66c6:	f000 80e2 	beq.w	688e <__adddf3+0x1ee>
    66ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
    66ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    66d2:	bfb8      	it	lt
    66d4:	426d      	neglt	r5, r5
    66d6:	dd0c      	ble.n	66f2 <__adddf3+0x52>
    66d8:	442c      	add	r4, r5
    66da:	ea80 0202 	eor.w	r2, r0, r2
    66de:	ea81 0303 	eor.w	r3, r1, r3
    66e2:	ea82 0000 	eor.w	r0, r2, r0
    66e6:	ea83 0101 	eor.w	r1, r3, r1
    66ea:	ea80 0202 	eor.w	r2, r0, r2
    66ee:	ea81 0303 	eor.w	r3, r1, r3
    66f2:	2d36      	cmp	r5, #54	; 0x36
    66f4:	bf88      	it	hi
    66f6:	bd30      	pophi	{r4, r5, pc}
    66f8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    66fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
    6700:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    6704:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    6708:	d002      	beq.n	6710 <__adddf3+0x70>
    670a:	4240      	negs	r0, r0
    670c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    6710:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    6714:	ea4f 3303 	mov.w	r3, r3, lsl #12
    6718:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    671c:	d002      	beq.n	6724 <__adddf3+0x84>
    671e:	4252      	negs	r2, r2
    6720:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    6724:	ea94 0f05 	teq	r4, r5
    6728:	f000 80a7 	beq.w	687a <__adddf3+0x1da>
    672c:	f1a4 0401 	sub.w	r4, r4, #1
    6730:	f1d5 0e20 	rsbs	lr, r5, #32
    6734:	db0d      	blt.n	6752 <__adddf3+0xb2>
    6736:	fa02 fc0e 	lsl.w	ip, r2, lr
    673a:	fa22 f205 	lsr.w	r2, r2, r5
    673e:	1880      	adds	r0, r0, r2
    6740:	f141 0100 	adc.w	r1, r1, #0
    6744:	fa03 f20e 	lsl.w	r2, r3, lr
    6748:	1880      	adds	r0, r0, r2
    674a:	fa43 f305 	asr.w	r3, r3, r5
    674e:	4159      	adcs	r1, r3
    6750:	e00e      	b.n	6770 <__adddf3+0xd0>
    6752:	f1a5 0520 	sub.w	r5, r5, #32
    6756:	f10e 0e20 	add.w	lr, lr, #32
    675a:	2a01      	cmp	r2, #1
    675c:	fa03 fc0e 	lsl.w	ip, r3, lr
    6760:	bf28      	it	cs
    6762:	f04c 0c02 	orrcs.w	ip, ip, #2
    6766:	fa43 f305 	asr.w	r3, r3, r5
    676a:	18c0      	adds	r0, r0, r3
    676c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    6770:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    6774:	d507      	bpl.n	6786 <__adddf3+0xe6>
    6776:	f04f 0e00 	mov.w	lr, #0
    677a:	f1dc 0c00 	rsbs	ip, ip, #0
    677e:	eb7e 0000 	sbcs.w	r0, lr, r0
    6782:	eb6e 0101 	sbc.w	r1, lr, r1
    6786:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    678a:	d31b      	bcc.n	67c4 <__adddf3+0x124>
    678c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    6790:	d30c      	bcc.n	67ac <__adddf3+0x10c>
    6792:	0849      	lsrs	r1, r1, #1
    6794:	ea5f 0030 	movs.w	r0, r0, rrx
    6798:	ea4f 0c3c 	mov.w	ip, ip, rrx
    679c:	f104 0401 	add.w	r4, r4, #1
    67a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
    67a4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    67a8:	f080 809a 	bcs.w	68e0 <__adddf3+0x240>
    67ac:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    67b0:	bf08      	it	eq
    67b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    67b6:	f150 0000 	adcs.w	r0, r0, #0
    67ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    67be:	ea41 0105 	orr.w	r1, r1, r5
    67c2:	bd30      	pop	{r4, r5, pc}
    67c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    67c8:	4140      	adcs	r0, r0
    67ca:	eb41 0101 	adc.w	r1, r1, r1
    67ce:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    67d2:	f1a4 0401 	sub.w	r4, r4, #1
    67d6:	d1e9      	bne.n	67ac <__adddf3+0x10c>
    67d8:	f091 0f00 	teq	r1, #0
    67dc:	bf04      	itt	eq
    67de:	4601      	moveq	r1, r0
    67e0:	2000      	moveq	r0, #0
    67e2:	fab1 f381 	clz	r3, r1
    67e6:	bf08      	it	eq
    67e8:	3320      	addeq	r3, #32
    67ea:	f1a3 030b 	sub.w	r3, r3, #11
    67ee:	f1b3 0220 	subs.w	r2, r3, #32
    67f2:	da0c      	bge.n	680e <__adddf3+0x16e>
    67f4:	320c      	adds	r2, #12
    67f6:	dd08      	ble.n	680a <__adddf3+0x16a>
    67f8:	f102 0c14 	add.w	ip, r2, #20
    67fc:	f1c2 020c 	rsb	r2, r2, #12
    6800:	fa01 f00c 	lsl.w	r0, r1, ip
    6804:	fa21 f102 	lsr.w	r1, r1, r2
    6808:	e00c      	b.n	6824 <__adddf3+0x184>
    680a:	f102 0214 	add.w	r2, r2, #20
    680e:	bfd8      	it	le
    6810:	f1c2 0c20 	rsble	ip, r2, #32
    6814:	fa01 f102 	lsl.w	r1, r1, r2
    6818:	fa20 fc0c 	lsr.w	ip, r0, ip
    681c:	bfdc      	itt	le
    681e:	ea41 010c 	orrle.w	r1, r1, ip
    6822:	4090      	lslle	r0, r2
    6824:	1ae4      	subs	r4, r4, r3
    6826:	bfa2      	ittt	ge
    6828:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    682c:	4329      	orrge	r1, r5
    682e:	bd30      	popge	{r4, r5, pc}
    6830:	ea6f 0404 	mvn.w	r4, r4
    6834:	3c1f      	subs	r4, #31
    6836:	da1c      	bge.n	6872 <__adddf3+0x1d2>
    6838:	340c      	adds	r4, #12
    683a:	dc0e      	bgt.n	685a <__adddf3+0x1ba>
    683c:	f104 0414 	add.w	r4, r4, #20
    6840:	f1c4 0220 	rsb	r2, r4, #32
    6844:	fa20 f004 	lsr.w	r0, r0, r4
    6848:	fa01 f302 	lsl.w	r3, r1, r2
    684c:	ea40 0003 	orr.w	r0, r0, r3
    6850:	fa21 f304 	lsr.w	r3, r1, r4
    6854:	ea45 0103 	orr.w	r1, r5, r3
    6858:	bd30      	pop	{r4, r5, pc}
    685a:	f1c4 040c 	rsb	r4, r4, #12
    685e:	f1c4 0220 	rsb	r2, r4, #32
    6862:	fa20 f002 	lsr.w	r0, r0, r2
    6866:	fa01 f304 	lsl.w	r3, r1, r4
    686a:	ea40 0003 	orr.w	r0, r0, r3
    686e:	4629      	mov	r1, r5
    6870:	bd30      	pop	{r4, r5, pc}
    6872:	fa21 f004 	lsr.w	r0, r1, r4
    6876:	4629      	mov	r1, r5
    6878:	bd30      	pop	{r4, r5, pc}
    687a:	f094 0f00 	teq	r4, #0
    687e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    6882:	bf06      	itte	eq
    6884:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    6888:	3401      	addeq	r4, #1
    688a:	3d01      	subne	r5, #1
    688c:	e74e      	b.n	672c <__adddf3+0x8c>
    688e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    6892:	bf18      	it	ne
    6894:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    6898:	d029      	beq.n	68ee <__adddf3+0x24e>
    689a:	ea94 0f05 	teq	r4, r5
    689e:	bf08      	it	eq
    68a0:	ea90 0f02 	teqeq	r0, r2
    68a4:	d005      	beq.n	68b2 <__adddf3+0x212>
    68a6:	ea54 0c00 	orrs.w	ip, r4, r0
    68aa:	bf04      	itt	eq
    68ac:	4619      	moveq	r1, r3
    68ae:	4610      	moveq	r0, r2
    68b0:	bd30      	pop	{r4, r5, pc}
    68b2:	ea91 0f03 	teq	r1, r3
    68b6:	bf1e      	ittt	ne
    68b8:	2100      	movne	r1, #0
    68ba:	2000      	movne	r0, #0
    68bc:	bd30      	popne	{r4, r5, pc}
    68be:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    68c2:	d105      	bne.n	68d0 <__adddf3+0x230>
    68c4:	0040      	lsls	r0, r0, #1
    68c6:	4149      	adcs	r1, r1
    68c8:	bf28      	it	cs
    68ca:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    68ce:	bd30      	pop	{r4, r5, pc}
    68d0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    68d4:	bf3c      	itt	cc
    68d6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    68da:	bd30      	popcc	{r4, r5, pc}
    68dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    68e0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    68e4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    68e8:	f04f 0000 	mov.w	r0, #0
    68ec:	bd30      	pop	{r4, r5, pc}
    68ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    68f2:	bf1a      	itte	ne
    68f4:	4619      	movne	r1, r3
    68f6:	4610      	movne	r0, r2
    68f8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    68fc:	bf1c      	itt	ne
    68fe:	460b      	movne	r3, r1
    6900:	4602      	movne	r2, r0
    6902:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    6906:	bf06      	itte	eq
    6908:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    690c:	ea91 0f03 	teqeq	r1, r3
    6910:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    6914:	bd30      	pop	{r4, r5, pc}
    6916:	bf00      	nop

00006918 <__aeabi_ui2d>:
    6918:	f090 0f00 	teq	r0, #0
    691c:	bf04      	itt	eq
    691e:	2100      	moveq	r1, #0
    6920:	4770      	bxeq	lr
    6922:	b530      	push	{r4, r5, lr}
    6924:	f44f 6480 	mov.w	r4, #1024	; 0x400
    6928:	f104 0432 	add.w	r4, r4, #50	; 0x32
    692c:	f04f 0500 	mov.w	r5, #0
    6930:	f04f 0100 	mov.w	r1, #0
    6934:	e750      	b.n	67d8 <__adddf3+0x138>
    6936:	bf00      	nop

00006938 <__aeabi_i2d>:
    6938:	f090 0f00 	teq	r0, #0
    693c:	bf04      	itt	eq
    693e:	2100      	moveq	r1, #0
    6940:	4770      	bxeq	lr
    6942:	b530      	push	{r4, r5, lr}
    6944:	f44f 6480 	mov.w	r4, #1024	; 0x400
    6948:	f104 0432 	add.w	r4, r4, #50	; 0x32
    694c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    6950:	bf48      	it	mi
    6952:	4240      	negmi	r0, r0
    6954:	f04f 0100 	mov.w	r1, #0
    6958:	e73e      	b.n	67d8 <__adddf3+0x138>
    695a:	bf00      	nop

0000695c <__aeabi_f2d>:
    695c:	0042      	lsls	r2, r0, #1
    695e:	ea4f 01e2 	mov.w	r1, r2, asr #3
    6962:	ea4f 0131 	mov.w	r1, r1, rrx
    6966:	ea4f 7002 	mov.w	r0, r2, lsl #28
    696a:	bf1f      	itttt	ne
    696c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    6970:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    6974:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    6978:	4770      	bxne	lr
    697a:	f092 0f00 	teq	r2, #0
    697e:	bf14      	ite	ne
    6980:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    6984:	4770      	bxeq	lr
    6986:	b530      	push	{r4, r5, lr}
    6988:	f44f 7460 	mov.w	r4, #896	; 0x380
    698c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    6990:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    6994:	e720      	b.n	67d8 <__adddf3+0x138>
    6996:	bf00      	nop

00006998 <__aeabi_ul2d>:
    6998:	ea50 0201 	orrs.w	r2, r0, r1
    699c:	bf08      	it	eq
    699e:	4770      	bxeq	lr
    69a0:	b530      	push	{r4, r5, lr}
    69a2:	f04f 0500 	mov.w	r5, #0
    69a6:	e00a      	b.n	69be <__aeabi_l2d+0x16>

000069a8 <__aeabi_l2d>:
    69a8:	ea50 0201 	orrs.w	r2, r0, r1
    69ac:	bf08      	it	eq
    69ae:	4770      	bxeq	lr
    69b0:	b530      	push	{r4, r5, lr}
    69b2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    69b6:	d502      	bpl.n	69be <__aeabi_l2d+0x16>
    69b8:	4240      	negs	r0, r0
    69ba:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    69be:	f44f 6480 	mov.w	r4, #1024	; 0x400
    69c2:	f104 0432 	add.w	r4, r4, #50	; 0x32
    69c6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    69ca:	f43f aedc 	beq.w	6786 <__adddf3+0xe6>
    69ce:	f04f 0203 	mov.w	r2, #3
    69d2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    69d6:	bf18      	it	ne
    69d8:	3203      	addne	r2, #3
    69da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    69de:	bf18      	it	ne
    69e0:	3203      	addne	r2, #3
    69e2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    69e6:	f1c2 0320 	rsb	r3, r2, #32
    69ea:	fa00 fc03 	lsl.w	ip, r0, r3
    69ee:	fa20 f002 	lsr.w	r0, r0, r2
    69f2:	fa01 fe03 	lsl.w	lr, r1, r3
    69f6:	ea40 000e 	orr.w	r0, r0, lr
    69fa:	fa21 f102 	lsr.w	r1, r1, r2
    69fe:	4414      	add	r4, r2
    6a00:	e6c1      	b.n	6786 <__adddf3+0xe6>
    6a02:	bf00      	nop

00006a04 <__aeabi_dmul>:
    6a04:	b570      	push	{r4, r5, r6, lr}
    6a06:	f04f 0cff 	mov.w	ip, #255	; 0xff
    6a0a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    6a0e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    6a12:	bf1d      	ittte	ne
    6a14:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    6a18:	ea94 0f0c 	teqne	r4, ip
    6a1c:	ea95 0f0c 	teqne	r5, ip
    6a20:	f000 f8de 	bleq	6be0 <__aeabi_dmul+0x1dc>
    6a24:	442c      	add	r4, r5
    6a26:	ea81 0603 	eor.w	r6, r1, r3
    6a2a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    6a2e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    6a32:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    6a36:	bf18      	it	ne
    6a38:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    6a3c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    6a40:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    6a44:	d038      	beq.n	6ab8 <__aeabi_dmul+0xb4>
    6a46:	fba0 ce02 	umull	ip, lr, r0, r2
    6a4a:	f04f 0500 	mov.w	r5, #0
    6a4e:	fbe1 e502 	umlal	lr, r5, r1, r2
    6a52:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    6a56:	fbe0 e503 	umlal	lr, r5, r0, r3
    6a5a:	f04f 0600 	mov.w	r6, #0
    6a5e:	fbe1 5603 	umlal	r5, r6, r1, r3
    6a62:	f09c 0f00 	teq	ip, #0
    6a66:	bf18      	it	ne
    6a68:	f04e 0e01 	orrne.w	lr, lr, #1
    6a6c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    6a70:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    6a74:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    6a78:	d204      	bcs.n	6a84 <__aeabi_dmul+0x80>
    6a7a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    6a7e:	416d      	adcs	r5, r5
    6a80:	eb46 0606 	adc.w	r6, r6, r6
    6a84:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    6a88:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    6a8c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    6a90:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    6a94:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    6a98:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    6a9c:	bf88      	it	hi
    6a9e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    6aa2:	d81e      	bhi.n	6ae2 <__aeabi_dmul+0xde>
    6aa4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    6aa8:	bf08      	it	eq
    6aaa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    6aae:	f150 0000 	adcs.w	r0, r0, #0
    6ab2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    6ab6:	bd70      	pop	{r4, r5, r6, pc}
    6ab8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    6abc:	ea46 0101 	orr.w	r1, r6, r1
    6ac0:	ea40 0002 	orr.w	r0, r0, r2
    6ac4:	ea81 0103 	eor.w	r1, r1, r3
    6ac8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    6acc:	bfc2      	ittt	gt
    6ace:	ebd4 050c 	rsbsgt	r5, r4, ip
    6ad2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    6ad6:	bd70      	popgt	{r4, r5, r6, pc}
    6ad8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    6adc:	f04f 0e00 	mov.w	lr, #0
    6ae0:	3c01      	subs	r4, #1
    6ae2:	f300 80ab 	bgt.w	6c3c <__aeabi_dmul+0x238>
    6ae6:	f114 0f36 	cmn.w	r4, #54	; 0x36
    6aea:	bfde      	ittt	le
    6aec:	2000      	movle	r0, #0
    6aee:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    6af2:	bd70      	pople	{r4, r5, r6, pc}
    6af4:	f1c4 0400 	rsb	r4, r4, #0
    6af8:	3c20      	subs	r4, #32
    6afa:	da35      	bge.n	6b68 <__aeabi_dmul+0x164>
    6afc:	340c      	adds	r4, #12
    6afe:	dc1b      	bgt.n	6b38 <__aeabi_dmul+0x134>
    6b00:	f104 0414 	add.w	r4, r4, #20
    6b04:	f1c4 0520 	rsb	r5, r4, #32
    6b08:	fa00 f305 	lsl.w	r3, r0, r5
    6b0c:	fa20 f004 	lsr.w	r0, r0, r4
    6b10:	fa01 f205 	lsl.w	r2, r1, r5
    6b14:	ea40 0002 	orr.w	r0, r0, r2
    6b18:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    6b1c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    6b20:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    6b24:	fa21 f604 	lsr.w	r6, r1, r4
    6b28:	eb42 0106 	adc.w	r1, r2, r6
    6b2c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    6b30:	bf08      	it	eq
    6b32:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    6b36:	bd70      	pop	{r4, r5, r6, pc}
    6b38:	f1c4 040c 	rsb	r4, r4, #12
    6b3c:	f1c4 0520 	rsb	r5, r4, #32
    6b40:	fa00 f304 	lsl.w	r3, r0, r4
    6b44:	fa20 f005 	lsr.w	r0, r0, r5
    6b48:	fa01 f204 	lsl.w	r2, r1, r4
    6b4c:	ea40 0002 	orr.w	r0, r0, r2
    6b50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    6b54:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    6b58:	f141 0100 	adc.w	r1, r1, #0
    6b5c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    6b60:	bf08      	it	eq
    6b62:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    6b66:	bd70      	pop	{r4, r5, r6, pc}
    6b68:	f1c4 0520 	rsb	r5, r4, #32
    6b6c:	fa00 f205 	lsl.w	r2, r0, r5
    6b70:	ea4e 0e02 	orr.w	lr, lr, r2
    6b74:	fa20 f304 	lsr.w	r3, r0, r4
    6b78:	fa01 f205 	lsl.w	r2, r1, r5
    6b7c:	ea43 0302 	orr.w	r3, r3, r2
    6b80:	fa21 f004 	lsr.w	r0, r1, r4
    6b84:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    6b88:	fa21 f204 	lsr.w	r2, r1, r4
    6b8c:	ea20 0002 	bic.w	r0, r0, r2
    6b90:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    6b94:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    6b98:	bf08      	it	eq
    6b9a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    6b9e:	bd70      	pop	{r4, r5, r6, pc}
    6ba0:	f094 0f00 	teq	r4, #0
    6ba4:	d10f      	bne.n	6bc6 <__aeabi_dmul+0x1c2>
    6ba6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    6baa:	0040      	lsls	r0, r0, #1
    6bac:	eb41 0101 	adc.w	r1, r1, r1
    6bb0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    6bb4:	bf08      	it	eq
    6bb6:	3c01      	subeq	r4, #1
    6bb8:	d0f7      	beq.n	6baa <__aeabi_dmul+0x1a6>
    6bba:	ea41 0106 	orr.w	r1, r1, r6
    6bbe:	f095 0f00 	teq	r5, #0
    6bc2:	bf18      	it	ne
    6bc4:	4770      	bxne	lr
    6bc6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    6bca:	0052      	lsls	r2, r2, #1
    6bcc:	eb43 0303 	adc.w	r3, r3, r3
    6bd0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    6bd4:	bf08      	it	eq
    6bd6:	3d01      	subeq	r5, #1
    6bd8:	d0f7      	beq.n	6bca <__aeabi_dmul+0x1c6>
    6bda:	ea43 0306 	orr.w	r3, r3, r6
    6bde:	4770      	bx	lr
    6be0:	ea94 0f0c 	teq	r4, ip
    6be4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    6be8:	bf18      	it	ne
    6bea:	ea95 0f0c 	teqne	r5, ip
    6bee:	d00c      	beq.n	6c0a <__aeabi_dmul+0x206>
    6bf0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    6bf4:	bf18      	it	ne
    6bf6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    6bfa:	d1d1      	bne.n	6ba0 <__aeabi_dmul+0x19c>
    6bfc:	ea81 0103 	eor.w	r1, r1, r3
    6c00:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    6c04:	f04f 0000 	mov.w	r0, #0
    6c08:	bd70      	pop	{r4, r5, r6, pc}
    6c0a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    6c0e:	bf06      	itte	eq
    6c10:	4610      	moveq	r0, r2
    6c12:	4619      	moveq	r1, r3
    6c14:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    6c18:	d019      	beq.n	6c4e <__aeabi_dmul+0x24a>
    6c1a:	ea94 0f0c 	teq	r4, ip
    6c1e:	d102      	bne.n	6c26 <__aeabi_dmul+0x222>
    6c20:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    6c24:	d113      	bne.n	6c4e <__aeabi_dmul+0x24a>
    6c26:	ea95 0f0c 	teq	r5, ip
    6c2a:	d105      	bne.n	6c38 <__aeabi_dmul+0x234>
    6c2c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    6c30:	bf1c      	itt	ne
    6c32:	4610      	movne	r0, r2
    6c34:	4619      	movne	r1, r3
    6c36:	d10a      	bne.n	6c4e <__aeabi_dmul+0x24a>
    6c38:	ea81 0103 	eor.w	r1, r1, r3
    6c3c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    6c40:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    6c44:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    6c48:	f04f 0000 	mov.w	r0, #0
    6c4c:	bd70      	pop	{r4, r5, r6, pc}
    6c4e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    6c52:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    6c56:	bd70      	pop	{r4, r5, r6, pc}

00006c58 <__aeabi_ddiv>:
    6c58:	b570      	push	{r4, r5, r6, lr}
    6c5a:	f04f 0cff 	mov.w	ip, #255	; 0xff
    6c5e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    6c62:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    6c66:	bf1d      	ittte	ne
    6c68:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    6c6c:	ea94 0f0c 	teqne	r4, ip
    6c70:	ea95 0f0c 	teqne	r5, ip
    6c74:	f000 f8a7 	bleq	6dc6 <__aeabi_ddiv+0x16e>
    6c78:	eba4 0405 	sub.w	r4, r4, r5
    6c7c:	ea81 0e03 	eor.w	lr, r1, r3
    6c80:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    6c84:	ea4f 3101 	mov.w	r1, r1, lsl #12
    6c88:	f000 8088 	beq.w	6d9c <__aeabi_ddiv+0x144>
    6c8c:	ea4f 3303 	mov.w	r3, r3, lsl #12
    6c90:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    6c94:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    6c98:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    6c9c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6ca0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    6ca4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    6ca8:	ea4f 2600 	mov.w	r6, r0, lsl #8
    6cac:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    6cb0:	429d      	cmp	r5, r3
    6cb2:	bf08      	it	eq
    6cb4:	4296      	cmpeq	r6, r2
    6cb6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    6cba:	f504 7440 	add.w	r4, r4, #768	; 0x300
    6cbe:	d202      	bcs.n	6cc6 <__aeabi_ddiv+0x6e>
    6cc0:	085b      	lsrs	r3, r3, #1
    6cc2:	ea4f 0232 	mov.w	r2, r2, rrx
    6cc6:	1ab6      	subs	r6, r6, r2
    6cc8:	eb65 0503 	sbc.w	r5, r5, r3
    6ccc:	085b      	lsrs	r3, r3, #1
    6cce:	ea4f 0232 	mov.w	r2, r2, rrx
    6cd2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    6cd6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    6cda:	ebb6 0e02 	subs.w	lr, r6, r2
    6cde:	eb75 0e03 	sbcs.w	lr, r5, r3
    6ce2:	bf22      	ittt	cs
    6ce4:	1ab6      	subcs	r6, r6, r2
    6ce6:	4675      	movcs	r5, lr
    6ce8:	ea40 000c 	orrcs.w	r0, r0, ip
    6cec:	085b      	lsrs	r3, r3, #1
    6cee:	ea4f 0232 	mov.w	r2, r2, rrx
    6cf2:	ebb6 0e02 	subs.w	lr, r6, r2
    6cf6:	eb75 0e03 	sbcs.w	lr, r5, r3
    6cfa:	bf22      	ittt	cs
    6cfc:	1ab6      	subcs	r6, r6, r2
    6cfe:	4675      	movcs	r5, lr
    6d00:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    6d04:	085b      	lsrs	r3, r3, #1
    6d06:	ea4f 0232 	mov.w	r2, r2, rrx
    6d0a:	ebb6 0e02 	subs.w	lr, r6, r2
    6d0e:	eb75 0e03 	sbcs.w	lr, r5, r3
    6d12:	bf22      	ittt	cs
    6d14:	1ab6      	subcs	r6, r6, r2
    6d16:	4675      	movcs	r5, lr
    6d18:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    6d1c:	085b      	lsrs	r3, r3, #1
    6d1e:	ea4f 0232 	mov.w	r2, r2, rrx
    6d22:	ebb6 0e02 	subs.w	lr, r6, r2
    6d26:	eb75 0e03 	sbcs.w	lr, r5, r3
    6d2a:	bf22      	ittt	cs
    6d2c:	1ab6      	subcs	r6, r6, r2
    6d2e:	4675      	movcs	r5, lr
    6d30:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    6d34:	ea55 0e06 	orrs.w	lr, r5, r6
    6d38:	d018      	beq.n	6d6c <__aeabi_ddiv+0x114>
    6d3a:	ea4f 1505 	mov.w	r5, r5, lsl #4
    6d3e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    6d42:	ea4f 1606 	mov.w	r6, r6, lsl #4
    6d46:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    6d4a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    6d4e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    6d52:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    6d56:	d1c0      	bne.n	6cda <__aeabi_ddiv+0x82>
    6d58:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    6d5c:	d10b      	bne.n	6d76 <__aeabi_ddiv+0x11e>
    6d5e:	ea41 0100 	orr.w	r1, r1, r0
    6d62:	f04f 0000 	mov.w	r0, #0
    6d66:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    6d6a:	e7b6      	b.n	6cda <__aeabi_ddiv+0x82>
    6d6c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    6d70:	bf04      	itt	eq
    6d72:	4301      	orreq	r1, r0
    6d74:	2000      	moveq	r0, #0
    6d76:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    6d7a:	bf88      	it	hi
    6d7c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    6d80:	f63f aeaf 	bhi.w	6ae2 <__aeabi_dmul+0xde>
    6d84:	ebb5 0c03 	subs.w	ip, r5, r3
    6d88:	bf04      	itt	eq
    6d8a:	ebb6 0c02 	subseq.w	ip, r6, r2
    6d8e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    6d92:	f150 0000 	adcs.w	r0, r0, #0
    6d96:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    6d9a:	bd70      	pop	{r4, r5, r6, pc}
    6d9c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    6da0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    6da4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    6da8:	bfc2      	ittt	gt
    6daa:	ebd4 050c 	rsbsgt	r5, r4, ip
    6dae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    6db2:	bd70      	popgt	{r4, r5, r6, pc}
    6db4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    6db8:	f04f 0e00 	mov.w	lr, #0
    6dbc:	3c01      	subs	r4, #1
    6dbe:	e690      	b.n	6ae2 <__aeabi_dmul+0xde>
    6dc0:	ea45 0e06 	orr.w	lr, r5, r6
    6dc4:	e68d      	b.n	6ae2 <__aeabi_dmul+0xde>
    6dc6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    6dca:	ea94 0f0c 	teq	r4, ip
    6dce:	bf08      	it	eq
    6dd0:	ea95 0f0c 	teqeq	r5, ip
    6dd4:	f43f af3b 	beq.w	6c4e <__aeabi_dmul+0x24a>
    6dd8:	ea94 0f0c 	teq	r4, ip
    6ddc:	d10a      	bne.n	6df4 <__aeabi_ddiv+0x19c>
    6dde:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    6de2:	f47f af34 	bne.w	6c4e <__aeabi_dmul+0x24a>
    6de6:	ea95 0f0c 	teq	r5, ip
    6dea:	f47f af25 	bne.w	6c38 <__aeabi_dmul+0x234>
    6dee:	4610      	mov	r0, r2
    6df0:	4619      	mov	r1, r3
    6df2:	e72c      	b.n	6c4e <__aeabi_dmul+0x24a>
    6df4:	ea95 0f0c 	teq	r5, ip
    6df8:	d106      	bne.n	6e08 <__aeabi_ddiv+0x1b0>
    6dfa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    6dfe:	f43f aefd 	beq.w	6bfc <__aeabi_dmul+0x1f8>
    6e02:	4610      	mov	r0, r2
    6e04:	4619      	mov	r1, r3
    6e06:	e722      	b.n	6c4e <__aeabi_dmul+0x24a>
    6e08:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    6e0c:	bf18      	it	ne
    6e0e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    6e12:	f47f aec5 	bne.w	6ba0 <__aeabi_dmul+0x19c>
    6e16:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    6e1a:	f47f af0d 	bne.w	6c38 <__aeabi_dmul+0x234>
    6e1e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    6e22:	f47f aeeb 	bne.w	6bfc <__aeabi_dmul+0x1f8>
    6e26:	e712      	b.n	6c4e <__aeabi_dmul+0x24a>

00006e28 <__aeabi_d2iz>:
    6e28:	ea4f 0241 	mov.w	r2, r1, lsl #1
    6e2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    6e30:	d215      	bcs.n	6e5e <__aeabi_d2iz+0x36>
    6e32:	d511      	bpl.n	6e58 <__aeabi_d2iz+0x30>
    6e34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    6e38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    6e3c:	d912      	bls.n	6e64 <__aeabi_d2iz+0x3c>
    6e3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    6e42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    6e46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    6e4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    6e4e:	fa23 f002 	lsr.w	r0, r3, r2
    6e52:	bf18      	it	ne
    6e54:	4240      	negne	r0, r0
    6e56:	4770      	bx	lr
    6e58:	f04f 0000 	mov.w	r0, #0
    6e5c:	4770      	bx	lr
    6e5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    6e62:	d105      	bne.n	6e70 <__aeabi_d2iz+0x48>
    6e64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    6e68:	bf08      	it	eq
    6e6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    6e6e:	4770      	bx	lr
    6e70:	f04f 0000 	mov.w	r0, #0
    6e74:	4770      	bx	lr
    6e76:	bf00      	nop

00006e78 <bzero>:
    6e78:	460b      	mov	r3, r1
    6e7a:	b129      	cbz	r1, 6e88 <bzero+0x10>
    6e7c:	2200      	movs	r2, #0
    6e7e:	4611      	mov	r1, r2
    6e80:	5481      	strb	r1, [r0, r2]
    6e82:	3201      	adds	r2, #1
    6e84:	429a      	cmp	r2, r3
    6e86:	d1fb      	bne.n	6e80 <bzero+0x8>
    6e88:	4770      	bx	lr
    6e8a:	bf00      	nop

00006e8c <__errno>:
    6e8c:	f240 036c 	movw	r3, #108	; 0x6c
    6e90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e94:	6818      	ldr	r0, [r3, #0]
    6e96:	4770      	bx	lr

00006e98 <__libc_init_array>:
    6e98:	b570      	push	{r4, r5, r6, lr}
    6e9a:	f641 66fc 	movw	r6, #7932	; 0x1efc
    6e9e:	f641 65fc 	movw	r5, #7932	; 0x1efc
    6ea2:	f2c0 0601 	movt	r6, #1
    6ea6:	f2c0 0501 	movt	r5, #1
    6eaa:	1b76      	subs	r6, r6, r5
    6eac:	10b6      	asrs	r6, r6, #2
    6eae:	d006      	beq.n	6ebe <__libc_init_array+0x26>
    6eb0:	2400      	movs	r4, #0
    6eb2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    6eb6:	3401      	adds	r4, #1
    6eb8:	4798      	blx	r3
    6eba:	42a6      	cmp	r6, r4
    6ebc:	d8f9      	bhi.n	6eb2 <__libc_init_array+0x1a>
    6ebe:	f641 65fc 	movw	r5, #7932	; 0x1efc
    6ec2:	f641 7600 	movw	r6, #7936	; 0x1f00
    6ec6:	f2c0 0501 	movt	r5, #1
    6eca:	f2c0 0601 	movt	r6, #1
    6ece:	1b76      	subs	r6, r6, r5
    6ed0:	f00b f808 	bl	11ee4 <_init>
    6ed4:	10b6      	asrs	r6, r6, #2
    6ed6:	d006      	beq.n	6ee6 <__libc_init_array+0x4e>
    6ed8:	2400      	movs	r4, #0
    6eda:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    6ede:	3401      	adds	r4, #1
    6ee0:	4798      	blx	r3
    6ee2:	42a6      	cmp	r6, r4
    6ee4:	d8f9      	bhi.n	6eda <__libc_init_array+0x42>
    6ee6:	bd70      	pop	{r4, r5, r6, pc}

00006ee8 <printf>:
    6ee8:	b40f      	push	{r0, r1, r2, r3}
    6eea:	f240 036c 	movw	r3, #108	; 0x6c
    6eee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ef2:	b510      	push	{r4, lr}
    6ef4:	681c      	ldr	r4, [r3, #0]
    6ef6:	b082      	sub	sp, #8
    6ef8:	b124      	cbz	r4, 6f04 <printf+0x1c>
    6efa:	69a3      	ldr	r3, [r4, #24]
    6efc:	b913      	cbnz	r3, 6f04 <printf+0x1c>
    6efe:	4620      	mov	r0, r4
    6f00:	f005 fbea 	bl	c6d8 <__sinit>
    6f04:	4620      	mov	r0, r4
    6f06:	ac05      	add	r4, sp, #20
    6f08:	9a04      	ldr	r2, [sp, #16]
    6f0a:	4623      	mov	r3, r4
    6f0c:	6881      	ldr	r1, [r0, #8]
    6f0e:	9401      	str	r4, [sp, #4]
    6f10:	f002 fd82 	bl	9a18 <_vfprintf_r>
    6f14:	b002      	add	sp, #8
    6f16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    6f1a:	b004      	add	sp, #16
    6f1c:	4770      	bx	lr
    6f1e:	bf00      	nop

00006f20 <_printf_r>:
    6f20:	b40e      	push	{r1, r2, r3}
    6f22:	b510      	push	{r4, lr}
    6f24:	4604      	mov	r4, r0
    6f26:	b083      	sub	sp, #12
    6f28:	b118      	cbz	r0, 6f32 <_printf_r+0x12>
    6f2a:	6983      	ldr	r3, [r0, #24]
    6f2c:	b90b      	cbnz	r3, 6f32 <_printf_r+0x12>
    6f2e:	f005 fbd3 	bl	c6d8 <__sinit>
    6f32:	4620      	mov	r0, r4
    6f34:	ac06      	add	r4, sp, #24
    6f36:	9a05      	ldr	r2, [sp, #20]
    6f38:	4623      	mov	r3, r4
    6f3a:	6881      	ldr	r1, [r0, #8]
    6f3c:	9401      	str	r4, [sp, #4]
    6f3e:	f002 fd6b 	bl	9a18 <_vfprintf_r>
    6f42:	b003      	add	sp, #12
    6f44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    6f48:	b003      	add	sp, #12
    6f4a:	4770      	bx	lr

00006f4c <sprintf>:
    6f4c:	b40e      	push	{r1, r2, r3}
    6f4e:	f240 036c 	movw	r3, #108	; 0x6c
    6f52:	b530      	push	{r4, r5, lr}
    6f54:	b09c      	sub	sp, #112	; 0x70
    6f56:	ac1f      	add	r4, sp, #124	; 0x7c
    6f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6f5c:	4605      	mov	r5, r0
    6f5e:	a901      	add	r1, sp, #4
    6f60:	f854 2b04 	ldr.w	r2, [r4], #4
    6f64:	f04f 3cff 	mov.w	ip, #4294967295
    6f68:	6818      	ldr	r0, [r3, #0]
    6f6a:	f44f 7302 	mov.w	r3, #520	; 0x208
    6f6e:	f8ad 3010 	strh.w	r3, [sp, #16]
    6f72:	4623      	mov	r3, r4
    6f74:	9505      	str	r5, [sp, #20]
    6f76:	9501      	str	r5, [sp, #4]
    6f78:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
    6f7c:	f8ad c012 	strh.w	ip, [sp, #18]
    6f80:	9506      	str	r5, [sp, #24]
    6f82:	9503      	str	r5, [sp, #12]
    6f84:	941b      	str	r4, [sp, #108]	; 0x6c
    6f86:	f000 f999 	bl	72bc <_svfprintf_r>
    6f8a:	9b01      	ldr	r3, [sp, #4]
    6f8c:	2200      	movs	r2, #0
    6f8e:	701a      	strb	r2, [r3, #0]
    6f90:	b01c      	add	sp, #112	; 0x70
    6f92:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    6f96:	b003      	add	sp, #12
    6f98:	4770      	bx	lr
    6f9a:	bf00      	nop

00006f9c <_sprintf_r>:
    6f9c:	b40c      	push	{r2, r3}
    6f9e:	460b      	mov	r3, r1
    6fa0:	b510      	push	{r4, lr}
    6fa2:	b09c      	sub	sp, #112	; 0x70
    6fa4:	ac1e      	add	r4, sp, #120	; 0x78
    6fa6:	a901      	add	r1, sp, #4
    6fa8:	9305      	str	r3, [sp, #20]
    6faa:	f44f 7c02 	mov.w	ip, #520	; 0x208
    6fae:	f854 2b04 	ldr.w	r2, [r4], #4
    6fb2:	9301      	str	r3, [sp, #4]
    6fb4:	f04f 33ff 	mov.w	r3, #4294967295
    6fb8:	f8ad 3012 	strh.w	r3, [sp, #18]
    6fbc:	4623      	mov	r3, r4
    6fbe:	941b      	str	r4, [sp, #108]	; 0x6c
    6fc0:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
    6fc4:	f8ad c010 	strh.w	ip, [sp, #16]
    6fc8:	9406      	str	r4, [sp, #24]
    6fca:	9403      	str	r4, [sp, #12]
    6fcc:	f000 f976 	bl	72bc <_svfprintf_r>
    6fd0:	9b01      	ldr	r3, [sp, #4]
    6fd2:	2200      	movs	r2, #0
    6fd4:	701a      	strb	r2, [r3, #0]
    6fd6:	b01c      	add	sp, #112	; 0x70
    6fd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    6fdc:	b002      	add	sp, #8
    6fde:	4770      	bx	lr

00006fe0 <eofread>:
    6fe0:	2000      	movs	r0, #0
    6fe2:	4770      	bx	lr

00006fe4 <_sscanf_r>:
    6fe4:	b40c      	push	{r2, r3}
    6fe6:	f44f 7301 	mov.w	r3, #516	; 0x204
    6fea:	b5f0      	push	{r4, r5, r6, r7, lr}
    6fec:	b09d      	sub	sp, #116	; 0x74
    6fee:	ac22      	add	r4, sp, #136	; 0x88
    6ff0:	4605      	mov	r5, r0
    6ff2:	4608      	mov	r0, r1
    6ff4:	f8ad 3010 	strh.w	r3, [sp, #16]
    6ff8:	f854 7b04 	ldr.w	r7, [r4], #4
    6ffc:	9101      	str	r1, [sp, #4]
    6ffe:	9105      	str	r1, [sp, #20]
    7000:	f000 f84a 	bl	7098 <strlen>
    7004:	463a      	mov	r2, r7
    7006:	4623      	mov	r3, r4
    7008:	a901      	add	r1, sp, #4
    700a:	f04f 3cff 	mov.w	ip, #4294967295
    700e:	941b      	str	r4, [sp, #108]	; 0x6c
    7010:	f8ad c012 	strh.w	ip, [sp, #18]
    7014:	4606      	mov	r6, r0
    7016:	4628      	mov	r0, r5
    7018:	f646 75e1 	movw	r5, #28641	; 0x6fe1
    701c:	9606      	str	r6, [sp, #24]
    701e:	f2c0 0500 	movt	r5, #0
    7022:	9602      	str	r6, [sp, #8]
    7024:	950a      	str	r5, [sp, #40]	; 0x28
    7026:	2500      	movs	r5, #0
    7028:	9513      	str	r5, [sp, #76]	; 0x4c
    702a:	950e      	str	r5, [sp, #56]	; 0x38
    702c:	f001 fbf2 	bl	8814 <__ssvfscanf_r>
    7030:	b01d      	add	sp, #116	; 0x74
    7032:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
    7036:	b002      	add	sp, #8
    7038:	4770      	bx	lr
    703a:	bf00      	nop

0000703c <sscanf>:
    703c:	b40e      	push	{r1, r2, r3}
    703e:	f44f 7301 	mov.w	r3, #516	; 0x204
    7042:	b570      	push	{r4, r5, r6, lr}
    7044:	b09d      	sub	sp, #116	; 0x74
    7046:	ac21      	add	r4, sp, #132	; 0x84
    7048:	f8ad 3010 	strh.w	r3, [sp, #16]
    704c:	f854 5b04 	ldr.w	r5, [r4], #4
    7050:	9005      	str	r0, [sp, #20]
    7052:	9001      	str	r0, [sp, #4]
    7054:	f000 f820 	bl	7098 <strlen>
    7058:	f240 016c 	movw	r1, #108	; 0x6c
    705c:	462a      	mov	r2, r5
    705e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    7062:	4623      	mov	r3, r4
    7064:	f646 75e1 	movw	r5, #28641	; 0x6fe1
    7068:	f04f 3cff 	mov.w	ip, #4294967295
    706c:	f2c0 0500 	movt	r5, #0
    7070:	f8ad c012 	strh.w	ip, [sp, #18]
    7074:	950a      	str	r5, [sp, #40]	; 0x28
    7076:	2500      	movs	r5, #0
    7078:	941b      	str	r4, [sp, #108]	; 0x6c
    707a:	9513      	str	r5, [sp, #76]	; 0x4c
    707c:	950e      	str	r5, [sp, #56]	; 0x38
    707e:	4606      	mov	r6, r0
    7080:	6808      	ldr	r0, [r1, #0]
    7082:	a901      	add	r1, sp, #4
    7084:	9606      	str	r6, [sp, #24]
    7086:	9602      	str	r6, [sp, #8]
    7088:	f001 fbc4 	bl	8814 <__ssvfscanf_r>
    708c:	b01d      	add	sp, #116	; 0x74
    708e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    7092:	b003      	add	sp, #12
    7094:	4770      	bx	lr
    7096:	bf00      	nop

00007098 <strlen>:
    7098:	f020 0103 	bic.w	r1, r0, #3
    709c:	f010 0003 	ands.w	r0, r0, #3
    70a0:	f1c0 0000 	rsb	r0, r0, #0
    70a4:	f851 3b04 	ldr.w	r3, [r1], #4
    70a8:	f100 0c04 	add.w	ip, r0, #4
    70ac:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    70b0:	f06f 0200 	mvn.w	r2, #0
    70b4:	bf1c      	itt	ne
    70b6:	fa22 f20c 	lsrne.w	r2, r2, ip
    70ba:	4313      	orrne	r3, r2
    70bc:	f04f 0c01 	mov.w	ip, #1
    70c0:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    70c4:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    70c8:	eba3 020c 	sub.w	r2, r3, ip
    70cc:	ea22 0203 	bic.w	r2, r2, r3
    70d0:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    70d4:	bf04      	itt	eq
    70d6:	f851 3b04 	ldreq.w	r3, [r1], #4
    70da:	3004      	addeq	r0, #4
    70dc:	d0f4      	beq.n	70c8 <strlen+0x30>
    70de:	f013 0fff 	tst.w	r3, #255	; 0xff
    70e2:	bf1f      	itttt	ne
    70e4:	3001      	addne	r0, #1
    70e6:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    70ea:	3001      	addne	r0, #1
    70ec:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    70f0:	bf18      	it	ne
    70f2:	3001      	addne	r0, #1
    70f4:	4770      	bx	lr
    70f6:	bf00      	nop

000070f8 <strncmp>:
    70f8:	b430      	push	{r4, r5}
    70fa:	4613      	mov	r3, r2
    70fc:	2a00      	cmp	r2, #0
    70fe:	d043      	beq.n	7188 <strncmp+0x90>
    7100:	ea41 0200 	orr.w	r2, r1, r0
    7104:	f012 0f03 	tst.w	r2, #3
    7108:	d125      	bne.n	7156 <strncmp+0x5e>
    710a:	2b03      	cmp	r3, #3
    710c:	4604      	mov	r4, r0
    710e:	460d      	mov	r5, r1
    7110:	d93d      	bls.n	718e <strncmp+0x96>
    7112:	6802      	ldr	r2, [r0, #0]
    7114:	6809      	ldr	r1, [r1, #0]
    7116:	428a      	cmp	r2, r1
    7118:	d139      	bne.n	718e <strncmp+0x96>
    711a:	3b04      	subs	r3, #4
    711c:	d034      	beq.n	7188 <strncmp+0x90>
    711e:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
    7122:	ea21 0202 	bic.w	r2, r1, r2
    7126:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
    712a:	d00d      	beq.n	7148 <strncmp+0x50>
    712c:	e02c      	b.n	7188 <strncmp+0x90>
    712e:	6822      	ldr	r2, [r4, #0]
    7130:	6829      	ldr	r1, [r5, #0]
    7132:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
    7136:	428a      	cmp	r2, r1
    7138:	ea20 0002 	bic.w	r0, r0, r2
    713c:	d127      	bne.n	718e <strncmp+0x96>
    713e:	3b04      	subs	r3, #4
    7140:	d022      	beq.n	7188 <strncmp+0x90>
    7142:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
    7146:	d11f      	bne.n	7188 <strncmp+0x90>
    7148:	3404      	adds	r4, #4
    714a:	3504      	adds	r5, #4
    714c:	2b03      	cmp	r3, #3
    714e:	d8ee      	bhi.n	712e <strncmp+0x36>
    7150:	4620      	mov	r0, r4
    7152:	4629      	mov	r1, r5
    7154:	b1f3      	cbz	r3, 7194 <strncmp+0x9c>
    7156:	7804      	ldrb	r4, [r0, #0]
    7158:	3b01      	subs	r3, #1
    715a:	f891 c000 	ldrb.w	ip, [r1]
    715e:	4564      	cmp	r4, ip
    7160:	d10f      	bne.n	7182 <strncmp+0x8a>
    7162:	b18b      	cbz	r3, 7188 <strncmp+0x90>
    7164:	b184      	cbz	r4, 7188 <strncmp+0x90>
    7166:	3b01      	subs	r3, #1
    7168:	2200      	movs	r2, #0
    716a:	e002      	b.n	7172 <strncmp+0x7a>
    716c:	b163      	cbz	r3, 7188 <strncmp+0x90>
    716e:	b15c      	cbz	r4, 7188 <strncmp+0x90>
    7170:	3b01      	subs	r3, #1
    7172:	1884      	adds	r4, r0, r2
    7174:	188d      	adds	r5, r1, r2
    7176:	3201      	adds	r2, #1
    7178:	7864      	ldrb	r4, [r4, #1]
    717a:	f895 c001 	ldrb.w	ip, [r5, #1]
    717e:	4564      	cmp	r4, ip
    7180:	d0f4      	beq.n	716c <strncmp+0x74>
    7182:	ebcc 0004 	rsb	r0, ip, r4
    7186:	e000      	b.n	718a <strncmp+0x92>
    7188:	2000      	movs	r0, #0
    718a:	bc30      	pop	{r4, r5}
    718c:	4770      	bx	lr
    718e:	4620      	mov	r0, r4
    7190:	4629      	mov	r1, r5
    7192:	e7e0      	b.n	7156 <strncmp+0x5e>
    7194:	7824      	ldrb	r4, [r4, #0]
    7196:	f895 c000 	ldrb.w	ip, [r5]
    719a:	ebcc 0004 	rsb	r0, ip, r4
    719e:	e7f4      	b.n	718a <strncmp+0x92>

000071a0 <__sprint_r>:
    71a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    71a4:	b085      	sub	sp, #20
    71a6:	4692      	mov	sl, r2
    71a8:	460c      	mov	r4, r1
    71aa:	9003      	str	r0, [sp, #12]
    71ac:	6890      	ldr	r0, [r2, #8]
    71ae:	6817      	ldr	r7, [r2, #0]
    71b0:	2800      	cmp	r0, #0
    71b2:	f000 8081 	beq.w	72b8 <__sprint_r+0x118>
    71b6:	f04f 0900 	mov.w	r9, #0
    71ba:	680b      	ldr	r3, [r1, #0]
    71bc:	464d      	mov	r5, r9
    71be:	2d00      	cmp	r5, #0
    71c0:	d054      	beq.n	726c <__sprint_r+0xcc>
    71c2:	68a6      	ldr	r6, [r4, #8]
    71c4:	42b5      	cmp	r5, r6
    71c6:	46b0      	mov	r8, r6
    71c8:	bf3e      	ittt	cc
    71ca:	4618      	movcc	r0, r3
    71cc:	462e      	movcc	r6, r5
    71ce:	46a8      	movcc	r8, r5
    71d0:	d33c      	bcc.n	724c <__sprint_r+0xac>
    71d2:	89a0      	ldrh	r0, [r4, #12]
    71d4:	f410 6f90 	tst.w	r0, #1152	; 0x480
    71d8:	bf08      	it	eq
    71da:	4618      	moveq	r0, r3
    71dc:	d036      	beq.n	724c <__sprint_r+0xac>
    71de:	6962      	ldr	r2, [r4, #20]
    71e0:	6921      	ldr	r1, [r4, #16]
    71e2:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
    71e6:	1a5b      	subs	r3, r3, r1
    71e8:	f103 0c01 	add.w	ip, r3, #1
    71ec:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
    71f0:	44ac      	add	ip, r5
    71f2:	ea4f 0b6b 	mov.w	fp, fp, asr #1
    71f6:	45e3      	cmp	fp, ip
    71f8:	465a      	mov	r2, fp
    71fa:	bf3c      	itt	cc
    71fc:	46e3      	movcc	fp, ip
    71fe:	465a      	movcc	r2, fp
    7200:	f410 6f80 	tst.w	r0, #1024	; 0x400
    7204:	d037      	beq.n	7276 <__sprint_r+0xd6>
    7206:	4611      	mov	r1, r2
    7208:	9803      	ldr	r0, [sp, #12]
    720a:	9301      	str	r3, [sp, #4]
    720c:	f005 fe78 	bl	cf00 <_malloc_r>
    7210:	9b01      	ldr	r3, [sp, #4]
    7212:	2800      	cmp	r0, #0
    7214:	d03b      	beq.n	728e <__sprint_r+0xee>
    7216:	461a      	mov	r2, r3
    7218:	6921      	ldr	r1, [r4, #16]
    721a:	9301      	str	r3, [sp, #4]
    721c:	9002      	str	r0, [sp, #8]
    721e:	f006 f9c5 	bl	d5ac <memcpy>
    7222:	89a2      	ldrh	r2, [r4, #12]
    7224:	9b01      	ldr	r3, [sp, #4]
    7226:	f8dd c008 	ldr.w	ip, [sp, #8]
    722a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    722e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    7232:	81a2      	strh	r2, [r4, #12]
    7234:	462e      	mov	r6, r5
    7236:	46a8      	mov	r8, r5
    7238:	ebc3 020b 	rsb	r2, r3, fp
    723c:	eb0c 0003 	add.w	r0, ip, r3
    7240:	60a2      	str	r2, [r4, #8]
    7242:	f8c4 c010 	str.w	ip, [r4, #16]
    7246:	6020      	str	r0, [r4, #0]
    7248:	f8c4 b014 	str.w	fp, [r4, #20]
    724c:	4642      	mov	r2, r8
    724e:	4649      	mov	r1, r9
    7250:	f006 fa74 	bl	d73c <memmove>
    7254:	68a2      	ldr	r2, [r4, #8]
    7256:	6823      	ldr	r3, [r4, #0]
    7258:	1b96      	subs	r6, r2, r6
    725a:	60a6      	str	r6, [r4, #8]
    725c:	f8da 2008 	ldr.w	r2, [sl, #8]
    7260:	4443      	add	r3, r8
    7262:	6023      	str	r3, [r4, #0]
    7264:	1b55      	subs	r5, r2, r5
    7266:	f8ca 5008 	str.w	r5, [sl, #8]
    726a:	b1fd      	cbz	r5, 72ac <__sprint_r+0x10c>
    726c:	f8d7 9000 	ldr.w	r9, [r7]
    7270:	687d      	ldr	r5, [r7, #4]
    7272:	3708      	adds	r7, #8
    7274:	e7a3      	b.n	71be <__sprint_r+0x1e>
    7276:	9803      	ldr	r0, [sp, #12]
    7278:	9301      	str	r3, [sp, #4]
    727a:	f006 ffd5 	bl	e228 <_realloc_r>
    727e:	9b01      	ldr	r3, [sp, #4]
    7280:	4684      	mov	ip, r0
    7282:	2800      	cmp	r0, #0
    7284:	d1d6      	bne.n	7234 <__sprint_r+0x94>
    7286:	9803      	ldr	r0, [sp, #12]
    7288:	6921      	ldr	r1, [r4, #16]
    728a:	f005 faa9 	bl	c7e0 <_free_r>
    728e:	9a03      	ldr	r2, [sp, #12]
    7290:	230c      	movs	r3, #12
    7292:	f04f 30ff 	mov.w	r0, #4294967295
    7296:	6013      	str	r3, [r2, #0]
    7298:	2300      	movs	r3, #0
    729a:	89a2      	ldrh	r2, [r4, #12]
    729c:	f8ca 3004 	str.w	r3, [sl, #4]
    72a0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    72a4:	f8ca 3008 	str.w	r3, [sl, #8]
    72a8:	81a2      	strh	r2, [r4, #12]
    72aa:	e002      	b.n	72b2 <__sprint_r+0x112>
    72ac:	4628      	mov	r0, r5
    72ae:	f8ca 5004 	str.w	r5, [sl, #4]
    72b2:	b005      	add	sp, #20
    72b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    72b8:	6050      	str	r0, [r2, #4]
    72ba:	e7fa      	b.n	72b2 <__sprint_r+0x112>

000072bc <_svfprintf_r>:
    72bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    72c0:	b0c5      	sub	sp, #276	; 0x114
    72c2:	460e      	mov	r6, r1
    72c4:	469a      	mov	sl, r3
    72c6:	4615      	mov	r5, r2
    72c8:	9009      	str	r0, [sp, #36]	; 0x24
    72ca:	f005 fd67 	bl	cd9c <_localeconv_r>
    72ce:	89b3      	ldrh	r3, [r6, #12]
    72d0:	f013 0f80 	tst.w	r3, #128	; 0x80
    72d4:	6800      	ldr	r0, [r0, #0]
    72d6:	901b      	str	r0, [sp, #108]	; 0x6c
    72d8:	d003      	beq.n	72e2 <_svfprintf_r+0x26>
    72da:	6933      	ldr	r3, [r6, #16]
    72dc:	2b00      	cmp	r3, #0
    72de:	f001 808c 	beq.w	83fa <_svfprintf_r+0x113e>
    72e2:	f10d 0974 	add.w	r9, sp, #116	; 0x74
    72e6:	46b3      	mov	fp, r6
    72e8:	464c      	mov	r4, r9
    72ea:	2200      	movs	r2, #0
    72ec:	9210      	str	r2, [sp, #64]	; 0x40
    72ee:	2300      	movs	r3, #0
    72f0:	9218      	str	r2, [sp, #96]	; 0x60
    72f2:	9217      	str	r2, [sp, #92]	; 0x5c
    72f4:	921a      	str	r2, [sp, #104]	; 0x68
    72f6:	920d      	str	r2, [sp, #52]	; 0x34
    72f8:	aa2d      	add	r2, sp, #180	; 0xb4
    72fa:	9319      	str	r3, [sp, #100]	; 0x64
    72fc:	3228      	adds	r2, #40	; 0x28
    72fe:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
    7302:	9216      	str	r2, [sp, #88]	; 0x58
    7304:	9307      	str	r3, [sp, #28]
    7306:	2300      	movs	r3, #0
    7308:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
    730c:	9338      	str	r3, [sp, #224]	; 0xe0
    730e:	9339      	str	r3, [sp, #228]	; 0xe4
    7310:	782b      	ldrb	r3, [r5, #0]
    7312:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
    7316:	bf18      	it	ne
    7318:	2201      	movne	r2, #1
    731a:	2b00      	cmp	r3, #0
    731c:	bf0c      	ite	eq
    731e:	2200      	moveq	r2, #0
    7320:	f002 0201 	andne.w	r2, r2, #1
    7324:	b302      	cbz	r2, 7368 <_svfprintf_r+0xac>
    7326:	462e      	mov	r6, r5
    7328:	f816 3f01 	ldrb.w	r3, [r6, #1]!
    732c:	1e1a      	subs	r2, r3, #0
    732e:	bf18      	it	ne
    7330:	2201      	movne	r2, #1
    7332:	2b25      	cmp	r3, #37	; 0x25
    7334:	bf0c      	ite	eq
    7336:	2200      	moveq	r2, #0
    7338:	f002 0201 	andne.w	r2, r2, #1
    733c:	2a00      	cmp	r2, #0
    733e:	d1f3      	bne.n	7328 <_svfprintf_r+0x6c>
    7340:	1b77      	subs	r7, r6, r5
    7342:	bf08      	it	eq
    7344:	4635      	moveq	r5, r6
    7346:	d00f      	beq.n	7368 <_svfprintf_r+0xac>
    7348:	6067      	str	r7, [r4, #4]
    734a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    734c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    734e:	3301      	adds	r3, #1
    7350:	6025      	str	r5, [r4, #0]
    7352:	19d2      	adds	r2, r2, r7
    7354:	2b07      	cmp	r3, #7
    7356:	9239      	str	r2, [sp, #228]	; 0xe4
    7358:	9338      	str	r3, [sp, #224]	; 0xe0
    735a:	dc79      	bgt.n	7450 <_svfprintf_r+0x194>
    735c:	3408      	adds	r4, #8
    735e:	980d      	ldr	r0, [sp, #52]	; 0x34
    7360:	4635      	mov	r5, r6
    7362:	19c0      	adds	r0, r0, r7
    7364:	900d      	str	r0, [sp, #52]	; 0x34
    7366:	7833      	ldrb	r3, [r6, #0]
    7368:	2b00      	cmp	r3, #0
    736a:	f000 8737 	beq.w	81dc <_svfprintf_r+0xf20>
    736e:	2100      	movs	r1, #0
    7370:	f04f 0200 	mov.w	r2, #0
    7374:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
    7378:	1c6b      	adds	r3, r5, #1
    737a:	910c      	str	r1, [sp, #48]	; 0x30
    737c:	f04f 38ff 	mov.w	r8, #4294967295
    7380:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    7384:	468a      	mov	sl, r1
    7386:	786a      	ldrb	r2, [r5, #1]
    7388:	202b      	movs	r0, #43	; 0x2b
    738a:	f04f 0c20 	mov.w	ip, #32
    738e:	1c5d      	adds	r5, r3, #1
    7390:	f1a2 0320 	sub.w	r3, r2, #32
    7394:	2b58      	cmp	r3, #88	; 0x58
    7396:	f200 8219 	bhi.w	77cc <_svfprintf_r+0x510>
    739a:	e8df f013 	tbh	[pc, r3, lsl #1]
    739e:	0229      	.short	0x0229
    73a0:	02170217 	.word	0x02170217
    73a4:	02170235 	.word	0x02170235
    73a8:	02170217 	.word	0x02170217
    73ac:	02170217 	.word	0x02170217
    73b0:	023c0217 	.word	0x023c0217
    73b4:	02170248 	.word	0x02170248
    73b8:	02cf02c8 	.word	0x02cf02c8
    73bc:	02ef0217 	.word	0x02ef0217
    73c0:	02f602f6 	.word	0x02f602f6
    73c4:	02f602f6 	.word	0x02f602f6
    73c8:	02f602f6 	.word	0x02f602f6
    73cc:	02f602f6 	.word	0x02f602f6
    73d0:	021702f6 	.word	0x021702f6
    73d4:	02170217 	.word	0x02170217
    73d8:	02170217 	.word	0x02170217
    73dc:	02170217 	.word	0x02170217
    73e0:	02170217 	.word	0x02170217
    73e4:	024f0217 	.word	0x024f0217
    73e8:	02170288 	.word	0x02170288
    73ec:	02170288 	.word	0x02170288
    73f0:	02170217 	.word	0x02170217
    73f4:	02c10217 	.word	0x02c10217
    73f8:	02170217 	.word	0x02170217
    73fc:	021703ee 	.word	0x021703ee
    7400:	02170217 	.word	0x02170217
    7404:	02170217 	.word	0x02170217
    7408:	02170393 	.word	0x02170393
    740c:	03ad0217 	.word	0x03ad0217
    7410:	02170217 	.word	0x02170217
    7414:	02170217 	.word	0x02170217
    7418:	02170217 	.word	0x02170217
    741c:	02170217 	.word	0x02170217
    7420:	02170217 	.word	0x02170217
    7424:	03d803c7 	.word	0x03d803c7
    7428:	02880288 	.word	0x02880288
    742c:	030b0288 	.word	0x030b0288
    7430:	021703d8 	.word	0x021703d8
    7434:	030f0217 	.word	0x030f0217
    7438:	03190217 	.word	0x03190217
    743c:	033e0329 	.word	0x033e0329
    7440:	0217038c 	.word	0x0217038c
    7444:	02170359 	.word	0x02170359
    7448:	02170384 	.word	0x02170384
    744c:	00ea0217 	.word	0x00ea0217
    7450:	9809      	ldr	r0, [sp, #36]	; 0x24
    7452:	4659      	mov	r1, fp
    7454:	aa37      	add	r2, sp, #220	; 0xdc
    7456:	f7ff fea3 	bl	71a0 <__sprint_r>
    745a:	2800      	cmp	r0, #0
    745c:	d17c      	bne.n	7558 <_svfprintf_r+0x29c>
    745e:	464c      	mov	r4, r9
    7460:	e77d      	b.n	735e <_svfprintf_r+0xa2>
    7462:	9918      	ldr	r1, [sp, #96]	; 0x60
    7464:	2901      	cmp	r1, #1
    7466:	f340 8452 	ble.w	7d0e <_svfprintf_r+0xa52>
    746a:	9a11      	ldr	r2, [sp, #68]	; 0x44
    746c:	2301      	movs	r3, #1
    746e:	6063      	str	r3, [r4, #4]
    7470:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    7472:	6022      	str	r2, [r4, #0]
    7474:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    7476:	3301      	adds	r3, #1
    7478:	9338      	str	r3, [sp, #224]	; 0xe0
    747a:	3201      	adds	r2, #1
    747c:	2b07      	cmp	r3, #7
    747e:	9239      	str	r2, [sp, #228]	; 0xe4
    7480:	f300 8596 	bgt.w	7fb0 <_svfprintf_r+0xcf4>
    7484:	3408      	adds	r4, #8
    7486:	2301      	movs	r3, #1
    7488:	6063      	str	r3, [r4, #4]
    748a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    748c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    748e:	3301      	adds	r3, #1
    7490:	981b      	ldr	r0, [sp, #108]	; 0x6c
    7492:	3201      	adds	r2, #1
    7494:	2b07      	cmp	r3, #7
    7496:	9239      	str	r2, [sp, #228]	; 0xe4
    7498:	6020      	str	r0, [r4, #0]
    749a:	9338      	str	r3, [sp, #224]	; 0xe0
    749c:	f300 857d 	bgt.w	7f9a <_svfprintf_r+0xcde>
    74a0:	3408      	adds	r4, #8
    74a2:	9810      	ldr	r0, [sp, #64]	; 0x40
    74a4:	2200      	movs	r2, #0
    74a6:	2300      	movs	r3, #0
    74a8:	9919      	ldr	r1, [sp, #100]	; 0x64
    74aa:	f009 fc59 	bl	10d60 <__aeabi_dcmpeq>
    74ae:	2800      	cmp	r0, #0
    74b0:	f040 8503 	bne.w	7eba <_svfprintf_r+0xbfe>
    74b4:	9918      	ldr	r1, [sp, #96]	; 0x60
    74b6:	9b11      	ldr	r3, [sp, #68]	; 0x44
    74b8:	1e4a      	subs	r2, r1, #1
    74ba:	6062      	str	r2, [r4, #4]
    74bc:	1c59      	adds	r1, r3, #1
    74be:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    74c0:	6021      	str	r1, [r4, #0]
    74c2:	9939      	ldr	r1, [sp, #228]	; 0xe4
    74c4:	3301      	adds	r3, #1
    74c6:	9338      	str	r3, [sp, #224]	; 0xe0
    74c8:	188a      	adds	r2, r1, r2
    74ca:	2b07      	cmp	r3, #7
    74cc:	9239      	str	r2, [sp, #228]	; 0xe4
    74ce:	f300 842f 	bgt.w	7d30 <_svfprintf_r+0xa74>
    74d2:	3408      	adds	r4, #8
    74d4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    74d6:	981a      	ldr	r0, [sp, #104]	; 0x68
    74d8:	6062      	str	r2, [r4, #4]
    74da:	aa3e      	add	r2, sp, #248	; 0xf8
    74dc:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    74de:	6022      	str	r2, [r4, #0]
    74e0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    74e2:	3301      	adds	r3, #1
    74e4:	9338      	str	r3, [sp, #224]	; 0xe0
    74e6:	1812      	adds	r2, r2, r0
    74e8:	2b07      	cmp	r3, #7
    74ea:	9239      	str	r2, [sp, #228]	; 0xe4
    74ec:	f300 814f 	bgt.w	778e <_svfprintf_r+0x4d2>
    74f0:	f104 0308 	add.w	r3, r4, #8
    74f4:	f01a 0f04 	tst.w	sl, #4
    74f8:	f000 8156 	beq.w	77a8 <_svfprintf_r+0x4ec>
    74fc:	990c      	ldr	r1, [sp, #48]	; 0x30
    74fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7500:	1a8e      	subs	r6, r1, r2
    7502:	2e00      	cmp	r6, #0
    7504:	f340 8150 	ble.w	77a8 <_svfprintf_r+0x4ec>
    7508:	2e10      	cmp	r6, #16
    750a:	f641 3700 	movw	r7, #6912	; 0x1b00
    750e:	bfd8      	it	le
    7510:	f2c0 0701 	movtle	r7, #1
    7514:	f340 83de 	ble.w	7cd4 <_svfprintf_r+0xa18>
    7518:	2410      	movs	r4, #16
    751a:	f2c0 0701 	movt	r7, #1
    751e:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    7522:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
    7526:	e003      	b.n	7530 <_svfprintf_r+0x274>
    7528:	3e10      	subs	r6, #16
    752a:	2e10      	cmp	r6, #16
    752c:	f340 83d2 	ble.w	7cd4 <_svfprintf_r+0xa18>
    7530:	605c      	str	r4, [r3, #4]
    7532:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    7534:	9939      	ldr	r1, [sp, #228]	; 0xe4
    7536:	3201      	adds	r2, #1
    7538:	601f      	str	r7, [r3, #0]
    753a:	3110      	adds	r1, #16
    753c:	2a07      	cmp	r2, #7
    753e:	9139      	str	r1, [sp, #228]	; 0xe4
    7540:	f103 0308 	add.w	r3, r3, #8
    7544:	9238      	str	r2, [sp, #224]	; 0xe0
    7546:	ddef      	ble.n	7528 <_svfprintf_r+0x26c>
    7548:	4650      	mov	r0, sl
    754a:	4659      	mov	r1, fp
    754c:	4642      	mov	r2, r8
    754e:	f7ff fe27 	bl	71a0 <__sprint_r>
    7552:	464b      	mov	r3, r9
    7554:	2800      	cmp	r0, #0
    7556:	d0e7      	beq.n	7528 <_svfprintf_r+0x26c>
    7558:	465e      	mov	r6, fp
    755a:	89b3      	ldrh	r3, [r6, #12]
    755c:	980d      	ldr	r0, [sp, #52]	; 0x34
    755e:	f013 0f40 	tst.w	r3, #64	; 0x40
    7562:	bf18      	it	ne
    7564:	f04f 30ff 	movne.w	r0, #4294967295
    7568:	900d      	str	r0, [sp, #52]	; 0x34
    756a:	980d      	ldr	r0, [sp, #52]	; 0x34
    756c:	b045      	add	sp, #276	; 0x114
    756e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7572:	f01a 0f20 	tst.w	sl, #32
    7576:	f641 3044 	movw	r0, #6980	; 0x1b44
    757a:	f2c0 0001 	movt	r0, #1
    757e:	9214      	str	r2, [sp, #80]	; 0x50
    7580:	9017      	str	r0, [sp, #92]	; 0x5c
    7582:	f000 82c3 	beq.w	7b0c <_svfprintf_r+0x850>
    7586:	990a      	ldr	r1, [sp, #40]	; 0x28
    7588:	1dcb      	adds	r3, r1, #7
    758a:	f023 0307 	bic.w	r3, r3, #7
    758e:	f103 0208 	add.w	r2, r3, #8
    7592:	920a      	str	r2, [sp, #40]	; 0x28
    7594:	e9d3 6700 	ldrd	r6, r7, [r3]
    7598:	ea56 0107 	orrs.w	r1, r6, r7
    759c:	bf0c      	ite	eq
    759e:	2200      	moveq	r2, #0
    75a0:	2201      	movne	r2, #1
    75a2:	ea1a 0f02 	tst.w	sl, r2
    75a6:	f040 84bc 	bne.w	7f22 <_svfprintf_r+0xc66>
    75aa:	2302      	movs	r3, #2
    75ac:	f04f 0100 	mov.w	r1, #0
    75b0:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    75b4:	f1b8 0f00 	cmp.w	r8, #0
    75b8:	bfa8      	it	ge
    75ba:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    75be:	f1b8 0f00 	cmp.w	r8, #0
    75c2:	bf18      	it	ne
    75c4:	f042 0201 	orrne.w	r2, r2, #1
    75c8:	2a00      	cmp	r2, #0
    75ca:	f000 8160 	beq.w	788e <_svfprintf_r+0x5d2>
    75ce:	2b01      	cmp	r3, #1
    75d0:	f000 8434 	beq.w	7e3c <_svfprintf_r+0xb80>
    75d4:	2b02      	cmp	r3, #2
    75d6:	f000 8417 	beq.w	7e08 <_svfprintf_r+0xb4c>
    75da:	9916      	ldr	r1, [sp, #88]	; 0x58
    75dc:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    75e0:	9111      	str	r1, [sp, #68]	; 0x44
    75e2:	ea4f 08d6 	mov.w	r8, r6, lsr #3
    75e6:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
    75ea:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
    75ee:	f006 0007 	and.w	r0, r6, #7
    75f2:	4667      	mov	r7, ip
    75f4:	4646      	mov	r6, r8
    75f6:	3030      	adds	r0, #48	; 0x30
    75f8:	ea56 0207 	orrs.w	r2, r6, r7
    75fc:	f801 0d01 	strb.w	r0, [r1, #-1]!
    7600:	d1ef      	bne.n	75e2 <_svfprintf_r+0x326>
    7602:	f01a 0f01 	tst.w	sl, #1
    7606:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    760a:	9111      	str	r1, [sp, #68]	; 0x44
    760c:	f040 84db 	bne.w	7fc6 <_svfprintf_r+0xd0a>
    7610:	9b16      	ldr	r3, [sp, #88]	; 0x58
    7612:	1a5b      	subs	r3, r3, r1
    7614:	930e      	str	r3, [sp, #56]	; 0x38
    7616:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    7618:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
    761c:	4543      	cmp	r3, r8
    761e:	bfb8      	it	lt
    7620:	4643      	movlt	r3, r8
    7622:	930b      	str	r3, [sp, #44]	; 0x2c
    7624:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    7628:	b113      	cbz	r3, 7630 <_svfprintf_r+0x374>
    762a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    762c:	3101      	adds	r1, #1
    762e:	910b      	str	r1, [sp, #44]	; 0x2c
    7630:	f01a 0202 	ands.w	r2, sl, #2
    7634:	9213      	str	r2, [sp, #76]	; 0x4c
    7636:	d002      	beq.n	763e <_svfprintf_r+0x382>
    7638:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    763a:	3302      	adds	r3, #2
    763c:	930b      	str	r3, [sp, #44]	; 0x2c
    763e:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
    7642:	9012      	str	r0, [sp, #72]	; 0x48
    7644:	d138      	bne.n	76b8 <_svfprintf_r+0x3fc>
    7646:	990c      	ldr	r1, [sp, #48]	; 0x30
    7648:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    764a:	1a8e      	subs	r6, r1, r2
    764c:	2e00      	cmp	r6, #0
    764e:	dd33      	ble.n	76b8 <_svfprintf_r+0x3fc>
    7650:	2e10      	cmp	r6, #16
    7652:	f641 3700 	movw	r7, #6912	; 0x1b00
    7656:	bfd8      	it	le
    7658:	f2c0 0701 	movtle	r7, #1
    765c:	dd20      	ble.n	76a0 <_svfprintf_r+0x3e4>
    765e:	f04f 0810 	mov.w	r8, #16
    7662:	f2c0 0701 	movt	r7, #1
    7666:	e002      	b.n	766e <_svfprintf_r+0x3b2>
    7668:	3e10      	subs	r6, #16
    766a:	2e10      	cmp	r6, #16
    766c:	dd18      	ble.n	76a0 <_svfprintf_r+0x3e4>
    766e:	f8c4 8004 	str.w	r8, [r4, #4]
    7672:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    7674:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    7676:	3301      	adds	r3, #1
    7678:	6027      	str	r7, [r4, #0]
    767a:	3210      	adds	r2, #16
    767c:	2b07      	cmp	r3, #7
    767e:	9239      	str	r2, [sp, #228]	; 0xe4
    7680:	f104 0408 	add.w	r4, r4, #8
    7684:	9338      	str	r3, [sp, #224]	; 0xe0
    7686:	ddef      	ble.n	7668 <_svfprintf_r+0x3ac>
    7688:	9809      	ldr	r0, [sp, #36]	; 0x24
    768a:	4659      	mov	r1, fp
    768c:	aa37      	add	r2, sp, #220	; 0xdc
    768e:	464c      	mov	r4, r9
    7690:	f7ff fd86 	bl	71a0 <__sprint_r>
    7694:	2800      	cmp	r0, #0
    7696:	f47f af5f 	bne.w	7558 <_svfprintf_r+0x29c>
    769a:	3e10      	subs	r6, #16
    769c:	2e10      	cmp	r6, #16
    769e:	dce6      	bgt.n	766e <_svfprintf_r+0x3b2>
    76a0:	6066      	str	r6, [r4, #4]
    76a2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    76a4:	6027      	str	r7, [r4, #0]
    76a6:	1c5a      	adds	r2, r3, #1
    76a8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    76aa:	9238      	str	r2, [sp, #224]	; 0xe0
    76ac:	199b      	adds	r3, r3, r6
    76ae:	2a07      	cmp	r2, #7
    76b0:	9339      	str	r3, [sp, #228]	; 0xe4
    76b2:	f300 83f7 	bgt.w	7ea4 <_svfprintf_r+0xbe8>
    76b6:	3408      	adds	r4, #8
    76b8:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    76bc:	b173      	cbz	r3, 76dc <_svfprintf_r+0x420>
    76be:	2301      	movs	r3, #1
    76c0:	6063      	str	r3, [r4, #4]
    76c2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    76c4:	aa43      	add	r2, sp, #268	; 0x10c
    76c6:	3203      	adds	r2, #3
    76c8:	6022      	str	r2, [r4, #0]
    76ca:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    76cc:	3301      	adds	r3, #1
    76ce:	9338      	str	r3, [sp, #224]	; 0xe0
    76d0:	3201      	adds	r2, #1
    76d2:	2b07      	cmp	r3, #7
    76d4:	9239      	str	r2, [sp, #228]	; 0xe4
    76d6:	f300 8340 	bgt.w	7d5a <_svfprintf_r+0xa9e>
    76da:	3408      	adds	r4, #8
    76dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
    76de:	b16b      	cbz	r3, 76fc <_svfprintf_r+0x440>
    76e0:	2302      	movs	r3, #2
    76e2:	6063      	str	r3, [r4, #4]
    76e4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    76e6:	aa43      	add	r2, sp, #268	; 0x10c
    76e8:	6022      	str	r2, [r4, #0]
    76ea:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    76ec:	3301      	adds	r3, #1
    76ee:	9338      	str	r3, [sp, #224]	; 0xe0
    76f0:	3202      	adds	r2, #2
    76f2:	2b07      	cmp	r3, #7
    76f4:	9239      	str	r2, [sp, #228]	; 0xe4
    76f6:	f300 833a 	bgt.w	7d6e <_svfprintf_r+0xab2>
    76fa:	3408      	adds	r4, #8
    76fc:	9812      	ldr	r0, [sp, #72]	; 0x48
    76fe:	2880      	cmp	r0, #128	; 0x80
    7700:	f000 82b2 	beq.w	7c68 <_svfprintf_r+0x9ac>
    7704:	9815      	ldr	r0, [sp, #84]	; 0x54
    7706:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    7708:	1ac6      	subs	r6, r0, r3
    770a:	2e00      	cmp	r6, #0
    770c:	dd2e      	ble.n	776c <_svfprintf_r+0x4b0>
    770e:	2e10      	cmp	r6, #16
    7710:	4fa7      	ldr	r7, [pc, #668]	; (79b0 <_svfprintf_r+0x6f4>)
    7712:	bfc8      	it	gt
    7714:	f04f 0810 	movgt.w	r8, #16
    7718:	dc03      	bgt.n	7722 <_svfprintf_r+0x466>
    771a:	e01b      	b.n	7754 <_svfprintf_r+0x498>
    771c:	3e10      	subs	r6, #16
    771e:	2e10      	cmp	r6, #16
    7720:	dd18      	ble.n	7754 <_svfprintf_r+0x498>
    7722:	f8c4 8004 	str.w	r8, [r4, #4]
    7726:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    7728:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    772a:	3301      	adds	r3, #1
    772c:	6027      	str	r7, [r4, #0]
    772e:	3210      	adds	r2, #16
    7730:	2b07      	cmp	r3, #7
    7732:	9239      	str	r2, [sp, #228]	; 0xe4
    7734:	f104 0408 	add.w	r4, r4, #8
    7738:	9338      	str	r3, [sp, #224]	; 0xe0
    773a:	ddef      	ble.n	771c <_svfprintf_r+0x460>
    773c:	9809      	ldr	r0, [sp, #36]	; 0x24
    773e:	4659      	mov	r1, fp
    7740:	aa37      	add	r2, sp, #220	; 0xdc
    7742:	464c      	mov	r4, r9
    7744:	f7ff fd2c 	bl	71a0 <__sprint_r>
    7748:	2800      	cmp	r0, #0
    774a:	f47f af05 	bne.w	7558 <_svfprintf_r+0x29c>
    774e:	3e10      	subs	r6, #16
    7750:	2e10      	cmp	r6, #16
    7752:	dce6      	bgt.n	7722 <_svfprintf_r+0x466>
    7754:	6066      	str	r6, [r4, #4]
    7756:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    7758:	6027      	str	r7, [r4, #0]
    775a:	1c5a      	adds	r2, r3, #1
    775c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    775e:	9238      	str	r2, [sp, #224]	; 0xe0
    7760:	199b      	adds	r3, r3, r6
    7762:	2a07      	cmp	r2, #7
    7764:	9339      	str	r3, [sp, #228]	; 0xe4
    7766:	f300 82ee 	bgt.w	7d46 <_svfprintf_r+0xa8a>
    776a:	3408      	adds	r4, #8
    776c:	f41a 7f80 	tst.w	sl, #256	; 0x100
    7770:	f040 8219 	bne.w	7ba6 <_svfprintf_r+0x8ea>
    7774:	990e      	ldr	r1, [sp, #56]	; 0x38
    7776:	9a11      	ldr	r2, [sp, #68]	; 0x44
    7778:	6061      	str	r1, [r4, #4]
    777a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    777c:	6022      	str	r2, [r4, #0]
    777e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    7780:	3301      	adds	r3, #1
    7782:	9338      	str	r3, [sp, #224]	; 0xe0
    7784:	1852      	adds	r2, r2, r1
    7786:	2b07      	cmp	r3, #7
    7788:	9239      	str	r2, [sp, #228]	; 0xe4
    778a:	f77f aeb1 	ble.w	74f0 <_svfprintf_r+0x234>
    778e:	9809      	ldr	r0, [sp, #36]	; 0x24
    7790:	4659      	mov	r1, fp
    7792:	aa37      	add	r2, sp, #220	; 0xdc
    7794:	f7ff fd04 	bl	71a0 <__sprint_r>
    7798:	2800      	cmp	r0, #0
    779a:	f47f aedd 	bne.w	7558 <_svfprintf_r+0x29c>
    779e:	f01a 0f04 	tst.w	sl, #4
    77a2:	464b      	mov	r3, r9
    77a4:	f47f aeaa 	bne.w	74fc <_svfprintf_r+0x240>
    77a8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    77aa:	980d      	ldr	r0, [sp, #52]	; 0x34
    77ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    77ae:	990c      	ldr	r1, [sp, #48]	; 0x30
    77b0:	428a      	cmp	r2, r1
    77b2:	bfac      	ite	ge
    77b4:	1880      	addge	r0, r0, r2
    77b6:	1840      	addlt	r0, r0, r1
    77b8:	900d      	str	r0, [sp, #52]	; 0x34
    77ba:	2b00      	cmp	r3, #0
    77bc:	f040 829e 	bne.w	7cfc <_svfprintf_r+0xa40>
    77c0:	2300      	movs	r3, #0
    77c2:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
    77c6:	9338      	str	r3, [sp, #224]	; 0xe0
    77c8:	464c      	mov	r4, r9
    77ca:	e5a1      	b.n	7310 <_svfprintf_r+0x54>
    77cc:	9214      	str	r2, [sp, #80]	; 0x50
    77ce:	2a00      	cmp	r2, #0
    77d0:	f000 8504 	beq.w	81dc <_svfprintf_r+0xf20>
    77d4:	2001      	movs	r0, #1
    77d6:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
    77da:	f04f 0100 	mov.w	r1, #0
    77de:	aa2d      	add	r2, sp, #180	; 0xb4
    77e0:	900b      	str	r0, [sp, #44]	; 0x2c
    77e2:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    77e6:	9211      	str	r2, [sp, #68]	; 0x44
    77e8:	900e      	str	r0, [sp, #56]	; 0x38
    77ea:	2100      	movs	r1, #0
    77ec:	9115      	str	r1, [sp, #84]	; 0x54
    77ee:	e71f      	b.n	7630 <_svfprintf_r+0x374>
    77f0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    77f4:	2b00      	cmp	r3, #0
    77f6:	f040 840c 	bne.w	8012 <_svfprintf_r+0xd56>
    77fa:	990a      	ldr	r1, [sp, #40]	; 0x28
    77fc:	462b      	mov	r3, r5
    77fe:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
    7802:	782a      	ldrb	r2, [r5, #0]
    7804:	910a      	str	r1, [sp, #40]	; 0x28
    7806:	e5c2      	b.n	738e <_svfprintf_r+0xd2>
    7808:	990a      	ldr	r1, [sp, #40]	; 0x28
    780a:	f04a 0a01 	orr.w	sl, sl, #1
    780e:	782a      	ldrb	r2, [r5, #0]
    7810:	462b      	mov	r3, r5
    7812:	910a      	str	r1, [sp, #40]	; 0x28
    7814:	e5bb      	b.n	738e <_svfprintf_r+0xd2>
    7816:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7818:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    781a:	681b      	ldr	r3, [r3, #0]
    781c:	1d11      	adds	r1, r2, #4
    781e:	2b00      	cmp	r3, #0
    7820:	930c      	str	r3, [sp, #48]	; 0x30
    7822:	f2c0 85b2 	blt.w	838a <_svfprintf_r+0x10ce>
    7826:	782a      	ldrb	r2, [r5, #0]
    7828:	462b      	mov	r3, r5
    782a:	910a      	str	r1, [sp, #40]	; 0x28
    782c:	e5af      	b.n	738e <_svfprintf_r+0xd2>
    782e:	990a      	ldr	r1, [sp, #40]	; 0x28
    7830:	462b      	mov	r3, r5
    7832:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
    7836:	782a      	ldrb	r2, [r5, #0]
    7838:	910a      	str	r1, [sp, #40]	; 0x28
    783a:	e5a8      	b.n	738e <_svfprintf_r+0xd2>
    783c:	f04a 0a10 	orr.w	sl, sl, #16
    7840:	9214      	str	r2, [sp, #80]	; 0x50
    7842:	f01a 0f20 	tst.w	sl, #32
    7846:	f000 8187 	beq.w	7b58 <_svfprintf_r+0x89c>
    784a:	980a      	ldr	r0, [sp, #40]	; 0x28
    784c:	1dc3      	adds	r3, r0, #7
    784e:	f023 0307 	bic.w	r3, r3, #7
    7852:	f103 0108 	add.w	r1, r3, #8
    7856:	910a      	str	r1, [sp, #40]	; 0x28
    7858:	e9d3 6700 	ldrd	r6, r7, [r3]
    785c:	2e00      	cmp	r6, #0
    785e:	f177 0000 	sbcs.w	r0, r7, #0
    7862:	f2c0 8376 	blt.w	7f52 <_svfprintf_r+0xc96>
    7866:	ea56 0107 	orrs.w	r1, r6, r7
    786a:	f04f 0301 	mov.w	r3, #1
    786e:	bf0c      	ite	eq
    7870:	2200      	moveq	r2, #0
    7872:	2201      	movne	r2, #1
    7874:	f1b8 0f00 	cmp.w	r8, #0
    7878:	bfa8      	it	ge
    787a:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
    787e:	f1b8 0f00 	cmp.w	r8, #0
    7882:	bf18      	it	ne
    7884:	f042 0201 	orrne.w	r2, r2, #1
    7888:	2a00      	cmp	r2, #0
    788a:	f47f aea0 	bne.w	75ce <_svfprintf_r+0x312>
    788e:	2b00      	cmp	r3, #0
    7890:	f040 81e5 	bne.w	7c5e <_svfprintf_r+0x9a2>
    7894:	f01a 0f01 	tst.w	sl, #1
    7898:	f000 81e1 	beq.w	7c5e <_svfprintf_r+0x9a2>
    789c:	2330      	movs	r3, #48	; 0x30
    789e:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
    78a2:	ab2d      	add	r3, sp, #180	; 0xb4
    78a4:	2001      	movs	r0, #1
    78a6:	3327      	adds	r3, #39	; 0x27
    78a8:	900e      	str	r0, [sp, #56]	; 0x38
    78aa:	9311      	str	r3, [sp, #68]	; 0x44
    78ac:	e6b3      	b.n	7616 <_svfprintf_r+0x35a>
    78ae:	f01a 0f08 	tst.w	sl, #8
    78b2:	9214      	str	r2, [sp, #80]	; 0x50
    78b4:	f000 83bf 	beq.w	8036 <_svfprintf_r+0xd7a>
    78b8:	980a      	ldr	r0, [sp, #40]	; 0x28
    78ba:	1dc3      	adds	r3, r0, #7
    78bc:	f023 0307 	bic.w	r3, r3, #7
    78c0:	f103 0108 	add.w	r1, r3, #8
    78c4:	910a      	str	r1, [sp, #40]	; 0x28
    78c6:	685e      	ldr	r6, [r3, #4]
    78c8:	681f      	ldr	r7, [r3, #0]
    78ca:	9619      	str	r6, [sp, #100]	; 0x64
    78cc:	9710      	str	r7, [sp, #64]	; 0x40
    78ce:	4638      	mov	r0, r7
    78d0:	4631      	mov	r1, r6
    78d2:	f006 fe83 	bl	e5dc <__isinfd>
    78d6:	4603      	mov	r3, r0
    78d8:	2800      	cmp	r0, #0
    78da:	f000 8493 	beq.w	8204 <_svfprintf_r+0xf48>
    78de:	4638      	mov	r0, r7
    78e0:	2200      	movs	r2, #0
    78e2:	2300      	movs	r3, #0
    78e4:	4631      	mov	r1, r6
    78e6:	f009 fa45 	bl	10d74 <__aeabi_dcmplt>
    78ea:	2800      	cmp	r0, #0
    78ec:	f040 8415 	bne.w	811a <_svfprintf_r+0xe5e>
    78f0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    78f4:	2003      	movs	r0, #3
    78f6:	f641 3238 	movw	r2, #6968	; 0x1b38
    78fa:	f641 3134 	movw	r1, #6964	; 0x1b34
    78fe:	900b      	str	r0, [sp, #44]	; 0x2c
    7900:	9814      	ldr	r0, [sp, #80]	; 0x50
    7902:	f2c0 0101 	movt	r1, #1
    7906:	f2c0 0201 	movt	r2, #1
    790a:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    790e:	2847      	cmp	r0, #71	; 0x47
    7910:	bfd8      	it	le
    7912:	460a      	movle	r2, r1
    7914:	2103      	movs	r1, #3
    7916:	9211      	str	r2, [sp, #68]	; 0x44
    7918:	2200      	movs	r2, #0
    791a:	910e      	str	r1, [sp, #56]	; 0x38
    791c:	9215      	str	r2, [sp, #84]	; 0x54
    791e:	e683      	b.n	7628 <_svfprintf_r+0x36c>
    7920:	990a      	ldr	r1, [sp, #40]	; 0x28
    7922:	f04a 0a08 	orr.w	sl, sl, #8
    7926:	782a      	ldrb	r2, [r5, #0]
    7928:	462b      	mov	r3, r5
    792a:	910a      	str	r1, [sp, #40]	; 0x28
    792c:	e52f      	b.n	738e <_svfprintf_r+0xd2>
    792e:	990a      	ldr	r1, [sp, #40]	; 0x28
    7930:	782a      	ldrb	r2, [r5, #0]
    7932:	f04a 0a04 	orr.w	sl, sl, #4
    7936:	462b      	mov	r3, r5
    7938:	910a      	str	r1, [sp, #40]	; 0x28
    793a:	e528      	b.n	738e <_svfprintf_r+0xd2>
    793c:	462b      	mov	r3, r5
    793e:	f813 2b01 	ldrb.w	r2, [r3], #1
    7942:	2a2a      	cmp	r2, #42	; 0x2a
    7944:	f000 86cf 	beq.w	86e6 <_svfprintf_r+0x142a>
    7948:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    794c:	2909      	cmp	r1, #9
    794e:	bf88      	it	hi
    7950:	f04f 0800 	movhi.w	r8, #0
    7954:	d810      	bhi.n	7978 <_svfprintf_r+0x6bc>
    7956:	3502      	adds	r5, #2
    7958:	f04f 0800 	mov.w	r8, #0
    795c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    7960:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    7964:	462b      	mov	r3, r5
    7966:	3501      	adds	r5, #1
    7968:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    796c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    7970:	2909      	cmp	r1, #9
    7972:	d9f3      	bls.n	795c <_svfprintf_r+0x6a0>
    7974:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
    7978:	461d      	mov	r5, r3
    797a:	e509      	b.n	7390 <_svfprintf_r+0xd4>
    797c:	990a      	ldr	r1, [sp, #40]	; 0x28
    797e:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
    7982:	782a      	ldrb	r2, [r5, #0]
    7984:	462b      	mov	r3, r5
    7986:	910a      	str	r1, [sp, #40]	; 0x28
    7988:	e501      	b.n	738e <_svfprintf_r+0xd2>
    798a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    798e:	2600      	movs	r6, #0
    7990:	462b      	mov	r3, r5
    7992:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    7996:	f813 2b01 	ldrb.w	r2, [r3], #1
    799a:	eb01 0646 	add.w	r6, r1, r6, lsl #1
    799e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    79a2:	461d      	mov	r5, r3
    79a4:	2909      	cmp	r1, #9
    79a6:	d9f3      	bls.n	7990 <_svfprintf_r+0x6d4>
    79a8:	960c      	str	r6, [sp, #48]	; 0x30
    79aa:	461d      	mov	r5, r3
    79ac:	e4f0      	b.n	7390 <_svfprintf_r+0xd4>
    79ae:	bf00      	nop
    79b0:	00011b10 	.word	0x00011b10
    79b4:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
    79b8:	990a      	ldr	r1, [sp, #40]	; 0x28
    79ba:	e734      	b.n	7826 <_svfprintf_r+0x56a>
    79bc:	782a      	ldrb	r2, [r5, #0]
    79be:	2a6c      	cmp	r2, #108	; 0x6c
    79c0:	f000 8418 	beq.w	81f4 <_svfprintf_r+0xf38>
    79c4:	990a      	ldr	r1, [sp, #40]	; 0x28
    79c6:	f04a 0a10 	orr.w	sl, sl, #16
    79ca:	462b      	mov	r3, r5
    79cc:	910a      	str	r1, [sp, #40]	; 0x28
    79ce:	e4de      	b.n	738e <_svfprintf_r+0xd2>
    79d0:	f01a 0f20 	tst.w	sl, #32
    79d4:	f000 8323 	beq.w	801e <_svfprintf_r+0xd62>
    79d8:	990a      	ldr	r1, [sp, #40]	; 0x28
    79da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    79dc:	680b      	ldr	r3, [r1, #0]
    79de:	4610      	mov	r0, r2
    79e0:	ea4f 71e0 	mov.w	r1, r0, asr #31
    79e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    79e6:	e9c3 0100 	strd	r0, r1, [r3]
    79ea:	f102 0a04 	add.w	sl, r2, #4
    79ee:	e48f      	b.n	7310 <_svfprintf_r+0x54>
    79f0:	f01a 0320 	ands.w	r3, sl, #32
    79f4:	9214      	str	r2, [sp, #80]	; 0x50
    79f6:	f000 80c7 	beq.w	7b88 <_svfprintf_r+0x8cc>
    79fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    79fc:	1dda      	adds	r2, r3, #7
    79fe:	2300      	movs	r3, #0
    7a00:	f022 0207 	bic.w	r2, r2, #7
    7a04:	f102 0008 	add.w	r0, r2, #8
    7a08:	900a      	str	r0, [sp, #40]	; 0x28
    7a0a:	e9d2 6700 	ldrd	r6, r7, [r2]
    7a0e:	ea56 0107 	orrs.w	r1, r6, r7
    7a12:	bf0c      	ite	eq
    7a14:	2200      	moveq	r2, #0
    7a16:	2201      	movne	r2, #1
    7a18:	e5c8      	b.n	75ac <_svfprintf_r+0x2f0>
    7a1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7a1c:	f641 3044 	movw	r0, #6980	; 0x1b44
    7a20:	990a      	ldr	r1, [sp, #40]	; 0x28
    7a22:	2378      	movs	r3, #120	; 0x78
    7a24:	f2c0 0001 	movt	r0, #1
    7a28:	9314      	str	r3, [sp, #80]	; 0x50
    7a2a:	6816      	ldr	r6, [r2, #0]
    7a2c:	3104      	adds	r1, #4
    7a2e:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
    7a32:	f04a 0a02 	orr.w	sl, sl, #2
    7a36:	2330      	movs	r3, #48	; 0x30
    7a38:	1e32      	subs	r2, r6, #0
    7a3a:	bf18      	it	ne
    7a3c:	2201      	movne	r2, #1
    7a3e:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
    7a42:	4636      	mov	r6, r6
    7a44:	f04f 0700 	mov.w	r7, #0
    7a48:	9017      	str	r0, [sp, #92]	; 0x5c
    7a4a:	2302      	movs	r3, #2
    7a4c:	910a      	str	r1, [sp, #40]	; 0x28
    7a4e:	e5ad      	b.n	75ac <_svfprintf_r+0x2f0>
    7a50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7a52:	9214      	str	r2, [sp, #80]	; 0x50
    7a54:	f04f 0200 	mov.w	r2, #0
    7a58:	1d18      	adds	r0, r3, #4
    7a5a:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
    7a5e:	681b      	ldr	r3, [r3, #0]
    7a60:	900a      	str	r0, [sp, #40]	; 0x28
    7a62:	9311      	str	r3, [sp, #68]	; 0x44
    7a64:	2b00      	cmp	r3, #0
    7a66:	f000 854d 	beq.w	8504 <_svfprintf_r+0x1248>
    7a6a:	f1b8 0f00 	cmp.w	r8, #0
    7a6e:	9811      	ldr	r0, [sp, #68]	; 0x44
    7a70:	f2c0 852a 	blt.w	84c8 <_svfprintf_r+0x120c>
    7a74:	2100      	movs	r1, #0
    7a76:	4642      	mov	r2, r8
    7a78:	f005 fd5e 	bl	d538 <memchr>
    7a7c:	4603      	mov	r3, r0
    7a7e:	2800      	cmp	r0, #0
    7a80:	f000 856e 	beq.w	8560 <_svfprintf_r+0x12a4>
    7a84:	9811      	ldr	r0, [sp, #68]	; 0x44
    7a86:	1a1b      	subs	r3, r3, r0
    7a88:	930e      	str	r3, [sp, #56]	; 0x38
    7a8a:	4543      	cmp	r3, r8
    7a8c:	f340 8482 	ble.w	8394 <_svfprintf_r+0x10d8>
    7a90:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    7a94:	2100      	movs	r1, #0
    7a96:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    7a9a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    7a9e:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    7aa2:	9115      	str	r1, [sp, #84]	; 0x54
    7aa4:	e5c0      	b.n	7628 <_svfprintf_r+0x36c>
    7aa6:	f01a 0f20 	tst.w	sl, #32
    7aaa:	9214      	str	r2, [sp, #80]	; 0x50
    7aac:	d010      	beq.n	7ad0 <_svfprintf_r+0x814>
    7aae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7ab0:	1dda      	adds	r2, r3, #7
    7ab2:	2301      	movs	r3, #1
    7ab4:	e7a4      	b.n	7a00 <_svfprintf_r+0x744>
    7ab6:	990a      	ldr	r1, [sp, #40]	; 0x28
    7ab8:	f04a 0a20 	orr.w	sl, sl, #32
    7abc:	782a      	ldrb	r2, [r5, #0]
    7abe:	462b      	mov	r3, r5
    7ac0:	910a      	str	r1, [sp, #40]	; 0x28
    7ac2:	e464      	b.n	738e <_svfprintf_r+0xd2>
    7ac4:	f04a 0a10 	orr.w	sl, sl, #16
    7ac8:	9214      	str	r2, [sp, #80]	; 0x50
    7aca:	f01a 0f20 	tst.w	sl, #32
    7ace:	d1ee      	bne.n	7aae <_svfprintf_r+0x7f2>
    7ad0:	f01a 0f10 	tst.w	sl, #16
    7ad4:	f040 8254 	bne.w	7f80 <_svfprintf_r+0xcc4>
    7ad8:	f01a 0f40 	tst.w	sl, #64	; 0x40
    7adc:	f000 8250 	beq.w	7f80 <_svfprintf_r+0xcc4>
    7ae0:	980a      	ldr	r0, [sp, #40]	; 0x28
    7ae2:	2301      	movs	r3, #1
    7ae4:	1d01      	adds	r1, r0, #4
    7ae6:	910a      	str	r1, [sp, #40]	; 0x28
    7ae8:	8806      	ldrh	r6, [r0, #0]
    7aea:	1e32      	subs	r2, r6, #0
    7aec:	bf18      	it	ne
    7aee:	2201      	movne	r2, #1
    7af0:	4636      	mov	r6, r6
    7af2:	f04f 0700 	mov.w	r7, #0
    7af6:	e559      	b.n	75ac <_svfprintf_r+0x2f0>
    7af8:	f01a 0f20 	tst.w	sl, #32
    7afc:	9214      	str	r2, [sp, #80]	; 0x50
    7afe:	f641 3220 	movw	r2, #6944	; 0x1b20
    7b02:	f2c0 0201 	movt	r2, #1
    7b06:	9217      	str	r2, [sp, #92]	; 0x5c
    7b08:	f47f ad3d 	bne.w	7586 <_svfprintf_r+0x2ca>
    7b0c:	f01a 0f10 	tst.w	sl, #16
    7b10:	f040 822d 	bne.w	7f6e <_svfprintf_r+0xcb2>
    7b14:	f01a 0f40 	tst.w	sl, #64	; 0x40
    7b18:	f000 8229 	beq.w	7f6e <_svfprintf_r+0xcb2>
    7b1c:	990a      	ldr	r1, [sp, #40]	; 0x28
    7b1e:	1d0a      	adds	r2, r1, #4
    7b20:	920a      	str	r2, [sp, #40]	; 0x28
    7b22:	880e      	ldrh	r6, [r1, #0]
    7b24:	4636      	mov	r6, r6
    7b26:	f04f 0700 	mov.w	r7, #0
    7b2a:	e535      	b.n	7598 <_svfprintf_r+0x2dc>
    7b2c:	9214      	str	r2, [sp, #80]	; 0x50
    7b2e:	2001      	movs	r0, #1
    7b30:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7b32:	f04f 0100 	mov.w	r1, #0
    7b36:	900b      	str	r0, [sp, #44]	; 0x2c
    7b38:	900e      	str	r0, [sp, #56]	; 0x38
    7b3a:	6813      	ldr	r3, [r2, #0]
    7b3c:	3204      	adds	r2, #4
    7b3e:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
    7b42:	920a      	str	r2, [sp, #40]	; 0x28
    7b44:	aa2d      	add	r2, sp, #180	; 0xb4
    7b46:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
    7b4a:	9211      	str	r2, [sp, #68]	; 0x44
    7b4c:	e64d      	b.n	77ea <_svfprintf_r+0x52e>
    7b4e:	f01a 0f20 	tst.w	sl, #32
    7b52:	9214      	str	r2, [sp, #80]	; 0x50
    7b54:	f47f ae79 	bne.w	784a <_svfprintf_r+0x58e>
    7b58:	f01a 0f10 	tst.w	sl, #16
    7b5c:	f040 81ed 	bne.w	7f3a <_svfprintf_r+0xc7e>
    7b60:	f01a 0f40 	tst.w	sl, #64	; 0x40
    7b64:	f000 81e9 	beq.w	7f3a <_svfprintf_r+0xc7e>
    7b68:	980a      	ldr	r0, [sp, #40]	; 0x28
    7b6a:	1d01      	adds	r1, r0, #4
    7b6c:	910a      	str	r1, [sp, #40]	; 0x28
    7b6e:	f9b0 6000 	ldrsh.w	r6, [r0]
    7b72:	4636      	mov	r6, r6
    7b74:	ea4f 77e6 	mov.w	r7, r6, asr #31
    7b78:	e670      	b.n	785c <_svfprintf_r+0x5a0>
    7b7a:	f04a 0a10 	orr.w	sl, sl, #16
    7b7e:	9214      	str	r2, [sp, #80]	; 0x50
    7b80:	f01a 0320 	ands.w	r3, sl, #32
    7b84:	f47f af39 	bne.w	79fa <_svfprintf_r+0x73e>
    7b88:	f01a 0210 	ands.w	r2, sl, #16
    7b8c:	f000 825f 	beq.w	804e <_svfprintf_r+0xd92>
    7b90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7b92:	1d10      	adds	r0, r2, #4
    7b94:	900a      	str	r0, [sp, #40]	; 0x28
    7b96:	6816      	ldr	r6, [r2, #0]
    7b98:	1e32      	subs	r2, r6, #0
    7b9a:	bf18      	it	ne
    7b9c:	2201      	movne	r2, #1
    7b9e:	4636      	mov	r6, r6
    7ba0:	f04f 0700 	mov.w	r7, #0
    7ba4:	e502      	b.n	75ac <_svfprintf_r+0x2f0>
    7ba6:	9b14      	ldr	r3, [sp, #80]	; 0x50
    7ba8:	2b65      	cmp	r3, #101	; 0x65
    7baa:	f77f ac5a 	ble.w	7462 <_svfprintf_r+0x1a6>
    7bae:	9810      	ldr	r0, [sp, #64]	; 0x40
    7bb0:	2200      	movs	r2, #0
    7bb2:	2300      	movs	r3, #0
    7bb4:	9919      	ldr	r1, [sp, #100]	; 0x64
    7bb6:	f009 f8d3 	bl	10d60 <__aeabi_dcmpeq>
    7bba:	2800      	cmp	r0, #0
    7bbc:	f000 80e1 	beq.w	7d82 <_svfprintf_r+0xac6>
    7bc0:	2301      	movs	r3, #1
    7bc2:	6063      	str	r3, [r4, #4]
    7bc4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    7bc6:	f641 3360 	movw	r3, #7008	; 0x1b60
    7bca:	f2c0 0301 	movt	r3, #1
    7bce:	6023      	str	r3, [r4, #0]
    7bd0:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    7bd2:	3201      	adds	r2, #1
    7bd4:	9238      	str	r2, [sp, #224]	; 0xe0
    7bd6:	3301      	adds	r3, #1
    7bd8:	2a07      	cmp	r2, #7
    7bda:	9339      	str	r3, [sp, #228]	; 0xe4
    7bdc:	bfd8      	it	le
    7bde:	f104 0308 	addle.w	r3, r4, #8
    7be2:	f300 829f 	bgt.w	8124 <_svfprintf_r+0xe68>
    7be6:	9a42      	ldr	r2, [sp, #264]	; 0x108
    7be8:	9818      	ldr	r0, [sp, #96]	; 0x60
    7bea:	4282      	cmp	r2, r0
    7bec:	db03      	blt.n	7bf6 <_svfprintf_r+0x93a>
    7bee:	f01a 0f01 	tst.w	sl, #1
    7bf2:	f43f ac7f 	beq.w	74f4 <_svfprintf_r+0x238>
    7bf6:	991b      	ldr	r1, [sp, #108]	; 0x6c
    7bf8:	2201      	movs	r2, #1
    7bfa:	605a      	str	r2, [r3, #4]
    7bfc:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    7bfe:	6019      	str	r1, [r3, #0]
    7c00:	9939      	ldr	r1, [sp, #228]	; 0xe4
    7c02:	3201      	adds	r2, #1
    7c04:	9238      	str	r2, [sp, #224]	; 0xe0
    7c06:	3101      	adds	r1, #1
    7c08:	2a07      	cmp	r2, #7
    7c0a:	9139      	str	r1, [sp, #228]	; 0xe4
    7c0c:	f300 83eb 	bgt.w	83e6 <_svfprintf_r+0x112a>
    7c10:	3308      	adds	r3, #8
    7c12:	9a18      	ldr	r2, [sp, #96]	; 0x60
    7c14:	1e56      	subs	r6, r2, #1
    7c16:	2e00      	cmp	r6, #0
    7c18:	f77f ac6c 	ble.w	74f4 <_svfprintf_r+0x238>
    7c1c:	2e10      	cmp	r6, #16
    7c1e:	4fa0      	ldr	r7, [pc, #640]	; (7ea0 <_svfprintf_r+0xbe4>)
    7c20:	f340 81e9 	ble.w	7ff6 <_svfprintf_r+0xd3a>
    7c24:	2410      	movs	r4, #16
    7c26:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    7c2a:	e003      	b.n	7c34 <_svfprintf_r+0x978>
    7c2c:	3e10      	subs	r6, #16
    7c2e:	2e10      	cmp	r6, #16
    7c30:	f340 81e1 	ble.w	7ff6 <_svfprintf_r+0xd3a>
    7c34:	605c      	str	r4, [r3, #4]
    7c36:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    7c38:	9939      	ldr	r1, [sp, #228]	; 0xe4
    7c3a:	3201      	adds	r2, #1
    7c3c:	601f      	str	r7, [r3, #0]
    7c3e:	3110      	adds	r1, #16
    7c40:	2a07      	cmp	r2, #7
    7c42:	9139      	str	r1, [sp, #228]	; 0xe4
    7c44:	f103 0308 	add.w	r3, r3, #8
    7c48:	9238      	str	r2, [sp, #224]	; 0xe0
    7c4a:	ddef      	ble.n	7c2c <_svfprintf_r+0x970>
    7c4c:	9809      	ldr	r0, [sp, #36]	; 0x24
    7c4e:	4659      	mov	r1, fp
    7c50:	4642      	mov	r2, r8
    7c52:	f7ff faa5 	bl	71a0 <__sprint_r>
    7c56:	464b      	mov	r3, r9
    7c58:	2800      	cmp	r0, #0
    7c5a:	d0e7      	beq.n	7c2c <_svfprintf_r+0x970>
    7c5c:	e47c      	b.n	7558 <_svfprintf_r+0x29c>
    7c5e:	9916      	ldr	r1, [sp, #88]	; 0x58
    7c60:	2200      	movs	r2, #0
    7c62:	920e      	str	r2, [sp, #56]	; 0x38
    7c64:	9111      	str	r1, [sp, #68]	; 0x44
    7c66:	e4d6      	b.n	7616 <_svfprintf_r+0x35a>
    7c68:	990c      	ldr	r1, [sp, #48]	; 0x30
    7c6a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    7c6c:	1a8e      	subs	r6, r1, r2
    7c6e:	2e00      	cmp	r6, #0
    7c70:	f77f ad48 	ble.w	7704 <_svfprintf_r+0x448>
    7c74:	2e10      	cmp	r6, #16
    7c76:	4f8a      	ldr	r7, [pc, #552]	; (7ea0 <_svfprintf_r+0xbe4>)
    7c78:	bfc8      	it	gt
    7c7a:	f04f 0810 	movgt.w	r8, #16
    7c7e:	dc03      	bgt.n	7c88 <_svfprintf_r+0x9cc>
    7c80:	e01b      	b.n	7cba <_svfprintf_r+0x9fe>
    7c82:	3e10      	subs	r6, #16
    7c84:	2e10      	cmp	r6, #16
    7c86:	dd18      	ble.n	7cba <_svfprintf_r+0x9fe>
    7c88:	f8c4 8004 	str.w	r8, [r4, #4]
    7c8c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    7c8e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    7c90:	3301      	adds	r3, #1
    7c92:	6027      	str	r7, [r4, #0]
    7c94:	3210      	adds	r2, #16
    7c96:	2b07      	cmp	r3, #7
    7c98:	9239      	str	r2, [sp, #228]	; 0xe4
    7c9a:	f104 0408 	add.w	r4, r4, #8
    7c9e:	9338      	str	r3, [sp, #224]	; 0xe0
    7ca0:	ddef      	ble.n	7c82 <_svfprintf_r+0x9c6>
    7ca2:	9809      	ldr	r0, [sp, #36]	; 0x24
    7ca4:	4659      	mov	r1, fp
    7ca6:	aa37      	add	r2, sp, #220	; 0xdc
    7ca8:	464c      	mov	r4, r9
    7caa:	f7ff fa79 	bl	71a0 <__sprint_r>
    7cae:	2800      	cmp	r0, #0
    7cb0:	f47f ac52 	bne.w	7558 <_svfprintf_r+0x29c>
    7cb4:	3e10      	subs	r6, #16
    7cb6:	2e10      	cmp	r6, #16
    7cb8:	dce6      	bgt.n	7c88 <_svfprintf_r+0x9cc>
    7cba:	6066      	str	r6, [r4, #4]
    7cbc:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    7cbe:	6027      	str	r7, [r4, #0]
    7cc0:	1c5a      	adds	r2, r3, #1
    7cc2:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    7cc4:	9238      	str	r2, [sp, #224]	; 0xe0
    7cc6:	199b      	adds	r3, r3, r6
    7cc8:	2a07      	cmp	r2, #7
    7cca:	9339      	str	r3, [sp, #228]	; 0xe4
    7ccc:	f300 8188 	bgt.w	7fe0 <_svfprintf_r+0xd24>
    7cd0:	3408      	adds	r4, #8
    7cd2:	e517      	b.n	7704 <_svfprintf_r+0x448>
    7cd4:	605e      	str	r6, [r3, #4]
    7cd6:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    7cd8:	601f      	str	r7, [r3, #0]
    7cda:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    7cdc:	3201      	adds	r2, #1
    7cde:	9238      	str	r2, [sp, #224]	; 0xe0
    7ce0:	18f3      	adds	r3, r6, r3
    7ce2:	2a07      	cmp	r2, #7
    7ce4:	9339      	str	r3, [sp, #228]	; 0xe4
    7ce6:	f77f ad60 	ble.w	77aa <_svfprintf_r+0x4ee>
    7cea:	9809      	ldr	r0, [sp, #36]	; 0x24
    7cec:	4659      	mov	r1, fp
    7cee:	aa37      	add	r2, sp, #220	; 0xdc
    7cf0:	f7ff fa56 	bl	71a0 <__sprint_r>
    7cf4:	2800      	cmp	r0, #0
    7cf6:	f43f ad57 	beq.w	77a8 <_svfprintf_r+0x4ec>
    7cfa:	e42d      	b.n	7558 <_svfprintf_r+0x29c>
    7cfc:	9809      	ldr	r0, [sp, #36]	; 0x24
    7cfe:	4659      	mov	r1, fp
    7d00:	aa37      	add	r2, sp, #220	; 0xdc
    7d02:	f7ff fa4d 	bl	71a0 <__sprint_r>
    7d06:	2800      	cmp	r0, #0
    7d08:	f43f ad5a 	beq.w	77c0 <_svfprintf_r+0x504>
    7d0c:	e424      	b.n	7558 <_svfprintf_r+0x29c>
    7d0e:	f01a 0f01 	tst.w	sl, #1
    7d12:	f47f abaa 	bne.w	746a <_svfprintf_r+0x1ae>
    7d16:	2301      	movs	r3, #1
    7d18:	6063      	str	r3, [r4, #4]
    7d1a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    7d1c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    7d1e:	3301      	adds	r3, #1
    7d20:	9911      	ldr	r1, [sp, #68]	; 0x44
    7d22:	3201      	adds	r2, #1
    7d24:	2b07      	cmp	r3, #7
    7d26:	9239      	str	r2, [sp, #228]	; 0xe4
    7d28:	6021      	str	r1, [r4, #0]
    7d2a:	9338      	str	r3, [sp, #224]	; 0xe0
    7d2c:	f77f abd1 	ble.w	74d2 <_svfprintf_r+0x216>
    7d30:	9809      	ldr	r0, [sp, #36]	; 0x24
    7d32:	4659      	mov	r1, fp
    7d34:	aa37      	add	r2, sp, #220	; 0xdc
    7d36:	f7ff fa33 	bl	71a0 <__sprint_r>
    7d3a:	2800      	cmp	r0, #0
    7d3c:	f47f ac0c 	bne.w	7558 <_svfprintf_r+0x29c>
    7d40:	464c      	mov	r4, r9
    7d42:	f7ff bbc7 	b.w	74d4 <_svfprintf_r+0x218>
    7d46:	9809      	ldr	r0, [sp, #36]	; 0x24
    7d48:	4659      	mov	r1, fp
    7d4a:	aa37      	add	r2, sp, #220	; 0xdc
    7d4c:	f7ff fa28 	bl	71a0 <__sprint_r>
    7d50:	2800      	cmp	r0, #0
    7d52:	f47f ac01 	bne.w	7558 <_svfprintf_r+0x29c>
    7d56:	464c      	mov	r4, r9
    7d58:	e508      	b.n	776c <_svfprintf_r+0x4b0>
    7d5a:	9809      	ldr	r0, [sp, #36]	; 0x24
    7d5c:	4659      	mov	r1, fp
    7d5e:	aa37      	add	r2, sp, #220	; 0xdc
    7d60:	f7ff fa1e 	bl	71a0 <__sprint_r>
    7d64:	2800      	cmp	r0, #0
    7d66:	f47f abf7 	bne.w	7558 <_svfprintf_r+0x29c>
    7d6a:	464c      	mov	r4, r9
    7d6c:	e4b6      	b.n	76dc <_svfprintf_r+0x420>
    7d6e:	9809      	ldr	r0, [sp, #36]	; 0x24
    7d70:	4659      	mov	r1, fp
    7d72:	aa37      	add	r2, sp, #220	; 0xdc
    7d74:	f7ff fa14 	bl	71a0 <__sprint_r>
    7d78:	2800      	cmp	r0, #0
    7d7a:	f47f abed 	bne.w	7558 <_svfprintf_r+0x29c>
    7d7e:	464c      	mov	r4, r9
    7d80:	e4bc      	b.n	76fc <_svfprintf_r+0x440>
    7d82:	9b42      	ldr	r3, [sp, #264]	; 0x108
    7d84:	2b00      	cmp	r3, #0
    7d86:	f340 81d9 	ble.w	813c <_svfprintf_r+0xe80>
    7d8a:	9918      	ldr	r1, [sp, #96]	; 0x60
    7d8c:	428b      	cmp	r3, r1
    7d8e:	f2c0 816f 	blt.w	8070 <_svfprintf_r+0xdb4>
    7d92:	9a11      	ldr	r2, [sp, #68]	; 0x44
    7d94:	6061      	str	r1, [r4, #4]
    7d96:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    7d98:	6022      	str	r2, [r4, #0]
    7d9a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    7d9c:	3301      	adds	r3, #1
    7d9e:	9338      	str	r3, [sp, #224]	; 0xe0
    7da0:	1852      	adds	r2, r2, r1
    7da2:	2b07      	cmp	r3, #7
    7da4:	9239      	str	r2, [sp, #228]	; 0xe4
    7da6:	bfd8      	it	le
    7da8:	f104 0308 	addle.w	r3, r4, #8
    7dac:	f300 83ba 	bgt.w	8524 <_svfprintf_r+0x1268>
    7db0:	9c42      	ldr	r4, [sp, #264]	; 0x108
    7db2:	9818      	ldr	r0, [sp, #96]	; 0x60
    7db4:	1a24      	subs	r4, r4, r0
    7db6:	2c00      	cmp	r4, #0
    7db8:	f340 819b 	ble.w	80f2 <_svfprintf_r+0xe36>
    7dbc:	2c10      	cmp	r4, #16
    7dbe:	4f38      	ldr	r7, [pc, #224]	; (7ea0 <_svfprintf_r+0xbe4>)
    7dc0:	f340 818b 	ble.w	80da <_svfprintf_r+0xe1e>
    7dc4:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
    7dc8:	2610      	movs	r6, #16
    7dca:	46aa      	mov	sl, r5
    7dcc:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    7dd0:	9d09      	ldr	r5, [sp, #36]	; 0x24
    7dd2:	e003      	b.n	7ddc <_svfprintf_r+0xb20>
    7dd4:	3c10      	subs	r4, #16
    7dd6:	2c10      	cmp	r4, #16
    7dd8:	f340 817c 	ble.w	80d4 <_svfprintf_r+0xe18>
    7ddc:	605e      	str	r6, [r3, #4]
    7dde:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    7de0:	9939      	ldr	r1, [sp, #228]	; 0xe4
    7de2:	3201      	adds	r2, #1
    7de4:	601f      	str	r7, [r3, #0]
    7de6:	3110      	adds	r1, #16
    7de8:	2a07      	cmp	r2, #7
    7dea:	9139      	str	r1, [sp, #228]	; 0xe4
    7dec:	f103 0308 	add.w	r3, r3, #8
    7df0:	9238      	str	r2, [sp, #224]	; 0xe0
    7df2:	ddef      	ble.n	7dd4 <_svfprintf_r+0xb18>
    7df4:	4628      	mov	r0, r5
    7df6:	4659      	mov	r1, fp
    7df8:	4642      	mov	r2, r8
    7dfa:	f7ff f9d1 	bl	71a0 <__sprint_r>
    7dfe:	464b      	mov	r3, r9
    7e00:	2800      	cmp	r0, #0
    7e02:	d0e7      	beq.n	7dd4 <_svfprintf_r+0xb18>
    7e04:	f7ff bba8 	b.w	7558 <_svfprintf_r+0x29c>
    7e08:	9816      	ldr	r0, [sp, #88]	; 0x58
    7e0a:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
    7e0e:	4603      	mov	r3, r0
    7e10:	9011      	str	r0, [sp, #68]	; 0x44
    7e12:	0931      	lsrs	r1, r6, #4
    7e14:	f006 020f 	and.w	r2, r6, #15
    7e18:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
    7e1c:	0938      	lsrs	r0, r7, #4
    7e1e:	f81c 2002 	ldrb.w	r2, [ip, r2]
    7e22:	460e      	mov	r6, r1
    7e24:	4607      	mov	r7, r0
    7e26:	ea56 0107 	orrs.w	r1, r6, r7
    7e2a:	f803 2d01 	strb.w	r2, [r3, #-1]!
    7e2e:	d1f0      	bne.n	7e12 <_svfprintf_r+0xb56>
    7e30:	9a16      	ldr	r2, [sp, #88]	; 0x58
    7e32:	9311      	str	r3, [sp, #68]	; 0x44
    7e34:	1ad2      	subs	r2, r2, r3
    7e36:	920e      	str	r2, [sp, #56]	; 0x38
    7e38:	f7ff bbed 	b.w	7616 <_svfprintf_r+0x35a>
    7e3c:	2300      	movs	r3, #0
    7e3e:	2209      	movs	r2, #9
    7e40:	42b2      	cmp	r2, r6
    7e42:	eb73 0007 	sbcs.w	r0, r3, r7
    7e46:	9b16      	ldr	r3, [sp, #88]	; 0x58
    7e48:	bf3e      	ittt	cc
    7e4a:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
    7e4e:	46a0      	movcc	r8, r4
    7e50:	461c      	movcc	r4, r3
    7e52:	d21a      	bcs.n	7e8a <_svfprintf_r+0xbce>
    7e54:	4630      	mov	r0, r6
    7e56:	4639      	mov	r1, r7
    7e58:	220a      	movs	r2, #10
    7e5a:	2300      	movs	r3, #0
    7e5c:	f009 f898 	bl	10f90 <__aeabi_uldivmod>
    7e60:	4630      	mov	r0, r6
    7e62:	4639      	mov	r1, r7
    7e64:	2300      	movs	r3, #0
    7e66:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    7e6a:	220a      	movs	r2, #10
    7e6c:	f804 cd01 	strb.w	ip, [r4, #-1]!
    7e70:	f009 f88e 	bl	10f90 <__aeabi_uldivmod>
    7e74:	4606      	mov	r6, r0
    7e76:	460f      	mov	r7, r1
    7e78:	2009      	movs	r0, #9
    7e7a:	2100      	movs	r1, #0
    7e7c:	42b0      	cmp	r0, r6
    7e7e:	41b9      	sbcs	r1, r7
    7e80:	d3e8      	bcc.n	7e54 <_svfprintf_r+0xb98>
    7e82:	4623      	mov	r3, r4
    7e84:	4644      	mov	r4, r8
    7e86:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
    7e8a:	1e5a      	subs	r2, r3, #1
    7e8c:	3630      	adds	r6, #48	; 0x30
    7e8e:	9211      	str	r2, [sp, #68]	; 0x44
    7e90:	f803 6c01 	strb.w	r6, [r3, #-1]
    7e94:	9b16      	ldr	r3, [sp, #88]	; 0x58
    7e96:	1a9b      	subs	r3, r3, r2
    7e98:	930e      	str	r3, [sp, #56]	; 0x38
    7e9a:	f7ff bbbc 	b.w	7616 <_svfprintf_r+0x35a>
    7e9e:	bf00      	nop
    7ea0:	00011b10 	.word	0x00011b10
    7ea4:	9809      	ldr	r0, [sp, #36]	; 0x24
    7ea6:	4659      	mov	r1, fp
    7ea8:	aa37      	add	r2, sp, #220	; 0xdc
    7eaa:	f7ff f979 	bl	71a0 <__sprint_r>
    7eae:	2800      	cmp	r0, #0
    7eb0:	f47f ab52 	bne.w	7558 <_svfprintf_r+0x29c>
    7eb4:	464c      	mov	r4, r9
    7eb6:	f7ff bbff 	b.w	76b8 <_svfprintf_r+0x3fc>
    7eba:	9818      	ldr	r0, [sp, #96]	; 0x60
    7ebc:	1e46      	subs	r6, r0, #1
    7ebe:	2e00      	cmp	r6, #0
    7ec0:	f77f ab08 	ble.w	74d4 <_svfprintf_r+0x218>
    7ec4:	2e10      	cmp	r6, #16
    7ec6:	4f9c      	ldr	r7, [pc, #624]	; (8138 <_svfprintf_r+0xe7c>)
    7ec8:	bfc8      	it	gt
    7eca:	f04f 0810 	movgt.w	r8, #16
    7ece:	dc03      	bgt.n	7ed8 <_svfprintf_r+0xc1c>
    7ed0:	e01b      	b.n	7f0a <_svfprintf_r+0xc4e>
    7ed2:	3e10      	subs	r6, #16
    7ed4:	2e10      	cmp	r6, #16
    7ed6:	dd18      	ble.n	7f0a <_svfprintf_r+0xc4e>
    7ed8:	f8c4 8004 	str.w	r8, [r4, #4]
    7edc:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    7ede:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    7ee0:	3301      	adds	r3, #1
    7ee2:	6027      	str	r7, [r4, #0]
    7ee4:	3210      	adds	r2, #16
    7ee6:	2b07      	cmp	r3, #7
    7ee8:	9239      	str	r2, [sp, #228]	; 0xe4
    7eea:	f104 0408 	add.w	r4, r4, #8
    7eee:	9338      	str	r3, [sp, #224]	; 0xe0
    7ef0:	ddef      	ble.n	7ed2 <_svfprintf_r+0xc16>
    7ef2:	9809      	ldr	r0, [sp, #36]	; 0x24
    7ef4:	4659      	mov	r1, fp
    7ef6:	aa37      	add	r2, sp, #220	; 0xdc
    7ef8:	464c      	mov	r4, r9
    7efa:	f7ff f951 	bl	71a0 <__sprint_r>
    7efe:	2800      	cmp	r0, #0
    7f00:	f47f ab2a 	bne.w	7558 <_svfprintf_r+0x29c>
    7f04:	3e10      	subs	r6, #16
    7f06:	2e10      	cmp	r6, #16
    7f08:	dce6      	bgt.n	7ed8 <_svfprintf_r+0xc1c>
    7f0a:	6066      	str	r6, [r4, #4]
    7f0c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    7f0e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    7f10:	3301      	adds	r3, #1
    7f12:	6027      	str	r7, [r4, #0]
    7f14:	1992      	adds	r2, r2, r6
    7f16:	2b07      	cmp	r3, #7
    7f18:	9239      	str	r2, [sp, #228]	; 0xe4
    7f1a:	9338      	str	r3, [sp, #224]	; 0xe0
    7f1c:	f77f aad9 	ble.w	74d2 <_svfprintf_r+0x216>
    7f20:	e706      	b.n	7d30 <_svfprintf_r+0xa74>
    7f22:	9814      	ldr	r0, [sp, #80]	; 0x50
    7f24:	2130      	movs	r1, #48	; 0x30
    7f26:	f04a 0a02 	orr.w	sl, sl, #2
    7f2a:	2201      	movs	r2, #1
    7f2c:	2302      	movs	r3, #2
    7f2e:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
    7f32:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
    7f36:	f7ff bb39 	b.w	75ac <_svfprintf_r+0x2f0>
    7f3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7f3c:	1d13      	adds	r3, r2, #4
    7f3e:	6816      	ldr	r6, [r2, #0]
    7f40:	930a      	str	r3, [sp, #40]	; 0x28
    7f42:	4636      	mov	r6, r6
    7f44:	ea4f 77e6 	mov.w	r7, r6, asr #31
    7f48:	2e00      	cmp	r6, #0
    7f4a:	f177 0000 	sbcs.w	r0, r7, #0
    7f4e:	f6bf ac8a 	bge.w	7866 <_svfprintf_r+0x5aa>
    7f52:	4276      	negs	r6, r6
    7f54:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
    7f58:	232d      	movs	r3, #45	; 0x2d
    7f5a:	ea56 0207 	orrs.w	r2, r6, r7
    7f5e:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    7f62:	bf0c      	ite	eq
    7f64:	2200      	moveq	r2, #0
    7f66:	2201      	movne	r2, #1
    7f68:	2301      	movs	r3, #1
    7f6a:	f7ff bb23 	b.w	75b4 <_svfprintf_r+0x2f8>
    7f6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    7f70:	1d18      	adds	r0, r3, #4
    7f72:	681e      	ldr	r6, [r3, #0]
    7f74:	900a      	str	r0, [sp, #40]	; 0x28
    7f76:	4636      	mov	r6, r6
    7f78:	f04f 0700 	mov.w	r7, #0
    7f7c:	f7ff bb0c 	b.w	7598 <_svfprintf_r+0x2dc>
    7f80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    7f82:	1d13      	adds	r3, r2, #4
    7f84:	6816      	ldr	r6, [r2, #0]
    7f86:	930a      	str	r3, [sp, #40]	; 0x28
    7f88:	2301      	movs	r3, #1
    7f8a:	1e32      	subs	r2, r6, #0
    7f8c:	bf18      	it	ne
    7f8e:	2201      	movne	r2, #1
    7f90:	4636      	mov	r6, r6
    7f92:	f04f 0700 	mov.w	r7, #0
    7f96:	f7ff bb09 	b.w	75ac <_svfprintf_r+0x2f0>
    7f9a:	9809      	ldr	r0, [sp, #36]	; 0x24
    7f9c:	4659      	mov	r1, fp
    7f9e:	aa37      	add	r2, sp, #220	; 0xdc
    7fa0:	f7ff f8fe 	bl	71a0 <__sprint_r>
    7fa4:	2800      	cmp	r0, #0
    7fa6:	f47f aad7 	bne.w	7558 <_svfprintf_r+0x29c>
    7faa:	464c      	mov	r4, r9
    7fac:	f7ff ba79 	b.w	74a2 <_svfprintf_r+0x1e6>
    7fb0:	9809      	ldr	r0, [sp, #36]	; 0x24
    7fb2:	4659      	mov	r1, fp
    7fb4:	aa37      	add	r2, sp, #220	; 0xdc
    7fb6:	f7ff f8f3 	bl	71a0 <__sprint_r>
    7fba:	2800      	cmp	r0, #0
    7fbc:	f47f aacc 	bne.w	7558 <_svfprintf_r+0x29c>
    7fc0:	464c      	mov	r4, r9
    7fc2:	f7ff ba60 	b.w	7486 <_svfprintf_r+0x1ca>
    7fc6:	2830      	cmp	r0, #48	; 0x30
    7fc8:	f000 8296 	beq.w	84f8 <_svfprintf_r+0x123c>
    7fcc:	9a11      	ldr	r2, [sp, #68]	; 0x44
    7fce:	2330      	movs	r3, #48	; 0x30
    7fd0:	f802 3d01 	strb.w	r3, [r2, #-1]!
    7fd4:	9b16      	ldr	r3, [sp, #88]	; 0x58
    7fd6:	9211      	str	r2, [sp, #68]	; 0x44
    7fd8:	1a9b      	subs	r3, r3, r2
    7fda:	930e      	str	r3, [sp, #56]	; 0x38
    7fdc:	f7ff bb1b 	b.w	7616 <_svfprintf_r+0x35a>
    7fe0:	9809      	ldr	r0, [sp, #36]	; 0x24
    7fe2:	4659      	mov	r1, fp
    7fe4:	aa37      	add	r2, sp, #220	; 0xdc
    7fe6:	f7ff f8db 	bl	71a0 <__sprint_r>
    7fea:	2800      	cmp	r0, #0
    7fec:	f47f aab4 	bne.w	7558 <_svfprintf_r+0x29c>
    7ff0:	464c      	mov	r4, r9
    7ff2:	f7ff bb87 	b.w	7704 <_svfprintf_r+0x448>
    7ff6:	605e      	str	r6, [r3, #4]
    7ff8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    7ffa:	9939      	ldr	r1, [sp, #228]	; 0xe4
    7ffc:	3201      	adds	r2, #1
    7ffe:	601f      	str	r7, [r3, #0]
    8000:	1989      	adds	r1, r1, r6
    8002:	2a07      	cmp	r2, #7
    8004:	9139      	str	r1, [sp, #228]	; 0xe4
    8006:	9238      	str	r2, [sp, #224]	; 0xe0
    8008:	f73f abc1 	bgt.w	778e <_svfprintf_r+0x4d2>
    800c:	3308      	adds	r3, #8
    800e:	f7ff ba71 	b.w	74f4 <_svfprintf_r+0x238>
    8012:	990a      	ldr	r1, [sp, #40]	; 0x28
    8014:	462b      	mov	r3, r5
    8016:	782a      	ldrb	r2, [r5, #0]
    8018:	910a      	str	r1, [sp, #40]	; 0x28
    801a:	f7ff b9b8 	b.w	738e <_svfprintf_r+0xd2>
    801e:	f01a 0f10 	tst.w	sl, #16
    8022:	f000 81cd 	beq.w	83c0 <_svfprintf_r+0x1104>
    8026:	980a      	ldr	r0, [sp, #40]	; 0x28
    8028:	990d      	ldr	r1, [sp, #52]	; 0x34
    802a:	f100 0a04 	add.w	sl, r0, #4
    802e:	6803      	ldr	r3, [r0, #0]
    8030:	6019      	str	r1, [r3, #0]
    8032:	f7ff b96d 	b.w	7310 <_svfprintf_r+0x54>
    8036:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    8038:	1dd3      	adds	r3, r2, #7
    803a:	f023 0307 	bic.w	r3, r3, #7
    803e:	f103 0008 	add.w	r0, r3, #8
    8042:	900a      	str	r0, [sp, #40]	; 0x28
    8044:	685e      	ldr	r6, [r3, #4]
    8046:	681f      	ldr	r7, [r3, #0]
    8048:	9619      	str	r6, [sp, #100]	; 0x64
    804a:	9710      	str	r7, [sp, #64]	; 0x40
    804c:	e43f      	b.n	78ce <_svfprintf_r+0x612>
    804e:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
    8052:	f000 81a9 	beq.w	83a8 <_svfprintf_r+0x10ec>
    8056:	990a      	ldr	r1, [sp, #40]	; 0x28
    8058:	4613      	mov	r3, r2
    805a:	1d0a      	adds	r2, r1, #4
    805c:	920a      	str	r2, [sp, #40]	; 0x28
    805e:	880e      	ldrh	r6, [r1, #0]
    8060:	1e32      	subs	r2, r6, #0
    8062:	bf18      	it	ne
    8064:	2201      	movne	r2, #1
    8066:	4636      	mov	r6, r6
    8068:	f04f 0700 	mov.w	r7, #0
    806c:	f7ff ba9e 	b.w	75ac <_svfprintf_r+0x2f0>
    8070:	9a11      	ldr	r2, [sp, #68]	; 0x44
    8072:	6063      	str	r3, [r4, #4]
    8074:	9938      	ldr	r1, [sp, #224]	; 0xe0
    8076:	6022      	str	r2, [r4, #0]
    8078:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    807a:	3101      	adds	r1, #1
    807c:	9138      	str	r1, [sp, #224]	; 0xe0
    807e:	18d3      	adds	r3, r2, r3
    8080:	2907      	cmp	r1, #7
    8082:	9339      	str	r3, [sp, #228]	; 0xe4
    8084:	f300 8262 	bgt.w	854c <_svfprintf_r+0x1290>
    8088:	3408      	adds	r4, #8
    808a:	2301      	movs	r3, #1
    808c:	9e42      	ldr	r6, [sp, #264]	; 0x108
    808e:	6063      	str	r3, [r4, #4]
    8090:	9b38      	ldr	r3, [sp, #224]	; 0xe0
    8092:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    8094:	3301      	adds	r3, #1
    8096:	981b      	ldr	r0, [sp, #108]	; 0x6c
    8098:	3201      	adds	r2, #1
    809a:	2b07      	cmp	r3, #7
    809c:	9338      	str	r3, [sp, #224]	; 0xe0
    809e:	bfd8      	it	le
    80a0:	f104 0308 	addle.w	r3, r4, #8
    80a4:	6020      	str	r0, [r4, #0]
    80a6:	9239      	str	r2, [sp, #228]	; 0xe4
    80a8:	f300 8246 	bgt.w	8538 <_svfprintf_r+0x127c>
    80ac:	9a42      	ldr	r2, [sp, #264]	; 0x108
    80ae:	9911      	ldr	r1, [sp, #68]	; 0x44
    80b0:	9818      	ldr	r0, [sp, #96]	; 0x60
    80b2:	198e      	adds	r6, r1, r6
    80b4:	601e      	str	r6, [r3, #0]
    80b6:	1a81      	subs	r1, r0, r2
    80b8:	6059      	str	r1, [r3, #4]
    80ba:	9939      	ldr	r1, [sp, #228]	; 0xe4
    80bc:	1a8a      	subs	r2, r1, r2
    80be:	9938      	ldr	r1, [sp, #224]	; 0xe0
    80c0:	1812      	adds	r2, r2, r0
    80c2:	9239      	str	r2, [sp, #228]	; 0xe4
    80c4:	3101      	adds	r1, #1
    80c6:	9138      	str	r1, [sp, #224]	; 0xe0
    80c8:	2907      	cmp	r1, #7
    80ca:	f73f ab60 	bgt.w	778e <_svfprintf_r+0x4d2>
    80ce:	3308      	adds	r3, #8
    80d0:	f7ff ba10 	b.w	74f4 <_svfprintf_r+0x238>
    80d4:	4655      	mov	r5, sl
    80d6:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
    80da:	605c      	str	r4, [r3, #4]
    80dc:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    80de:	9939      	ldr	r1, [sp, #228]	; 0xe4
    80e0:	3201      	adds	r2, #1
    80e2:	601f      	str	r7, [r3, #0]
    80e4:	1909      	adds	r1, r1, r4
    80e6:	2a07      	cmp	r2, #7
    80e8:	9139      	str	r1, [sp, #228]	; 0xe4
    80ea:	9238      	str	r2, [sp, #224]	; 0xe0
    80ec:	f300 827f 	bgt.w	85ee <_svfprintf_r+0x1332>
    80f0:	3308      	adds	r3, #8
    80f2:	f01a 0f01 	tst.w	sl, #1
    80f6:	f43f a9fd 	beq.w	74f4 <_svfprintf_r+0x238>
    80fa:	991b      	ldr	r1, [sp, #108]	; 0x6c
    80fc:	2201      	movs	r2, #1
    80fe:	605a      	str	r2, [r3, #4]
    8100:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8102:	6019      	str	r1, [r3, #0]
    8104:	9939      	ldr	r1, [sp, #228]	; 0xe4
    8106:	3201      	adds	r2, #1
    8108:	9238      	str	r2, [sp, #224]	; 0xe0
    810a:	3101      	adds	r1, #1
    810c:	2a07      	cmp	r2, #7
    810e:	9139      	str	r1, [sp, #228]	; 0xe4
    8110:	f73f ab3d 	bgt.w	778e <_svfprintf_r+0x4d2>
    8114:	3308      	adds	r3, #8
    8116:	f7ff b9ed 	b.w	74f4 <_svfprintf_r+0x238>
    811a:	232d      	movs	r3, #45	; 0x2d
    811c:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    8120:	f7ff bbe8 	b.w	78f4 <_svfprintf_r+0x638>
    8124:	9809      	ldr	r0, [sp, #36]	; 0x24
    8126:	4659      	mov	r1, fp
    8128:	aa37      	add	r2, sp, #220	; 0xdc
    812a:	f7ff f839 	bl	71a0 <__sprint_r>
    812e:	2800      	cmp	r0, #0
    8130:	f47f aa12 	bne.w	7558 <_svfprintf_r+0x29c>
    8134:	464b      	mov	r3, r9
    8136:	e556      	b.n	7be6 <_svfprintf_r+0x92a>
    8138:	00011b10 	.word	0x00011b10
    813c:	2301      	movs	r3, #1
    813e:	6063      	str	r3, [r4, #4]
    8140:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    8142:	f641 3360 	movw	r3, #7008	; 0x1b60
    8146:	f2c0 0301 	movt	r3, #1
    814a:	6023      	str	r3, [r4, #0]
    814c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    814e:	3201      	adds	r2, #1
    8150:	9238      	str	r2, [sp, #224]	; 0xe0
    8152:	3301      	adds	r3, #1
    8154:	2a07      	cmp	r2, #7
    8156:	9339      	str	r3, [sp, #228]	; 0xe4
    8158:	bfd8      	it	le
    815a:	f104 0308 	addle.w	r3, r4, #8
    815e:	f300 8173 	bgt.w	8448 <_svfprintf_r+0x118c>
    8162:	9a42      	ldr	r2, [sp, #264]	; 0x108
    8164:	b92a      	cbnz	r2, 8172 <_svfprintf_r+0xeb6>
    8166:	9818      	ldr	r0, [sp, #96]	; 0x60
    8168:	b918      	cbnz	r0, 8172 <_svfprintf_r+0xeb6>
    816a:	f01a 0f01 	tst.w	sl, #1
    816e:	f43f a9c1 	beq.w	74f4 <_svfprintf_r+0x238>
    8172:	991b      	ldr	r1, [sp, #108]	; 0x6c
    8174:	2201      	movs	r2, #1
    8176:	605a      	str	r2, [r3, #4]
    8178:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    817a:	6019      	str	r1, [r3, #0]
    817c:	9939      	ldr	r1, [sp, #228]	; 0xe4
    817e:	3201      	adds	r2, #1
    8180:	9238      	str	r2, [sp, #224]	; 0xe0
    8182:	3101      	adds	r1, #1
    8184:	2a07      	cmp	r2, #7
    8186:	9139      	str	r1, [sp, #228]	; 0xe4
    8188:	f300 8168 	bgt.w	845c <_svfprintf_r+0x11a0>
    818c:	3308      	adds	r3, #8
    818e:	9c42      	ldr	r4, [sp, #264]	; 0x108
    8190:	4264      	negs	r4, r4
    8192:	2c00      	cmp	r4, #0
    8194:	f340 8187 	ble.w	84a6 <_svfprintf_r+0x11ea>
    8198:	2c10      	cmp	r4, #16
    819a:	4f9e      	ldr	r7, [pc, #632]	; (8414 <_svfprintf_r+0x1158>)
    819c:	f340 81a0 	ble.w	84e0 <_svfprintf_r+0x1224>
    81a0:	2610      	movs	r6, #16
    81a2:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
    81a6:	e003      	b.n	81b0 <_svfprintf_r+0xef4>
    81a8:	3c10      	subs	r4, #16
    81aa:	2c10      	cmp	r4, #16
    81ac:	f340 8198 	ble.w	84e0 <_svfprintf_r+0x1224>
    81b0:	605e      	str	r6, [r3, #4]
    81b2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    81b4:	9939      	ldr	r1, [sp, #228]	; 0xe4
    81b6:	3201      	adds	r2, #1
    81b8:	601f      	str	r7, [r3, #0]
    81ba:	3110      	adds	r1, #16
    81bc:	2a07      	cmp	r2, #7
    81be:	9139      	str	r1, [sp, #228]	; 0xe4
    81c0:	f103 0308 	add.w	r3, r3, #8
    81c4:	9238      	str	r2, [sp, #224]	; 0xe0
    81c6:	ddef      	ble.n	81a8 <_svfprintf_r+0xeec>
    81c8:	9809      	ldr	r0, [sp, #36]	; 0x24
    81ca:	4659      	mov	r1, fp
    81cc:	4642      	mov	r2, r8
    81ce:	f7fe ffe7 	bl	71a0 <__sprint_r>
    81d2:	464b      	mov	r3, r9
    81d4:	2800      	cmp	r0, #0
    81d6:	d0e7      	beq.n	81a8 <_svfprintf_r+0xeec>
    81d8:	f7ff b9be 	b.w	7558 <_svfprintf_r+0x29c>
    81dc:	9b39      	ldr	r3, [sp, #228]	; 0xe4
    81de:	465e      	mov	r6, fp
    81e0:	2b00      	cmp	r3, #0
    81e2:	f43f a9ba 	beq.w	755a <_svfprintf_r+0x29e>
    81e6:	9809      	ldr	r0, [sp, #36]	; 0x24
    81e8:	4659      	mov	r1, fp
    81ea:	aa37      	add	r2, sp, #220	; 0xdc
    81ec:	f7fe ffd8 	bl	71a0 <__sprint_r>
    81f0:	f7ff b9b3 	b.w	755a <_svfprintf_r+0x29e>
    81f4:	990a      	ldr	r1, [sp, #40]	; 0x28
    81f6:	f04a 0a20 	orr.w	sl, sl, #32
    81fa:	786a      	ldrb	r2, [r5, #1]
    81fc:	1c6b      	adds	r3, r5, #1
    81fe:	910a      	str	r1, [sp, #40]	; 0x28
    8200:	f7ff b8c5 	b.w	738e <_svfprintf_r+0xd2>
    8204:	4638      	mov	r0, r7
    8206:	4631      	mov	r1, r6
    8208:	9308      	str	r3, [sp, #32]
    820a:	f006 f9f9 	bl	e600 <__isnand>
    820e:	9b08      	ldr	r3, [sp, #32]
    8210:	2800      	cmp	r0, #0
    8212:	f040 8101 	bne.w	8418 <_svfprintf_r+0x115c>
    8216:	f1b8 3fff 	cmp.w	r8, #4294967295
    821a:	bf08      	it	eq
    821c:	f108 0807 	addeq.w	r8, r8, #7
    8220:	d00e      	beq.n	8240 <_svfprintf_r+0xf84>
    8222:	9a14      	ldr	r2, [sp, #80]	; 0x50
    8224:	2a67      	cmp	r2, #103	; 0x67
    8226:	bf14      	ite	ne
    8228:	2300      	movne	r3, #0
    822a:	2301      	moveq	r3, #1
    822c:	2a47      	cmp	r2, #71	; 0x47
    822e:	bf08      	it	eq
    8230:	f043 0301 	orreq.w	r3, r3, #1
    8234:	b123      	cbz	r3, 8240 <_svfprintf_r+0xf84>
    8236:	f1b8 0f00 	cmp.w	r8, #0
    823a:	bf08      	it	eq
    823c:	f04f 0801 	moveq.w	r8, #1
    8240:	4633      	mov	r3, r6
    8242:	463a      	mov	r2, r7
    8244:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
    8248:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
    824c:	9b3b      	ldr	r3, [sp, #236]	; 0xec
    824e:	2b00      	cmp	r3, #0
    8250:	f2c0 820a 	blt.w	8668 <_svfprintf_r+0x13ac>
    8254:	2300      	movs	r3, #0
    8256:	9315      	str	r3, [sp, #84]	; 0x54
    8258:	9914      	ldr	r1, [sp, #80]	; 0x50
    825a:	2966      	cmp	r1, #102	; 0x66
    825c:	bf14      	ite	ne
    825e:	2300      	movne	r3, #0
    8260:	2301      	moveq	r3, #1
    8262:	2946      	cmp	r1, #70	; 0x46
    8264:	bf08      	it	eq
    8266:	f043 0301 	orreq.w	r3, r3, #1
    826a:	9312      	str	r3, [sp, #72]	; 0x48
    826c:	2b00      	cmp	r3, #0
    826e:	f000 818a 	beq.w	8586 <_svfprintf_r+0x12ca>
    8272:	2303      	movs	r3, #3
    8274:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    8278:	990b      	ldr	r1, [sp, #44]	; 0x2c
    827a:	970e      	str	r7, [sp, #56]	; 0x38
    827c:	960f      	str	r6, [sp, #60]	; 0x3c
    827e:	9300      	str	r3, [sp, #0]
    8280:	9809      	ldr	r0, [sp, #36]	; 0x24
    8282:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
    8286:	9101      	str	r1, [sp, #4]
    8288:	a942      	add	r1, sp, #264	; 0x108
    828a:	9102      	str	r1, [sp, #8]
    828c:	a941      	add	r1, sp, #260	; 0x104
    828e:	9103      	str	r1, [sp, #12]
    8290:	a940      	add	r1, sp, #256	; 0x100
    8292:	9104      	str	r1, [sp, #16]
    8294:	f003 f964 	bl	b560 <_dtoa_r>
    8298:	9a14      	ldr	r2, [sp, #80]	; 0x50
    829a:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    829e:	bf18      	it	ne
    82a0:	2301      	movne	r3, #1
    82a2:	2a47      	cmp	r2, #71	; 0x47
    82a4:	bf0c      	ite	eq
    82a6:	2300      	moveq	r3, #0
    82a8:	f003 0301 	andne.w	r3, r3, #1
    82ac:	9011      	str	r0, [sp, #68]	; 0x44
    82ae:	b92b      	cbnz	r3, 82bc <_svfprintf_r+0x1000>
    82b0:	f01a 0f01 	tst.w	sl, #1
    82b4:	bf08      	it	eq
    82b6:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
    82ba:	d01a      	beq.n	82f2 <_svfprintf_r+0x1036>
    82bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
    82be:	980b      	ldr	r0, [sp, #44]	; 0x2c
    82c0:	9912      	ldr	r1, [sp, #72]	; 0x48
    82c2:	eb03 0c00 	add.w	ip, r3, r0
    82c6:	b129      	cbz	r1, 82d4 <_svfprintf_r+0x1018>
    82c8:	781b      	ldrb	r3, [r3, #0]
    82ca:	2b30      	cmp	r3, #48	; 0x30
    82cc:	f000 80d0 	beq.w	8470 <_svfprintf_r+0x11b4>
    82d0:	9b42      	ldr	r3, [sp, #264]	; 0x108
    82d2:	449c      	add	ip, r3
    82d4:	4638      	mov	r0, r7
    82d6:	2200      	movs	r2, #0
    82d8:	2300      	movs	r3, #0
    82da:	4631      	mov	r1, r6
    82dc:	f8cd c020 	str.w	ip, [sp, #32]
    82e0:	f008 fd3e 	bl	10d60 <__aeabi_dcmpeq>
    82e4:	f8dd c020 	ldr.w	ip, [sp, #32]
    82e8:	2800      	cmp	r0, #0
    82ea:	f000 8173 	beq.w	85d4 <_svfprintf_r+0x1318>
    82ee:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
    82f2:	9814      	ldr	r0, [sp, #80]	; 0x50
    82f4:	9911      	ldr	r1, [sp, #68]	; 0x44
    82f6:	2867      	cmp	r0, #103	; 0x67
    82f8:	bf14      	ite	ne
    82fa:	2300      	movne	r3, #0
    82fc:	2301      	moveq	r3, #1
    82fe:	2847      	cmp	r0, #71	; 0x47
    8300:	bf08      	it	eq
    8302:	f043 0301 	orreq.w	r3, r3, #1
    8306:	ebc1 010c 	rsb	r1, r1, ip
    830a:	9118      	str	r1, [sp, #96]	; 0x60
    830c:	2b00      	cmp	r3, #0
    830e:	f000 814a 	beq.w	85a6 <_svfprintf_r+0x12ea>
    8312:	9a42      	ldr	r2, [sp, #264]	; 0x108
    8314:	f112 0f03 	cmn.w	r2, #3
    8318:	920e      	str	r2, [sp, #56]	; 0x38
    831a:	db02      	blt.n	8322 <_svfprintf_r+0x1066>
    831c:	4590      	cmp	r8, r2
    831e:	f280 814b 	bge.w	85b8 <_svfprintf_r+0x12fc>
    8322:	9b14      	ldr	r3, [sp, #80]	; 0x50
    8324:	3b02      	subs	r3, #2
    8326:	9314      	str	r3, [sp, #80]	; 0x50
    8328:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    832a:	9814      	ldr	r0, [sp, #80]	; 0x50
    832c:	1e53      	subs	r3, r2, #1
    832e:	9342      	str	r3, [sp, #264]	; 0x108
    8330:	2b00      	cmp	r3, #0
    8332:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
    8336:	f2c0 81d1 	blt.w	86dc <_svfprintf_r+0x1420>
    833a:	222b      	movs	r2, #43	; 0x2b
    833c:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    8340:	2b09      	cmp	r3, #9
    8342:	f300 8162 	bgt.w	860a <_svfprintf_r+0x134e>
    8346:	a93f      	add	r1, sp, #252	; 0xfc
    8348:	3330      	adds	r3, #48	; 0x30
    834a:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
    834e:	2330      	movs	r3, #48	; 0x30
    8350:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
    8354:	ab3e      	add	r3, sp, #248	; 0xf8
    8356:	9a18      	ldr	r2, [sp, #96]	; 0x60
    8358:	1acb      	subs	r3, r1, r3
    835a:	9918      	ldr	r1, [sp, #96]	; 0x60
    835c:	931a      	str	r3, [sp, #104]	; 0x68
    835e:	1859      	adds	r1, r3, r1
    8360:	2a01      	cmp	r2, #1
    8362:	910e      	str	r1, [sp, #56]	; 0x38
    8364:	f340 81cc 	ble.w	8700 <_svfprintf_r+0x1444>
    8368:	980e      	ldr	r0, [sp, #56]	; 0x38
    836a:	3001      	adds	r0, #1
    836c:	900e      	str	r0, [sp, #56]	; 0x38
    836e:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    8372:	910b      	str	r1, [sp, #44]	; 0x2c
    8374:	9b15      	ldr	r3, [sp, #84]	; 0x54
    8376:	2b00      	cmp	r3, #0
    8378:	f000 80fd 	beq.w	8576 <_svfprintf_r+0x12ba>
    837c:	232d      	movs	r3, #45	; 0x2d
    837e:	2000      	movs	r0, #0
    8380:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
    8384:	9015      	str	r0, [sp, #84]	; 0x54
    8386:	f7ff b950 	b.w	762a <_svfprintf_r+0x36e>
    838a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    838c:	425b      	negs	r3, r3
    838e:	930c      	str	r3, [sp, #48]	; 0x30
    8390:	f7ff bace 	b.w	7930 <_svfprintf_r+0x674>
    8394:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    8396:	2000      	movs	r0, #0
    8398:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    839c:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    83a0:	9015      	str	r0, [sp, #84]	; 0x54
    83a2:	920b      	str	r2, [sp, #44]	; 0x2c
    83a4:	f7ff b940 	b.w	7628 <_svfprintf_r+0x36c>
    83a8:	980a      	ldr	r0, [sp, #40]	; 0x28
    83aa:	1d01      	adds	r1, r0, #4
    83ac:	910a      	str	r1, [sp, #40]	; 0x28
    83ae:	6806      	ldr	r6, [r0, #0]
    83b0:	1e32      	subs	r2, r6, #0
    83b2:	bf18      	it	ne
    83b4:	2201      	movne	r2, #1
    83b6:	4636      	mov	r6, r6
    83b8:	f04f 0700 	mov.w	r7, #0
    83bc:	f7ff b8f6 	b.w	75ac <_svfprintf_r+0x2f0>
    83c0:	f01a 0f40 	tst.w	sl, #64	; 0x40
    83c4:	bf17      	itett	ne
    83c6:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
    83c8:	990a      	ldreq	r1, [sp, #40]	; 0x28
    83ca:	980d      	ldrne	r0, [sp, #52]	; 0x34
    83cc:	f102 0a04 	addne.w	sl, r2, #4
    83d0:	bf11      	iteee	ne
    83d2:	6813      	ldrne	r3, [r2, #0]
    83d4:	f101 0a04 	addeq.w	sl, r1, #4
    83d8:	680b      	ldreq	r3, [r1, #0]
    83da:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
    83dc:	bf14      	ite	ne
    83de:	8018      	strhne	r0, [r3, #0]
    83e0:	601a      	streq	r2, [r3, #0]
    83e2:	f7fe bf95 	b.w	7310 <_svfprintf_r+0x54>
    83e6:	9809      	ldr	r0, [sp, #36]	; 0x24
    83e8:	4659      	mov	r1, fp
    83ea:	aa37      	add	r2, sp, #220	; 0xdc
    83ec:	f7fe fed8 	bl	71a0 <__sprint_r>
    83f0:	2800      	cmp	r0, #0
    83f2:	f47f a8b1 	bne.w	7558 <_svfprintf_r+0x29c>
    83f6:	464b      	mov	r3, r9
    83f8:	e40b      	b.n	7c12 <_svfprintf_r+0x956>
    83fa:	9809      	ldr	r0, [sp, #36]	; 0x24
    83fc:	2140      	movs	r1, #64	; 0x40
    83fe:	f004 fd7f 	bl	cf00 <_malloc_r>
    8402:	6030      	str	r0, [r6, #0]
    8404:	6130      	str	r0, [r6, #16]
    8406:	2800      	cmp	r0, #0
    8408:	f000 818d 	beq.w	8726 <_svfprintf_r+0x146a>
    840c:	2340      	movs	r3, #64	; 0x40
    840e:	6173      	str	r3, [r6, #20]
    8410:	f7fe bf67 	b.w	72e2 <_svfprintf_r+0x26>
    8414:	00011b10 	.word	0x00011b10
    8418:	2003      	movs	r0, #3
    841a:	f641 3240 	movw	r2, #6976	; 0x1b40
    841e:	f641 313c 	movw	r1, #6972	; 0x1b3c
    8422:	900b      	str	r0, [sp, #44]	; 0x2c
    8424:	9814      	ldr	r0, [sp, #80]	; 0x50
    8426:	f2c0 0101 	movt	r1, #1
    842a:	f2c0 0201 	movt	r2, #1
    842e:	9315      	str	r3, [sp, #84]	; 0x54
    8430:	2847      	cmp	r0, #71	; 0x47
    8432:	bfd8      	it	le
    8434:	460a      	movle	r2, r1
    8436:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
    843a:	2103      	movs	r1, #3
    843c:	9211      	str	r2, [sp, #68]	; 0x44
    843e:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8442:	910e      	str	r1, [sp, #56]	; 0x38
    8444:	f7ff b8f0 	b.w	7628 <_svfprintf_r+0x36c>
    8448:	9809      	ldr	r0, [sp, #36]	; 0x24
    844a:	4659      	mov	r1, fp
    844c:	aa37      	add	r2, sp, #220	; 0xdc
    844e:	f7fe fea7 	bl	71a0 <__sprint_r>
    8452:	2800      	cmp	r0, #0
    8454:	f47f a880 	bne.w	7558 <_svfprintf_r+0x29c>
    8458:	464b      	mov	r3, r9
    845a:	e682      	b.n	8162 <_svfprintf_r+0xea6>
    845c:	9809      	ldr	r0, [sp, #36]	; 0x24
    845e:	4659      	mov	r1, fp
    8460:	aa37      	add	r2, sp, #220	; 0xdc
    8462:	f7fe fe9d 	bl	71a0 <__sprint_r>
    8466:	2800      	cmp	r0, #0
    8468:	f47f a876 	bne.w	7558 <_svfprintf_r+0x29c>
    846c:	464b      	mov	r3, r9
    846e:	e68e      	b.n	818e <_svfprintf_r+0xed2>
    8470:	4638      	mov	r0, r7
    8472:	2200      	movs	r2, #0
    8474:	2300      	movs	r3, #0
    8476:	4631      	mov	r1, r6
    8478:	f8cd c020 	str.w	ip, [sp, #32]
    847c:	f008 fc70 	bl	10d60 <__aeabi_dcmpeq>
    8480:	f8dd c020 	ldr.w	ip, [sp, #32]
    8484:	2800      	cmp	r0, #0
    8486:	f47f af23 	bne.w	82d0 <_svfprintf_r+0x1014>
    848a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    848c:	f1c2 0301 	rsb	r3, r2, #1
    8490:	9342      	str	r3, [sp, #264]	; 0x108
    8492:	e71e      	b.n	82d2 <_svfprintf_r+0x1016>
    8494:	9809      	ldr	r0, [sp, #36]	; 0x24
    8496:	4659      	mov	r1, fp
    8498:	aa37      	add	r2, sp, #220	; 0xdc
    849a:	f7fe fe81 	bl	71a0 <__sprint_r>
    849e:	2800      	cmp	r0, #0
    84a0:	f47f a85a 	bne.w	7558 <_svfprintf_r+0x29c>
    84a4:	464b      	mov	r3, r9
    84a6:	9a18      	ldr	r2, [sp, #96]	; 0x60
    84a8:	9811      	ldr	r0, [sp, #68]	; 0x44
    84aa:	605a      	str	r2, [r3, #4]
    84ac:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    84ae:	9939      	ldr	r1, [sp, #228]	; 0xe4
    84b0:	6018      	str	r0, [r3, #0]
    84b2:	3201      	adds	r2, #1
    84b4:	9818      	ldr	r0, [sp, #96]	; 0x60
    84b6:	9238      	str	r2, [sp, #224]	; 0xe0
    84b8:	1809      	adds	r1, r1, r0
    84ba:	2a07      	cmp	r2, #7
    84bc:	9139      	str	r1, [sp, #228]	; 0xe4
    84be:	f73f a966 	bgt.w	778e <_svfprintf_r+0x4d2>
    84c2:	3308      	adds	r3, #8
    84c4:	f7ff b816 	b.w	74f4 <_svfprintf_r+0x238>
    84c8:	2100      	movs	r1, #0
    84ca:	9115      	str	r1, [sp, #84]	; 0x54
    84cc:	f7fe fde4 	bl	7098 <strlen>
    84d0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    84d4:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    84d8:	900e      	str	r0, [sp, #56]	; 0x38
    84da:	920b      	str	r2, [sp, #44]	; 0x2c
    84dc:	f7ff b8a4 	b.w	7628 <_svfprintf_r+0x36c>
    84e0:	605c      	str	r4, [r3, #4]
    84e2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
    84e4:	601f      	str	r7, [r3, #0]
    84e6:	1c51      	adds	r1, r2, #1
    84e8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
    84ea:	9138      	str	r1, [sp, #224]	; 0xe0
    84ec:	1912      	adds	r2, r2, r4
    84ee:	2907      	cmp	r1, #7
    84f0:	9239      	str	r2, [sp, #228]	; 0xe4
    84f2:	dccf      	bgt.n	8494 <_svfprintf_r+0x11d8>
    84f4:	3308      	adds	r3, #8
    84f6:	e7d6      	b.n	84a6 <_svfprintf_r+0x11ea>
    84f8:	9916      	ldr	r1, [sp, #88]	; 0x58
    84fa:	9811      	ldr	r0, [sp, #68]	; 0x44
    84fc:	1a08      	subs	r0, r1, r0
    84fe:	900e      	str	r0, [sp, #56]	; 0x38
    8500:	f7ff b889 	b.w	7616 <_svfprintf_r+0x35a>
    8504:	f1b8 0f06 	cmp.w	r8, #6
    8508:	bf34      	ite	cc
    850a:	4641      	movcc	r1, r8
    850c:	2106      	movcs	r1, #6
    850e:	f641 3258 	movw	r2, #7000	; 0x1b58
    8512:	f2c0 0201 	movt	r2, #1
    8516:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
    851a:	910e      	str	r1, [sp, #56]	; 0x38
    851c:	9211      	str	r2, [sp, #68]	; 0x44
    851e:	930b      	str	r3, [sp, #44]	; 0x2c
    8520:	f7ff b963 	b.w	77ea <_svfprintf_r+0x52e>
    8524:	9809      	ldr	r0, [sp, #36]	; 0x24
    8526:	4659      	mov	r1, fp
    8528:	aa37      	add	r2, sp, #220	; 0xdc
    852a:	f7fe fe39 	bl	71a0 <__sprint_r>
    852e:	2800      	cmp	r0, #0
    8530:	f47f a812 	bne.w	7558 <_svfprintf_r+0x29c>
    8534:	464b      	mov	r3, r9
    8536:	e43b      	b.n	7db0 <_svfprintf_r+0xaf4>
    8538:	9809      	ldr	r0, [sp, #36]	; 0x24
    853a:	4659      	mov	r1, fp
    853c:	aa37      	add	r2, sp, #220	; 0xdc
    853e:	f7fe fe2f 	bl	71a0 <__sprint_r>
    8542:	2800      	cmp	r0, #0
    8544:	f47f a808 	bne.w	7558 <_svfprintf_r+0x29c>
    8548:	464b      	mov	r3, r9
    854a:	e5af      	b.n	80ac <_svfprintf_r+0xdf0>
    854c:	9809      	ldr	r0, [sp, #36]	; 0x24
    854e:	4659      	mov	r1, fp
    8550:	aa37      	add	r2, sp, #220	; 0xdc
    8552:	f7fe fe25 	bl	71a0 <__sprint_r>
    8556:	2800      	cmp	r0, #0
    8558:	f47e affe 	bne.w	7558 <_svfprintf_r+0x29c>
    855c:	464c      	mov	r4, r9
    855e:	e594      	b.n	808a <_svfprintf_r+0xdce>
    8560:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
    8564:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
    8568:	9015      	str	r0, [sp, #84]	; 0x54
    856a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    856e:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    8572:	f7ff b859 	b.w	7628 <_svfprintf_r+0x36c>
    8576:	980e      	ldr	r0, [sp, #56]	; 0x38
    8578:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
    857c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
    8580:	900b      	str	r0, [sp, #44]	; 0x2c
    8582:	f7ff b851 	b.w	7628 <_svfprintf_r+0x36c>
    8586:	9a14      	ldr	r2, [sp, #80]	; 0x50
    8588:	2a65      	cmp	r2, #101	; 0x65
    858a:	bf14      	ite	ne
    858c:	2300      	movne	r3, #0
    858e:	2301      	moveq	r3, #1
    8590:	2a45      	cmp	r2, #69	; 0x45
    8592:	bf08      	it	eq
    8594:	f043 0301 	orreq.w	r3, r3, #1
    8598:	2b00      	cmp	r3, #0
    859a:	d032      	beq.n	8602 <_svfprintf_r+0x1346>
    859c:	f108 0301 	add.w	r3, r8, #1
    85a0:	930b      	str	r3, [sp, #44]	; 0x2c
    85a2:	2302      	movs	r3, #2
    85a4:	e668      	b.n	8278 <_svfprintf_r+0xfbc>
    85a6:	9814      	ldr	r0, [sp, #80]	; 0x50
    85a8:	2865      	cmp	r0, #101	; 0x65
    85aa:	dd62      	ble.n	8672 <_svfprintf_r+0x13b6>
    85ac:	9a14      	ldr	r2, [sp, #80]	; 0x50
    85ae:	2a66      	cmp	r2, #102	; 0x66
    85b0:	bf1c      	itt	ne
    85b2:	9b42      	ldrne	r3, [sp, #264]	; 0x108
    85b4:	930e      	strne	r3, [sp, #56]	; 0x38
    85b6:	d06f      	beq.n	8698 <_svfprintf_r+0x13dc>
    85b8:	9a18      	ldr	r2, [sp, #96]	; 0x60
    85ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    85bc:	429a      	cmp	r2, r3
    85be:	dc5b      	bgt.n	8678 <_svfprintf_r+0x13bc>
    85c0:	f01a 0f01 	tst.w	sl, #1
    85c4:	f040 8081 	bne.w	86ca <_svfprintf_r+0x140e>
    85c8:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
    85cc:	2167      	movs	r1, #103	; 0x67
    85ce:	900b      	str	r0, [sp, #44]	; 0x2c
    85d0:	9114      	str	r1, [sp, #80]	; 0x50
    85d2:	e6cf      	b.n	8374 <_svfprintf_r+0x10b8>
    85d4:	9b40      	ldr	r3, [sp, #256]	; 0x100
    85d6:	459c      	cmp	ip, r3
    85d8:	bf98      	it	ls
    85da:	469c      	movls	ip, r3
    85dc:	f67f ae89 	bls.w	82f2 <_svfprintf_r+0x1036>
    85e0:	2230      	movs	r2, #48	; 0x30
    85e2:	f803 2b01 	strb.w	r2, [r3], #1
    85e6:	459c      	cmp	ip, r3
    85e8:	9340      	str	r3, [sp, #256]	; 0x100
    85ea:	d8fa      	bhi.n	85e2 <_svfprintf_r+0x1326>
    85ec:	e681      	b.n	82f2 <_svfprintf_r+0x1036>
    85ee:	9809      	ldr	r0, [sp, #36]	; 0x24
    85f0:	4659      	mov	r1, fp
    85f2:	aa37      	add	r2, sp, #220	; 0xdc
    85f4:	f7fe fdd4 	bl	71a0 <__sprint_r>
    85f8:	2800      	cmp	r0, #0
    85fa:	f47e afad 	bne.w	7558 <_svfprintf_r+0x29c>
    85fe:	464b      	mov	r3, r9
    8600:	e577      	b.n	80f2 <_svfprintf_r+0xe36>
    8602:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
    8606:	3302      	adds	r3, #2
    8608:	e636      	b.n	8278 <_svfprintf_r+0xfbc>
    860a:	f246 6c67 	movw	ip, #26215	; 0x6667
    860e:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
    8612:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    8616:	fb8c 2103 	smull	r2, r1, ip, r3
    861a:	17da      	asrs	r2, r3, #31
    861c:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
    8620:	eb02 0182 	add.w	r1, r2, r2, lsl #2
    8624:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
    8628:	4613      	mov	r3, r2
    862a:	3130      	adds	r1, #48	; 0x30
    862c:	2a09      	cmp	r2, #9
    862e:	f800 1d01 	strb.w	r1, [r0, #-1]!
    8632:	dcf0      	bgt.n	8616 <_svfprintf_r+0x135a>
    8634:	3330      	adds	r3, #48	; 0x30
    8636:	1e42      	subs	r2, r0, #1
    8638:	b2d9      	uxtb	r1, r3
    863a:	f800 1c01 	strb.w	r1, [r0, #-1]
    863e:	9b07      	ldr	r3, [sp, #28]
    8640:	4293      	cmp	r3, r2
    8642:	bf98      	it	ls
    8644:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
    8648:	f67f ae84 	bls.w	8354 <_svfprintf_r+0x1098>
    864c:	4602      	mov	r2, r0
    864e:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
    8652:	e001      	b.n	8658 <_svfprintf_r+0x139c>
    8654:	f812 1b01 	ldrb.w	r1, [r2], #1
    8658:	f803 1c01 	strb.w	r1, [r3, #-1]
    865c:	4619      	mov	r1, r3
    865e:	9807      	ldr	r0, [sp, #28]
    8660:	3301      	adds	r3, #1
    8662:	4290      	cmp	r0, r2
    8664:	d8f6      	bhi.n	8654 <_svfprintf_r+0x1398>
    8666:	e675      	b.n	8354 <_svfprintf_r+0x1098>
    8668:	202d      	movs	r0, #45	; 0x2d
    866a:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
    866e:	9015      	str	r0, [sp, #84]	; 0x54
    8670:	e5f2      	b.n	8258 <_svfprintf_r+0xf9c>
    8672:	9942      	ldr	r1, [sp, #264]	; 0x108
    8674:	910e      	str	r1, [sp, #56]	; 0x38
    8676:	e657      	b.n	8328 <_svfprintf_r+0x106c>
    8678:	990e      	ldr	r1, [sp, #56]	; 0x38
    867a:	9818      	ldr	r0, [sp, #96]	; 0x60
    867c:	2900      	cmp	r1, #0
    867e:	bfda      	itte	le
    8680:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
    8682:	f1c2 0302 	rsble	r3, r2, #2
    8686:	2301      	movgt	r3, #1
    8688:	181b      	adds	r3, r3, r0
    868a:	2167      	movs	r1, #103	; 0x67
    868c:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    8690:	930e      	str	r3, [sp, #56]	; 0x38
    8692:	9114      	str	r1, [sp, #80]	; 0x50
    8694:	920b      	str	r2, [sp, #44]	; 0x2c
    8696:	e66d      	b.n	8374 <_svfprintf_r+0x10b8>
    8698:	9842      	ldr	r0, [sp, #264]	; 0x108
    869a:	2800      	cmp	r0, #0
    869c:	900e      	str	r0, [sp, #56]	; 0x38
    869e:	dd38      	ble.n	8712 <_svfprintf_r+0x1456>
    86a0:	f1b8 0f00 	cmp.w	r8, #0
    86a4:	d107      	bne.n	86b6 <_svfprintf_r+0x13fa>
    86a6:	f01a 0f01 	tst.w	sl, #1
    86aa:	bf04      	itt	eq
    86ac:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
    86b0:	910b      	streq	r1, [sp, #44]	; 0x2c
    86b2:	f43f ae5f 	beq.w	8374 <_svfprintf_r+0x10b8>
    86b6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    86b8:	2066      	movs	r0, #102	; 0x66
    86ba:	9014      	str	r0, [sp, #80]	; 0x50
    86bc:	1c53      	adds	r3, r2, #1
    86be:	4443      	add	r3, r8
    86c0:	930e      	str	r3, [sp, #56]	; 0x38
    86c2:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    86c6:	910b      	str	r1, [sp, #44]	; 0x2c
    86c8:	e654      	b.n	8374 <_svfprintf_r+0x10b8>
    86ca:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    86cc:	2367      	movs	r3, #103	; 0x67
    86ce:	9314      	str	r3, [sp, #80]	; 0x50
    86d0:	3201      	adds	r2, #1
    86d2:	920e      	str	r2, [sp, #56]	; 0x38
    86d4:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
    86d8:	900b      	str	r0, [sp, #44]	; 0x2c
    86da:	e64b      	b.n	8374 <_svfprintf_r+0x10b8>
    86dc:	222d      	movs	r2, #45	; 0x2d
    86de:	425b      	negs	r3, r3
    86e0:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
    86e4:	e62c      	b.n	8340 <_svfprintf_r+0x1084>
    86e6:	990a      	ldr	r1, [sp, #40]	; 0x28
    86e8:	781a      	ldrb	r2, [r3, #0]
    86ea:	f8d1 8000 	ldr.w	r8, [r1]
    86ee:	3104      	adds	r1, #4
    86f0:	910a      	str	r1, [sp, #40]	; 0x28
    86f2:	f1b8 0f00 	cmp.w	r8, #0
    86f6:	bfb8      	it	lt
    86f8:	f04f 38ff 	movlt.w	r8, #4294967295
    86fc:	f7fe be47 	b.w	738e <_svfprintf_r+0xd2>
    8700:	f01a 0f01 	tst.w	sl, #1
    8704:	bf04      	itt	eq
    8706:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
    870a:	930b      	streq	r3, [sp, #44]	; 0x2c
    870c:	f43f ae32 	beq.w	8374 <_svfprintf_r+0x10b8>
    8710:	e62a      	b.n	8368 <_svfprintf_r+0x10ac>
    8712:	f1b8 0f00 	cmp.w	r8, #0
    8716:	d10e      	bne.n	8736 <_svfprintf_r+0x147a>
    8718:	f01a 0f01 	tst.w	sl, #1
    871c:	d10b      	bne.n	8736 <_svfprintf_r+0x147a>
    871e:	2201      	movs	r2, #1
    8720:	920b      	str	r2, [sp, #44]	; 0x2c
    8722:	920e      	str	r2, [sp, #56]	; 0x38
    8724:	e626      	b.n	8374 <_svfprintf_r+0x10b8>
    8726:	9809      	ldr	r0, [sp, #36]	; 0x24
    8728:	230c      	movs	r3, #12
    872a:	f04f 31ff 	mov.w	r1, #4294967295
    872e:	910d      	str	r1, [sp, #52]	; 0x34
    8730:	6003      	str	r3, [r0, #0]
    8732:	f7fe bf1a 	b.w	756a <_svfprintf_r+0x2ae>
    8736:	f108 0302 	add.w	r3, r8, #2
    873a:	2066      	movs	r0, #102	; 0x66
    873c:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
    8740:	930e      	str	r3, [sp, #56]	; 0x38
    8742:	9014      	str	r0, [sp, #80]	; 0x50
    8744:	910b      	str	r1, [sp, #44]	; 0x2c
    8746:	e615      	b.n	8374 <_svfprintf_r+0x10b8>

00008748 <__ssrefill_r>:
    8748:	b510      	push	{r4, lr}
    874a:	460c      	mov	r4, r1
    874c:	6b49      	ldr	r1, [r1, #52]	; 0x34
    874e:	b169      	cbz	r1, 876c <__ssrefill_r+0x24>
    8750:	f104 0344 	add.w	r3, r4, #68	; 0x44
    8754:	4299      	cmp	r1, r3
    8756:	d001      	beq.n	875c <__ssrefill_r+0x14>
    8758:	f004 f842 	bl	c7e0 <_free_r>
    875c:	6c23      	ldr	r3, [r4, #64]	; 0x40
    875e:	2000      	movs	r0, #0
    8760:	6360      	str	r0, [r4, #52]	; 0x34
    8762:	6063      	str	r3, [r4, #4]
    8764:	b113      	cbz	r3, 876c <__ssrefill_r+0x24>
    8766:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    8768:	6023      	str	r3, [r4, #0]
    876a:	bd10      	pop	{r4, pc}
    876c:	6922      	ldr	r2, [r4, #16]
    876e:	2100      	movs	r1, #0
    8770:	89a3      	ldrh	r3, [r4, #12]
    8772:	f04f 30ff 	mov.w	r0, #4294967295
    8776:	6061      	str	r1, [r4, #4]
    8778:	f043 0320 	orr.w	r3, r3, #32
    877c:	6022      	str	r2, [r4, #0]
    877e:	81a3      	strh	r3, [r4, #12]
    8780:	bd10      	pop	{r4, pc}
    8782:	bf00      	nop

00008784 <_sungetc_r>:
    8784:	f1b1 3fff 	cmp.w	r1, #4294967295
    8788:	b530      	push	{r4, r5, lr}
    878a:	b083      	sub	sp, #12
    878c:	d014      	beq.n	87b8 <_sungetc_r+0x34>
    878e:	f8b2 c00c 	ldrh.w	ip, [r2, #12]
    8792:	b2cc      	uxtb	r4, r1
    8794:	6b53      	ldr	r3, [r2, #52]	; 0x34
    8796:	f02c 0120 	bic.w	r1, ip, #32
    879a:	8191      	strh	r1, [r2, #12]
    879c:	b17b      	cbz	r3, 87be <_sungetc_r+0x3a>
    879e:	6851      	ldr	r1, [r2, #4]
    87a0:	6b93      	ldr	r3, [r2, #56]	; 0x38
    87a2:	4299      	cmp	r1, r3
    87a4:	da2c      	bge.n	8800 <_sungetc_r+0x7c>
    87a6:	6813      	ldr	r3, [r2, #0]
    87a8:	4621      	mov	r1, r4
    87aa:	1e58      	subs	r0, r3, #1
    87ac:	6010      	str	r0, [r2, #0]
    87ae:	f803 4c01 	strb.w	r4, [r3, #-1]
    87b2:	6853      	ldr	r3, [r2, #4]
    87b4:	3301      	adds	r3, #1
    87b6:	6053      	str	r3, [r2, #4]
    87b8:	4608      	mov	r0, r1
    87ba:	b003      	add	sp, #12
    87bc:	bd30      	pop	{r4, r5, pc}
    87be:	6913      	ldr	r3, [r2, #16]
    87c0:	b1e3      	cbz	r3, 87fc <_sungetc_r+0x78>
    87c2:	6810      	ldr	r0, [r2, #0]
    87c4:	4283      	cmp	r3, r0
    87c6:	d204      	bcs.n	87d2 <_sungetc_r+0x4e>
    87c8:	f810 1c01 	ldrb.w	r1, [r0, #-1]
    87cc:	1e43      	subs	r3, r0, #1
    87ce:	42a1      	cmp	r1, r4
    87d0:	d00f      	beq.n	87f2 <_sungetc_r+0x6e>
    87d2:	6855      	ldr	r5, [r2, #4]
    87d4:	4613      	mov	r3, r2
    87d6:	63d0      	str	r0, [r2, #60]	; 0x3c
    87d8:	4621      	mov	r1, r4
    87da:	f102 0044 	add.w	r0, r2, #68	; 0x44
    87de:	f803 4f46 	strb.w	r4, [r3, #70]!
    87e2:	6350      	str	r0, [r2, #52]	; 0x34
    87e4:	2003      	movs	r0, #3
    87e6:	6415      	str	r5, [r2, #64]	; 0x40
    87e8:	6390      	str	r0, [r2, #56]	; 0x38
    87ea:	2001      	movs	r0, #1
    87ec:	6013      	str	r3, [r2, #0]
    87ee:	6050      	str	r0, [r2, #4]
    87f0:	e7e2      	b.n	87b8 <_sungetc_r+0x34>
    87f2:	6850      	ldr	r0, [r2, #4]
    87f4:	6013      	str	r3, [r2, #0]
    87f6:	1c43      	adds	r3, r0, #1
    87f8:	6053      	str	r3, [r2, #4]
    87fa:	e7dd      	b.n	87b8 <_sungetc_r+0x34>
    87fc:	6810      	ldr	r0, [r2, #0]
    87fe:	e7e8      	b.n	87d2 <_sungetc_r+0x4e>
    8800:	4611      	mov	r1, r2
    8802:	9201      	str	r2, [sp, #4]
    8804:	f001 f81c 	bl	9840 <__submore>
    8808:	9a01      	ldr	r2, [sp, #4]
    880a:	2800      	cmp	r0, #0
    880c:	d0cb      	beq.n	87a6 <_sungetc_r+0x22>
    880e:	f04f 31ff 	mov.w	r1, #4294967295
    8812:	e7d1      	b.n	87b8 <_sungetc_r+0x34>

00008814 <__ssvfscanf_r>:
    8814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8818:	f5ad 7d2f 	sub.w	sp, sp, #700	; 0x2bc
    881c:	460c      	mov	r4, r1
    881e:	4617      	mov	r7, r2
    8820:	4680      	mov	r8, r0
    8822:	9309      	str	r3, [sp, #36]	; 0x24
    8824:	f003 fea4 	bl	c570 <__sfp_lock_acquire>
    8828:	89a3      	ldrh	r3, [r4, #12]
    882a:	f240 1168 	movw	r1, #360	; 0x168
    882e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    8832:	f2c2 0100 	movt	r1, #8192	; 0x2000
    8836:	bf02      	ittt	eq
    8838:	f443 5300 	orreq.w	r3, r3, #8192	; 0x2000
    883c:	81a3      	strheq	r3, [r4, #12]
    883e:	6e62      	ldreq	r2, [r4, #100]	; 0x64
    8840:	910d      	str	r1, [sp, #52]	; 0x34
    8842:	bf04      	itt	eq
    8844:	f422 5300 	biceq.w	r3, r2, #8192	; 0x2000
    8848:	6663      	streq	r3, [r4, #100]	; 0x64
    884a:	2000      	movs	r0, #0
    884c:	aa67      	add	r2, sp, #412	; 0x19c
    884e:	4605      	mov	r5, r0
    8850:	3203      	adds	r2, #3
    8852:	900a      	str	r0, [sp, #40]	; 0x28
    8854:	900c      	str	r0, [sp, #48]	; 0x30
    8856:	900b      	str	r0, [sp, #44]	; 0x2c
    8858:	9203      	str	r2, [sp, #12]
    885a:	783a      	ldrb	r2, [r7, #0]
    885c:	92ad      	str	r2, [sp, #692]	; 0x2b4
    885e:	b33a      	cbz	r2, 88b0 <__ssvfscanf_r+0x9c>
    8860:	f240 1664 	movw	r6, #356	; 0x164
    8864:	3701      	adds	r7, #1
    8866:	f2c2 0600 	movt	r6, #8192	; 0x2000
    886a:	6833      	ldr	r3, [r6, #0]
    886c:	1899      	adds	r1, r3, r2
    886e:	f891 9001 	ldrb.w	r9, [r1, #1]
    8872:	f019 0908 	ands.w	r9, r9, #8
    8876:	d023      	beq.n	88c0 <__ssvfscanf_r+0xac>
    8878:	6863      	ldr	r3, [r4, #4]
    887a:	e00d      	b.n	8898 <__ssvfscanf_r+0x84>
    887c:	6823      	ldr	r3, [r4, #0]
    887e:	6831      	ldr	r1, [r6, #0]
    8880:	1c5a      	adds	r2, r3, #1
    8882:	781b      	ldrb	r3, [r3, #0]
    8884:	185b      	adds	r3, r3, r1
    8886:	785b      	ldrb	r3, [r3, #1]
    8888:	f013 0f08 	tst.w	r3, #8
    888c:	d0e5      	beq.n	885a <__ssvfscanf_r+0x46>
    888e:	6863      	ldr	r3, [r4, #4]
    8890:	3501      	adds	r5, #1
    8892:	6022      	str	r2, [r4, #0]
    8894:	3b01      	subs	r3, #1
    8896:	6063      	str	r3, [r4, #4]
    8898:	2b00      	cmp	r3, #0
    889a:	dcef      	bgt.n	887c <__ssvfscanf_r+0x68>
    889c:	4640      	mov	r0, r8
    889e:	4621      	mov	r1, r4
    88a0:	f7ff ff52 	bl	8748 <__ssrefill_r>
    88a4:	2800      	cmp	r0, #0
    88a6:	d0e9      	beq.n	887c <__ssvfscanf_r+0x68>
    88a8:	783a      	ldrb	r2, [r7, #0]
    88aa:	92ad      	str	r2, [sp, #692]	; 0x2b4
    88ac:	2a00      	cmp	r2, #0
    88ae:	d1d7      	bne.n	8860 <__ssvfscanf_r+0x4c>
    88b0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    88b2:	f003 fe5f 	bl	c574 <__sfp_lock_release>
    88b6:	4628      	mov	r0, r5
    88b8:	f50d 7d2f 	add.w	sp, sp, #700	; 0x2bc
    88bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    88c0:	2a25      	cmp	r2, #37	; 0x25
    88c2:	d010      	beq.n	88e6 <__ssvfscanf_r+0xd2>
    88c4:	6863      	ldr	r3, [r4, #4]
    88c6:	2b00      	cmp	r3, #0
    88c8:	f340 810a 	ble.w	8ae0 <__ssvfscanf_r+0x2cc>
    88cc:	6823      	ldr	r3, [r4, #0]
    88ce:	f817 2c01 	ldrb.w	r2, [r7, #-1]
    88d2:	7819      	ldrb	r1, [r3, #0]
    88d4:	4291      	cmp	r1, r2
    88d6:	d1eb      	bne.n	88b0 <__ssvfscanf_r+0x9c>
    88d8:	6862      	ldr	r2, [r4, #4]
    88da:	3301      	adds	r3, #1
    88dc:	3501      	adds	r5, #1
    88de:	6023      	str	r3, [r4, #0]
    88e0:	1e53      	subs	r3, r2, #1
    88e2:	6063      	str	r3, [r4, #4]
    88e4:	e7b9      	b.n	885a <__ssvfscanf_r+0x46>
    88e6:	783a      	ldrb	r2, [r7, #0]
    88e8:	46cb      	mov	fp, r9
    88ea:	210a      	movs	r1, #10
    88ec:	3701      	adds	r7, #1
    88ee:	2a78      	cmp	r2, #120	; 0x78
    88f0:	f200 83c4 	bhi.w	907c <__ssvfscanf_r+0x868>
    88f4:	f20f 0c04 	addw	ip, pc, #4
    88f8:	f85c f022 	ldr.w	pc, [ip, r2, lsl #2]
    88fc:	000090a1 	.word	0x000090a1
    8900:	0000907d 	.word	0x0000907d
    8904:	0000907d 	.word	0x0000907d
    8908:	0000907d 	.word	0x0000907d
    890c:	0000907d 	.word	0x0000907d
    8910:	0000907d 	.word	0x0000907d
    8914:	0000907d 	.word	0x0000907d
    8918:	0000907d 	.word	0x0000907d
    891c:	0000907d 	.word	0x0000907d
    8920:	0000907d 	.word	0x0000907d
    8924:	0000907d 	.word	0x0000907d
    8928:	0000907d 	.word	0x0000907d
    892c:	0000907d 	.word	0x0000907d
    8930:	0000907d 	.word	0x0000907d
    8934:	0000907d 	.word	0x0000907d
    8938:	0000907d 	.word	0x0000907d
    893c:	0000907d 	.word	0x0000907d
    8940:	0000907d 	.word	0x0000907d
    8944:	0000907d 	.word	0x0000907d
    8948:	0000907d 	.word	0x0000907d
    894c:	0000907d 	.word	0x0000907d
    8950:	0000907d 	.word	0x0000907d
    8954:	0000907d 	.word	0x0000907d
    8958:	0000907d 	.word	0x0000907d
    895c:	0000907d 	.word	0x0000907d
    8960:	0000907d 	.word	0x0000907d
    8964:	0000907d 	.word	0x0000907d
    8968:	0000907d 	.word	0x0000907d
    896c:	0000907d 	.word	0x0000907d
    8970:	0000907d 	.word	0x0000907d
    8974:	0000907d 	.word	0x0000907d
    8978:	0000907d 	.word	0x0000907d
    897c:	0000907d 	.word	0x0000907d
    8980:	0000907d 	.word	0x0000907d
    8984:	0000907d 	.word	0x0000907d
    8988:	0000907d 	.word	0x0000907d
    898c:	0000907d 	.word	0x0000907d
    8990:	000088c5 	.word	0x000088c5
    8994:	0000907d 	.word	0x0000907d
    8998:	0000907d 	.word	0x0000907d
    899c:	0000907d 	.word	0x0000907d
    89a0:	0000907d 	.word	0x0000907d
    89a4:	000090ab 	.word	0x000090ab
    89a8:	0000907d 	.word	0x0000907d
    89ac:	0000907d 	.word	0x0000907d
    89b0:	0000907d 	.word	0x0000907d
    89b4:	0000907d 	.word	0x0000907d
    89b8:	0000907d 	.word	0x0000907d
    89bc:	000090b3 	.word	0x000090b3
    89c0:	000090b3 	.word	0x000090b3
    89c4:	000090b3 	.word	0x000090b3
    89c8:	000090b3 	.word	0x000090b3
    89cc:	000090b3 	.word	0x000090b3
    89d0:	000090b3 	.word	0x000090b3
    89d4:	000090b3 	.word	0x000090b3
    89d8:	000090b3 	.word	0x000090b3
    89dc:	000090b3 	.word	0x000090b3
    89e0:	000090b3 	.word	0x000090b3
    89e4:	0000907d 	.word	0x0000907d
    89e8:	0000907d 	.word	0x0000907d
    89ec:	0000907d 	.word	0x0000907d
    89f0:	0000907d 	.word	0x0000907d
    89f4:	0000907d 	.word	0x0000907d
    89f8:	0000907d 	.word	0x0000907d
    89fc:	0000907d 	.word	0x0000907d
    8a00:	0000907d 	.word	0x0000907d
    8a04:	0000907d 	.word	0x0000907d
    8a08:	0000907d 	.word	0x0000907d
    8a0c:	00008b07 	.word	0x00008b07
    8a10:	000090c1 	.word	0x000090c1
    8a14:	0000907d 	.word	0x0000907d
    8a18:	000090c1 	.word	0x000090c1
    8a1c:	0000907d 	.word	0x0000907d
    8a20:	0000907d 	.word	0x0000907d
    8a24:	0000907d 	.word	0x0000907d
    8a28:	0000907d 	.word	0x0000907d
    8a2c:	000090c9 	.word	0x000090c9
    8a30:	0000907d 	.word	0x0000907d
    8a34:	0000907d 	.word	0x0000907d
    8a38:	000090d1 	.word	0x000090d1
    8a3c:	0000907d 	.word	0x0000907d
    8a40:	0000907d 	.word	0x0000907d
    8a44:	0000907d 	.word	0x0000907d
    8a48:	0000907d 	.word	0x0000907d
    8a4c:	0000907d 	.word	0x0000907d
    8a50:	0000907d 	.word	0x0000907d
    8a54:	0000907d 	.word	0x0000907d
    8a58:	0000907d 	.word	0x0000907d
    8a5c:	000090eb 	.word	0x000090eb
    8a60:	0000907d 	.word	0x0000907d
    8a64:	0000907d 	.word	0x0000907d
    8a68:	00009109 	.word	0x00009109
    8a6c:	0000907d 	.word	0x0000907d
    8a70:	0000907d 	.word	0x0000907d
    8a74:	0000907d 	.word	0x0000907d
    8a78:	0000907d 	.word	0x0000907d
    8a7c:	0000907d 	.word	0x0000907d
    8a80:	0000907d 	.word	0x0000907d
    8a84:	0000907d 	.word	0x0000907d
    8a88:	0000911f 	.word	0x0000911f
    8a8c:	00008b0b 	.word	0x00008b0b
    8a90:	000090c1 	.word	0x000090c1
    8a94:	000090c1 	.word	0x000090c1
    8a98:	000090c1 	.word	0x000090c1
    8a9c:	00008fe1 	.word	0x00008fe1
    8aa0:	00008fe9 	.word	0x00008fe9
    8aa4:	0000907d 	.word	0x0000907d
    8aa8:	0000907d 	.word	0x0000907d
    8aac:	00008fff 	.word	0x00008fff
    8ab0:	0000907d 	.word	0x0000907d
    8ab4:	00009013 	.word	0x00009013
    8ab8:	0000902f 	.word	0x0000902f
    8abc:	00009045 	.word	0x00009045
    8ac0:	0000907d 	.word	0x0000907d
    8ac4:	0000907d 	.word	0x0000907d
    8ac8:	0000905f 	.word	0x0000905f
    8acc:	0000907d 	.word	0x0000907d
    8ad0:	00009067 	.word	0x00009067
    8ad4:	0000907d 	.word	0x0000907d
    8ad8:	0000907d 	.word	0x0000907d
    8adc:	000090eb 	.word	0x000090eb
    8ae0:	4640      	mov	r0, r8
    8ae2:	4621      	mov	r1, r4
    8ae4:	f7ff fe30 	bl	8748 <__ssrefill_r>
    8ae8:	2800      	cmp	r0, #0
    8aea:	f43f aeef 	beq.w	88cc <__ssvfscanf_r+0xb8>
    8aee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
    8af0:	f003 fd40 	bl	c574 <__sfp_lock_release>
    8af4:	b125      	cbz	r5, 8b00 <__ssvfscanf_r+0x2ec>
    8af6:	89a3      	ldrh	r3, [r4, #12]
    8af8:	f013 0f40 	tst.w	r3, #64	; 0x40
    8afc:	f43f aedb 	beq.w	88b6 <__ssvfscanf_r+0xa2>
    8b00:	f04f 35ff 	mov.w	r5, #4294967295
    8b04:	e6d7      	b.n	88b6 <__ssvfscanf_r+0xa2>
    8b06:	f049 0901 	orr.w	r9, r9, #1
    8b0a:	46da      	mov	sl, fp
    8b0c:	f64f 1241 	movw	r2, #63809	; 0xf941
    8b10:	f2c0 0200 	movt	r2, #0
    8b14:	230a      	movs	r3, #10
    8b16:	f04f 0c03 	mov.w	ip, #3
    8b1a:	920b      	str	r2, [sp, #44]	; 0x2c
    8b1c:	930a      	str	r3, [sp, #40]	; 0x28
    8b1e:	f8cd c020 	str.w	ip, [sp, #32]
    8b22:	6863      	ldr	r3, [r4, #4]
    8b24:	2b00      	cmp	r3, #0
    8b26:	f340 824a 	ble.w	8fbe <__ssvfscanf_r+0x7aa>
    8b2a:	f019 0f40 	tst.w	r9, #64	; 0x40
    8b2e:	bf08      	it	eq
    8b30:	6823      	ldreq	r3, [r4, #0]
    8b32:	d012      	beq.n	8b5a <__ssvfscanf_r+0x346>
    8b34:	9a08      	ldr	r2, [sp, #32]
    8b36:	1e53      	subs	r3, r2, #1
    8b38:	2b03      	cmp	r3, #3
    8b3a:	f200 80d7 	bhi.w	8cec <__ssvfscanf_r+0x4d8>
    8b3e:	e8df f013 	tbh	[pc, r3, lsl #1]
    8b42:	01aa      	.short	0x01aa
    8b44:	001d0094 	.word	0x001d0094
    8b48:	0136      	.short	0x0136
    8b4a:	4640      	mov	r0, r8
    8b4c:	4621      	mov	r1, r4
    8b4e:	f7ff fdfb 	bl	8748 <__ssrefill_r>
    8b52:	2800      	cmp	r0, #0
    8b54:	d1cb      	bne.n	8aee <__ssvfscanf_r+0x2da>
    8b56:	6823      	ldr	r3, [r4, #0]
    8b58:	3501      	adds	r5, #1
    8b5a:	7819      	ldrb	r1, [r3, #0]
    8b5c:	3301      	adds	r3, #1
    8b5e:	6832      	ldr	r2, [r6, #0]
    8b60:	188a      	adds	r2, r1, r2
    8b62:	7852      	ldrb	r2, [r2, #1]
    8b64:	f012 0f08 	tst.w	r2, #8
    8b68:	d0e4      	beq.n	8b34 <__ssvfscanf_r+0x320>
    8b6a:	6862      	ldr	r2, [r4, #4]
    8b6c:	3a01      	subs	r2, #1
    8b6e:	6062      	str	r2, [r4, #4]
    8b70:	2a00      	cmp	r2, #0
    8b72:	bfc8      	it	gt
    8b74:	6023      	strgt	r3, [r4, #0]
    8b76:	dde8      	ble.n	8b4a <__ssvfscanf_r+0x336>
    8b78:	3501      	adds	r5, #1
    8b7a:	e7ee      	b.n	8b5a <__ssvfscanf_r+0x346>
    8b7c:	f10b 33ff 	add.w	r3, fp, #4294967295
    8b80:	f449 6c58 	orr.w	ip, r9, #3456	; 0xd80
    8b84:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
    8b88:	f641 3364 	movw	r3, #7012	; 0x1b64
    8b8c:	bf88      	it	hi
    8b8e:	f5ab 7bae 	subhi.w	fp, fp, #348	; 0x15c
    8b92:	f10d 094c 	add.w	r9, sp, #76	; 0x4c
    8b96:	f2c0 0301 	movt	r3, #1
    8b9a:	970e      	str	r7, [sp, #56]	; 0x38
    8b9c:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    8b9e:	bf92      	itee	ls
    8ba0:	f04f 0b00 	movls.w	fp, #0
    8ba4:	f240 1a5d 	movwhi	sl, #349	; 0x15d
    8ba8:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    8bac:	462a      	mov	r2, r5
    8bae:	2600      	movs	r6, #0
    8bb0:	464d      	mov	r5, r9
    8bb2:	9608      	str	r6, [sp, #32]
    8bb4:	4699      	mov	r9, r3
    8bb6:	4666      	mov	r6, ip
    8bb8:	f8d4 c000 	ldr.w	ip, [r4]
    8bbc:	f89c 0000 	ldrb.w	r0, [ip]
    8bc0:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
    8bc4:	294d      	cmp	r1, #77	; 0x4d
    8bc6:	f200 81a7 	bhi.w	8f18 <__ssvfscanf_r+0x704>
    8bca:	e8df f011 	tbh	[pc, r1, lsl #1]
    8bce:	01c7      	.short	0x01c7
    8bd0:	01c701a5 	.word	0x01c701a5
    8bd4:	01a501a5 	.word	0x01a501a5
    8bd8:	01cd01d2 	.word	0x01cd01d2
    8bdc:	01cd01cd 	.word	0x01cd01cd
    8be0:	01cd01cd 	.word	0x01cd01cd
    8be4:	01cd01cd 	.word	0x01cd01cd
    8be8:	01f101f1 	.word	0x01f101f1
    8bec:	01a501a5 	.word	0x01a501a5
    8bf0:	01a501a5 	.word	0x01a501a5
    8bf4:	01a501a5 	.word	0x01a501a5
    8bf8:	01ec01a5 	.word	0x01ec01a5
    8bfc:	01ec01ec 	.word	0x01ec01ec
    8c00:	01ec01ec 	.word	0x01ec01ec
    8c04:	01a501ec 	.word	0x01a501ec
    8c08:	01a501a5 	.word	0x01a501a5
    8c0c:	01a501a5 	.word	0x01a501a5
    8c10:	01a501a5 	.word	0x01a501a5
    8c14:	01a501a5 	.word	0x01a501a5
    8c18:	01a501a5 	.word	0x01a501a5
    8c1c:	01a501a5 	.word	0x01a501a5
    8c20:	01a501a5 	.word	0x01a501a5
    8c24:	01a501a5 	.word	0x01a501a5
    8c28:	01a5018c 	.word	0x01a5018c
    8c2c:	01a501a5 	.word	0x01a501a5
    8c30:	01a501a5 	.word	0x01a501a5
    8c34:	01a501a5 	.word	0x01a501a5
    8c38:	01ec01a5 	.word	0x01ec01a5
    8c3c:	01ec01ec 	.word	0x01ec01ec
    8c40:	01ec01ec 	.word	0x01ec01ec
    8c44:	01a501ec 	.word	0x01a501ec
    8c48:	01a501a5 	.word	0x01a501a5
    8c4c:	01a501a5 	.word	0x01a501a5
    8c50:	01a501a5 	.word	0x01a501a5
    8c54:	01a501a5 	.word	0x01a501a5
    8c58:	01a501a5 	.word	0x01a501a5
    8c5c:	01a501a5 	.word	0x01a501a5
    8c60:	01a501a5 	.word	0x01a501a5
    8c64:	01a501a5 	.word	0x01a501a5
    8c68:	018c      	.short	0x018c
    8c6a:	f1bb 0f00 	cmp.w	fp, #0
    8c6e:	bf14      	ite	ne
    8c70:	46da      	movne	sl, fp
    8c72:	f04f 3aff 	moveq.w	sl, #4294967295
    8c76:	f019 0301 	ands.w	r3, r9, #1
    8c7a:	f000 83ed 	beq.w	9458 <__ssvfscanf_r+0xc44>
    8c7e:	f019 0010 	ands.w	r0, r9, #16
    8c82:	9008      	str	r0, [sp, #32]
    8c84:	bf18      	it	ne
    8c86:	f50d 7b2d 	addne.w	fp, sp, #692	; 0x2b4
    8c8a:	d104      	bne.n	8c96 <__ssvfscanf_r+0x482>
    8c8c:	9909      	ldr	r1, [sp, #36]	; 0x24
    8c8e:	f8d1 b000 	ldr.w	fp, [r1]
    8c92:	3104      	adds	r1, #4
    8c94:	9109      	str	r1, [sp, #36]	; 0x24
    8c96:	463b      	mov	r3, r7
    8c98:	f04f 0900 	mov.w	r9, #0
    8c9c:	462f      	mov	r7, r5
    8c9e:	465d      	mov	r5, fp
    8ca0:	469b      	mov	fp, r3
    8ca2:	960e      	str	r6, [sp, #56]	; 0x38
    8ca4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    8ca6:	6822      	ldr	r2, [r4, #0]
    8ca8:	6819      	ldr	r1, [r3, #0]
    8caa:	7813      	ldrb	r3, [r2, #0]
    8cac:	1859      	adds	r1, r3, r1
    8cae:	7849      	ldrb	r1, [r1, #1]
    8cb0:	f081 0108 	eor.w	r1, r1, #8
    8cb4:	f3c1 01c0 	ubfx	r1, r1, #3, #1
    8cb8:	f1ba 0f00 	cmp.w	sl, #0
    8cbc:	bf0c      	ite	eq
    8cbe:	2100      	moveq	r1, #0
    8cc0:	f001 0101 	andne.w	r1, r1, #1
    8cc4:	2900      	cmp	r1, #0
    8cc6:	f040 8446 	bne.w	9556 <__ssvfscanf_r+0xd42>
    8cca:	465b      	mov	r3, fp
    8ccc:	46ab      	mov	fp, r5
    8cce:	463d      	mov	r5, r7
    8cd0:	461f      	mov	r7, r3
    8cd2:	9e08      	ldr	r6, [sp, #32]
    8cd4:	2e00      	cmp	r6, #0
    8cd6:	f47f adc0 	bne.w	885a <__ssvfscanf_r+0x46>
    8cda:	f8cb 6000 	str.w	r6, [fp]
    8cde:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    8ce2:	f10c 0c01 	add.w	ip, ip, #1
    8ce6:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    8cea:	e5b6      	b.n	885a <__ssvfscanf_r+0x46>
    8cec:	f1bb 0f00 	cmp.w	fp, #0
    8cf0:	bf14      	ite	ne
    8cf2:	46da      	movne	sl, fp
    8cf4:	f04f 0a01 	moveq.w	sl, #1
    8cf8:	f019 0601 	ands.w	r6, r9, #1
    8cfc:	f000 835a 	beq.w	93b4 <__ssvfscanf_r+0xba0>
    8d00:	f019 0010 	ands.w	r0, r9, #16
    8d04:	9008      	str	r0, [sp, #32]
    8d06:	bf18      	it	ne
    8d08:	f04f 0900 	movne.w	r9, #0
    8d0c:	d104      	bne.n	8d18 <__ssvfscanf_r+0x504>
    8d0e:	9909      	ldr	r1, [sp, #36]	; 0x24
    8d10:	f8d1 9000 	ldr.w	r9, [r1]
    8d14:	3104      	adds	r1, #4
    8d16:	9109      	str	r1, [sp, #36]	; 0x24
    8d18:	462b      	mov	r3, r5
    8d1a:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
    8d1e:	46c1      	mov	r9, r8
    8d20:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
    8d24:	4655      	mov	r5, sl
    8d26:	2600      	movs	r6, #0
    8d28:	f10d 0b4c 	add.w	fp, sp, #76	; 0x4c
    8d2c:	469a      	mov	sl, r3
    8d2e:	970e      	str	r7, [sp, #56]	; 0x38
    8d30:	f8d8 3000 	ldr.w	r3, [r8]
    8d34:	429e      	cmp	r6, r3
    8d36:	f43f aeda 	beq.w	8aee <__ssvfscanf_r+0x2da>
    8d3a:	6823      	ldr	r3, [r4, #0]
    8d3c:	2100      	movs	r1, #0
    8d3e:	f8d4 e004 	ldr.w	lr, [r4, #4]
    8d42:	2208      	movs	r2, #8
    8d44:	a8ab      	add	r0, sp, #684	; 0x2ac
    8d46:	afab      	add	r7, sp, #684	; 0x2ac
    8d48:	f813 cb01 	ldrb.w	ip, [r3], #1
    8d4c:	f10e 3eff 	add.w	lr, lr, #4294967295
    8d50:	f8c4 e004 	str.w	lr, [r4, #4]
    8d54:	f80b c006 	strb.w	ip, [fp, r6]
    8d58:	3601      	adds	r6, #1
    8d5a:	6023      	str	r3, [r4, #0]
    8d5c:	f004 fd4a 	bl	d7f4 <memset>
    8d60:	4648      	mov	r0, r9
    8d62:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8d64:	465a      	mov	r2, fp
    8d66:	4633      	mov	r3, r6
    8d68:	9700      	str	r7, [sp, #0]
    8d6a:	f004 fb9b 	bl	d4a4 <_mbrtowc_r>
    8d6e:	f1b0 3fff 	cmp.w	r0, #4294967295
    8d72:	f43f aebc 	beq.w	8aee <__ssvfscanf_r+0x2da>
    8d76:	2800      	cmp	r0, #0
    8d78:	f040 83b9 	bne.w	94ee <__ssvfscanf_r+0xcda>
    8d7c:	9808      	ldr	r0, [sp, #32]
    8d7e:	b908      	cbnz	r0, 8d84 <__ssvfscanf_r+0x570>
    8d80:	990f      	ldr	r1, [sp, #60]	; 0x3c
    8d82:	6008      	str	r0, [r1, #0]
    8d84:	9a08      	ldr	r2, [sp, #32]
    8d86:	44b2      	add	sl, r6
    8d88:	3d01      	subs	r5, #1
    8d8a:	2a00      	cmp	r2, #0
    8d8c:	f000 83b9 	beq.w	9502 <__ssvfscanf_r+0xcee>
    8d90:	2600      	movs	r6, #0
    8d92:	6863      	ldr	r3, [r4, #4]
    8d94:	2b00      	cmp	r3, #0
    8d96:	f340 8350 	ble.w	943a <__ssvfscanf_r+0xc26>
    8d9a:	2d00      	cmp	r5, #0
    8d9c:	d1c8      	bne.n	8d30 <__ssvfscanf_r+0x51c>
    8d9e:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    8da0:	4655      	mov	r5, sl
    8da2:	46c8      	mov	r8, r9
    8da4:	9e08      	ldr	r6, [sp, #32]
    8da6:	2e00      	cmp	r6, #0
    8da8:	f47f ad57 	bne.w	885a <__ssvfscanf_r+0x46>
    8dac:	e797      	b.n	8cde <__ssvfscanf_r+0x4ca>
    8dae:	f10b 33ff 	add.w	r3, fp, #4294967295
    8db2:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
    8db6:	f200 82f7 	bhi.w	93a8 <__ssvfscanf_r+0xb94>
    8dba:	2200      	movs	r2, #0
    8dbc:	f04f 0b00 	mov.w	fp, #0
    8dc0:	4641      	mov	r1, r8
    8dc2:	9711      	str	r7, [sp, #68]	; 0x44
    8dc4:	4690      	mov	r8, r2
    8dc6:	f449 69f0 	orr.w	r9, r9, #1920	; 0x780
    8dca:	ae13      	add	r6, sp, #76	; 0x4c
    8dcc:	465b      	mov	r3, fp
    8dce:	465f      	mov	r7, fp
    8dd0:	460a      	mov	r2, r1
    8dd2:	f8cd b020 	str.w	fp, [sp, #32]
    8dd6:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
    8dda:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
    8dde:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
    8de2:	f8d4 e000 	ldr.w	lr, [r4]
    8de6:	f89e 0000 	ldrb.w	r0, [lr]
    8dea:	f1a0 012b 	sub.w	r1, r0, #43	; 0x2b
    8dee:	294e      	cmp	r1, #78	; 0x4e
    8df0:	f200 81d6 	bhi.w	91a0 <__ssvfscanf_r+0x98c>
    8df4:	e8df f011 	tbh	[pc, r1, lsl #1]
    8df8:	01d4025d 	.word	0x01d4025d
    8dfc:	0255025d 	.word	0x0255025d
    8e00:	024501d4 	.word	0x024501d4
    8e04:	01be01be 	.word	0x01be01be
    8e08:	01be01be 	.word	0x01be01be
    8e0c:	01be01be 	.word	0x01be01be
    8e10:	01be01be 	.word	0x01be01be
    8e14:	01d401be 	.word	0x01d401be
    8e18:	01d401d4 	.word	0x01d401d4
    8e1c:	01d401d4 	.word	0x01d401d4
    8e20:	01d401d4 	.word	0x01d401d4
    8e24:	01d402d3 	.word	0x01d402d3
    8e28:	01d401d4 	.word	0x01d401d4
    8e2c:	02b302ba 	.word	0x02b302ba
    8e30:	01d401d4 	.word	0x01d401d4
    8e34:	01d40296 	.word	0x01d40296
    8e38:	01d401d4 	.word	0x01d401d4
    8e3c:	026b01d4 	.word	0x026b01d4
    8e40:	01d401d4 	.word	0x01d401d4
    8e44:	01d401d4 	.word	0x01d401d4
    8e48:	026401d4 	.word	0x026401d4
    8e4c:	01d401d4 	.word	0x01d401d4
    8e50:	01d401d4 	.word	0x01d401d4
    8e54:	01d4028f 	.word	0x01d4028f
    8e58:	01d401d4 	.word	0x01d401d4
    8e5c:	01d401d4 	.word	0x01d401d4
    8e60:	01d401d4 	.word	0x01d401d4
    8e64:	01d402d3 	.word	0x01d402d3
    8e68:	01d401d4 	.word	0x01d401d4
    8e6c:	02b302ba 	.word	0x02b302ba
    8e70:	01d401d4 	.word	0x01d401d4
    8e74:	01d40296 	.word	0x01d40296
    8e78:	01d401d4 	.word	0x01d401d4
    8e7c:	026b01d4 	.word	0x026b01d4
    8e80:	01d401d4 	.word	0x01d401d4
    8e84:	01d401d4 	.word	0x01d401d4
    8e88:	026401d4 	.word	0x026401d4
    8e8c:	01d401d4 	.word	0x01d401d4
    8e90:	01d401d4 	.word	0x01d401d4
    8e94:	028f      	.short	0x028f
    8e96:	f1bb 0f00 	cmp.w	fp, #0
    8e9a:	bf14      	ite	ne
    8e9c:	46da      	movne	sl, fp
    8e9e:	f04f 3aff 	moveq.w	sl, #4294967295
    8ea2:	f019 0f10 	tst.w	r9, #16
    8ea6:	f000 8140 	beq.w	912a <__ssvfscanf_r+0x916>
    8eaa:	6823      	ldr	r3, [r4, #0]
    8eac:	2600      	movs	r6, #0
    8eae:	781a      	ldrb	r2, [r3, #0]
    8eb0:	f50d 7cd6 	add.w	ip, sp, #428	; 0x1ac
    8eb4:	3301      	adds	r3, #1
    8eb6:	f81c 2002 	ldrb.w	r2, [ip, r2]
    8eba:	2a00      	cmp	r2, #0
    8ebc:	f000 83b8 	beq.w	9630 <__ssvfscanf_r+0xe1c>
    8ec0:	6862      	ldr	r2, [r4, #4]
    8ec2:	3601      	adds	r6, #1
    8ec4:	6023      	str	r3, [r4, #0]
    8ec6:	3a01      	subs	r2, #1
    8ec8:	45b2      	cmp	sl, r6
    8eca:	6062      	str	r2, [r4, #4]
    8ecc:	f000 82b2 	beq.w	9434 <__ssvfscanf_r+0xc20>
    8ed0:	2a00      	cmp	r2, #0
    8ed2:	dcec      	bgt.n	8eae <__ssvfscanf_r+0x69a>
    8ed4:	4640      	mov	r0, r8
    8ed6:	4621      	mov	r1, r4
    8ed8:	f7ff fc36 	bl	8748 <__ssrefill_r>
    8edc:	2800      	cmp	r0, #0
    8ede:	f040 82a9 	bne.w	9434 <__ssvfscanf_r+0xc20>
    8ee2:	6823      	ldr	r3, [r4, #0]
    8ee4:	e7e3      	b.n	8eae <__ssvfscanf_r+0x69a>
    8ee6:	f406 61c0 	and.w	r1, r6, #1536	; 0x600
    8eea:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    8eee:	d113      	bne.n	8f18 <__ssvfscanf_r+0x704>
    8ef0:	f426 7600 	bic.w	r6, r6, #512	; 0x200
    8ef4:	2710      	movs	r7, #16
    8ef6:	f446 66a0 	orr.w	r6, r6, #1280	; 0x500
    8efa:	f805 0b01 	strb.w	r0, [r5], #1
    8efe:	6861      	ldr	r1, [r4, #4]
    8f00:	3901      	subs	r1, #1
    8f02:	6061      	str	r1, [r4, #4]
    8f04:	2900      	cmp	r1, #0
    8f06:	bfc4      	itt	gt
    8f08:	f10c 0101 	addgt.w	r1, ip, #1
    8f0c:	6021      	strgt	r1, [r4, #0]
    8f0e:	dd5e      	ble.n	8fce <__ssvfscanf_r+0x7ba>
    8f10:	f1ba 0a01 	subs.w	sl, sl, #1
    8f14:	f47f ae50 	bne.w	8bb8 <__ssvfscanf_r+0x3a4>
    8f18:	f416 7f80 	tst.w	r6, #256	; 0x100
    8f1c:	46a9      	mov	r9, r5
    8f1e:	970a      	str	r7, [sp, #40]	; 0x28
    8f20:	46b4      	mov	ip, r6
    8f22:	4615      	mov	r5, r2
    8f24:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    8f26:	d00f      	beq.n	8f48 <__ssvfscanf_r+0x734>
    8f28:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
    8f2c:	45ca      	cmp	sl, r9
    8f2e:	d208      	bcs.n	8f42 <__ssvfscanf_r+0x72e>
    8f30:	f819 1d01 	ldrb.w	r1, [r9, #-1]!
    8f34:	4640      	mov	r0, r8
    8f36:	4622      	mov	r2, r4
    8f38:	9607      	str	r6, [sp, #28]
    8f3a:	f7ff fc23 	bl	8784 <_sungetc_r>
    8f3e:	f8dd c01c 	ldr.w	ip, [sp, #28]
    8f42:	45ca      	cmp	sl, r9
    8f44:	f43f acb4 	beq.w	88b0 <__ssvfscanf_r+0x9c>
    8f48:	f01c 0210 	ands.w	r2, ip, #16
    8f4c:	f000 8354 	beq.w	95f8 <__ssvfscanf_r+0xde4>
    8f50:	ab13      	add	r3, sp, #76	; 0x4c
    8f52:	9808      	ldr	r0, [sp, #32]
    8f54:	1aed      	subs	r5, r5, r3
    8f56:	182d      	adds	r5, r5, r0
    8f58:	444d      	add	r5, r9
    8f5a:	e47e      	b.n	885a <__ssvfscanf_r+0x46>
    8f5c:	f016 0f80 	tst.w	r6, #128	; 0x80
    8f60:	d0da      	beq.n	8f18 <__ssvfscanf_r+0x704>
    8f62:	f026 0680 	bic.w	r6, r6, #128	; 0x80
    8f66:	e7c8      	b.n	8efa <__ssvfscanf_r+0x6e6>
    8f68:	f939 7017 	ldrsh.w	r7, [r9, r7, lsl #1]
    8f6c:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    8f70:	e7c3      	b.n	8efa <__ssvfscanf_r+0x6e6>
    8f72:	f416 6f00 	tst.w	r6, #2048	; 0x800
    8f76:	d0c0      	beq.n	8efa <__ssvfscanf_r+0x6e6>
    8f78:	b917      	cbnz	r7, 8f80 <__ssvfscanf_r+0x76c>
    8f7a:	f446 7600 	orr.w	r6, r6, #512	; 0x200
    8f7e:	3708      	adds	r7, #8
    8f80:	f416 6f80 	tst.w	r6, #1024	; 0x400
    8f84:	bf18      	it	ne
    8f86:	f426 66b0 	bicne.w	r6, r6, #1408	; 0x580
    8f8a:	d1b6      	bne.n	8efa <__ssvfscanf_r+0x6e6>
    8f8c:	f1bb 0f00 	cmp.w	fp, #0
    8f90:	d003      	beq.n	8f9a <__ssvfscanf_r+0x786>
    8f92:	f10b 3bff 	add.w	fp, fp, #4294967295
    8f96:	f10a 0a01 	add.w	sl, sl, #1
    8f9a:	9808      	ldr	r0, [sp, #32]
    8f9c:	f426 7660 	bic.w	r6, r6, #896	; 0x380
    8fa0:	3001      	adds	r0, #1
    8fa2:	9008      	str	r0, [sp, #32]
    8fa4:	e7ab      	b.n	8efe <__ssvfscanf_r+0x6ea>
    8fa6:	2f0a      	cmp	r7, #10
    8fa8:	ddb6      	ble.n	8f18 <__ssvfscanf_r+0x704>
    8faa:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    8fae:	e7a4      	b.n	8efa <__ssvfscanf_r+0x6e6>
    8fb0:	f939 7017 	ldrsh.w	r7, [r9, r7, lsl #1]
    8fb4:	2f08      	cmp	r7, #8
    8fb6:	ddaf      	ble.n	8f18 <__ssvfscanf_r+0x704>
    8fb8:	f426 6638 	bic.w	r6, r6, #2944	; 0xb80
    8fbc:	e79d      	b.n	8efa <__ssvfscanf_r+0x6e6>
    8fbe:	4640      	mov	r0, r8
    8fc0:	4621      	mov	r1, r4
    8fc2:	f7ff fbc1 	bl	8748 <__ssrefill_r>
    8fc6:	2800      	cmp	r0, #0
    8fc8:	f43f adaf 	beq.w	8b2a <__ssvfscanf_r+0x316>
    8fcc:	e58f      	b.n	8aee <__ssvfscanf_r+0x2da>
    8fce:	4640      	mov	r0, r8
    8fd0:	4621      	mov	r1, r4
    8fd2:	9207      	str	r2, [sp, #28]
    8fd4:	f7ff fbb8 	bl	8748 <__ssrefill_r>
    8fd8:	9a07      	ldr	r2, [sp, #28]
    8fda:	2800      	cmp	r0, #0
    8fdc:	d098      	beq.n	8f10 <__ssvfscanf_r+0x6fc>
    8fde:	e79b      	b.n	8f18 <__ssvfscanf_r+0x704>
    8fe0:	f049 0904 	orr.w	r9, r9, #4
    8fe4:	783a      	ldrb	r2, [r7, #0]
    8fe6:	e481      	b.n	88ec <__ssvfscanf_r+0xd8>
    8fe8:	f64f 1041 	movw	r0, #63809	; 0xf941
    8fec:	2100      	movs	r1, #0
    8fee:	f2c0 0000 	movt	r0, #0
    8ff2:	2203      	movs	r2, #3
    8ff4:	46da      	mov	sl, fp
    8ff6:	900b      	str	r0, [sp, #44]	; 0x2c
    8ff8:	910a      	str	r1, [sp, #40]	; 0x28
    8ffa:	9208      	str	r2, [sp, #32]
    8ffc:	e591      	b.n	8b22 <__ssvfscanf_r+0x30e>
    8ffe:	783a      	ldrb	r2, [r7, #0]
    9000:	2a6c      	cmp	r2, #108	; 0x6c
    9002:	bf0a      	itet	eq
    9004:	f049 0902 	orreq.w	r9, r9, #2
    9008:	f049 0901 	orrne.w	r9, r9, #1
    900c:	f817 2f01 	ldrbeq.w	r2, [r7, #1]!
    9010:	e46c      	b.n	88ec <__ssvfscanf_r+0xd8>
    9012:	f019 0f10 	tst.w	r9, #16
    9016:	f47f ac20 	bne.w	885a <__ssvfscanf_r+0x46>
    901a:	f019 0f04 	tst.w	r9, #4
    901e:	f000 8377 	beq.w	9710 <__ssvfscanf_r+0xefc>
    9022:	9e09      	ldr	r6, [sp, #36]	; 0x24
    9024:	6833      	ldr	r3, [r6, #0]
    9026:	3604      	adds	r6, #4
    9028:	9609      	str	r6, [sp, #36]	; 0x24
    902a:	801d      	strh	r5, [r3, #0]
    902c:	e415      	b.n	885a <__ssvfscanf_r+0x46>
    902e:	f64f 4389 	movw	r3, #64649	; 0xfc89
    9032:	2008      	movs	r0, #8
    9034:	f2c0 0300 	movt	r3, #0
    9038:	2103      	movs	r1, #3
    903a:	46da      	mov	sl, fp
    903c:	930b      	str	r3, [sp, #44]	; 0x2c
    903e:	900a      	str	r0, [sp, #40]	; 0x28
    9040:	9108      	str	r1, [sp, #32]
    9042:	e56e      	b.n	8b22 <__ssvfscanf_r+0x30e>
    9044:	f64f 4089 	movw	r0, #64649	; 0xfc89
    9048:	2110      	movs	r1, #16
    904a:	f2c0 0000 	movt	r0, #0
    904e:	2203      	movs	r2, #3
    9050:	f449 7908 	orr.w	r9, r9, #544	; 0x220
    9054:	900b      	str	r0, [sp, #44]	; 0x2c
    9056:	46da      	mov	sl, fp
    9058:	910a      	str	r1, [sp, #40]	; 0x28
    905a:	9208      	str	r2, [sp, #32]
    905c:	e561      	b.n	8b22 <__ssvfscanf_r+0x30e>
    905e:	2102      	movs	r1, #2
    9060:	46da      	mov	sl, fp
    9062:	9108      	str	r1, [sp, #32]
    9064:	e55d      	b.n	8b22 <__ssvfscanf_r+0x30e>
    9066:	f64f 4089 	movw	r0, #64649	; 0xfc89
    906a:	210a      	movs	r1, #10
    906c:	f2c0 0000 	movt	r0, #0
    9070:	2203      	movs	r2, #3
    9072:	46da      	mov	sl, fp
    9074:	900b      	str	r0, [sp, #44]	; 0x2c
    9076:	910a      	str	r1, [sp, #40]	; 0x28
    9078:	9208      	str	r2, [sp, #32]
    907a:	e552      	b.n	8b22 <__ssvfscanf_r+0x30e>
    907c:	18d3      	adds	r3, r2, r3
    907e:	46da      	mov	sl, fp
    9080:	785b      	ldrb	r3, [r3, #1]
    9082:	f013 0f01 	tst.w	r3, #1
    9086:	f64f 1341 	movw	r3, #63809	; 0xf941
    908a:	bf18      	it	ne
    908c:	f049 0901 	orrne.w	r9, r9, #1
    9090:	f2c0 0300 	movt	r3, #0
    9094:	200a      	movs	r0, #10
    9096:	2103      	movs	r1, #3
    9098:	930b      	str	r3, [sp, #44]	; 0x2c
    909a:	900a      	str	r0, [sp, #40]	; 0x28
    909c:	9108      	str	r1, [sp, #32]
    909e:	e540      	b.n	8b22 <__ssvfscanf_r+0x30e>
    90a0:	f003 fa68 	bl	c574 <__sfp_lock_release>
    90a4:	f04f 35ff 	mov.w	r5, #4294967295
    90a8:	e405      	b.n	88b6 <__ssvfscanf_r+0xa2>
    90aa:	f049 0910 	orr.w	r9, r9, #16
    90ae:	783a      	ldrb	r2, [r7, #0]
    90b0:	e41c      	b.n	88ec <__ssvfscanf_r+0xd8>
    90b2:	fb01 fb0b 	mul.w	fp, r1, fp
    90b6:	f1ab 0b30 	sub.w	fp, fp, #48	; 0x30
    90ba:	4493      	add	fp, r2
    90bc:	783a      	ldrb	r2, [r7, #0]
    90be:	e415      	b.n	88ec <__ssvfscanf_r+0xd8>
    90c0:	2004      	movs	r0, #4
    90c2:	46da      	mov	sl, fp
    90c4:	9008      	str	r0, [sp, #32]
    90c6:	e52c      	b.n	8b22 <__ssvfscanf_r+0x30e>
    90c8:	f049 0902 	orr.w	r9, r9, #2
    90cc:	783a      	ldrb	r2, [r7, #0]
    90ce:	e40d      	b.n	88ec <__ssvfscanf_r+0xd8>
    90d0:	f64f 4389 	movw	r3, #64649	; 0xfc89
    90d4:	2008      	movs	r0, #8
    90d6:	f2c0 0300 	movt	r3, #0
    90da:	2103      	movs	r1, #3
    90dc:	f049 0901 	orr.w	r9, r9, #1
    90e0:	930b      	str	r3, [sp, #44]	; 0x2c
    90e2:	46da      	mov	sl, fp
    90e4:	900a      	str	r0, [sp, #40]	; 0x28
    90e6:	9108      	str	r1, [sp, #32]
    90e8:	e51b      	b.n	8b22 <__ssvfscanf_r+0x30e>
    90ea:	f64f 4289 	movw	r2, #64649	; 0xfc89
    90ee:	2310      	movs	r3, #16
    90f0:	f2c0 0200 	movt	r2, #0
    90f4:	f04f 0c03 	mov.w	ip, #3
    90f8:	f449 7900 	orr.w	r9, r9, #512	; 0x200
    90fc:	920b      	str	r2, [sp, #44]	; 0x2c
    90fe:	46da      	mov	sl, fp
    9100:	930a      	str	r3, [sp, #40]	; 0x28
    9102:	f8cd c020 	str.w	ip, [sp, #32]
    9106:	e50c      	b.n	8b22 <__ssvfscanf_r+0x30e>
    9108:	4639      	mov	r1, r7
    910a:	a86b      	add	r0, sp, #428	; 0x1ac
    910c:	f005 fa9a 	bl	e644 <__sccl>
    9110:	f049 0940 	orr.w	r9, r9, #64	; 0x40
    9114:	2201      	movs	r2, #1
    9116:	46da      	mov	sl, fp
    9118:	9208      	str	r2, [sp, #32]
    911a:	4607      	mov	r7, r0
    911c:	e501      	b.n	8b22 <__ssvfscanf_r+0x30e>
    911e:	2300      	movs	r3, #0
    9120:	f049 0940 	orr.w	r9, r9, #64	; 0x40
    9124:	46da      	mov	sl, fp
    9126:	9308      	str	r3, [sp, #32]
    9128:	e4fb      	b.n	8b22 <__ssvfscanf_r+0x30e>
    912a:	9809      	ldr	r0, [sp, #36]	; 0x24
    912c:	6822      	ldr	r2, [r4, #0]
    912e:	6806      	ldr	r6, [r0, #0]
    9130:	4633      	mov	r3, r6
    9132:	7812      	ldrb	r2, [r2, #0]
    9134:	a96b      	add	r1, sp, #428	; 0x1ac
    9136:	5c8a      	ldrb	r2, [r1, r2]
    9138:	2a00      	cmp	r2, #0
    913a:	f000 81f6 	beq.w	952a <__ssvfscanf_r+0xd16>
    913e:	6822      	ldr	r2, [r4, #0]
    9140:	6861      	ldr	r1, [r4, #4]
    9142:	3901      	subs	r1, #1
    9144:	6061      	str	r1, [r4, #4]
    9146:	f812 1b01 	ldrb.w	r1, [r2], #1
    914a:	f1ba 0a01 	subs.w	sl, sl, #1
    914e:	f803 1b01 	strb.w	r1, [r3], #1
    9152:	6022      	str	r2, [r4, #0]
    9154:	f000 81e9 	beq.w	952a <__ssvfscanf_r+0xd16>
    9158:	6861      	ldr	r1, [r4, #4]
    915a:	2900      	cmp	r1, #0
    915c:	dce9      	bgt.n	9132 <__ssvfscanf_r+0x91e>
    915e:	4640      	mov	r0, r8
    9160:	4621      	mov	r1, r4
    9162:	9306      	str	r3, [sp, #24]
    9164:	f7ff faf0 	bl	8748 <__ssrefill_r>
    9168:	9b06      	ldr	r3, [sp, #24]
    916a:	2800      	cmp	r0, #0
    916c:	f040 81da 	bne.w	9524 <__ssvfscanf_r+0xd10>
    9170:	6822      	ldr	r2, [r4, #0]
    9172:	e7de      	b.n	9132 <__ssvfscanf_r+0x91e>
    9174:	eb0b 0107 	add.w	r1, fp, r7
    9178:	b991      	cbnz	r1, 91a0 <__ssvfscanf_r+0x98c>
    917a:	f429 79c0 	bic.w	r9, r9, #384	; 0x180
    917e:	f806 0b01 	strb.w	r0, [r6], #1
    9182:	6861      	ldr	r1, [r4, #4]
    9184:	3501      	adds	r5, #1
    9186:	3901      	subs	r1, #1
    9188:	6061      	str	r1, [r4, #4]
    918a:	2900      	cmp	r1, #0
    918c:	bfc4      	itt	gt
    918e:	f10e 0101 	addgt.w	r1, lr, #1
    9192:	6021      	strgt	r1, [r4, #0]
    9194:	f340 81ba 	ble.w	950c <__ssvfscanf_r+0xcf8>
    9198:	f1ba 0a01 	subs.w	sl, sl, #1
    919c:	f47f ae21 	bne.w	8de2 <__ssvfscanf_r+0x5ce>
    91a0:	930e      	str	r3, [sp, #56]	; 0x38
    91a2:	4690      	mov	r8, r2
    91a4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
    91a6:	463b      	mov	r3, r7
    91a8:	9f11      	ldr	r7, [sp, #68]	; 0x44
    91aa:	b10a      	cbz	r2, 91b0 <__ssvfscanf_r+0x99c>
    91ac:	f429 7980 	bic.w	r9, r9, #256	; 0x100
    91b0:	3b01      	subs	r3, #1
    91b2:	2b01      	cmp	r3, #1
    91b4:	f240 8323 	bls.w	97fe <__ssvfscanf_r+0xfea>
    91b8:	f10b 33ff 	add.w	r3, fp, #4294967295
    91bc:	2b06      	cmp	r3, #6
    91be:	d821      	bhi.n	9204 <__ssvfscanf_r+0x9f0>
    91c0:	f1bb 0f02 	cmp.w	fp, #2
    91c4:	f240 830f 	bls.w	97e6 <__ssvfscanf_r+0xfd2>
    91c8:	f1bb 0f03 	cmp.w	fp, #3
    91cc:	d01a      	beq.n	9204 <__ssvfscanf_r+0x9f0>
    91ce:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
    91d2:	46da      	mov	sl, fp
    91d4:	46b1      	mov	r9, r6
    91d6:	f10a 3aff 	add.w	sl, sl, #4294967295
    91da:	4640      	mov	r0, r8
    91dc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    91e0:	4622      	mov	r2, r4
    91e2:	fa5f fa8a 	uxtb.w	sl, sl
    91e6:	f7ff facd 	bl	8784 <_sungetc_r>
    91ea:	f1ba 0f03 	cmp.w	sl, #3
    91ee:	d8f2      	bhi.n	91d6 <__ssvfscanf_r+0x9c2>
    91f0:	f1ab 0304 	sub.w	r3, fp, #4
    91f4:	3d01      	subs	r5, #1
    91f6:	464e      	mov	r6, r9
    91f8:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
    91fc:	b2db      	uxtb	r3, r3
    91fe:	1aed      	subs	r5, r5, r3
    9200:	43db      	mvns	r3, r3
    9202:	18f6      	adds	r6, r6, r3
    9204:	f419 7f80 	tst.w	r9, #256	; 0x100
    9208:	d016      	beq.n	9238 <__ssvfscanf_r+0xa24>
    920a:	f419 6f80 	tst.w	r9, #1024	; 0x400
    920e:	f040 830b 	bne.w	9828 <__ssvfscanf_r+0x1014>
    9212:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    9216:	3d01      	subs	r5, #1
    9218:	f1b1 0365 	subs.w	r3, r1, #101	; 0x65
    921c:	bf18      	it	ne
    921e:	2301      	movne	r3, #1
    9220:	2945      	cmp	r1, #69	; 0x45
    9222:	bf0c      	ite	eq
    9224:	2300      	moveq	r3, #0
    9226:	f003 0301 	andne.w	r3, r3, #1
    922a:	2b00      	cmp	r3, #0
    922c:	f040 8259 	bne.w	96e2 <__ssvfscanf_r+0xece>
    9230:	4640      	mov	r0, r8
    9232:	4622      	mov	r2, r4
    9234:	f7ff faa6 	bl	8784 <_sungetc_r>
    9238:	f019 0210 	ands.w	r2, r9, #16
    923c:	f47f ab0d 	bne.w	885a <__ssvfscanf_r+0x46>
    9240:	f409 63c0 	and.w	r3, r9, #1536	; 0x600
    9244:	7032      	strb	r2, [r6, #0]
    9246:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
    924a:	f000 8240 	beq.w	96ce <__ssvfscanf_r+0xeba>
    924e:	9810      	ldr	r0, [sp, #64]	; 0x40
    9250:	2800      	cmp	r0, #0
    9252:	f040 8224 	bne.w	969e <__ssvfscanf_r+0xe8a>
    9256:	2200      	movs	r2, #0
    9258:	4640      	mov	r0, r8
    925a:	a913      	add	r1, sp, #76	; 0x4c
    925c:	f005 fb68 	bl	e930 <_strtod_r>
    9260:	f019 0f01 	tst.w	r9, #1
    9264:	4682      	mov	sl, r0
    9266:	468b      	mov	fp, r1
    9268:	f000 81e8 	beq.w	963c <__ssvfscanf_r+0xe28>
    926c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    926e:	1d16      	adds	r6, r2, #4
    9270:	6813      	ldr	r3, [r2, #0]
    9272:	e9c3 ab00 	strd	sl, fp, [r3]
    9276:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    9278:	9609      	str	r6, [sp, #36]	; 0x24
    927a:	3301      	adds	r3, #1
    927c:	930c      	str	r3, [sp, #48]	; 0x30
    927e:	f7ff baec 	b.w	885a <__ssvfscanf_r+0x46>
    9282:	f419 7f80 	tst.w	r9, #256	; 0x100
    9286:	f43f af75 	beq.w	9174 <__ssvfscanf_r+0x960>
    928a:	f029 0980 	bic.w	r9, r9, #128	; 0x80
    928e:	3301      	adds	r3, #1
    9290:	f1b8 0f00 	cmp.w	r8, #0
    9294:	f43f af75 	beq.w	9182 <__ssvfscanf_r+0x96e>
    9298:	f108 38ff 	add.w	r8, r8, #4294967295
    929c:	f10a 0a01 	add.w	sl, sl, #1
    92a0:	e76f      	b.n	9182 <__ssvfscanf_r+0x96e>
    92a2:	f419 7f00 	tst.w	r9, #512	; 0x200
    92a6:	f43f af7b 	beq.w	91a0 <__ssvfscanf_r+0x98c>
    92aa:	f429 7920 	bic.w	r9, r9, #640	; 0x280
    92ae:	930f      	str	r3, [sp, #60]	; 0x3c
    92b0:	e765      	b.n	917e <__ssvfscanf_r+0x96a>
    92b2:	f019 0f80 	tst.w	r9, #128	; 0x80
    92b6:	f43f af73 	beq.w	91a0 <__ssvfscanf_r+0x98c>
    92ba:	f029 0980 	bic.w	r9, r9, #128	; 0x80
    92be:	e75e      	b.n	917e <__ssvfscanf_r+0x96a>
    92c0:	f1bb 0f06 	cmp.w	fp, #6
    92c4:	f47f af6c 	bne.w	91a0 <__ssvfscanf_r+0x98c>
    92c8:	f04f 0b07 	mov.w	fp, #7
    92cc:	e757      	b.n	917e <__ssvfscanf_r+0x96a>
    92ce:	f1d7 0101 	rsbs	r1, r7, #1
    92d2:	bf38      	it	cc
    92d4:	2100      	movcc	r1, #0
    92d6:	2b00      	cmp	r3, #0
    92d8:	bf14      	ite	ne
    92da:	2100      	movne	r1, #0
    92dc:	f001 0101 	andeq.w	r1, r1, #1
    92e0:	2900      	cmp	r1, #0
    92e2:	f000 8133 	beq.w	954c <__ssvfscanf_r+0xd38>
    92e6:	f409 61e0 	and.w	r1, r9, #1792	; 0x700
    92ea:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    92ee:	f000 81d1 	beq.w	9694 <__ssvfscanf_r+0xe80>
    92f2:	f1bb 0f01 	cmp.w	fp, #1
    92f6:	bf14      	ite	ne
    92f8:	2100      	movne	r1, #0
    92fa:	2101      	moveq	r1, #1
    92fc:	f1bb 0f04 	cmp.w	fp, #4
    9300:	bf08      	it	eq
    9302:	f041 0101 	orreq.w	r1, r1, #1
    9306:	2900      	cmp	r1, #0
    9308:	f43f af4a 	beq.w	91a0 <__ssvfscanf_r+0x98c>
    930c:	f10b 0b01 	add.w	fp, fp, #1
    9310:	fa5f fb8b 	uxtb.w	fp, fp
    9314:	e733      	b.n	917e <__ssvfscanf_r+0x96a>
    9316:	f1bb 0f07 	cmp.w	fp, #7
    931a:	f47f af41 	bne.w	91a0 <__ssvfscanf_r+0x98c>
    931e:	f04f 0b08 	mov.w	fp, #8
    9322:	e72c      	b.n	917e <__ssvfscanf_r+0x96a>
    9324:	f1db 0101 	rsbs	r1, fp, #1
    9328:	bf38      	it	cc
    932a:	2100      	movcc	r1, #0
    932c:	2b00      	cmp	r3, #0
    932e:	bf14      	ite	ne
    9330:	2100      	movne	r1, #0
    9332:	f001 0101 	andeq.w	r1, r1, #1
    9336:	b129      	cbz	r1, 9344 <__ssvfscanf_r+0xb30>
    9338:	f409 61e0 	and.w	r1, r9, #1792	; 0x700
    933c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
    9340:	f000 81e0 	beq.w	9704 <__ssvfscanf_r+0xef0>
    9344:	f1bb 0f03 	cmp.w	fp, #3
    9348:	bf14      	ite	ne
    934a:	2100      	movne	r1, #0
    934c:	2101      	moveq	r1, #1
    934e:	f1bb 0f05 	cmp.w	fp, #5
    9352:	bf08      	it	eq
    9354:	f041 0101 	orreq.w	r1, r1, #1
    9358:	2900      	cmp	r1, #0
    935a:	d1d7      	bne.n	930c <__ssvfscanf_r+0xaf8>
    935c:	e720      	b.n	91a0 <__ssvfscanf_r+0x98c>
    935e:	f1bb 0f02 	cmp.w	fp, #2
    9362:	f47f af1d 	bne.w	91a0 <__ssvfscanf_r+0x98c>
    9366:	f04f 0b03 	mov.w	fp, #3
    936a:	e708      	b.n	917e <__ssvfscanf_r+0x96a>
    936c:	f409 61a0 	and.w	r1, r9, #1280	; 0x500
    9370:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
    9374:	d006      	beq.n	9384 <__ssvfscanf_r+0xb70>
    9376:	1e19      	subs	r1, r3, #0
    9378:	bf18      	it	ne
    937a:	2101      	movne	r1, #1
    937c:	ea11 2199 	ands.w	r1, r1, r9, lsr #10
    9380:	f43f af0e 	beq.w	91a0 <__ssvfscanf_r+0x98c>
    9384:	f419 7f00 	tst.w	r9, #512	; 0x200
    9388:	d103      	bne.n	9392 <__ssvfscanf_r+0xb7e>
    938a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    938c:	9608      	str	r6, [sp, #32]
    938e:	1a5b      	subs	r3, r3, r1
    9390:	9310      	str	r3, [sp, #64]	; 0x40
    9392:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    9396:	2300      	movs	r3, #0
    9398:	f449 79c0 	orr.w	r9, r9, #384	; 0x180
    939c:	e6ef      	b.n	917e <__ssvfscanf_r+0x96a>
    939e:	2f01      	cmp	r7, #1
    93a0:	f47f aefe 	bne.w	91a0 <__ssvfscanf_r+0x98c>
    93a4:	2702      	movs	r7, #2
    93a6:	e6ea      	b.n	917e <__ssvfscanf_r+0x96a>
    93a8:	f5ab 72ae 	sub.w	r2, fp, #348	; 0x15c
    93ac:	f240 1a5d 	movw	sl, #349	; 0x15d
    93b0:	3a01      	subs	r2, #1
    93b2:	e503      	b.n	8dbc <__ssvfscanf_r+0x5a8>
    93b4:	f019 0910 	ands.w	r9, r9, #16
    93b8:	d129      	bne.n	940e <__ssvfscanf_r+0xbfa>
    93ba:	9809      	ldr	r0, [sp, #36]	; 0x24
    93bc:	4656      	mov	r6, sl
    93be:	46d1      	mov	r9, sl
    93c0:	46aa      	mov	sl, r5
    93c2:	f8d0 b000 	ldr.w	fp, [r0]
    93c6:	6865      	ldr	r5, [r4, #4]
    93c8:	4658      	mov	r0, fp
    93ca:	42ae      	cmp	r6, r5
    93cc:	462a      	mov	r2, r5
    93ce:	f240 81f7 	bls.w	97c0 <__ssvfscanf_r+0xfac>
    93d2:	6821      	ldr	r1, [r4, #0]
    93d4:	1b76      	subs	r6, r6, r5
    93d6:	f004 f8e9 	bl	d5ac <memcpy>
    93da:	6823      	ldr	r3, [r4, #0]
    93dc:	2100      	movs	r1, #0
    93de:	4640      	mov	r0, r8
    93e0:	6061      	str	r1, [r4, #4]
    93e2:	195b      	adds	r3, r3, r5
    93e4:	4621      	mov	r1, r4
    93e6:	6023      	str	r3, [r4, #0]
    93e8:	44ab      	add	fp, r5
    93ea:	f7ff f9ad 	bl	8748 <__ssrefill_r>
    93ee:	2800      	cmp	r0, #0
    93f0:	d0e9      	beq.n	93c6 <__ssvfscanf_r+0xbb2>
    93f2:	4655      	mov	r5, sl
    93f4:	ebb9 0a06 	subs.w	sl, r9, r6
    93f8:	f43f ab79 	beq.w	8aee <__ssvfscanf_r+0x2da>
    93fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
    93fe:	4455      	add	r5, sl
    9400:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    9402:	3204      	adds	r2, #4
    9404:	9209      	str	r2, [sp, #36]	; 0x24
    9406:	3301      	adds	r3, #1
    9408:	930c      	str	r3, [sp, #48]	; 0x30
    940a:	f7ff ba26 	b.w	885a <__ssvfscanf_r+0x46>
    940e:	6863      	ldr	r3, [r4, #4]
    9410:	4640      	mov	r0, r8
    9412:	4621      	mov	r1, r4
    9414:	4553      	cmp	r3, sl
    9416:	f280 81af 	bge.w	9778 <__ssvfscanf_r+0xf64>
    941a:	6822      	ldr	r2, [r4, #0]
    941c:	18f6      	adds	r6, r6, r3
    941e:	ebc3 0a0a 	rsb	sl, r3, sl
    9422:	18d3      	adds	r3, r2, r3
    9424:	6023      	str	r3, [r4, #0]
    9426:	f7ff f98f 	bl	8748 <__ssrefill_r>
    942a:	2800      	cmp	r0, #0
    942c:	d0ef      	beq.n	940e <__ssvfscanf_r+0xbfa>
    942e:	2e00      	cmp	r6, #0
    9430:	f43f ab5d 	beq.w	8aee <__ssvfscanf_r+0x2da>
    9434:	19ad      	adds	r5, r5, r6
    9436:	f7ff ba10 	b.w	885a <__ssvfscanf_r+0x46>
    943a:	4648      	mov	r0, r9
    943c:	4621      	mov	r1, r4
    943e:	f7ff f983 	bl	8748 <__ssrefill_r>
    9442:	2800      	cmp	r0, #0
    9444:	f43f aca9 	beq.w	8d9a <__ssvfscanf_r+0x586>
    9448:	4655      	mov	r5, sl
    944a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
    944c:	46c8      	mov	r8, r9
    944e:	2e00      	cmp	r6, #0
    9450:	f43f aca8 	beq.w	8da4 <__ssvfscanf_r+0x590>
    9454:	f7ff bb4b 	b.w	8aee <__ssvfscanf_r+0x2da>
    9458:	f019 0f10 	tst.w	r9, #16
    945c:	bf1c      	itt	ne
    945e:	4699      	movne	r9, r3
    9460:	6823      	ldrne	r3, [r4, #0]
    9462:	d12f      	bne.n	94c4 <__ssvfscanf_r+0xcb0>
    9464:	9809      	ldr	r0, [sp, #36]	; 0x24
    9466:	6822      	ldr	r2, [r4, #0]
    9468:	f8d0 9000 	ldr.w	r9, [r0]
    946c:	464b      	mov	r3, r9
    946e:	7811      	ldrb	r1, [r2, #0]
    9470:	6832      	ldr	r2, [r6, #0]
    9472:	188a      	adds	r2, r1, r2
    9474:	7852      	ldrb	r2, [r2, #1]
    9476:	f012 0f08 	tst.w	r2, #8
    947a:	f040 80b0 	bne.w	95de <__ssvfscanf_r+0xdca>
    947e:	6822      	ldr	r2, [r4, #0]
    9480:	6861      	ldr	r1, [r4, #4]
    9482:	3901      	subs	r1, #1
    9484:	6061      	str	r1, [r4, #4]
    9486:	f812 1b01 	ldrb.w	r1, [r2], #1
    948a:	f1ba 0a01 	subs.w	sl, sl, #1
    948e:	f803 1b01 	strb.w	r1, [r3], #1
    9492:	6022      	str	r2, [r4, #0]
    9494:	f000 80a3 	beq.w	95de <__ssvfscanf_r+0xdca>
    9498:	6861      	ldr	r1, [r4, #4]
    949a:	2900      	cmp	r1, #0
    949c:	dce7      	bgt.n	946e <__ssvfscanf_r+0xc5a>
    949e:	4640      	mov	r0, r8
    94a0:	4621      	mov	r1, r4
    94a2:	9306      	str	r3, [sp, #24]
    94a4:	f7ff f950 	bl	8748 <__ssrefill_r>
    94a8:	9b06      	ldr	r3, [sp, #24]
    94aa:	2800      	cmp	r0, #0
    94ac:	f040 8097 	bne.w	95de <__ssvfscanf_r+0xdca>
    94b0:	6822      	ldr	r2, [r4, #0]
    94b2:	e7dc      	b.n	946e <__ssvfscanf_r+0xc5a>
    94b4:	4640      	mov	r0, r8
    94b6:	4621      	mov	r1, r4
    94b8:	f7ff f946 	bl	8748 <__ssrefill_r>
    94bc:	2800      	cmp	r0, #0
    94be:	f47f ad4b 	bne.w	8f58 <__ssvfscanf_r+0x744>
    94c2:	6823      	ldr	r3, [r4, #0]
    94c4:	7819      	ldrb	r1, [r3, #0]
    94c6:	3301      	adds	r3, #1
    94c8:	6832      	ldr	r2, [r6, #0]
    94ca:	188a      	adds	r2, r1, r2
    94cc:	7852      	ldrb	r2, [r2, #1]
    94ce:	f012 0f08 	tst.w	r2, #8
    94d2:	f47f ad41 	bne.w	8f58 <__ssvfscanf_r+0x744>
    94d6:	6862      	ldr	r2, [r4, #4]
    94d8:	f109 0901 	add.w	r9, r9, #1
    94dc:	6023      	str	r3, [r4, #0]
    94de:	3a01      	subs	r2, #1
    94e0:	45d1      	cmp	r9, sl
    94e2:	6062      	str	r2, [r4, #4]
    94e4:	f43f ad38 	beq.w	8f58 <__ssvfscanf_r+0x744>
    94e8:	2a00      	cmp	r2, #0
    94ea:	dceb      	bgt.n	94c4 <__ssvfscanf_r+0xcb0>
    94ec:	e7e2      	b.n	94b4 <__ssvfscanf_r+0xca0>
    94ee:	f110 0f02 	cmn.w	r0, #2
    94f2:	f43f ac4e 	beq.w	8d92 <__ssvfscanf_r+0x57e>
    94f6:	9a08      	ldr	r2, [sp, #32]
    94f8:	44b2      	add	sl, r6
    94fa:	3d01      	subs	r5, #1
    94fc:	2a00      	cmp	r2, #0
    94fe:	f47f ac47 	bne.w	8d90 <__ssvfscanf_r+0x57c>
    9502:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    9504:	9e08      	ldr	r6, [sp, #32]
    9506:	3304      	adds	r3, #4
    9508:	930f      	str	r3, [sp, #60]	; 0x3c
    950a:	e442      	b.n	8d92 <__ssvfscanf_r+0x57e>
    950c:	4610      	mov	r0, r2
    950e:	4621      	mov	r1, r4
    9510:	9207      	str	r2, [sp, #28]
    9512:	9306      	str	r3, [sp, #24]
    9514:	f7ff f918 	bl	8748 <__ssrefill_r>
    9518:	9a07      	ldr	r2, [sp, #28]
    951a:	9b06      	ldr	r3, [sp, #24]
    951c:	2800      	cmp	r0, #0
    951e:	f43f ae3b 	beq.w	9198 <__ssvfscanf_r+0x984>
    9522:	e63d      	b.n	91a0 <__ssvfscanf_r+0x98c>
    9524:	429e      	cmp	r6, r3
    9526:	f43f aae2 	beq.w	8aee <__ssvfscanf_r+0x2da>
    952a:	1b9e      	subs	r6, r3, r6
    952c:	f43f a9c0 	beq.w	88b0 <__ssvfscanf_r+0x9c>
    9530:	9a09      	ldr	r2, [sp, #36]	; 0x24
    9532:	19ad      	adds	r5, r5, r6
    9534:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    9538:	3204      	adds	r2, #4
    953a:	9209      	str	r2, [sp, #36]	; 0x24
    953c:	f10c 0c01 	add.w	ip, ip, #1
    9540:	2200      	movs	r2, #0
    9542:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    9546:	701a      	strb	r2, [r3, #0]
    9548:	f7ff b987 	b.w	885a <__ssvfscanf_r+0x46>
    954c:	2f02      	cmp	r7, #2
    954e:	f47f aed0 	bne.w	92f2 <__ssvfscanf_r+0xade>
    9552:	3701      	adds	r7, #1
    9554:	e613      	b.n	917e <__ssvfscanf_r+0x96a>
    9556:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    9558:	6831      	ldr	r1, [r6, #0]
    955a:	4589      	cmp	r9, r1
    955c:	f43f aac7 	beq.w	8aee <__ssvfscanf_r+0x2da>
    9560:	6861      	ldr	r1, [r4, #4]
    9562:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
    9566:	3201      	adds	r2, #1
    9568:	a8ab      	add	r0, sp, #684	; 0x2ac
    956a:	f80c 3009 	strb.w	r3, [ip, r9]
    956e:	3901      	subs	r1, #1
    9570:	6022      	str	r2, [r4, #0]
    9572:	f109 0901 	add.w	r9, r9, #1
    9576:	2208      	movs	r2, #8
    9578:	6061      	str	r1, [r4, #4]
    957a:	2100      	movs	r1, #0
    957c:	aeab      	add	r6, sp, #684	; 0x2ac
    957e:	f004 f939 	bl	d7f4 <memset>
    9582:	4640      	mov	r0, r8
    9584:	4629      	mov	r1, r5
    9586:	aa13      	add	r2, sp, #76	; 0x4c
    9588:	464b      	mov	r3, r9
    958a:	9600      	str	r6, [sp, #0]
    958c:	f003 ff8a 	bl	d4a4 <_mbrtowc_r>
    9590:	f1b0 3fff 	cmp.w	r0, #4294967295
    9594:	f43f aaab 	beq.w	8aee <__ssvfscanf_r+0x2da>
    9598:	2800      	cmp	r0, #0
    959a:	d159      	bne.n	9650 <__ssvfscanf_r+0xe3c>
    959c:	6028      	str	r0, [r5, #0]
    959e:	f003 fbe9 	bl	cd74 <iswspace>
    95a2:	4603      	mov	r3, r0
    95a4:	2800      	cmp	r0, #0
    95a6:	f000 80a4 	beq.w	96f2 <__ssvfscanf_r+0xede>
    95aa:	465b      	mov	r3, fp
    95ac:	46ab      	mov	fp, r5
    95ae:	463d      	mov	r5, r7
    95b0:	461f      	mov	r7, r3
    95b2:	f1b9 0f00 	cmp.w	r9, #0
    95b6:	f43f ab8c 	beq.w	8cd2 <__ssvfscanf_r+0x4be>
    95ba:	f10d 0c4c 	add.w	ip, sp, #76	; 0x4c
    95be:	46a2      	mov	sl, r4
    95c0:	eb0c 0609 	add.w	r6, ip, r9
    95c4:	464c      	mov	r4, r9
    95c6:	3c01      	subs	r4, #1
    95c8:	4640      	mov	r0, r8
    95ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    95ce:	4652      	mov	r2, sl
    95d0:	f7ff f8d8 	bl	8784 <_sungetc_r>
    95d4:	2c00      	cmp	r4, #0
    95d6:	d1f6      	bne.n	95c6 <__ssvfscanf_r+0xdb2>
    95d8:	4654      	mov	r4, sl
    95da:	f7ff bb7a 	b.w	8cd2 <__ssvfscanf_r+0x4be>
    95de:	9909      	ldr	r1, [sp, #36]	; 0x24
    95e0:	ebc9 0505 	rsb	r5, r9, r5
    95e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    95e6:	18ed      	adds	r5, r5, r3
    95e8:	3104      	adds	r1, #4
    95ea:	9109      	str	r1, [sp, #36]	; 0x24
    95ec:	3201      	adds	r2, #1
    95ee:	920c      	str	r2, [sp, #48]	; 0x30
    95f0:	2200      	movs	r2, #0
    95f2:	701a      	strb	r2, [r3, #0]
    95f4:	f7ff b931 	b.w	885a <__ssvfscanf_r+0x46>
    95f8:	f889 2000 	strb.w	r2, [r9]
    95fc:	f10d 0a4c 	add.w	sl, sp, #76	; 0x4c
    9600:	f8cd c01c 	str.w	ip, [sp, #28]
    9604:	4640      	mov	r0, r8
    9606:	4651      	mov	r1, sl
    9608:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    960a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    960c:	47b0      	blx	r6
    960e:	f8dd c01c 	ldr.w	ip, [sp, #28]
    9612:	f01c 0f20 	tst.w	ip, #32
    9616:	d033      	beq.n	9680 <__ssvfscanf_r+0xe6c>
    9618:	9909      	ldr	r1, [sp, #36]	; 0x24
    961a:	680b      	ldr	r3, [r1, #0]
    961c:	3104      	adds	r1, #4
    961e:	9109      	str	r1, [sp, #36]	; 0x24
    9620:	6018      	str	r0, [r3, #0]
    9622:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    9626:	f10c 0c01 	add.w	ip, ip, #1
    962a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    962e:	e48f      	b.n	8f50 <__ssvfscanf_r+0x73c>
    9630:	2e00      	cmp	r6, #0
    9632:	f43f a93d 	beq.w	88b0 <__ssvfscanf_r+0x9c>
    9636:	19ad      	adds	r5, r5, r6
    9638:	f7ff b90f 	b.w	885a <__ssvfscanf_r+0x46>
    963c:	f019 0302 	ands.w	r3, r9, #2
    9640:	f000 8089 	beq.w	9756 <__ssvfscanf_r+0xf42>
    9644:	9e09      	ldr	r6, [sp, #36]	; 0x24
    9646:	6833      	ldr	r3, [r6, #0]
    9648:	3604      	adds	r6, #4
    964a:	e9c3 ab00 	strd	sl, fp, [r3]
    964e:	e612      	b.n	9276 <__ssvfscanf_r+0xa62>
    9650:	f110 0f02 	cmn.w	r0, #2
    9654:	d17d      	bne.n	9752 <__ssvfscanf_r+0xf3e>
    9656:	6863      	ldr	r3, [r4, #4]
    9658:	2b00      	cmp	r3, #0
    965a:	f73f ab23 	bgt.w	8ca4 <__ssvfscanf_r+0x490>
    965e:	4640      	mov	r0, r8
    9660:	4621      	mov	r1, r4
    9662:	f7ff f871 	bl	8748 <__ssrefill_r>
    9666:	2800      	cmp	r0, #0
    9668:	f43f ab1c 	beq.w	8ca4 <__ssvfscanf_r+0x490>
    966c:	465b      	mov	r3, fp
    966e:	46ab      	mov	fp, r5
    9670:	463d      	mov	r5, r7
    9672:	461f      	mov	r7, r3
    9674:	f1b9 0f00 	cmp.w	r9, #0
    9678:	f47f aa39 	bne.w	8aee <__ssvfscanf_r+0x2da>
    967c:	f7ff bb29 	b.w	8cd2 <__ssvfscanf_r+0x4be>
    9680:	f01c 0f04 	tst.w	ip, #4
    9684:	f000 8083 	beq.w	978e <__ssvfscanf_r+0xf7a>
    9688:	9a09      	ldr	r2, [sp, #36]	; 0x24
    968a:	6813      	ldr	r3, [r2, #0]
    968c:	3204      	adds	r2, #4
    968e:	9209      	str	r2, [sp, #36]	; 0x24
    9690:	8018      	strh	r0, [r3, #0]
    9692:	e7c6      	b.n	9622 <__ssvfscanf_r+0xe0e>
    9694:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    9698:	2701      	movs	r7, #1
    969a:	2300      	movs	r3, #0
    969c:	e56f      	b.n	917e <__ssvfscanf_r+0x96a>
    969e:	9b08      	ldr	r3, [sp, #32]
    96a0:	4640      	mov	r0, r8
    96a2:	1c59      	adds	r1, r3, #1
    96a4:	230a      	movs	r3, #10
    96a6:	f006 f94b 	bl	f940 <_strtol_r>
    96aa:	9e10      	ldr	r6, [sp, #64]	; 0x40
    96ac:	1b82      	subs	r2, r0, r6
    96ae:	9808      	ldr	r0, [sp, #32]
    96b0:	f8dd c00c 	ldr.w	ip, [sp, #12]
    96b4:	4584      	cmp	ip, r0
    96b6:	bf9c      	itt	ls
    96b8:	f50d 71cf 	addls.w	r1, sp, #414	; 0x19e
    96bc:	9108      	strls	r1, [sp, #32]
    96be:	f641 3188 	movw	r1, #7048	; 0x1b88
    96c2:	9808      	ldr	r0, [sp, #32]
    96c4:	f2c0 0101 	movt	r1, #1
    96c8:	f7fd fc40 	bl	6f4c <sprintf>
    96cc:	e5c3      	b.n	9256 <__ssvfscanf_r+0xa42>
    96ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    96d0:	f8dd c03c 	ldr.w	ip, [sp, #60]	; 0x3c
    96d4:	ebb3 020c 	subs.w	r2, r3, ip
    96d8:	f43f adbd 	beq.w	9256 <__ssvfscanf_r+0xa42>
    96dc:	4252      	negs	r2, r2
    96de:	9608      	str	r6, [sp, #32]
    96e0:	e7e5      	b.n	96ae <__ssvfscanf_r+0xe9a>
    96e2:	4640      	mov	r0, r8
    96e4:	4622      	mov	r2, r4
    96e6:	f7ff f84d 	bl	8784 <_sungetc_r>
    96ea:	3d01      	subs	r5, #1
    96ec:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    96f0:	e59e      	b.n	9230 <__ssvfscanf_r+0xa1c>
    96f2:	9808      	ldr	r0, [sp, #32]
    96f4:	444f      	add	r7, r9
    96f6:	f10a 3aff 	add.w	sl, sl, #4294967295
    96fa:	bb08      	cbnz	r0, 9740 <__ssvfscanf_r+0xf2c>
    96fc:	3504      	adds	r5, #4
    96fe:	f8dd 9020 	ldr.w	r9, [sp, #32]
    9702:	e7a8      	b.n	9656 <__ssvfscanf_r+0xe42>
    9704:	f429 69f0 	bic.w	r9, r9, #1920	; 0x780
    9708:	f04f 0b01 	mov.w	fp, #1
    970c:	2300      	movs	r3, #0
    970e:	e536      	b.n	917e <__ssvfscanf_r+0x96a>
    9710:	f019 0f01 	tst.w	r9, #1
    9714:	d10d      	bne.n	9732 <__ssvfscanf_r+0xf1e>
    9716:	f019 0f02 	tst.w	r9, #2
    971a:	d013      	beq.n	9744 <__ssvfscanf_r+0xf30>
    971c:	9909      	ldr	r1, [sp, #36]	; 0x24
    971e:	680b      	ldr	r3, [r1, #0]
    9720:	3104      	adds	r1, #4
    9722:	9109      	str	r1, [sp, #36]	; 0x24
    9724:	4628      	mov	r0, r5
    9726:	ea4f 71e0 	mov.w	r1, r0, asr #31
    972a:	e9c3 0100 	strd	r0, r1, [r3]
    972e:	f7ff b894 	b.w	885a <__ssvfscanf_r+0x46>
    9732:	9809      	ldr	r0, [sp, #36]	; 0x24
    9734:	6803      	ldr	r3, [r0, #0]
    9736:	3004      	adds	r0, #4
    9738:	9009      	str	r0, [sp, #36]	; 0x24
    973a:	601d      	str	r5, [r3, #0]
    973c:	f7ff b88d 	b.w	885a <__ssvfscanf_r+0x46>
    9740:	4699      	mov	r9, r3
    9742:	e788      	b.n	9656 <__ssvfscanf_r+0xe42>
    9744:	9a09      	ldr	r2, [sp, #36]	; 0x24
    9746:	6813      	ldr	r3, [r2, #0]
    9748:	3204      	adds	r2, #4
    974a:	9209      	str	r2, [sp, #36]	; 0x24
    974c:	601d      	str	r5, [r3, #0]
    974e:	f7ff b884 	b.w	885a <__ssvfscanf_r+0x46>
    9752:	6828      	ldr	r0, [r5, #0]
    9754:	e723      	b.n	959e <__ssvfscanf_r+0xd8a>
    9756:	9a09      	ldr	r2, [sp, #36]	; 0x24
    9758:	9306      	str	r3, [sp, #24]
    975a:	1d16      	adds	r6, r2, #4
    975c:	f8d2 9000 	ldr.w	r9, [r2]
    9760:	f004 ff4e 	bl	e600 <__isnand>
    9764:	9b06      	ldr	r3, [sp, #24]
    9766:	2800      	cmp	r0, #0
    9768:	d155      	bne.n	9816 <__ssvfscanf_r+0x1002>
    976a:	4650      	mov	r0, sl
    976c:	4659      	mov	r1, fp
    976e:	f007 fb49 	bl	10e04 <__aeabi_d2f>
    9772:	f8c9 0000 	str.w	r0, [r9]
    9776:	e57e      	b.n	9276 <__ssvfscanf_r+0xa62>
    9778:	6822      	ldr	r2, [r4, #0]
    977a:	4456      	add	r6, sl
    977c:	ebca 0303 	rsb	r3, sl, r3
    9780:	19ad      	adds	r5, r5, r6
    9782:	6063      	str	r3, [r4, #4]
    9784:	eb02 030a 	add.w	r3, r2, sl
    9788:	6023      	str	r3, [r4, #0]
    978a:	f7ff b866 	b.w	885a <__ssvfscanf_r+0x46>
    978e:	f01c 0201 	ands.w	r2, ip, #1
    9792:	d122      	bne.n	97da <__ssvfscanf_r+0xfc6>
    9794:	f01c 0f02 	tst.w	ip, #2
    9798:	d01f      	beq.n	97da <__ssvfscanf_r+0xfc6>
    979a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    979c:	f64f 4389 	movw	r3, #64649	; 0xfc89
    97a0:	f2c0 0300 	movt	r3, #0
    97a4:	4651      	mov	r1, sl
    97a6:	4298      	cmp	r0, r3
    97a8:	4640      	mov	r0, r8
    97aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    97ac:	d039      	beq.n	9822 <__ssvfscanf_r+0x100e>
    97ae:	f006 f973 	bl	fa98 <_strtoll_r>
    97b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
    97b4:	6813      	ldr	r3, [r2, #0]
    97b6:	3204      	adds	r2, #4
    97b8:	9209      	str	r2, [sp, #36]	; 0x24
    97ba:	6059      	str	r1, [r3, #4]
    97bc:	6018      	str	r0, [r3, #0]
    97be:	e730      	b.n	9622 <__ssvfscanf_r+0xe0e>
    97c0:	4632      	mov	r2, r6
    97c2:	6821      	ldr	r1, [r4, #0]
    97c4:	f003 fef2 	bl	d5ac <memcpy>
    97c8:	6862      	ldr	r2, [r4, #4]
    97ca:	6823      	ldr	r3, [r4, #0]
    97cc:	4655      	mov	r5, sl
    97ce:	1b92      	subs	r2, r2, r6
    97d0:	46ca      	mov	sl, r9
    97d2:	199e      	adds	r6, r3, r6
    97d4:	6062      	str	r2, [r4, #4]
    97d6:	6026      	str	r6, [r4, #0]
    97d8:	e610      	b.n	93fc <__ssvfscanf_r+0xbe8>
    97da:	9e09      	ldr	r6, [sp, #36]	; 0x24
    97dc:	6833      	ldr	r3, [r6, #0]
    97de:	3604      	adds	r6, #4
    97e0:	9609      	str	r6, [sp, #36]	; 0x24
    97e2:	6018      	str	r0, [r3, #0]
    97e4:	e71d      	b.n	9622 <__ssvfscanf_r+0xe0e>
    97e6:	ad13      	add	r5, sp, #76	; 0x4c
    97e8:	e003      	b.n	97f2 <__ssvfscanf_r+0xfde>
    97ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    97ee:	f7fe ffc9 	bl	8784 <_sungetc_r>
    97f2:	42b5      	cmp	r5, r6
    97f4:	4640      	mov	r0, r8
    97f6:	4622      	mov	r2, r4
    97f8:	d3f7      	bcc.n	97ea <__ssvfscanf_r+0xfd6>
    97fa:	f7ff b859 	b.w	88b0 <__ssvfscanf_r+0x9c>
    97fe:	ad13      	add	r5, sp, #76	; 0x4c
    9800:	e003      	b.n	980a <__ssvfscanf_r+0xff6>
    9802:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    9806:	f7fe ffbd 	bl	8784 <_sungetc_r>
    980a:	42b5      	cmp	r5, r6
    980c:	4640      	mov	r0, r8
    980e:	4622      	mov	r2, r4
    9810:	d3f7      	bcc.n	9802 <__ssvfscanf_r+0xfee>
    9812:	f7ff b84d 	b.w	88b0 <__ssvfscanf_r+0x9c>
    9816:	4618      	mov	r0, r3
    9818:	f004 ff4e 	bl	e6b8 <nanf>
    981c:	f8c9 0000 	str.w	r0, [r9]
    9820:	e529      	b.n	9276 <__ssvfscanf_r+0xa62>
    9822:	f006 fadb 	bl	fddc <_strtoull_r>
    9826:	e7c4      	b.n	97b2 <__ssvfscanf_r+0xf9e>
    9828:	ad13      	add	r5, sp, #76	; 0x4c
    982a:	e003      	b.n	9834 <__ssvfscanf_r+0x1020>
    982c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
    9830:	f7fe ffa8 	bl	8784 <_sungetc_r>
    9834:	42b5      	cmp	r5, r6
    9836:	4640      	mov	r0, r8
    9838:	4622      	mov	r2, r4
    983a:	d3f7      	bcc.n	982c <__ssvfscanf_r+0x1018>
    983c:	f7ff b838 	b.w	88b0 <__ssvfscanf_r+0x9c>

00009840 <__submore>:
    9840:	f101 0344 	add.w	r3, r1, #68	; 0x44
    9844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9848:	460c      	mov	r4, r1
    984a:	6b49      	ldr	r1, [r1, #52]	; 0x34
    984c:	4299      	cmp	r1, r3
    984e:	d018      	beq.n	9882 <__submore+0x42>
    9850:	6ba5      	ldr	r5, [r4, #56]	; 0x38
    9852:	006f      	lsls	r7, r5, #1
    9854:	463a      	mov	r2, r7
    9856:	f004 fce7 	bl	e228 <_realloc_r>
    985a:	4606      	mov	r6, r0
    985c:	b168      	cbz	r0, 987a <__submore+0x3a>
    985e:	eb00 0805 	add.w	r8, r0, r5
    9862:	462a      	mov	r2, r5
    9864:	4640      	mov	r0, r8
    9866:	4631      	mov	r1, r6
    9868:	f003 fea0 	bl	d5ac <memcpy>
    986c:	63a7      	str	r7, [r4, #56]	; 0x38
    986e:	f8c4 8000 	str.w	r8, [r4]
    9872:	2000      	movs	r0, #0
    9874:	6366      	str	r6, [r4, #52]	; 0x34
    9876:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    987a:	f04f 30ff 	mov.w	r0, #4294967295
    987e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    9882:	f44f 6180 	mov.w	r1, #1024	; 0x400
    9886:	f003 fb3b 	bl	cf00 <_malloc_r>
    988a:	4603      	mov	r3, r0
    988c:	2800      	cmp	r0, #0
    988e:	d0f4      	beq.n	987a <__submore+0x3a>
    9890:	f894 1046 	ldrb.w	r1, [r4, #70]	; 0x46
    9894:	f500 727e 	add.w	r2, r0, #1016	; 0x3f8
    9898:	3205      	adds	r2, #5
    989a:	6360      	str	r0, [r4, #52]	; 0x34
    989c:	f44f 6080 	mov.w	r0, #1024	; 0x400
    98a0:	63a0      	str	r0, [r4, #56]	; 0x38
    98a2:	7091      	strb	r1, [r2, #2]
    98a4:	2000      	movs	r0, #0
    98a6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
    98aa:	7051      	strb	r1, [r2, #1]
    98ac:	f894 1044 	ldrb.w	r1, [r4, #68]	; 0x44
    98b0:	f883 13fd 	strb.w	r1, [r3, #1021]	; 0x3fd
    98b4:	6022      	str	r2, [r4, #0]
    98b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    98ba:	bf00      	nop

000098bc <_ungetc_r>:
    98bc:	f1b1 3fff 	cmp.w	r1, #4294967295
    98c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    98c2:	460c      	mov	r4, r1
    98c4:	4615      	mov	r5, r2
    98c6:	4606      	mov	r6, r0
    98c8:	d03a      	beq.n	9940 <_ungetc_r+0x84>
    98ca:	b110      	cbz	r0, 98d2 <_ungetc_r+0x16>
    98cc:	6983      	ldr	r3, [r0, #24]
    98ce:	2b00      	cmp	r3, #0
    98d0:	d041      	beq.n	9956 <_ungetc_r+0x9a>
    98d2:	f641 43c4 	movw	r3, #7364	; 0x1cc4
    98d6:	f2c0 0301 	movt	r3, #1
    98da:	429d      	cmp	r5, r3
    98dc:	bf08      	it	eq
    98de:	6875      	ldreq	r5, [r6, #4]
    98e0:	d00e      	beq.n	9900 <_ungetc_r+0x44>
    98e2:	f641 43e4 	movw	r3, #7396	; 0x1ce4
    98e6:	f2c0 0301 	movt	r3, #1
    98ea:	429d      	cmp	r5, r3
    98ec:	bf08      	it	eq
    98ee:	68b5      	ldreq	r5, [r6, #8]
    98f0:	d006      	beq.n	9900 <_ungetc_r+0x44>
    98f2:	f641 5304 	movw	r3, #7428	; 0x1d04
    98f6:	f2c0 0301 	movt	r3, #1
    98fa:	429d      	cmp	r5, r3
    98fc:	bf08      	it	eq
    98fe:	68f5      	ldreq	r5, [r6, #12]
    9900:	89ab      	ldrh	r3, [r5, #12]
    9902:	b299      	uxth	r1, r3
    9904:	f411 5f00 	tst.w	r1, #8192	; 0x2000
    9908:	d01c      	beq.n	9944 <_ungetc_r+0x88>
    990a:	f64f 72df 	movw	r2, #65503	; 0xffdf
    990e:	f2c0 0200 	movt	r2, #0
    9912:	ea01 0202 	and.w	r2, r1, r2
    9916:	81aa      	strh	r2, [r5, #12]
    9918:	b293      	uxth	r3, r2
    991a:	f013 0f04 	tst.w	r3, #4
    991e:	d03e      	beq.n	999e <_ungetc_r+0xe2>
    9920:	6b6b      	ldr	r3, [r5, #52]	; 0x34
    9922:	b2e7      	uxtb	r7, r4
    9924:	b1d3      	cbz	r3, 995c <_ungetc_r+0xa0>
    9926:	686a      	ldr	r2, [r5, #4]
    9928:	6bab      	ldr	r3, [r5, #56]	; 0x38
    992a:	429a      	cmp	r2, r3
    992c:	da41      	bge.n	99b2 <_ungetc_r+0xf6>
    992e:	682b      	ldr	r3, [r5, #0]
    9930:	463c      	mov	r4, r7
    9932:	1e5a      	subs	r2, r3, #1
    9934:	602a      	str	r2, [r5, #0]
    9936:	f803 7c01 	strb.w	r7, [r3, #-1]
    993a:	686b      	ldr	r3, [r5, #4]
    993c:	3301      	adds	r3, #1
    993e:	606b      	str	r3, [r5, #4]
    9940:	4620      	mov	r0, r4
    9942:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9944:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    9948:	6e6a      	ldr	r2, [r5, #100]	; 0x64
    994a:	81ab      	strh	r3, [r5, #12]
    994c:	b299      	uxth	r1, r3
    994e:	f422 5300 	bic.w	r3, r2, #8192	; 0x2000
    9952:	666b      	str	r3, [r5, #100]	; 0x64
    9954:	e7d9      	b.n	990a <_ungetc_r+0x4e>
    9956:	f002 febf 	bl	c6d8 <__sinit>
    995a:	e7ba      	b.n	98d2 <_ungetc_r+0x16>
    995c:	692b      	ldr	r3, [r5, #16]
    995e:	2b00      	cmp	r3, #0
    9960:	d030      	beq.n	99c4 <_ungetc_r+0x108>
    9962:	682a      	ldr	r2, [r5, #0]
    9964:	4293      	cmp	r3, r2
    9966:	d204      	bcs.n	9972 <_ungetc_r+0xb6>
    9968:	f812 4c01 	ldrb.w	r4, [r2, #-1]
    996c:	1e53      	subs	r3, r2, #1
    996e:	42bc      	cmp	r4, r7
    9970:	d010      	beq.n	9994 <_ungetc_r+0xd8>
    9972:	6869      	ldr	r1, [r5, #4]
    9974:	462b      	mov	r3, r5
    9976:	463c      	mov	r4, r7
    9978:	63ea      	str	r2, [r5, #60]	; 0x3c
    997a:	f803 7f46 	strb.w	r7, [r3, #70]!
    997e:	f105 0244 	add.w	r2, r5, #68	; 0x44
    9982:	6429      	str	r1, [r5, #64]	; 0x40
    9984:	4620      	mov	r0, r4
    9986:	636a      	str	r2, [r5, #52]	; 0x34
    9988:	2201      	movs	r2, #1
    998a:	602b      	str	r3, [r5, #0]
    998c:	606a      	str	r2, [r5, #4]
    998e:	2203      	movs	r2, #3
    9990:	63aa      	str	r2, [r5, #56]	; 0x38
    9992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9994:	686a      	ldr	r2, [r5, #4]
    9996:	602b      	str	r3, [r5, #0]
    9998:	1c53      	adds	r3, r2, #1
    999a:	606b      	str	r3, [r5, #4]
    999c:	e7d0      	b.n	9940 <_ungetc_r+0x84>
    999e:	f013 0f10 	tst.w	r3, #16
    99a2:	d00c      	beq.n	99be <_ungetc_r+0x102>
    99a4:	f013 0f08 	tst.w	r3, #8
    99a8:	d10e      	bne.n	99c8 <_ungetc_r+0x10c>
    99aa:	f042 0204 	orr.w	r2, r2, #4
    99ae:	81aa      	strh	r2, [r5, #12]
    99b0:	e7b6      	b.n	9920 <_ungetc_r+0x64>
    99b2:	4630      	mov	r0, r6
    99b4:	4629      	mov	r1, r5
    99b6:	f7ff ff43 	bl	9840 <__submore>
    99ba:	2800      	cmp	r0, #0
    99bc:	d0b7      	beq.n	992e <_ungetc_r+0x72>
    99be:	f04f 34ff 	mov.w	r4, #4294967295
    99c2:	e7bd      	b.n	9940 <_ungetc_r+0x84>
    99c4:	682a      	ldr	r2, [r5, #0]
    99c6:	e7d4      	b.n	9972 <_ungetc_r+0xb6>
    99c8:	4630      	mov	r0, r6
    99ca:	4629      	mov	r1, r5
    99cc:	f002 fd14 	bl	c3f8 <_fflush_r>
    99d0:	2800      	cmp	r0, #0
    99d2:	d1f4      	bne.n	99be <_ungetc_r+0x102>
    99d4:	89a9      	ldrh	r1, [r5, #12]
    99d6:	f64f 72f7 	movw	r2, #65527	; 0xfff7
    99da:	f2c0 0200 	movt	r2, #0
    99de:	61a8      	str	r0, [r5, #24]
    99e0:	ea01 0202 	and.w	r2, r1, r2
    99e4:	60a8      	str	r0, [r5, #8]
    99e6:	81aa      	strh	r2, [r5, #12]
    99e8:	e7df      	b.n	99aa <_ungetc_r+0xee>
    99ea:	bf00      	nop

000099ec <ungetc>:
    99ec:	f240 036c 	movw	r3, #108	; 0x6c
    99f0:	460a      	mov	r2, r1
    99f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    99f6:	4601      	mov	r1, r0
    99f8:	6818      	ldr	r0, [r3, #0]
    99fa:	e75f      	b.n	98bc <_ungetc_r>

000099fc <__sprint_r>:
    99fc:	6893      	ldr	r3, [r2, #8]
    99fe:	b510      	push	{r4, lr}
    9a00:	4614      	mov	r4, r2
    9a02:	b913      	cbnz	r3, 9a0a <__sprint_r+0xe>
    9a04:	6053      	str	r3, [r2, #4]
    9a06:	4618      	mov	r0, r3
    9a08:	bd10      	pop	{r4, pc}
    9a0a:	f002 ffc9 	bl	c9a0 <__sfvwrite_r>
    9a0e:	2300      	movs	r3, #0
    9a10:	6063      	str	r3, [r4, #4]
    9a12:	60a3      	str	r3, [r4, #8]
    9a14:	bd10      	pop	{r4, pc}
    9a16:	bf00      	nop

00009a18 <_vfprintf_r>:
    9a18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9a1c:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    9a20:	b083      	sub	sp, #12
    9a22:	460e      	mov	r6, r1
    9a24:	4615      	mov	r5, r2
    9a26:	469a      	mov	sl, r3
    9a28:	4681      	mov	r9, r0
    9a2a:	f003 f9b7 	bl	cd9c <_localeconv_r>
    9a2e:	6800      	ldr	r0, [r0, #0]
    9a30:	901d      	str	r0, [sp, #116]	; 0x74
    9a32:	f1b9 0f00 	cmp.w	r9, #0
    9a36:	d004      	beq.n	9a42 <_vfprintf_r+0x2a>
    9a38:	f8d9 3018 	ldr.w	r3, [r9, #24]
    9a3c:	2b00      	cmp	r3, #0
    9a3e:	f000 815a 	beq.w	9cf6 <_vfprintf_r+0x2de>
    9a42:	f641 43c4 	movw	r3, #7364	; 0x1cc4
    9a46:	f2c0 0301 	movt	r3, #1
    9a4a:	429e      	cmp	r6, r3
    9a4c:	bf08      	it	eq
    9a4e:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    9a52:	d010      	beq.n	9a76 <_vfprintf_r+0x5e>
    9a54:	f641 43e4 	movw	r3, #7396	; 0x1ce4
    9a58:	f2c0 0301 	movt	r3, #1
    9a5c:	429e      	cmp	r6, r3
    9a5e:	bf08      	it	eq
    9a60:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    9a64:	d007      	beq.n	9a76 <_vfprintf_r+0x5e>
    9a66:	f641 5304 	movw	r3, #7428	; 0x1d04
    9a6a:	f2c0 0301 	movt	r3, #1
    9a6e:	429e      	cmp	r6, r3
    9a70:	bf08      	it	eq
    9a72:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    9a76:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    9a7a:	fa1f f38c 	uxth.w	r3, ip
    9a7e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    9a82:	d109      	bne.n	9a98 <_vfprintf_r+0x80>
    9a84:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    9a88:	6e72      	ldr	r2, [r6, #100]	; 0x64
    9a8a:	f8a6 c00c 	strh.w	ip, [r6, #12]
    9a8e:	fa1f f38c 	uxth.w	r3, ip
    9a92:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    9a96:	6672      	str	r2, [r6, #100]	; 0x64
    9a98:	f013 0f08 	tst.w	r3, #8
    9a9c:	f001 8301 	beq.w	b0a2 <_vfprintf_r+0x168a>
    9aa0:	6932      	ldr	r2, [r6, #16]
    9aa2:	2a00      	cmp	r2, #0
    9aa4:	f001 82fd 	beq.w	b0a2 <_vfprintf_r+0x168a>
    9aa8:	f003 031a 	and.w	r3, r3, #26
    9aac:	2b0a      	cmp	r3, #10
    9aae:	f000 80e0 	beq.w	9c72 <_vfprintf_r+0x25a>
    9ab2:	2200      	movs	r2, #0
    9ab4:	9212      	str	r2, [sp, #72]	; 0x48
    9ab6:	921a      	str	r2, [sp, #104]	; 0x68
    9ab8:	2300      	movs	r3, #0
    9aba:	921c      	str	r2, [sp, #112]	; 0x70
    9abc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    9ac0:	9211      	str	r2, [sp, #68]	; 0x44
    9ac2:	3404      	adds	r4, #4
    9ac4:	9219      	str	r2, [sp, #100]	; 0x64
    9ac6:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    9aca:	931b      	str	r3, [sp, #108]	; 0x6c
    9acc:	3204      	adds	r2, #4
    9ace:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    9ad2:	3228      	adds	r2, #40	; 0x28
    9ad4:	3303      	adds	r3, #3
    9ad6:	9218      	str	r2, [sp, #96]	; 0x60
    9ad8:	9307      	str	r3, [sp, #28]
    9ada:	2300      	movs	r3, #0
    9adc:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    9ae0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    9ae4:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    9ae8:	782b      	ldrb	r3, [r5, #0]
    9aea:	1e1a      	subs	r2, r3, #0
    9aec:	bf18      	it	ne
    9aee:	2201      	movne	r2, #1
    9af0:	2b25      	cmp	r3, #37	; 0x25
    9af2:	bf0c      	ite	eq
    9af4:	2200      	moveq	r2, #0
    9af6:	f002 0201 	andne.w	r2, r2, #1
    9afa:	b332      	cbz	r2, 9b4a <_vfprintf_r+0x132>
    9afc:	462f      	mov	r7, r5
    9afe:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    9b02:	1e1a      	subs	r2, r3, #0
    9b04:	bf18      	it	ne
    9b06:	2201      	movne	r2, #1
    9b08:	2b25      	cmp	r3, #37	; 0x25
    9b0a:	bf0c      	ite	eq
    9b0c:	2200      	moveq	r2, #0
    9b0e:	f002 0201 	andne.w	r2, r2, #1
    9b12:	2a00      	cmp	r2, #0
    9b14:	d1f3      	bne.n	9afe <_vfprintf_r+0xe6>
    9b16:	ebb7 0805 	subs.w	r8, r7, r5
    9b1a:	bf08      	it	eq
    9b1c:	463d      	moveq	r5, r7
    9b1e:	d014      	beq.n	9b4a <_vfprintf_r+0x132>
    9b20:	f8c4 8004 	str.w	r8, [r4, #4]
    9b24:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    9b28:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    9b2c:	3301      	adds	r3, #1
    9b2e:	6025      	str	r5, [r4, #0]
    9b30:	2b07      	cmp	r3, #7
    9b32:	4442      	add	r2, r8
    9b34:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    9b38:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    9b3c:	dc78      	bgt.n	9c30 <_vfprintf_r+0x218>
    9b3e:	3408      	adds	r4, #8
    9b40:	9811      	ldr	r0, [sp, #68]	; 0x44
    9b42:	463d      	mov	r5, r7
    9b44:	4440      	add	r0, r8
    9b46:	9011      	str	r0, [sp, #68]	; 0x44
    9b48:	783b      	ldrb	r3, [r7, #0]
    9b4a:	2b00      	cmp	r3, #0
    9b4c:	d07c      	beq.n	9c48 <_vfprintf_r+0x230>
    9b4e:	1c6b      	adds	r3, r5, #1
    9b50:	f04f 37ff 	mov.w	r7, #4294967295
    9b54:	202b      	movs	r0, #43	; 0x2b
    9b56:	f04f 0c20 	mov.w	ip, #32
    9b5a:	2100      	movs	r1, #0
    9b5c:	f04f 0200 	mov.w	r2, #0
    9b60:	910f      	str	r1, [sp, #60]	; 0x3c
    9b62:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    9b66:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    9b6a:	786a      	ldrb	r2, [r5, #1]
    9b6c:	910a      	str	r1, [sp, #40]	; 0x28
    9b6e:	1c5d      	adds	r5, r3, #1
    9b70:	f1a2 0320 	sub.w	r3, r2, #32
    9b74:	2b58      	cmp	r3, #88	; 0x58
    9b76:	f200 8286 	bhi.w	a086 <_vfprintf_r+0x66e>
    9b7a:	e8df f013 	tbh	[pc, r3, lsl #1]
    9b7e:	0298      	.short	0x0298
    9b80:	02840284 	.word	0x02840284
    9b84:	028402a4 	.word	0x028402a4
    9b88:	02840284 	.word	0x02840284
    9b8c:	02840284 	.word	0x02840284
    9b90:	02ad0284 	.word	0x02ad0284
    9b94:	028402ba 	.word	0x028402ba
    9b98:	02ca02c1 	.word	0x02ca02c1
    9b9c:	02e70284 	.word	0x02e70284
    9ba0:	02f002f0 	.word	0x02f002f0
    9ba4:	02f002f0 	.word	0x02f002f0
    9ba8:	02f002f0 	.word	0x02f002f0
    9bac:	02f002f0 	.word	0x02f002f0
    9bb0:	028402f0 	.word	0x028402f0
    9bb4:	02840284 	.word	0x02840284
    9bb8:	02840284 	.word	0x02840284
    9bbc:	02840284 	.word	0x02840284
    9bc0:	02840284 	.word	0x02840284
    9bc4:	03040284 	.word	0x03040284
    9bc8:	02840326 	.word	0x02840326
    9bcc:	02840326 	.word	0x02840326
    9bd0:	02840284 	.word	0x02840284
    9bd4:	036a0284 	.word	0x036a0284
    9bd8:	02840284 	.word	0x02840284
    9bdc:	02840481 	.word	0x02840481
    9be0:	02840284 	.word	0x02840284
    9be4:	02840284 	.word	0x02840284
    9be8:	02840414 	.word	0x02840414
    9bec:	042f0284 	.word	0x042f0284
    9bf0:	02840284 	.word	0x02840284
    9bf4:	02840284 	.word	0x02840284
    9bf8:	02840284 	.word	0x02840284
    9bfc:	02840284 	.word	0x02840284
    9c00:	02840284 	.word	0x02840284
    9c04:	0465044f 	.word	0x0465044f
    9c08:	03260326 	.word	0x03260326
    9c0c:	03730326 	.word	0x03730326
    9c10:	02840465 	.word	0x02840465
    9c14:	03790284 	.word	0x03790284
    9c18:	03850284 	.word	0x03850284
    9c1c:	03ad0396 	.word	0x03ad0396
    9c20:	0284040a 	.word	0x0284040a
    9c24:	028403cc 	.word	0x028403cc
    9c28:	028403f4 	.word	0x028403f4
    9c2c:	00c00284 	.word	0x00c00284
    9c30:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    9c34:	4648      	mov	r0, r9
    9c36:	4631      	mov	r1, r6
    9c38:	320c      	adds	r2, #12
    9c3a:	f7ff fedf 	bl	99fc <__sprint_r>
    9c3e:	b958      	cbnz	r0, 9c58 <_vfprintf_r+0x240>
    9c40:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    9c44:	3404      	adds	r4, #4
    9c46:	e77b      	b.n	9b40 <_vfprintf_r+0x128>
    9c48:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    9c4c:	2b00      	cmp	r3, #0
    9c4e:	f041 8192 	bne.w	af76 <_vfprintf_r+0x155e>
    9c52:	2300      	movs	r3, #0
    9c54:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    9c58:	89b3      	ldrh	r3, [r6, #12]
    9c5a:	f013 0f40 	tst.w	r3, #64	; 0x40
    9c5e:	d002      	beq.n	9c66 <_vfprintf_r+0x24e>
    9c60:	f04f 30ff 	mov.w	r0, #4294967295
    9c64:	9011      	str	r0, [sp, #68]	; 0x44
    9c66:	9811      	ldr	r0, [sp, #68]	; 0x44
    9c68:	b05f      	add	sp, #380	; 0x17c
    9c6a:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    9c6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    9c72:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    9c76:	2b00      	cmp	r3, #0
    9c78:	f6ff af1b 	blt.w	9ab2 <_vfprintf_r+0x9a>
    9c7c:	6a37      	ldr	r7, [r6, #32]
    9c7e:	f02c 0c02 	bic.w	ip, ip, #2
    9c82:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    9c86:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    9c8a:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    9c8e:	340c      	adds	r4, #12
    9c90:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    9c94:	462a      	mov	r2, r5
    9c96:	4653      	mov	r3, sl
    9c98:	4648      	mov	r0, r9
    9c9a:	4621      	mov	r1, r4
    9c9c:	ad1f      	add	r5, sp, #124	; 0x7c
    9c9e:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    9ca2:	2700      	movs	r7, #0
    9ca4:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    9ca8:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    9cac:	f44f 6580 	mov.w	r5, #1024	; 0x400
    9cb0:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    9cb4:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    9cb8:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    9cbc:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    9cc0:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    9cc4:	f7ff fea8 	bl	9a18 <_vfprintf_r>
    9cc8:	2800      	cmp	r0, #0
    9cca:	9011      	str	r0, [sp, #68]	; 0x44
    9ccc:	db09      	blt.n	9ce2 <_vfprintf_r+0x2ca>
    9cce:	4621      	mov	r1, r4
    9cd0:	4648      	mov	r0, r9
    9cd2:	f002 fb91 	bl	c3f8 <_fflush_r>
    9cd6:	9911      	ldr	r1, [sp, #68]	; 0x44
    9cd8:	42b8      	cmp	r0, r7
    9cda:	bf18      	it	ne
    9cdc:	f04f 31ff 	movne.w	r1, #4294967295
    9ce0:	9111      	str	r1, [sp, #68]	; 0x44
    9ce2:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    9ce6:	f013 0f40 	tst.w	r3, #64	; 0x40
    9cea:	d0bc      	beq.n	9c66 <_vfprintf_r+0x24e>
    9cec:	89b3      	ldrh	r3, [r6, #12]
    9cee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    9cf2:	81b3      	strh	r3, [r6, #12]
    9cf4:	e7b7      	b.n	9c66 <_vfprintf_r+0x24e>
    9cf6:	4648      	mov	r0, r9
    9cf8:	f002 fcee 	bl	c6d8 <__sinit>
    9cfc:	e6a1      	b.n	9a42 <_vfprintf_r+0x2a>
    9cfe:	980a      	ldr	r0, [sp, #40]	; 0x28
    9d00:	f641 3c44 	movw	ip, #6980	; 0x1b44
    9d04:	f2c0 0c01 	movt	ip, #1
    9d08:	9216      	str	r2, [sp, #88]	; 0x58
    9d0a:	f010 0f20 	tst.w	r0, #32
    9d0e:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    9d12:	f000 836e 	beq.w	a3f2 <_vfprintf_r+0x9da>
    9d16:	990b      	ldr	r1, [sp, #44]	; 0x2c
    9d18:	1dcb      	adds	r3, r1, #7
    9d1a:	f023 0307 	bic.w	r3, r3, #7
    9d1e:	f103 0208 	add.w	r2, r3, #8
    9d22:	920b      	str	r2, [sp, #44]	; 0x2c
    9d24:	e9d3 ab00 	ldrd	sl, fp, [r3]
    9d28:	ea5a 020b 	orrs.w	r2, sl, fp
    9d2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    9d2e:	bf0c      	ite	eq
    9d30:	2200      	moveq	r2, #0
    9d32:	2201      	movne	r2, #1
    9d34:	4213      	tst	r3, r2
    9d36:	f040 866b 	bne.w	aa10 <_vfprintf_r+0xff8>
    9d3a:	2302      	movs	r3, #2
    9d3c:	f04f 0100 	mov.w	r1, #0
    9d40:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    9d44:	2f00      	cmp	r7, #0
    9d46:	bfa2      	ittt	ge
    9d48:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    9d4c:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    9d50:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    9d54:	2f00      	cmp	r7, #0
    9d56:	bf18      	it	ne
    9d58:	f042 0201 	orrne.w	r2, r2, #1
    9d5c:	2a00      	cmp	r2, #0
    9d5e:	f000 841e 	beq.w	a59e <_vfprintf_r+0xb86>
    9d62:	2b01      	cmp	r3, #1
    9d64:	f000 85de 	beq.w	a924 <_vfprintf_r+0xf0c>
    9d68:	2b02      	cmp	r3, #2
    9d6a:	f000 85c1 	beq.w	a8f0 <_vfprintf_r+0xed8>
    9d6e:	9918      	ldr	r1, [sp, #96]	; 0x60
    9d70:	9113      	str	r1, [sp, #76]	; 0x4c
    9d72:	ea4f 08da 	mov.w	r8, sl, lsr #3
    9d76:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    9d7a:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    9d7e:	f00a 0007 	and.w	r0, sl, #7
    9d82:	46e3      	mov	fp, ip
    9d84:	46c2      	mov	sl, r8
    9d86:	3030      	adds	r0, #48	; 0x30
    9d88:	ea5a 020b 	orrs.w	r2, sl, fp
    9d8c:	f801 0d01 	strb.w	r0, [r1, #-1]!
    9d90:	d1ef      	bne.n	9d72 <_vfprintf_r+0x35a>
    9d92:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    9d96:	9113      	str	r1, [sp, #76]	; 0x4c
    9d98:	f01c 0f01 	tst.w	ip, #1
    9d9c:	f040 868c 	bne.w	aab8 <_vfprintf_r+0x10a0>
    9da0:	9818      	ldr	r0, [sp, #96]	; 0x60
    9da2:	1a40      	subs	r0, r0, r1
    9da4:	9010      	str	r0, [sp, #64]	; 0x40
    9da6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    9daa:	9a10      	ldr	r2, [sp, #64]	; 0x40
    9dac:	9717      	str	r7, [sp, #92]	; 0x5c
    9dae:	42ba      	cmp	r2, r7
    9db0:	bfb8      	it	lt
    9db2:	463a      	movlt	r2, r7
    9db4:	920c      	str	r2, [sp, #48]	; 0x30
    9db6:	b113      	cbz	r3, 9dbe <_vfprintf_r+0x3a6>
    9db8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    9dba:	3201      	adds	r2, #1
    9dbc:	920c      	str	r2, [sp, #48]	; 0x30
    9dbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    9dc0:	980a      	ldr	r0, [sp, #40]	; 0x28
    9dc2:	f013 0302 	ands.w	r3, r3, #2
    9dc6:	9315      	str	r3, [sp, #84]	; 0x54
    9dc8:	bf1e      	ittt	ne
    9dca:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    9dce:	f10c 0c02 	addne.w	ip, ip, #2
    9dd2:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    9dd6:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    9dda:	9014      	str	r0, [sp, #80]	; 0x50
    9ddc:	d14d      	bne.n	9e7a <_vfprintf_r+0x462>
    9dde:	990f      	ldr	r1, [sp, #60]	; 0x3c
    9de0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    9de2:	1a8f      	subs	r7, r1, r2
    9de4:	2f00      	cmp	r7, #0
    9de6:	dd48      	ble.n	9e7a <_vfprintf_r+0x462>
    9de8:	2f10      	cmp	r7, #16
    9dea:	f641 3890 	movw	r8, #7056	; 0x1b90
    9dee:	bfd8      	it	le
    9df0:	f2c0 0801 	movtle	r8, #1
    9df4:	dd30      	ble.n	9e58 <_vfprintf_r+0x440>
    9df6:	f2c0 0801 	movt	r8, #1
    9dfa:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    9dfe:	4643      	mov	r3, r8
    9e00:	f04f 0a10 	mov.w	sl, #16
    9e04:	46a8      	mov	r8, r5
    9e06:	f10b 0b0c 	add.w	fp, fp, #12
    9e0a:	461d      	mov	r5, r3
    9e0c:	e002      	b.n	9e14 <_vfprintf_r+0x3fc>
    9e0e:	3f10      	subs	r7, #16
    9e10:	2f10      	cmp	r7, #16
    9e12:	dd1e      	ble.n	9e52 <_vfprintf_r+0x43a>
    9e14:	f8c4 a004 	str.w	sl, [r4, #4]
    9e18:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    9e1c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    9e20:	3301      	adds	r3, #1
    9e22:	6025      	str	r5, [r4, #0]
    9e24:	3210      	adds	r2, #16
    9e26:	2b07      	cmp	r3, #7
    9e28:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    9e2c:	f104 0408 	add.w	r4, r4, #8
    9e30:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    9e34:	ddeb      	ble.n	9e0e <_vfprintf_r+0x3f6>
    9e36:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    9e3a:	4648      	mov	r0, r9
    9e3c:	4631      	mov	r1, r6
    9e3e:	465a      	mov	r2, fp
    9e40:	3404      	adds	r4, #4
    9e42:	f7ff fddb 	bl	99fc <__sprint_r>
    9e46:	2800      	cmp	r0, #0
    9e48:	f47f af06 	bne.w	9c58 <_vfprintf_r+0x240>
    9e4c:	3f10      	subs	r7, #16
    9e4e:	2f10      	cmp	r7, #16
    9e50:	dce0      	bgt.n	9e14 <_vfprintf_r+0x3fc>
    9e52:	462b      	mov	r3, r5
    9e54:	4645      	mov	r5, r8
    9e56:	4698      	mov	r8, r3
    9e58:	6067      	str	r7, [r4, #4]
    9e5a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    9e5e:	f8c4 8000 	str.w	r8, [r4]
    9e62:	1c5a      	adds	r2, r3, #1
    9e64:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    9e68:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    9e6c:	19db      	adds	r3, r3, r7
    9e6e:	2a07      	cmp	r2, #7
    9e70:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    9e74:	f300 858a 	bgt.w	a98c <_vfprintf_r+0xf74>
    9e78:	3408      	adds	r4, #8
    9e7a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    9e7e:	b19b      	cbz	r3, 9ea8 <_vfprintf_r+0x490>
    9e80:	2301      	movs	r3, #1
    9e82:	6063      	str	r3, [r4, #4]
    9e84:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    9e88:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    9e8c:	3207      	adds	r2, #7
    9e8e:	6022      	str	r2, [r4, #0]
    9e90:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    9e94:	3301      	adds	r3, #1
    9e96:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    9e9a:	3201      	adds	r2, #1
    9e9c:	2b07      	cmp	r3, #7
    9e9e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    9ea2:	f300 84b6 	bgt.w	a812 <_vfprintf_r+0xdfa>
    9ea6:	3408      	adds	r4, #8
    9ea8:	9b15      	ldr	r3, [sp, #84]	; 0x54
    9eaa:	b19b      	cbz	r3, 9ed4 <_vfprintf_r+0x4bc>
    9eac:	2302      	movs	r3, #2
    9eae:	6063      	str	r3, [r4, #4]
    9eb0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    9eb4:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    9eb8:	3204      	adds	r2, #4
    9eba:	6022      	str	r2, [r4, #0]
    9ebc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    9ec0:	3301      	adds	r3, #1
    9ec2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    9ec6:	3202      	adds	r2, #2
    9ec8:	2b07      	cmp	r3, #7
    9eca:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    9ece:	f300 84af 	bgt.w	a830 <_vfprintf_r+0xe18>
    9ed2:	3408      	adds	r4, #8
    9ed4:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    9ed8:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    9edc:	f000 8376 	beq.w	a5cc <_vfprintf_r+0xbb4>
    9ee0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    9ee2:	9a10      	ldr	r2, [sp, #64]	; 0x40
    9ee4:	1a9f      	subs	r7, r3, r2
    9ee6:	2f00      	cmp	r7, #0
    9ee8:	dd43      	ble.n	9f72 <_vfprintf_r+0x55a>
    9eea:	2f10      	cmp	r7, #16
    9eec:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; aa7c <_vfprintf_r+0x1064>
    9ef0:	dd2e      	ble.n	9f50 <_vfprintf_r+0x538>
    9ef2:	4643      	mov	r3, r8
    9ef4:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    9ef8:	46a8      	mov	r8, r5
    9efa:	f04f 0a10 	mov.w	sl, #16
    9efe:	f10b 0b0c 	add.w	fp, fp, #12
    9f02:	461d      	mov	r5, r3
    9f04:	e002      	b.n	9f0c <_vfprintf_r+0x4f4>
    9f06:	3f10      	subs	r7, #16
    9f08:	2f10      	cmp	r7, #16
    9f0a:	dd1e      	ble.n	9f4a <_vfprintf_r+0x532>
    9f0c:	f8c4 a004 	str.w	sl, [r4, #4]
    9f10:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    9f14:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    9f18:	3301      	adds	r3, #1
    9f1a:	6025      	str	r5, [r4, #0]
    9f1c:	3210      	adds	r2, #16
    9f1e:	2b07      	cmp	r3, #7
    9f20:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    9f24:	f104 0408 	add.w	r4, r4, #8
    9f28:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    9f2c:	ddeb      	ble.n	9f06 <_vfprintf_r+0x4ee>
    9f2e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    9f32:	4648      	mov	r0, r9
    9f34:	4631      	mov	r1, r6
    9f36:	465a      	mov	r2, fp
    9f38:	3404      	adds	r4, #4
    9f3a:	f7ff fd5f 	bl	99fc <__sprint_r>
    9f3e:	2800      	cmp	r0, #0
    9f40:	f47f ae8a 	bne.w	9c58 <_vfprintf_r+0x240>
    9f44:	3f10      	subs	r7, #16
    9f46:	2f10      	cmp	r7, #16
    9f48:	dce0      	bgt.n	9f0c <_vfprintf_r+0x4f4>
    9f4a:	462b      	mov	r3, r5
    9f4c:	4645      	mov	r5, r8
    9f4e:	4698      	mov	r8, r3
    9f50:	6067      	str	r7, [r4, #4]
    9f52:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    9f56:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    9f5a:	3301      	adds	r3, #1
    9f5c:	f8c4 8000 	str.w	r8, [r4]
    9f60:	19d2      	adds	r2, r2, r7
    9f62:	2b07      	cmp	r3, #7
    9f64:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    9f68:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    9f6c:	f300 8442 	bgt.w	a7f4 <_vfprintf_r+0xddc>
    9f70:	3408      	adds	r4, #8
    9f72:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    9f76:	f41c 7f80 	tst.w	ip, #256	; 0x100
    9f7a:	f040 829d 	bne.w	a4b8 <_vfprintf_r+0xaa0>
    9f7e:	9810      	ldr	r0, [sp, #64]	; 0x40
    9f80:	9913      	ldr	r1, [sp, #76]	; 0x4c
    9f82:	6060      	str	r0, [r4, #4]
    9f84:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    9f88:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    9f8c:	3301      	adds	r3, #1
    9f8e:	6021      	str	r1, [r4, #0]
    9f90:	1812      	adds	r2, r2, r0
    9f92:	2b07      	cmp	r3, #7
    9f94:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    9f98:	bfd8      	it	le
    9f9a:	f104 0308 	addle.w	r3, r4, #8
    9f9e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    9fa2:	f300 839b 	bgt.w	a6dc <_vfprintf_r+0xcc4>
    9fa6:	990a      	ldr	r1, [sp, #40]	; 0x28
    9fa8:	f011 0f04 	tst.w	r1, #4
    9fac:	d055      	beq.n	a05a <_vfprintf_r+0x642>
    9fae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    9fb0:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    9fb4:	ebcc 0702 	rsb	r7, ip, r2
    9fb8:	2f00      	cmp	r7, #0
    9fba:	dd4e      	ble.n	a05a <_vfprintf_r+0x642>
    9fbc:	2f10      	cmp	r7, #16
    9fbe:	f641 3890 	movw	r8, #7056	; 0x1b90
    9fc2:	bfd8      	it	le
    9fc4:	f2c0 0801 	movtle	r8, #1
    9fc8:	dd2e      	ble.n	a028 <_vfprintf_r+0x610>
    9fca:	f2c0 0801 	movt	r8, #1
    9fce:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    9fd2:	4642      	mov	r2, r8
    9fd4:	2410      	movs	r4, #16
    9fd6:	46a8      	mov	r8, r5
    9fd8:	f10a 0a0c 	add.w	sl, sl, #12
    9fdc:	4615      	mov	r5, r2
    9fde:	e002      	b.n	9fe6 <_vfprintf_r+0x5ce>
    9fe0:	3f10      	subs	r7, #16
    9fe2:	2f10      	cmp	r7, #16
    9fe4:	dd1d      	ble.n	a022 <_vfprintf_r+0x60a>
    9fe6:	605c      	str	r4, [r3, #4]
    9fe8:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    9fec:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    9ff0:	3201      	adds	r2, #1
    9ff2:	601d      	str	r5, [r3, #0]
    9ff4:	3110      	adds	r1, #16
    9ff6:	2a07      	cmp	r2, #7
    9ff8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    9ffc:	f103 0308 	add.w	r3, r3, #8
    a000:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    a004:	ddec      	ble.n	9fe0 <_vfprintf_r+0x5c8>
    a006:	4648      	mov	r0, r9
    a008:	4631      	mov	r1, r6
    a00a:	4652      	mov	r2, sl
    a00c:	f7ff fcf6 	bl	99fc <__sprint_r>
    a010:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    a014:	3304      	adds	r3, #4
    a016:	2800      	cmp	r0, #0
    a018:	f47f ae1e 	bne.w	9c58 <_vfprintf_r+0x240>
    a01c:	3f10      	subs	r7, #16
    a01e:	2f10      	cmp	r7, #16
    a020:	dce1      	bgt.n	9fe6 <_vfprintf_r+0x5ce>
    a022:	462a      	mov	r2, r5
    a024:	4645      	mov	r5, r8
    a026:	4690      	mov	r8, r2
    a028:	605f      	str	r7, [r3, #4]
    a02a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    a02e:	f8c3 8000 	str.w	r8, [r3]
    a032:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    a036:	3201      	adds	r2, #1
    a038:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    a03c:	18fb      	adds	r3, r7, r3
    a03e:	2a07      	cmp	r2, #7
    a040:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    a044:	dd0b      	ble.n	a05e <_vfprintf_r+0x646>
    a046:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    a04a:	4648      	mov	r0, r9
    a04c:	4631      	mov	r1, r6
    a04e:	320c      	adds	r2, #12
    a050:	f7ff fcd4 	bl	99fc <__sprint_r>
    a054:	2800      	cmp	r0, #0
    a056:	f47f adff 	bne.w	9c58 <_vfprintf_r+0x240>
    a05a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    a05e:	9811      	ldr	r0, [sp, #68]	; 0x44
    a060:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    a062:	990f      	ldr	r1, [sp, #60]	; 0x3c
    a064:	428a      	cmp	r2, r1
    a066:	bfac      	ite	ge
    a068:	1880      	addge	r0, r0, r2
    a06a:	1840      	addlt	r0, r0, r1
    a06c:	9011      	str	r0, [sp, #68]	; 0x44
    a06e:	2b00      	cmp	r3, #0
    a070:	f040 8342 	bne.w	a6f8 <_vfprintf_r+0xce0>
    a074:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    a078:	2300      	movs	r3, #0
    a07a:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    a07e:	3404      	adds	r4, #4
    a080:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a084:	e530      	b.n	9ae8 <_vfprintf_r+0xd0>
    a086:	9216      	str	r2, [sp, #88]	; 0x58
    a088:	2a00      	cmp	r2, #0
    a08a:	f43f addd 	beq.w	9c48 <_vfprintf_r+0x230>
    a08e:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    a092:	2301      	movs	r3, #1
    a094:	f04f 0c00 	mov.w	ip, #0
    a098:	3004      	adds	r0, #4
    a09a:	930c      	str	r3, [sp, #48]	; 0x30
    a09c:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    a0a0:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    a0a4:	9013      	str	r0, [sp, #76]	; 0x4c
    a0a6:	9310      	str	r3, [sp, #64]	; 0x40
    a0a8:	2100      	movs	r1, #0
    a0aa:	9117      	str	r1, [sp, #92]	; 0x5c
    a0ac:	e687      	b.n	9dbe <_vfprintf_r+0x3a6>
    a0ae:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    a0b2:	2b00      	cmp	r3, #0
    a0b4:	f040 852b 	bne.w	ab0e <_vfprintf_r+0x10f6>
    a0b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a0ba:	462b      	mov	r3, r5
    a0bc:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    a0c0:	782a      	ldrb	r2, [r5, #0]
    a0c2:	910b      	str	r1, [sp, #44]	; 0x2c
    a0c4:	e553      	b.n	9b6e <_vfprintf_r+0x156>
    a0c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a0c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a0ca:	f043 0301 	orr.w	r3, r3, #1
    a0ce:	930a      	str	r3, [sp, #40]	; 0x28
    a0d0:	462b      	mov	r3, r5
    a0d2:	782a      	ldrb	r2, [r5, #0]
    a0d4:	910b      	str	r1, [sp, #44]	; 0x2c
    a0d6:	e54a      	b.n	9b6e <_vfprintf_r+0x156>
    a0d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a0da:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    a0dc:	6809      	ldr	r1, [r1, #0]
    a0de:	910f      	str	r1, [sp, #60]	; 0x3c
    a0e0:	1d11      	adds	r1, r2, #4
    a0e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    a0e4:	2b00      	cmp	r3, #0
    a0e6:	f2c0 8780 	blt.w	afea <_vfprintf_r+0x15d2>
    a0ea:	782a      	ldrb	r2, [r5, #0]
    a0ec:	462b      	mov	r3, r5
    a0ee:	910b      	str	r1, [sp, #44]	; 0x2c
    a0f0:	e53d      	b.n	9b6e <_vfprintf_r+0x156>
    a0f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a0f4:	462b      	mov	r3, r5
    a0f6:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    a0fa:	782a      	ldrb	r2, [r5, #0]
    a0fc:	910b      	str	r1, [sp, #44]	; 0x2c
    a0fe:	e536      	b.n	9b6e <_vfprintf_r+0x156>
    a100:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a102:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a104:	f043 0304 	orr.w	r3, r3, #4
    a108:	930a      	str	r3, [sp, #40]	; 0x28
    a10a:	462b      	mov	r3, r5
    a10c:	782a      	ldrb	r2, [r5, #0]
    a10e:	910b      	str	r1, [sp, #44]	; 0x2c
    a110:	e52d      	b.n	9b6e <_vfprintf_r+0x156>
    a112:	462b      	mov	r3, r5
    a114:	f813 2b01 	ldrb.w	r2, [r3], #1
    a118:	2a2a      	cmp	r2, #42	; 0x2a
    a11a:	f001 80cd 	beq.w	b2b8 <_vfprintf_r+0x18a0>
    a11e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    a122:	2909      	cmp	r1, #9
    a124:	f201 8037 	bhi.w	b196 <_vfprintf_r+0x177e>
    a128:	3502      	adds	r5, #2
    a12a:	2700      	movs	r7, #0
    a12c:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    a130:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    a134:	462b      	mov	r3, r5
    a136:	3501      	adds	r5, #1
    a138:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    a13c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    a140:	2909      	cmp	r1, #9
    a142:	d9f3      	bls.n	a12c <_vfprintf_r+0x714>
    a144:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    a148:	461d      	mov	r5, r3
    a14a:	e511      	b.n	9b70 <_vfprintf_r+0x158>
    a14c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a14e:	462b      	mov	r3, r5
    a150:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a152:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    a156:	920a      	str	r2, [sp, #40]	; 0x28
    a158:	782a      	ldrb	r2, [r5, #0]
    a15a:	910b      	str	r1, [sp, #44]	; 0x2c
    a15c:	e507      	b.n	9b6e <_vfprintf_r+0x156>
    a15e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    a162:	f04f 0800 	mov.w	r8, #0
    a166:	462b      	mov	r3, r5
    a168:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    a16c:	f813 2b01 	ldrb.w	r2, [r3], #1
    a170:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    a174:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    a178:	461d      	mov	r5, r3
    a17a:	2909      	cmp	r1, #9
    a17c:	d9f3      	bls.n	a166 <_vfprintf_r+0x74e>
    a17e:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    a182:	461d      	mov	r5, r3
    a184:	e4f4      	b.n	9b70 <_vfprintf_r+0x158>
    a186:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a188:	9216      	str	r2, [sp, #88]	; 0x58
    a18a:	f043 0310 	orr.w	r3, r3, #16
    a18e:	930a      	str	r3, [sp, #40]	; 0x28
    a190:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    a194:	f01c 0f20 	tst.w	ip, #32
    a198:	f000 815d 	beq.w	a456 <_vfprintf_r+0xa3e>
    a19c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    a19e:	1dc3      	adds	r3, r0, #7
    a1a0:	f023 0307 	bic.w	r3, r3, #7
    a1a4:	f103 0108 	add.w	r1, r3, #8
    a1a8:	910b      	str	r1, [sp, #44]	; 0x2c
    a1aa:	e9d3 ab00 	ldrd	sl, fp, [r3]
    a1ae:	f1ba 0f00 	cmp.w	sl, #0
    a1b2:	f17b 0200 	sbcs.w	r2, fp, #0
    a1b6:	f2c0 849b 	blt.w	aaf0 <_vfprintf_r+0x10d8>
    a1ba:	ea5a 030b 	orrs.w	r3, sl, fp
    a1be:	f04f 0301 	mov.w	r3, #1
    a1c2:	bf0c      	ite	eq
    a1c4:	2200      	moveq	r2, #0
    a1c6:	2201      	movne	r2, #1
    a1c8:	e5bc      	b.n	9d44 <_vfprintf_r+0x32c>
    a1ca:	980a      	ldr	r0, [sp, #40]	; 0x28
    a1cc:	9216      	str	r2, [sp, #88]	; 0x58
    a1ce:	f010 0f08 	tst.w	r0, #8
    a1d2:	f000 84ed 	beq.w	abb0 <_vfprintf_r+0x1198>
    a1d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a1d8:	1dcb      	adds	r3, r1, #7
    a1da:	f023 0307 	bic.w	r3, r3, #7
    a1de:	f103 0208 	add.w	r2, r3, #8
    a1e2:	920b      	str	r2, [sp, #44]	; 0x2c
    a1e4:	f8d3 8004 	ldr.w	r8, [r3, #4]
    a1e8:	f8d3 a000 	ldr.w	sl, [r3]
    a1ec:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    a1f0:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    a1f4:	4650      	mov	r0, sl
    a1f6:	4641      	mov	r1, r8
    a1f8:	f004 f9f0 	bl	e5dc <__isinfd>
    a1fc:	4683      	mov	fp, r0
    a1fe:	2800      	cmp	r0, #0
    a200:	f000 8599 	beq.w	ad36 <_vfprintf_r+0x131e>
    a204:	4650      	mov	r0, sl
    a206:	2200      	movs	r2, #0
    a208:	2300      	movs	r3, #0
    a20a:	4641      	mov	r1, r8
    a20c:	f006 fdb2 	bl	10d74 <__aeabi_dcmplt>
    a210:	2800      	cmp	r0, #0
    a212:	f040 850b 	bne.w	ac2c <_vfprintf_r+0x1214>
    a216:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    a21a:	f641 3138 	movw	r1, #6968	; 0x1b38
    a21e:	f641 3234 	movw	r2, #6964	; 0x1b34
    a222:	9816      	ldr	r0, [sp, #88]	; 0x58
    a224:	f2c0 0101 	movt	r1, #1
    a228:	f2c0 0201 	movt	r2, #1
    a22c:	f04f 0c03 	mov.w	ip, #3
    a230:	2847      	cmp	r0, #71	; 0x47
    a232:	bfd8      	it	le
    a234:	4611      	movle	r1, r2
    a236:	9113      	str	r1, [sp, #76]	; 0x4c
    a238:	990a      	ldr	r1, [sp, #40]	; 0x28
    a23a:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    a23e:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    a242:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    a246:	910a      	str	r1, [sp, #40]	; 0x28
    a248:	f04f 0c00 	mov.w	ip, #0
    a24c:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    a250:	e5b1      	b.n	9db6 <_vfprintf_r+0x39e>
    a252:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a254:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a256:	f043 0308 	orr.w	r3, r3, #8
    a25a:	930a      	str	r3, [sp, #40]	; 0x28
    a25c:	462b      	mov	r3, r5
    a25e:	782a      	ldrb	r2, [r5, #0]
    a260:	910b      	str	r1, [sp, #44]	; 0x2c
    a262:	e484      	b.n	9b6e <_vfprintf_r+0x156>
    a264:	990a      	ldr	r1, [sp, #40]	; 0x28
    a266:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    a26a:	910a      	str	r1, [sp, #40]	; 0x28
    a26c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a26e:	e73c      	b.n	a0ea <_vfprintf_r+0x6d2>
    a270:	782a      	ldrb	r2, [r5, #0]
    a272:	2a6c      	cmp	r2, #108	; 0x6c
    a274:	f000 8555 	beq.w	ad22 <_vfprintf_r+0x130a>
    a278:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a27a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a27c:	910b      	str	r1, [sp, #44]	; 0x2c
    a27e:	f043 0310 	orr.w	r3, r3, #16
    a282:	930a      	str	r3, [sp, #40]	; 0x28
    a284:	462b      	mov	r3, r5
    a286:	e472      	b.n	9b6e <_vfprintf_r+0x156>
    a288:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a28a:	f012 0f20 	tst.w	r2, #32
    a28e:	f000 8482 	beq.w	ab96 <_vfprintf_r+0x117e>
    a292:	980b      	ldr	r0, [sp, #44]	; 0x2c
    a294:	9a11      	ldr	r2, [sp, #68]	; 0x44
    a296:	6803      	ldr	r3, [r0, #0]
    a298:	4610      	mov	r0, r2
    a29a:	ea4f 71e0 	mov.w	r1, r0, asr #31
    a29e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    a2a0:	e9c3 0100 	strd	r0, r1, [r3]
    a2a4:	f102 0a04 	add.w	sl, r2, #4
    a2a8:	e41e      	b.n	9ae8 <_vfprintf_r+0xd0>
    a2aa:	9216      	str	r2, [sp, #88]	; 0x58
    a2ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a2ae:	f012 0320 	ands.w	r3, r2, #32
    a2b2:	f000 80ef 	beq.w	a494 <_vfprintf_r+0xa7c>
    a2b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a2b8:	1dda      	adds	r2, r3, #7
    a2ba:	2300      	movs	r3, #0
    a2bc:	f022 0207 	bic.w	r2, r2, #7
    a2c0:	f102 0c08 	add.w	ip, r2, #8
    a2c4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    a2c8:	e9d2 ab00 	ldrd	sl, fp, [r2]
    a2cc:	ea5a 000b 	orrs.w	r0, sl, fp
    a2d0:	bf0c      	ite	eq
    a2d2:	2200      	moveq	r2, #0
    a2d4:	2201      	movne	r2, #1
    a2d6:	e531      	b.n	9d3c <_vfprintf_r+0x324>
    a2d8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    a2da:	2178      	movs	r1, #120	; 0x78
    a2dc:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    a2e0:	9116      	str	r1, [sp, #88]	; 0x58
    a2e2:	6803      	ldr	r3, [r0, #0]
    a2e4:	f641 3044 	movw	r0, #6980	; 0x1b44
    a2e8:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    a2ec:	2130      	movs	r1, #48	; 0x30
    a2ee:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    a2f2:	f04c 0c02 	orr.w	ip, ip, #2
    a2f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a2f8:	1e1a      	subs	r2, r3, #0
    a2fa:	bf18      	it	ne
    a2fc:	2201      	movne	r2, #1
    a2fe:	f2c0 0001 	movt	r0, #1
    a302:	469a      	mov	sl, r3
    a304:	f04f 0b00 	mov.w	fp, #0
    a308:	3104      	adds	r1, #4
    a30a:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    a30e:	9019      	str	r0, [sp, #100]	; 0x64
    a310:	2302      	movs	r3, #2
    a312:	910b      	str	r1, [sp, #44]	; 0x2c
    a314:	e512      	b.n	9d3c <_vfprintf_r+0x324>
    a316:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a318:	9216      	str	r2, [sp, #88]	; 0x58
    a31a:	f04f 0200 	mov.w	r2, #0
    a31e:	1d18      	adds	r0, r3, #4
    a320:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    a324:	681b      	ldr	r3, [r3, #0]
    a326:	900b      	str	r0, [sp, #44]	; 0x2c
    a328:	9313      	str	r3, [sp, #76]	; 0x4c
    a32a:	2b00      	cmp	r3, #0
    a32c:	f000 86c6 	beq.w	b0bc <_vfprintf_r+0x16a4>
    a330:	2f00      	cmp	r7, #0
    a332:	9813      	ldr	r0, [sp, #76]	; 0x4c
    a334:	f2c0 868f 	blt.w	b056 <_vfprintf_r+0x163e>
    a338:	2100      	movs	r1, #0
    a33a:	463a      	mov	r2, r7
    a33c:	f003 f8fc 	bl	d538 <memchr>
    a340:	4603      	mov	r3, r0
    a342:	2800      	cmp	r0, #0
    a344:	f000 86f5 	beq.w	b132 <_vfprintf_r+0x171a>
    a348:	9813      	ldr	r0, [sp, #76]	; 0x4c
    a34a:	1a1b      	subs	r3, r3, r0
    a34c:	9310      	str	r3, [sp, #64]	; 0x40
    a34e:	42bb      	cmp	r3, r7
    a350:	f340 85be 	ble.w	aed0 <_vfprintf_r+0x14b8>
    a354:	9710      	str	r7, [sp, #64]	; 0x40
    a356:	2100      	movs	r1, #0
    a358:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    a35c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    a360:	970c      	str	r7, [sp, #48]	; 0x30
    a362:	9117      	str	r1, [sp, #92]	; 0x5c
    a364:	e527      	b.n	9db6 <_vfprintf_r+0x39e>
    a366:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    a36a:	9216      	str	r2, [sp, #88]	; 0x58
    a36c:	f01c 0f20 	tst.w	ip, #32
    a370:	d023      	beq.n	a3ba <_vfprintf_r+0x9a2>
    a372:	980b      	ldr	r0, [sp, #44]	; 0x2c
    a374:	2301      	movs	r3, #1
    a376:	1dc2      	adds	r2, r0, #7
    a378:	f022 0207 	bic.w	r2, r2, #7
    a37c:	f102 0108 	add.w	r1, r2, #8
    a380:	910b      	str	r1, [sp, #44]	; 0x2c
    a382:	e9d2 ab00 	ldrd	sl, fp, [r2]
    a386:	ea5a 020b 	orrs.w	r2, sl, fp
    a38a:	bf0c      	ite	eq
    a38c:	2200      	moveq	r2, #0
    a38e:	2201      	movne	r2, #1
    a390:	e4d4      	b.n	9d3c <_vfprintf_r+0x324>
    a392:	990a      	ldr	r1, [sp, #40]	; 0x28
    a394:	462b      	mov	r3, r5
    a396:	f041 0120 	orr.w	r1, r1, #32
    a39a:	910a      	str	r1, [sp, #40]	; 0x28
    a39c:	990b      	ldr	r1, [sp, #44]	; 0x2c
    a39e:	782a      	ldrb	r2, [r5, #0]
    a3a0:	910b      	str	r1, [sp, #44]	; 0x2c
    a3a2:	f7ff bbe4 	b.w	9b6e <_vfprintf_r+0x156>
    a3a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a3a8:	9216      	str	r2, [sp, #88]	; 0x58
    a3aa:	f043 0310 	orr.w	r3, r3, #16
    a3ae:	930a      	str	r3, [sp, #40]	; 0x28
    a3b0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    a3b4:	f01c 0f20 	tst.w	ip, #32
    a3b8:	d1db      	bne.n	a372 <_vfprintf_r+0x95a>
    a3ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a3bc:	f013 0f10 	tst.w	r3, #16
    a3c0:	f000 83d5 	beq.w	ab6e <_vfprintf_r+0x1156>
    a3c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    a3c6:	2301      	movs	r3, #1
    a3c8:	1d02      	adds	r2, r0, #4
    a3ca:	920b      	str	r2, [sp, #44]	; 0x2c
    a3cc:	6801      	ldr	r1, [r0, #0]
    a3ce:	1e0a      	subs	r2, r1, #0
    a3d0:	bf18      	it	ne
    a3d2:	2201      	movne	r2, #1
    a3d4:	468a      	mov	sl, r1
    a3d6:	f04f 0b00 	mov.w	fp, #0
    a3da:	e4af      	b.n	9d3c <_vfprintf_r+0x324>
    a3dc:	980a      	ldr	r0, [sp, #40]	; 0x28
    a3de:	9216      	str	r2, [sp, #88]	; 0x58
    a3e0:	f641 3220 	movw	r2, #6944	; 0x1b20
    a3e4:	f010 0f20 	tst.w	r0, #32
    a3e8:	f2c0 0201 	movt	r2, #1
    a3ec:	9219      	str	r2, [sp, #100]	; 0x64
    a3ee:	f47f ac92 	bne.w	9d16 <_vfprintf_r+0x2fe>
    a3f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    a3f4:	f013 0f10 	tst.w	r3, #16
    a3f8:	f040 831a 	bne.w	aa30 <_vfprintf_r+0x1018>
    a3fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a3fe:	f012 0f40 	tst.w	r2, #64	; 0x40
    a402:	f000 8315 	beq.w	aa30 <_vfprintf_r+0x1018>
    a406:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a408:	f103 0c04 	add.w	ip, r3, #4
    a40c:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    a410:	f8b3 a000 	ldrh.w	sl, [r3]
    a414:	46d2      	mov	sl, sl
    a416:	f04f 0b00 	mov.w	fp, #0
    a41a:	e485      	b.n	9d28 <_vfprintf_r+0x310>
    a41c:	9216      	str	r2, [sp, #88]	; 0x58
    a41e:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    a422:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    a424:	f04f 0c01 	mov.w	ip, #1
    a428:	f04f 0000 	mov.w	r0, #0
    a42c:	3104      	adds	r1, #4
    a42e:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    a432:	6813      	ldr	r3, [r2, #0]
    a434:	3204      	adds	r2, #4
    a436:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    a43a:	920b      	str	r2, [sp, #44]	; 0x2c
    a43c:	9113      	str	r1, [sp, #76]	; 0x4c
    a43e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    a442:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    a446:	e62f      	b.n	a0a8 <_vfprintf_r+0x690>
    a448:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    a44c:	9216      	str	r2, [sp, #88]	; 0x58
    a44e:	f01c 0f20 	tst.w	ip, #32
    a452:	f47f aea3 	bne.w	a19c <_vfprintf_r+0x784>
    a456:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a458:	f012 0f10 	tst.w	r2, #16
    a45c:	f040 82f1 	bne.w	aa42 <_vfprintf_r+0x102a>
    a460:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a462:	f012 0f40 	tst.w	r2, #64	; 0x40
    a466:	f000 82ec 	beq.w	aa42 <_vfprintf_r+0x102a>
    a46a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    a46c:	f103 0c04 	add.w	ip, r3, #4
    a470:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    a474:	f9b3 a000 	ldrsh.w	sl, [r3]
    a478:	46d2      	mov	sl, sl
    a47a:	ea4f 7bea 	mov.w	fp, sl, asr #31
    a47e:	e696      	b.n	a1ae <_vfprintf_r+0x796>
    a480:	990a      	ldr	r1, [sp, #40]	; 0x28
    a482:	9216      	str	r2, [sp, #88]	; 0x58
    a484:	f041 0110 	orr.w	r1, r1, #16
    a488:	910a      	str	r1, [sp, #40]	; 0x28
    a48a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a48c:	f012 0320 	ands.w	r3, r2, #32
    a490:	f47f af11 	bne.w	a2b6 <_vfprintf_r+0x89e>
    a494:	990a      	ldr	r1, [sp, #40]	; 0x28
    a496:	f011 0210 	ands.w	r2, r1, #16
    a49a:	f000 8354 	beq.w	ab46 <_vfprintf_r+0x112e>
    a49e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    a4a0:	f102 0c04 	add.w	ip, r2, #4
    a4a4:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    a4a8:	6811      	ldr	r1, [r2, #0]
    a4aa:	1e0a      	subs	r2, r1, #0
    a4ac:	bf18      	it	ne
    a4ae:	2201      	movne	r2, #1
    a4b0:	468a      	mov	sl, r1
    a4b2:	f04f 0b00 	mov.w	fp, #0
    a4b6:	e441      	b.n	9d3c <_vfprintf_r+0x324>
    a4b8:	9a16      	ldr	r2, [sp, #88]	; 0x58
    a4ba:	2a65      	cmp	r2, #101	; 0x65
    a4bc:	f340 8128 	ble.w	a710 <_vfprintf_r+0xcf8>
    a4c0:	9812      	ldr	r0, [sp, #72]	; 0x48
    a4c2:	2200      	movs	r2, #0
    a4c4:	2300      	movs	r3, #0
    a4c6:	991b      	ldr	r1, [sp, #108]	; 0x6c
    a4c8:	f006 fc4a 	bl	10d60 <__aeabi_dcmpeq>
    a4cc:	2800      	cmp	r0, #0
    a4ce:	f000 81be 	beq.w	a84e <_vfprintf_r+0xe36>
    a4d2:	2301      	movs	r3, #1
    a4d4:	6063      	str	r3, [r4, #4]
    a4d6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    a4da:	f641 3360 	movw	r3, #7008	; 0x1b60
    a4de:	f2c0 0301 	movt	r3, #1
    a4e2:	6023      	str	r3, [r4, #0]
    a4e4:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    a4e8:	3201      	adds	r2, #1
    a4ea:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    a4ee:	3301      	adds	r3, #1
    a4f0:	2a07      	cmp	r2, #7
    a4f2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    a4f6:	bfd8      	it	le
    a4f8:	f104 0308 	addle.w	r3, r4, #8
    a4fc:	f300 839b 	bgt.w	ac36 <_vfprintf_r+0x121e>
    a500:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    a504:	981a      	ldr	r0, [sp, #104]	; 0x68
    a506:	4282      	cmp	r2, r0
    a508:	db04      	blt.n	a514 <_vfprintf_r+0xafc>
    a50a:	990a      	ldr	r1, [sp, #40]	; 0x28
    a50c:	f011 0f01 	tst.w	r1, #1
    a510:	f43f ad49 	beq.w	9fa6 <_vfprintf_r+0x58e>
    a514:	2201      	movs	r2, #1
    a516:	605a      	str	r2, [r3, #4]
    a518:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    a51c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    a520:	3201      	adds	r2, #1
    a522:	981d      	ldr	r0, [sp, #116]	; 0x74
    a524:	3101      	adds	r1, #1
    a526:	2a07      	cmp	r2, #7
    a528:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    a52c:	6018      	str	r0, [r3, #0]
    a52e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    a532:	f300 855f 	bgt.w	aff4 <_vfprintf_r+0x15dc>
    a536:	3308      	adds	r3, #8
    a538:	991a      	ldr	r1, [sp, #104]	; 0x68
    a53a:	1e4f      	subs	r7, r1, #1
    a53c:	2f00      	cmp	r7, #0
    a53e:	f77f ad32 	ble.w	9fa6 <_vfprintf_r+0x58e>
    a542:	2f10      	cmp	r7, #16
    a544:	f8df 8534 	ldr.w	r8, [pc, #1332]	; aa7c <_vfprintf_r+0x1064>
    a548:	f340 82ea 	ble.w	ab20 <_vfprintf_r+0x1108>
    a54c:	4642      	mov	r2, r8
    a54e:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    a552:	46a8      	mov	r8, r5
    a554:	2410      	movs	r4, #16
    a556:	f10a 0a0c 	add.w	sl, sl, #12
    a55a:	4615      	mov	r5, r2
    a55c:	e003      	b.n	a566 <_vfprintf_r+0xb4e>
    a55e:	3f10      	subs	r7, #16
    a560:	2f10      	cmp	r7, #16
    a562:	f340 82da 	ble.w	ab1a <_vfprintf_r+0x1102>
    a566:	605c      	str	r4, [r3, #4]
    a568:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    a56c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    a570:	3201      	adds	r2, #1
    a572:	601d      	str	r5, [r3, #0]
    a574:	3110      	adds	r1, #16
    a576:	2a07      	cmp	r2, #7
    a578:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    a57c:	f103 0308 	add.w	r3, r3, #8
    a580:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    a584:	ddeb      	ble.n	a55e <_vfprintf_r+0xb46>
    a586:	4648      	mov	r0, r9
    a588:	4631      	mov	r1, r6
    a58a:	4652      	mov	r2, sl
    a58c:	f7ff fa36 	bl	99fc <__sprint_r>
    a590:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    a594:	3304      	adds	r3, #4
    a596:	2800      	cmp	r0, #0
    a598:	d0e1      	beq.n	a55e <_vfprintf_r+0xb46>
    a59a:	f7ff bb5d 	b.w	9c58 <_vfprintf_r+0x240>
    a59e:	b97b      	cbnz	r3, a5c0 <_vfprintf_r+0xba8>
    a5a0:	990a      	ldr	r1, [sp, #40]	; 0x28
    a5a2:	f011 0f01 	tst.w	r1, #1
    a5a6:	d00b      	beq.n	a5c0 <_vfprintf_r+0xba8>
    a5a8:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    a5ac:	2330      	movs	r3, #48	; 0x30
    a5ae:	3204      	adds	r2, #4
    a5b0:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    a5b4:	3227      	adds	r2, #39	; 0x27
    a5b6:	2301      	movs	r3, #1
    a5b8:	9213      	str	r2, [sp, #76]	; 0x4c
    a5ba:	9310      	str	r3, [sp, #64]	; 0x40
    a5bc:	f7ff bbf3 	b.w	9da6 <_vfprintf_r+0x38e>
    a5c0:	9818      	ldr	r0, [sp, #96]	; 0x60
    a5c2:	2100      	movs	r1, #0
    a5c4:	9110      	str	r1, [sp, #64]	; 0x40
    a5c6:	9013      	str	r0, [sp, #76]	; 0x4c
    a5c8:	f7ff bbed 	b.w	9da6 <_vfprintf_r+0x38e>
    a5cc:	980f      	ldr	r0, [sp, #60]	; 0x3c
    a5ce:	990c      	ldr	r1, [sp, #48]	; 0x30
    a5d0:	1a47      	subs	r7, r0, r1
    a5d2:	2f00      	cmp	r7, #0
    a5d4:	f77f ac84 	ble.w	9ee0 <_vfprintf_r+0x4c8>
    a5d8:	2f10      	cmp	r7, #16
    a5da:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; aa7c <_vfprintf_r+0x1064>
    a5de:	dd2e      	ble.n	a63e <_vfprintf_r+0xc26>
    a5e0:	4643      	mov	r3, r8
    a5e2:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    a5e6:	46a8      	mov	r8, r5
    a5e8:	f04f 0a10 	mov.w	sl, #16
    a5ec:	f10b 0b0c 	add.w	fp, fp, #12
    a5f0:	461d      	mov	r5, r3
    a5f2:	e002      	b.n	a5fa <_vfprintf_r+0xbe2>
    a5f4:	3f10      	subs	r7, #16
    a5f6:	2f10      	cmp	r7, #16
    a5f8:	dd1e      	ble.n	a638 <_vfprintf_r+0xc20>
    a5fa:	f8c4 a004 	str.w	sl, [r4, #4]
    a5fe:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    a602:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    a606:	3301      	adds	r3, #1
    a608:	6025      	str	r5, [r4, #0]
    a60a:	3210      	adds	r2, #16
    a60c:	2b07      	cmp	r3, #7
    a60e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    a612:	f104 0408 	add.w	r4, r4, #8
    a616:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a61a:	ddeb      	ble.n	a5f4 <_vfprintf_r+0xbdc>
    a61c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    a620:	4648      	mov	r0, r9
    a622:	4631      	mov	r1, r6
    a624:	465a      	mov	r2, fp
    a626:	3404      	adds	r4, #4
    a628:	f7ff f9e8 	bl	99fc <__sprint_r>
    a62c:	2800      	cmp	r0, #0
    a62e:	f47f ab13 	bne.w	9c58 <_vfprintf_r+0x240>
    a632:	3f10      	subs	r7, #16
    a634:	2f10      	cmp	r7, #16
    a636:	dce0      	bgt.n	a5fa <_vfprintf_r+0xbe2>
    a638:	462b      	mov	r3, r5
    a63a:	4645      	mov	r5, r8
    a63c:	4698      	mov	r8, r3
    a63e:	6067      	str	r7, [r4, #4]
    a640:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    a644:	f8c4 8000 	str.w	r8, [r4]
    a648:	1c5a      	adds	r2, r3, #1
    a64a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    a64e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    a652:	19db      	adds	r3, r3, r7
    a654:	2a07      	cmp	r2, #7
    a656:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    a65a:	f300 823a 	bgt.w	aad2 <_vfprintf_r+0x10ba>
    a65e:	3408      	adds	r4, #8
    a660:	e43e      	b.n	9ee0 <_vfprintf_r+0x4c8>
    a662:	9913      	ldr	r1, [sp, #76]	; 0x4c
    a664:	6063      	str	r3, [r4, #4]
    a666:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    a66a:	6021      	str	r1, [r4, #0]
    a66c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    a670:	3201      	adds	r2, #1
    a672:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    a676:	18cb      	adds	r3, r1, r3
    a678:	2a07      	cmp	r2, #7
    a67a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    a67e:	f300 8549 	bgt.w	b114 <_vfprintf_r+0x16fc>
    a682:	3408      	adds	r4, #8
    a684:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    a686:	2301      	movs	r3, #1
    a688:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    a68c:	6063      	str	r3, [r4, #4]
    a68e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    a692:	6022      	str	r2, [r4, #0]
    a694:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    a698:	3301      	adds	r3, #1
    a69a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a69e:	3201      	adds	r2, #1
    a6a0:	2b07      	cmp	r3, #7
    a6a2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    a6a6:	bfd8      	it	le
    a6a8:	f104 0308 	addle.w	r3, r4, #8
    a6ac:	f300 8523 	bgt.w	b0f6 <_vfprintf_r+0x16de>
    a6b0:	9813      	ldr	r0, [sp, #76]	; 0x4c
    a6b2:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    a6b6:	19c7      	adds	r7, r0, r7
    a6b8:	981a      	ldr	r0, [sp, #104]	; 0x68
    a6ba:	601f      	str	r7, [r3, #0]
    a6bc:	1a81      	subs	r1, r0, r2
    a6be:	6059      	str	r1, [r3, #4]
    a6c0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    a6c4:	1a8a      	subs	r2, r1, r2
    a6c6:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    a6ca:	1812      	adds	r2, r2, r0
    a6cc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    a6d0:	3101      	adds	r1, #1
    a6d2:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    a6d6:	2907      	cmp	r1, #7
    a6d8:	f340 8232 	ble.w	ab40 <_vfprintf_r+0x1128>
    a6dc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    a6e0:	4648      	mov	r0, r9
    a6e2:	4631      	mov	r1, r6
    a6e4:	320c      	adds	r2, #12
    a6e6:	f7ff f989 	bl	99fc <__sprint_r>
    a6ea:	2800      	cmp	r0, #0
    a6ec:	f47f aab4 	bne.w	9c58 <_vfprintf_r+0x240>
    a6f0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    a6f4:	3304      	adds	r3, #4
    a6f6:	e456      	b.n	9fa6 <_vfprintf_r+0x58e>
    a6f8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    a6fc:	4648      	mov	r0, r9
    a6fe:	4631      	mov	r1, r6
    a700:	320c      	adds	r2, #12
    a702:	f7ff f97b 	bl	99fc <__sprint_r>
    a706:	2800      	cmp	r0, #0
    a708:	f43f acb4 	beq.w	a074 <_vfprintf_r+0x65c>
    a70c:	f7ff baa4 	b.w	9c58 <_vfprintf_r+0x240>
    a710:	991a      	ldr	r1, [sp, #104]	; 0x68
    a712:	2901      	cmp	r1, #1
    a714:	dd4c      	ble.n	a7b0 <_vfprintf_r+0xd98>
    a716:	2301      	movs	r3, #1
    a718:	6063      	str	r3, [r4, #4]
    a71a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    a71e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    a722:	3301      	adds	r3, #1
    a724:	9813      	ldr	r0, [sp, #76]	; 0x4c
    a726:	3201      	adds	r2, #1
    a728:	2b07      	cmp	r3, #7
    a72a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    a72e:	6020      	str	r0, [r4, #0]
    a730:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a734:	f300 81b2 	bgt.w	aa9c <_vfprintf_r+0x1084>
    a738:	3408      	adds	r4, #8
    a73a:	2301      	movs	r3, #1
    a73c:	6063      	str	r3, [r4, #4]
    a73e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    a742:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    a746:	3301      	adds	r3, #1
    a748:	991d      	ldr	r1, [sp, #116]	; 0x74
    a74a:	3201      	adds	r2, #1
    a74c:	2b07      	cmp	r3, #7
    a74e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    a752:	6021      	str	r1, [r4, #0]
    a754:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a758:	f300 8192 	bgt.w	aa80 <_vfprintf_r+0x1068>
    a75c:	3408      	adds	r4, #8
    a75e:	9812      	ldr	r0, [sp, #72]	; 0x48
    a760:	2200      	movs	r2, #0
    a762:	2300      	movs	r3, #0
    a764:	991b      	ldr	r1, [sp, #108]	; 0x6c
    a766:	f006 fafb 	bl	10d60 <__aeabi_dcmpeq>
    a76a:	2800      	cmp	r0, #0
    a76c:	f040 811d 	bne.w	a9aa <_vfprintf_r+0xf92>
    a770:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    a772:	9813      	ldr	r0, [sp, #76]	; 0x4c
    a774:	1e5a      	subs	r2, r3, #1
    a776:	6062      	str	r2, [r4, #4]
    a778:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    a77c:	1c41      	adds	r1, r0, #1
    a77e:	6021      	str	r1, [r4, #0]
    a780:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    a784:	3301      	adds	r3, #1
    a786:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a78a:	188a      	adds	r2, r1, r2
    a78c:	2b07      	cmp	r3, #7
    a78e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    a792:	dc21      	bgt.n	a7d8 <_vfprintf_r+0xdc0>
    a794:	3408      	adds	r4, #8
    a796:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    a798:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    a79c:	981c      	ldr	r0, [sp, #112]	; 0x70
    a79e:	6022      	str	r2, [r4, #0]
    a7a0:	6063      	str	r3, [r4, #4]
    a7a2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    a7a6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    a7aa:	3301      	adds	r3, #1
    a7ac:	f7ff bbf0 	b.w	9f90 <_vfprintf_r+0x578>
    a7b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    a7b2:	f012 0f01 	tst.w	r2, #1
    a7b6:	d1ae      	bne.n	a716 <_vfprintf_r+0xcfe>
    a7b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    a7ba:	2301      	movs	r3, #1
    a7bc:	6063      	str	r3, [r4, #4]
    a7be:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    a7c2:	6022      	str	r2, [r4, #0]
    a7c4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    a7c8:	3301      	adds	r3, #1
    a7ca:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a7ce:	3201      	adds	r2, #1
    a7d0:	2b07      	cmp	r3, #7
    a7d2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    a7d6:	dddd      	ble.n	a794 <_vfprintf_r+0xd7c>
    a7d8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    a7dc:	4648      	mov	r0, r9
    a7de:	4631      	mov	r1, r6
    a7e0:	320c      	adds	r2, #12
    a7e2:	f7ff f90b 	bl	99fc <__sprint_r>
    a7e6:	2800      	cmp	r0, #0
    a7e8:	f47f aa36 	bne.w	9c58 <_vfprintf_r+0x240>
    a7ec:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    a7f0:	3404      	adds	r4, #4
    a7f2:	e7d0      	b.n	a796 <_vfprintf_r+0xd7e>
    a7f4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    a7f8:	4648      	mov	r0, r9
    a7fa:	4631      	mov	r1, r6
    a7fc:	320c      	adds	r2, #12
    a7fe:	f7ff f8fd 	bl	99fc <__sprint_r>
    a802:	2800      	cmp	r0, #0
    a804:	f47f aa28 	bne.w	9c58 <_vfprintf_r+0x240>
    a808:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    a80c:	3404      	adds	r4, #4
    a80e:	f7ff bbb0 	b.w	9f72 <_vfprintf_r+0x55a>
    a812:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    a816:	4648      	mov	r0, r9
    a818:	4631      	mov	r1, r6
    a81a:	320c      	adds	r2, #12
    a81c:	f7ff f8ee 	bl	99fc <__sprint_r>
    a820:	2800      	cmp	r0, #0
    a822:	f47f aa19 	bne.w	9c58 <_vfprintf_r+0x240>
    a826:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    a82a:	3404      	adds	r4, #4
    a82c:	f7ff bb3c 	b.w	9ea8 <_vfprintf_r+0x490>
    a830:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    a834:	4648      	mov	r0, r9
    a836:	4631      	mov	r1, r6
    a838:	320c      	adds	r2, #12
    a83a:	f7ff f8df 	bl	99fc <__sprint_r>
    a83e:	2800      	cmp	r0, #0
    a840:	f47f aa0a 	bne.w	9c58 <_vfprintf_r+0x240>
    a844:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    a848:	3404      	adds	r4, #4
    a84a:	f7ff bb43 	b.w	9ed4 <_vfprintf_r+0x4bc>
    a84e:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    a852:	2b00      	cmp	r3, #0
    a854:	f340 81fd 	ble.w	ac52 <_vfprintf_r+0x123a>
    a858:	991a      	ldr	r1, [sp, #104]	; 0x68
    a85a:	428b      	cmp	r3, r1
    a85c:	f6ff af01 	blt.w	a662 <_vfprintf_r+0xc4a>
    a860:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    a862:	6061      	str	r1, [r4, #4]
    a864:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    a868:	6022      	str	r2, [r4, #0]
    a86a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    a86e:	3301      	adds	r3, #1
    a870:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a874:	1852      	adds	r2, r2, r1
    a876:	2b07      	cmp	r3, #7
    a878:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    a87c:	bfd8      	it	le
    a87e:	f104 0308 	addle.w	r3, r4, #8
    a882:	f300 8429 	bgt.w	b0d8 <_vfprintf_r+0x16c0>
    a886:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    a88a:	981a      	ldr	r0, [sp, #104]	; 0x68
    a88c:	1a24      	subs	r4, r4, r0
    a88e:	2c00      	cmp	r4, #0
    a890:	f340 81b3 	ble.w	abfa <_vfprintf_r+0x11e2>
    a894:	2c10      	cmp	r4, #16
    a896:	f8df 81e4 	ldr.w	r8, [pc, #484]	; aa7c <_vfprintf_r+0x1064>
    a89a:	f340 819d 	ble.w	abd8 <_vfprintf_r+0x11c0>
    a89e:	4642      	mov	r2, r8
    a8a0:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    a8a4:	46a8      	mov	r8, r5
    a8a6:	2710      	movs	r7, #16
    a8a8:	f10a 0a0c 	add.w	sl, sl, #12
    a8ac:	4615      	mov	r5, r2
    a8ae:	e003      	b.n	a8b8 <_vfprintf_r+0xea0>
    a8b0:	3c10      	subs	r4, #16
    a8b2:	2c10      	cmp	r4, #16
    a8b4:	f340 818d 	ble.w	abd2 <_vfprintf_r+0x11ba>
    a8b8:	605f      	str	r7, [r3, #4]
    a8ba:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    a8be:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    a8c2:	3201      	adds	r2, #1
    a8c4:	601d      	str	r5, [r3, #0]
    a8c6:	3110      	adds	r1, #16
    a8c8:	2a07      	cmp	r2, #7
    a8ca:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    a8ce:	f103 0308 	add.w	r3, r3, #8
    a8d2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    a8d6:	ddeb      	ble.n	a8b0 <_vfprintf_r+0xe98>
    a8d8:	4648      	mov	r0, r9
    a8da:	4631      	mov	r1, r6
    a8dc:	4652      	mov	r2, sl
    a8de:	f7ff f88d 	bl	99fc <__sprint_r>
    a8e2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    a8e6:	3304      	adds	r3, #4
    a8e8:	2800      	cmp	r0, #0
    a8ea:	d0e1      	beq.n	a8b0 <_vfprintf_r+0xe98>
    a8ec:	f7ff b9b4 	b.w	9c58 <_vfprintf_r+0x240>
    a8f0:	9a18      	ldr	r2, [sp, #96]	; 0x60
    a8f2:	9819      	ldr	r0, [sp, #100]	; 0x64
    a8f4:	4613      	mov	r3, r2
    a8f6:	9213      	str	r2, [sp, #76]	; 0x4c
    a8f8:	f00a 020f 	and.w	r2, sl, #15
    a8fc:	ea4f 111a 	mov.w	r1, sl, lsr #4
    a900:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    a904:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    a908:	5c82      	ldrb	r2, [r0, r2]
    a90a:	468a      	mov	sl, r1
    a90c:	46e3      	mov	fp, ip
    a90e:	ea5a 0c0b 	orrs.w	ip, sl, fp
    a912:	f803 2d01 	strb.w	r2, [r3, #-1]!
    a916:	d1ef      	bne.n	a8f8 <_vfprintf_r+0xee0>
    a918:	9818      	ldr	r0, [sp, #96]	; 0x60
    a91a:	9313      	str	r3, [sp, #76]	; 0x4c
    a91c:	1ac0      	subs	r0, r0, r3
    a91e:	9010      	str	r0, [sp, #64]	; 0x40
    a920:	f7ff ba41 	b.w	9da6 <_vfprintf_r+0x38e>
    a924:	2209      	movs	r2, #9
    a926:	2300      	movs	r3, #0
    a928:	4552      	cmp	r2, sl
    a92a:	eb73 000b 	sbcs.w	r0, r3, fp
    a92e:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    a932:	d21f      	bcs.n	a974 <_vfprintf_r+0xf5c>
    a934:	4623      	mov	r3, r4
    a936:	4644      	mov	r4, r8
    a938:	46b8      	mov	r8, r7
    a93a:	461f      	mov	r7, r3
    a93c:	4650      	mov	r0, sl
    a93e:	4659      	mov	r1, fp
    a940:	220a      	movs	r2, #10
    a942:	2300      	movs	r3, #0
    a944:	f006 fb24 	bl	10f90 <__aeabi_uldivmod>
    a948:	2300      	movs	r3, #0
    a94a:	4650      	mov	r0, sl
    a94c:	4659      	mov	r1, fp
    a94e:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    a952:	220a      	movs	r2, #10
    a954:	f804 cd01 	strb.w	ip, [r4, #-1]!
    a958:	f006 fb1a 	bl	10f90 <__aeabi_uldivmod>
    a95c:	2209      	movs	r2, #9
    a95e:	2300      	movs	r3, #0
    a960:	4682      	mov	sl, r0
    a962:	468b      	mov	fp, r1
    a964:	4552      	cmp	r2, sl
    a966:	eb73 030b 	sbcs.w	r3, r3, fp
    a96a:	d3e7      	bcc.n	a93c <_vfprintf_r+0xf24>
    a96c:	463b      	mov	r3, r7
    a96e:	4647      	mov	r7, r8
    a970:	46a0      	mov	r8, r4
    a972:	461c      	mov	r4, r3
    a974:	f108 30ff 	add.w	r0, r8, #4294967295
    a978:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    a97c:	9013      	str	r0, [sp, #76]	; 0x4c
    a97e:	f808 ac01 	strb.w	sl, [r8, #-1]
    a982:	9918      	ldr	r1, [sp, #96]	; 0x60
    a984:	1a09      	subs	r1, r1, r0
    a986:	9110      	str	r1, [sp, #64]	; 0x40
    a988:	f7ff ba0d 	b.w	9da6 <_vfprintf_r+0x38e>
    a98c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    a990:	4648      	mov	r0, r9
    a992:	4631      	mov	r1, r6
    a994:	320c      	adds	r2, #12
    a996:	f7ff f831 	bl	99fc <__sprint_r>
    a99a:	2800      	cmp	r0, #0
    a99c:	f47f a95c 	bne.w	9c58 <_vfprintf_r+0x240>
    a9a0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    a9a4:	3404      	adds	r4, #4
    a9a6:	f7ff ba68 	b.w	9e7a <_vfprintf_r+0x462>
    a9aa:	991a      	ldr	r1, [sp, #104]	; 0x68
    a9ac:	1e4f      	subs	r7, r1, #1
    a9ae:	2f00      	cmp	r7, #0
    a9b0:	f77f aef1 	ble.w	a796 <_vfprintf_r+0xd7e>
    a9b4:	2f10      	cmp	r7, #16
    a9b6:	f8df 80c4 	ldr.w	r8, [pc, #196]	; aa7c <_vfprintf_r+0x1064>
    a9ba:	dd4e      	ble.n	aa5a <_vfprintf_r+0x1042>
    a9bc:	4643      	mov	r3, r8
    a9be:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    a9c2:	46a8      	mov	r8, r5
    a9c4:	f04f 0a10 	mov.w	sl, #16
    a9c8:	f10b 0b0c 	add.w	fp, fp, #12
    a9cc:	461d      	mov	r5, r3
    a9ce:	e002      	b.n	a9d6 <_vfprintf_r+0xfbe>
    a9d0:	3f10      	subs	r7, #16
    a9d2:	2f10      	cmp	r7, #16
    a9d4:	dd3e      	ble.n	aa54 <_vfprintf_r+0x103c>
    a9d6:	f8c4 a004 	str.w	sl, [r4, #4]
    a9da:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    a9de:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    a9e2:	3301      	adds	r3, #1
    a9e4:	6025      	str	r5, [r4, #0]
    a9e6:	3210      	adds	r2, #16
    a9e8:	2b07      	cmp	r3, #7
    a9ea:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    a9ee:	f104 0408 	add.w	r4, r4, #8
    a9f2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    a9f6:	ddeb      	ble.n	a9d0 <_vfprintf_r+0xfb8>
    a9f8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    a9fc:	4648      	mov	r0, r9
    a9fe:	4631      	mov	r1, r6
    aa00:	465a      	mov	r2, fp
    aa02:	3404      	adds	r4, #4
    aa04:	f7fe fffa 	bl	99fc <__sprint_r>
    aa08:	2800      	cmp	r0, #0
    aa0a:	d0e1      	beq.n	a9d0 <_vfprintf_r+0xfb8>
    aa0c:	f7ff b924 	b.w	9c58 <_vfprintf_r+0x240>
    aa10:	9816      	ldr	r0, [sp, #88]	; 0x58
    aa12:	2130      	movs	r1, #48	; 0x30
    aa14:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    aa18:	2201      	movs	r2, #1
    aa1a:	2302      	movs	r3, #2
    aa1c:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    aa20:	f04c 0c02 	orr.w	ip, ip, #2
    aa24:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    aa28:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    aa2c:	f7ff b986 	b.w	9d3c <_vfprintf_r+0x324>
    aa30:	980b      	ldr	r0, [sp, #44]	; 0x2c
    aa32:	1d01      	adds	r1, r0, #4
    aa34:	6803      	ldr	r3, [r0, #0]
    aa36:	910b      	str	r1, [sp, #44]	; 0x2c
    aa38:	469a      	mov	sl, r3
    aa3a:	f04f 0b00 	mov.w	fp, #0
    aa3e:	f7ff b973 	b.w	9d28 <_vfprintf_r+0x310>
    aa42:	980b      	ldr	r0, [sp, #44]	; 0x2c
    aa44:	1d01      	adds	r1, r0, #4
    aa46:	6803      	ldr	r3, [r0, #0]
    aa48:	910b      	str	r1, [sp, #44]	; 0x2c
    aa4a:	469a      	mov	sl, r3
    aa4c:	ea4f 7bea 	mov.w	fp, sl, asr #31
    aa50:	f7ff bbad 	b.w	a1ae <_vfprintf_r+0x796>
    aa54:	462b      	mov	r3, r5
    aa56:	4645      	mov	r5, r8
    aa58:	4698      	mov	r8, r3
    aa5a:	6067      	str	r7, [r4, #4]
    aa5c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    aa60:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    aa64:	3301      	adds	r3, #1
    aa66:	f8c4 8000 	str.w	r8, [r4]
    aa6a:	19d2      	adds	r2, r2, r7
    aa6c:	2b07      	cmp	r3, #7
    aa6e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    aa72:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    aa76:	f77f ae8d 	ble.w	a794 <_vfprintf_r+0xd7c>
    aa7a:	e6ad      	b.n	a7d8 <_vfprintf_r+0xdc0>
    aa7c:	00011ba0 	.word	0x00011ba0
    aa80:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    aa84:	4648      	mov	r0, r9
    aa86:	4631      	mov	r1, r6
    aa88:	320c      	adds	r2, #12
    aa8a:	f7fe ffb7 	bl	99fc <__sprint_r>
    aa8e:	2800      	cmp	r0, #0
    aa90:	f47f a8e2 	bne.w	9c58 <_vfprintf_r+0x240>
    aa94:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    aa98:	3404      	adds	r4, #4
    aa9a:	e660      	b.n	a75e <_vfprintf_r+0xd46>
    aa9c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    aaa0:	4648      	mov	r0, r9
    aaa2:	4631      	mov	r1, r6
    aaa4:	320c      	adds	r2, #12
    aaa6:	f7fe ffa9 	bl	99fc <__sprint_r>
    aaaa:	2800      	cmp	r0, #0
    aaac:	f47f a8d4 	bne.w	9c58 <_vfprintf_r+0x240>
    aab0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    aab4:	3404      	adds	r4, #4
    aab6:	e640      	b.n	a73a <_vfprintf_r+0xd22>
    aab8:	2830      	cmp	r0, #48	; 0x30
    aaba:	f000 82ec 	beq.w	b096 <_vfprintf_r+0x167e>
    aabe:	9813      	ldr	r0, [sp, #76]	; 0x4c
    aac0:	2330      	movs	r3, #48	; 0x30
    aac2:	f800 3d01 	strb.w	r3, [r0, #-1]!
    aac6:	9918      	ldr	r1, [sp, #96]	; 0x60
    aac8:	9013      	str	r0, [sp, #76]	; 0x4c
    aaca:	1a09      	subs	r1, r1, r0
    aacc:	9110      	str	r1, [sp, #64]	; 0x40
    aace:	f7ff b96a 	b.w	9da6 <_vfprintf_r+0x38e>
    aad2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    aad6:	4648      	mov	r0, r9
    aad8:	4631      	mov	r1, r6
    aada:	320c      	adds	r2, #12
    aadc:	f7fe ff8e 	bl	99fc <__sprint_r>
    aae0:	2800      	cmp	r0, #0
    aae2:	f47f a8b9 	bne.w	9c58 <_vfprintf_r+0x240>
    aae6:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    aaea:	3404      	adds	r4, #4
    aaec:	f7ff b9f8 	b.w	9ee0 <_vfprintf_r+0x4c8>
    aaf0:	f1da 0a00 	rsbs	sl, sl, #0
    aaf4:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    aaf8:	232d      	movs	r3, #45	; 0x2d
    aafa:	ea5a 0c0b 	orrs.w	ip, sl, fp
    aafe:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    ab02:	bf0c      	ite	eq
    ab04:	2200      	moveq	r2, #0
    ab06:	2201      	movne	r2, #1
    ab08:	2301      	movs	r3, #1
    ab0a:	f7ff b91b 	b.w	9d44 <_vfprintf_r+0x32c>
    ab0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ab10:	462b      	mov	r3, r5
    ab12:	782a      	ldrb	r2, [r5, #0]
    ab14:	910b      	str	r1, [sp, #44]	; 0x2c
    ab16:	f7ff b82a 	b.w	9b6e <_vfprintf_r+0x156>
    ab1a:	462a      	mov	r2, r5
    ab1c:	4645      	mov	r5, r8
    ab1e:	4690      	mov	r8, r2
    ab20:	605f      	str	r7, [r3, #4]
    ab22:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    ab26:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    ab2a:	3201      	adds	r2, #1
    ab2c:	f8c3 8000 	str.w	r8, [r3]
    ab30:	19c9      	adds	r1, r1, r7
    ab32:	2a07      	cmp	r2, #7
    ab34:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    ab38:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    ab3c:	f73f adce 	bgt.w	a6dc <_vfprintf_r+0xcc4>
    ab40:	3308      	adds	r3, #8
    ab42:	f7ff ba30 	b.w	9fa6 <_vfprintf_r+0x58e>
    ab46:	980a      	ldr	r0, [sp, #40]	; 0x28
    ab48:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    ab4c:	f000 81ed 	beq.w	af2a <_vfprintf_r+0x1512>
    ab50:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ab52:	4613      	mov	r3, r2
    ab54:	1d0a      	adds	r2, r1, #4
    ab56:	920b      	str	r2, [sp, #44]	; 0x2c
    ab58:	f8b1 a000 	ldrh.w	sl, [r1]
    ab5c:	f1ba 0200 	subs.w	r2, sl, #0
    ab60:	bf18      	it	ne
    ab62:	2201      	movne	r2, #1
    ab64:	46d2      	mov	sl, sl
    ab66:	f04f 0b00 	mov.w	fp, #0
    ab6a:	f7ff b8e7 	b.w	9d3c <_vfprintf_r+0x324>
    ab6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    ab70:	f013 0f40 	tst.w	r3, #64	; 0x40
    ab74:	f000 81cc 	beq.w	af10 <_vfprintf_r+0x14f8>
    ab78:	980b      	ldr	r0, [sp, #44]	; 0x2c
    ab7a:	2301      	movs	r3, #1
    ab7c:	1d01      	adds	r1, r0, #4
    ab7e:	910b      	str	r1, [sp, #44]	; 0x2c
    ab80:	f8b0 a000 	ldrh.w	sl, [r0]
    ab84:	f1ba 0200 	subs.w	r2, sl, #0
    ab88:	bf18      	it	ne
    ab8a:	2201      	movne	r2, #1
    ab8c:	46d2      	mov	sl, sl
    ab8e:	f04f 0b00 	mov.w	fp, #0
    ab92:	f7ff b8d3 	b.w	9d3c <_vfprintf_r+0x324>
    ab96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    ab98:	f013 0f10 	tst.w	r3, #16
    ab9c:	f000 81a4 	beq.w	aee8 <_vfprintf_r+0x14d0>
    aba0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    aba2:	9911      	ldr	r1, [sp, #68]	; 0x44
    aba4:	f100 0a04 	add.w	sl, r0, #4
    aba8:	6803      	ldr	r3, [r0, #0]
    abaa:	6019      	str	r1, [r3, #0]
    abac:	f7fe bf9c 	b.w	9ae8 <_vfprintf_r+0xd0>
    abb0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    abb2:	1dc3      	adds	r3, r0, #7
    abb4:	f023 0307 	bic.w	r3, r3, #7
    abb8:	f103 0108 	add.w	r1, r3, #8
    abbc:	910b      	str	r1, [sp, #44]	; 0x2c
    abbe:	f8d3 8004 	ldr.w	r8, [r3, #4]
    abc2:	f8d3 a000 	ldr.w	sl, [r3]
    abc6:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    abca:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    abce:	f7ff bb11 	b.w	a1f4 <_vfprintf_r+0x7dc>
    abd2:	462a      	mov	r2, r5
    abd4:	4645      	mov	r5, r8
    abd6:	4690      	mov	r8, r2
    abd8:	605c      	str	r4, [r3, #4]
    abda:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    abde:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    abe2:	3201      	adds	r2, #1
    abe4:	f8c3 8000 	str.w	r8, [r3]
    abe8:	1909      	adds	r1, r1, r4
    abea:	2a07      	cmp	r2, #7
    abec:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    abf0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    abf4:	f300 82ea 	bgt.w	b1cc <_vfprintf_r+0x17b4>
    abf8:	3308      	adds	r3, #8
    abfa:	990a      	ldr	r1, [sp, #40]	; 0x28
    abfc:	f011 0f01 	tst.w	r1, #1
    ac00:	f43f a9d1 	beq.w	9fa6 <_vfprintf_r+0x58e>
    ac04:	2201      	movs	r2, #1
    ac06:	605a      	str	r2, [r3, #4]
    ac08:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    ac0c:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    ac10:	3201      	adds	r2, #1
    ac12:	981d      	ldr	r0, [sp, #116]	; 0x74
    ac14:	3101      	adds	r1, #1
    ac16:	2a07      	cmp	r2, #7
    ac18:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    ac1c:	6018      	str	r0, [r3, #0]
    ac1e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    ac22:	f73f ad5b 	bgt.w	a6dc <_vfprintf_r+0xcc4>
    ac26:	3308      	adds	r3, #8
    ac28:	f7ff b9bd 	b.w	9fa6 <_vfprintf_r+0x58e>
    ac2c:	232d      	movs	r3, #45	; 0x2d
    ac2e:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    ac32:	f7ff baf2 	b.w	a21a <_vfprintf_r+0x802>
    ac36:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    ac3a:	4648      	mov	r0, r9
    ac3c:	4631      	mov	r1, r6
    ac3e:	320c      	adds	r2, #12
    ac40:	f7fe fedc 	bl	99fc <__sprint_r>
    ac44:	2800      	cmp	r0, #0
    ac46:	f47f a807 	bne.w	9c58 <_vfprintf_r+0x240>
    ac4a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    ac4e:	3304      	adds	r3, #4
    ac50:	e456      	b.n	a500 <_vfprintf_r+0xae8>
    ac52:	2301      	movs	r3, #1
    ac54:	6063      	str	r3, [r4, #4]
    ac56:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    ac5a:	f641 3360 	movw	r3, #7008	; 0x1b60
    ac5e:	f2c0 0301 	movt	r3, #1
    ac62:	6023      	str	r3, [r4, #0]
    ac64:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    ac68:	3201      	adds	r2, #1
    ac6a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    ac6e:	3301      	adds	r3, #1
    ac70:	2a07      	cmp	r2, #7
    ac72:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    ac76:	bfd8      	it	le
    ac78:	f104 0308 	addle.w	r3, r4, #8
    ac7c:	f300 8187 	bgt.w	af8e <_vfprintf_r+0x1576>
    ac80:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    ac84:	b93a      	cbnz	r2, ac96 <_vfprintf_r+0x127e>
    ac86:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    ac88:	b92a      	cbnz	r2, ac96 <_vfprintf_r+0x127e>
    ac8a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    ac8e:	f01c 0f01 	tst.w	ip, #1
    ac92:	f43f a988 	beq.w	9fa6 <_vfprintf_r+0x58e>
    ac96:	2201      	movs	r2, #1
    ac98:	605a      	str	r2, [r3, #4]
    ac9a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    ac9e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    aca2:	3201      	adds	r2, #1
    aca4:	981d      	ldr	r0, [sp, #116]	; 0x74
    aca6:	3101      	adds	r1, #1
    aca8:	2a07      	cmp	r2, #7
    acaa:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    acae:	6018      	str	r0, [r3, #0]
    acb0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    acb4:	f300 8179 	bgt.w	afaa <_vfprintf_r+0x1592>
    acb8:	3308      	adds	r3, #8
    acba:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    acbe:	427f      	negs	r7, r7
    acc0:	2f00      	cmp	r7, #0
    acc2:	f340 81b3 	ble.w	b02c <_vfprintf_r+0x1614>
    acc6:	2f10      	cmp	r7, #16
    acc8:	f8df 8650 	ldr.w	r8, [pc, #1616]	; b31c <_vfprintf_r+0x1904>
    accc:	f340 81d2 	ble.w	b074 <_vfprintf_r+0x165c>
    acd0:	4642      	mov	r2, r8
    acd2:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    acd6:	46a8      	mov	r8, r5
    acd8:	2410      	movs	r4, #16
    acda:	f10a 0a0c 	add.w	sl, sl, #12
    acde:	4615      	mov	r5, r2
    ace0:	e003      	b.n	acea <_vfprintf_r+0x12d2>
    ace2:	3f10      	subs	r7, #16
    ace4:	2f10      	cmp	r7, #16
    ace6:	f340 81c2 	ble.w	b06e <_vfprintf_r+0x1656>
    acea:	605c      	str	r4, [r3, #4]
    acec:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    acf0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    acf4:	3201      	adds	r2, #1
    acf6:	601d      	str	r5, [r3, #0]
    acf8:	3110      	adds	r1, #16
    acfa:	2a07      	cmp	r2, #7
    acfc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    ad00:	f103 0308 	add.w	r3, r3, #8
    ad04:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    ad08:	ddeb      	ble.n	ace2 <_vfprintf_r+0x12ca>
    ad0a:	4648      	mov	r0, r9
    ad0c:	4631      	mov	r1, r6
    ad0e:	4652      	mov	r2, sl
    ad10:	f7fe fe74 	bl	99fc <__sprint_r>
    ad14:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    ad18:	3304      	adds	r3, #4
    ad1a:	2800      	cmp	r0, #0
    ad1c:	d0e1      	beq.n	ace2 <_vfprintf_r+0x12ca>
    ad1e:	f7fe bf9b 	b.w	9c58 <_vfprintf_r+0x240>
    ad22:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ad24:	1c6b      	adds	r3, r5, #1
    ad26:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    ad28:	f042 0220 	orr.w	r2, r2, #32
    ad2c:	920a      	str	r2, [sp, #40]	; 0x28
    ad2e:	786a      	ldrb	r2, [r5, #1]
    ad30:	910b      	str	r1, [sp, #44]	; 0x2c
    ad32:	f7fe bf1c 	b.w	9b6e <_vfprintf_r+0x156>
    ad36:	4650      	mov	r0, sl
    ad38:	4641      	mov	r1, r8
    ad3a:	f003 fc61 	bl	e600 <__isnand>
    ad3e:	2800      	cmp	r0, #0
    ad40:	f040 80ff 	bne.w	af42 <_vfprintf_r+0x152a>
    ad44:	f1b7 3fff 	cmp.w	r7, #4294967295
    ad48:	f000 8251 	beq.w	b1ee <_vfprintf_r+0x17d6>
    ad4c:	9816      	ldr	r0, [sp, #88]	; 0x58
    ad4e:	2867      	cmp	r0, #103	; 0x67
    ad50:	bf14      	ite	ne
    ad52:	2300      	movne	r3, #0
    ad54:	2301      	moveq	r3, #1
    ad56:	2847      	cmp	r0, #71	; 0x47
    ad58:	bf08      	it	eq
    ad5a:	f043 0301 	orreq.w	r3, r3, #1
    ad5e:	b113      	cbz	r3, ad66 <_vfprintf_r+0x134e>
    ad60:	2f00      	cmp	r7, #0
    ad62:	bf08      	it	eq
    ad64:	2701      	moveq	r7, #1
    ad66:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    ad6a:	4643      	mov	r3, r8
    ad6c:	4652      	mov	r2, sl
    ad6e:	990a      	ldr	r1, [sp, #40]	; 0x28
    ad70:	e9c0 2300 	strd	r2, r3, [r0]
    ad74:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    ad78:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    ad7c:	910a      	str	r1, [sp, #40]	; 0x28
    ad7e:	2b00      	cmp	r3, #0
    ad80:	f2c0 8264 	blt.w	b24c <_vfprintf_r+0x1834>
    ad84:	2100      	movs	r1, #0
    ad86:	9117      	str	r1, [sp, #92]	; 0x5c
    ad88:	9816      	ldr	r0, [sp, #88]	; 0x58
    ad8a:	2866      	cmp	r0, #102	; 0x66
    ad8c:	bf14      	ite	ne
    ad8e:	2300      	movne	r3, #0
    ad90:	2301      	moveq	r3, #1
    ad92:	2846      	cmp	r0, #70	; 0x46
    ad94:	bf08      	it	eq
    ad96:	f043 0301 	orreq.w	r3, r3, #1
    ad9a:	9310      	str	r3, [sp, #64]	; 0x40
    ad9c:	2b00      	cmp	r3, #0
    ad9e:	f000 81d1 	beq.w	b144 <_vfprintf_r+0x172c>
    ada2:	46bc      	mov	ip, r7
    ada4:	2303      	movs	r3, #3
    ada6:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    adaa:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    adae:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    adb2:	4648      	mov	r0, r9
    adb4:	9300      	str	r3, [sp, #0]
    adb6:	9102      	str	r1, [sp, #8]
    adb8:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    adbc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    adc0:	310c      	adds	r1, #12
    adc2:	f8cd c004 	str.w	ip, [sp, #4]
    adc6:	9103      	str	r1, [sp, #12]
    adc8:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    adcc:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    add0:	9104      	str	r1, [sp, #16]
    add2:	f000 fbc5 	bl	b560 <_dtoa_r>
    add6:	9a16      	ldr	r2, [sp, #88]	; 0x58
    add8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    addc:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    ade0:	bf18      	it	ne
    ade2:	2301      	movne	r3, #1
    ade4:	2a47      	cmp	r2, #71	; 0x47
    ade6:	bf0c      	ite	eq
    ade8:	2300      	moveq	r3, #0
    adea:	f003 0301 	andne.w	r3, r3, #1
    adee:	9013      	str	r0, [sp, #76]	; 0x4c
    adf0:	b933      	cbnz	r3, ae00 <_vfprintf_r+0x13e8>
    adf2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    adf4:	f013 0f01 	tst.w	r3, #1
    adf8:	bf08      	it	eq
    adfa:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    adfe:	d016      	beq.n	ae2e <_vfprintf_r+0x1416>
    ae00:	9813      	ldr	r0, [sp, #76]	; 0x4c
    ae02:	9910      	ldr	r1, [sp, #64]	; 0x40
    ae04:	eb00 0b0c 	add.w	fp, r0, ip
    ae08:	b131      	cbz	r1, ae18 <_vfprintf_r+0x1400>
    ae0a:	7803      	ldrb	r3, [r0, #0]
    ae0c:	2b30      	cmp	r3, #48	; 0x30
    ae0e:	f000 80da 	beq.w	afc6 <_vfprintf_r+0x15ae>
    ae12:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    ae16:	449b      	add	fp, r3
    ae18:	4650      	mov	r0, sl
    ae1a:	2200      	movs	r2, #0
    ae1c:	2300      	movs	r3, #0
    ae1e:	4641      	mov	r1, r8
    ae20:	f005 ff9e 	bl	10d60 <__aeabi_dcmpeq>
    ae24:	2800      	cmp	r0, #0
    ae26:	f000 81c2 	beq.w	b1ae <_vfprintf_r+0x1796>
    ae2a:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    ae2e:	9a16      	ldr	r2, [sp, #88]	; 0x58
    ae30:	9813      	ldr	r0, [sp, #76]	; 0x4c
    ae32:	2a67      	cmp	r2, #103	; 0x67
    ae34:	bf14      	ite	ne
    ae36:	2300      	movne	r3, #0
    ae38:	2301      	moveq	r3, #1
    ae3a:	2a47      	cmp	r2, #71	; 0x47
    ae3c:	bf08      	it	eq
    ae3e:	f043 0301 	orreq.w	r3, r3, #1
    ae42:	ebc0 000b 	rsb	r0, r0, fp
    ae46:	901a      	str	r0, [sp, #104]	; 0x68
    ae48:	2b00      	cmp	r3, #0
    ae4a:	f000 818a 	beq.w	b162 <_vfprintf_r+0x174a>
    ae4e:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    ae52:	f111 0f03 	cmn.w	r1, #3
    ae56:	9110      	str	r1, [sp, #64]	; 0x40
    ae58:	db02      	blt.n	ae60 <_vfprintf_r+0x1448>
    ae5a:	428f      	cmp	r7, r1
    ae5c:	f280 818c 	bge.w	b178 <_vfprintf_r+0x1760>
    ae60:	9a16      	ldr	r2, [sp, #88]	; 0x58
    ae62:	3a02      	subs	r2, #2
    ae64:	9216      	str	r2, [sp, #88]	; 0x58
    ae66:	9910      	ldr	r1, [sp, #64]	; 0x40
    ae68:	9a16      	ldr	r2, [sp, #88]	; 0x58
    ae6a:	1e4b      	subs	r3, r1, #1
    ae6c:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    ae70:	2b00      	cmp	r3, #0
    ae72:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    ae76:	f2c0 8234 	blt.w	b2e2 <_vfprintf_r+0x18ca>
    ae7a:	222b      	movs	r2, #43	; 0x2b
    ae7c:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    ae80:	2b09      	cmp	r3, #9
    ae82:	f300 81b6 	bgt.w	b1f2 <_vfprintf_r+0x17da>
    ae86:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    ae8a:	3330      	adds	r3, #48	; 0x30
    ae8c:	3204      	adds	r2, #4
    ae8e:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    ae92:	2330      	movs	r3, #48	; 0x30
    ae94:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    ae98:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    ae9c:	981a      	ldr	r0, [sp, #104]	; 0x68
    ae9e:	991a      	ldr	r1, [sp, #104]	; 0x68
    aea0:	1ad3      	subs	r3, r2, r3
    aea2:	1818      	adds	r0, r3, r0
    aea4:	931c      	str	r3, [sp, #112]	; 0x70
    aea6:	2901      	cmp	r1, #1
    aea8:	9010      	str	r0, [sp, #64]	; 0x40
    aeaa:	f340 8210 	ble.w	b2ce <_vfprintf_r+0x18b6>
    aeae:	9810      	ldr	r0, [sp, #64]	; 0x40
    aeb0:	3001      	adds	r0, #1
    aeb2:	9010      	str	r0, [sp, #64]	; 0x40
    aeb4:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    aeb8:	910c      	str	r1, [sp, #48]	; 0x30
    aeba:	9817      	ldr	r0, [sp, #92]	; 0x5c
    aebc:	2800      	cmp	r0, #0
    aebe:	f000 816e 	beq.w	b19e <_vfprintf_r+0x1786>
    aec2:	232d      	movs	r3, #45	; 0x2d
    aec4:	2100      	movs	r1, #0
    aec6:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    aeca:	9117      	str	r1, [sp, #92]	; 0x5c
    aecc:	f7fe bf74 	b.w	9db8 <_vfprintf_r+0x3a0>
    aed0:	9a10      	ldr	r2, [sp, #64]	; 0x40
    aed2:	f04f 0c00 	mov.w	ip, #0
    aed6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    aeda:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    aede:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    aee2:	920c      	str	r2, [sp, #48]	; 0x30
    aee4:	f7fe bf67 	b.w	9db6 <_vfprintf_r+0x39e>
    aee8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    aeea:	f012 0f40 	tst.w	r2, #64	; 0x40
    aeee:	bf17      	itett	ne
    aef0:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    aef2:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    aef4:	9911      	ldrne	r1, [sp, #68]	; 0x44
    aef6:	f100 0a04 	addne.w	sl, r0, #4
    aefa:	bf11      	iteee	ne
    aefc:	6803      	ldrne	r3, [r0, #0]
    aefe:	f102 0a04 	addeq.w	sl, r2, #4
    af02:	6813      	ldreq	r3, [r2, #0]
    af04:	9811      	ldreq	r0, [sp, #68]	; 0x44
    af06:	bf14      	ite	ne
    af08:	8019      	strhne	r1, [r3, #0]
    af0a:	6018      	streq	r0, [r3, #0]
    af0c:	f7fe bdec 	b.w	9ae8 <_vfprintf_r+0xd0>
    af10:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    af12:	1d13      	adds	r3, r2, #4
    af14:	930b      	str	r3, [sp, #44]	; 0x2c
    af16:	6811      	ldr	r1, [r2, #0]
    af18:	2301      	movs	r3, #1
    af1a:	1e0a      	subs	r2, r1, #0
    af1c:	bf18      	it	ne
    af1e:	2201      	movne	r2, #1
    af20:	468a      	mov	sl, r1
    af22:	f04f 0b00 	mov.w	fp, #0
    af26:	f7fe bf09 	b.w	9d3c <_vfprintf_r+0x324>
    af2a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    af2c:	1d02      	adds	r2, r0, #4
    af2e:	920b      	str	r2, [sp, #44]	; 0x2c
    af30:	6801      	ldr	r1, [r0, #0]
    af32:	1e0a      	subs	r2, r1, #0
    af34:	bf18      	it	ne
    af36:	2201      	movne	r2, #1
    af38:	468a      	mov	sl, r1
    af3a:	f04f 0b00 	mov.w	fp, #0
    af3e:	f7fe befd 	b.w	9d3c <_vfprintf_r+0x324>
    af42:	f641 3240 	movw	r2, #6976	; 0x1b40
    af46:	f641 333c 	movw	r3, #6972	; 0x1b3c
    af4a:	9916      	ldr	r1, [sp, #88]	; 0x58
    af4c:	f2c0 0301 	movt	r3, #1
    af50:	f2c0 0201 	movt	r2, #1
    af54:	2003      	movs	r0, #3
    af56:	2947      	cmp	r1, #71	; 0x47
    af58:	bfd8      	it	le
    af5a:	461a      	movle	r2, r3
    af5c:	9213      	str	r2, [sp, #76]	; 0x4c
    af5e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    af60:	900c      	str	r0, [sp, #48]	; 0x30
    af62:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    af66:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    af6a:	920a      	str	r2, [sp, #40]	; 0x28
    af6c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    af70:	9010      	str	r0, [sp, #64]	; 0x40
    af72:	f7fe bf20 	b.w	9db6 <_vfprintf_r+0x39e>
    af76:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    af7a:	4648      	mov	r0, r9
    af7c:	4631      	mov	r1, r6
    af7e:	320c      	adds	r2, #12
    af80:	f7fe fd3c 	bl	99fc <__sprint_r>
    af84:	2800      	cmp	r0, #0
    af86:	f47e ae67 	bne.w	9c58 <_vfprintf_r+0x240>
    af8a:	f7fe be62 	b.w	9c52 <_vfprintf_r+0x23a>
    af8e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    af92:	4648      	mov	r0, r9
    af94:	4631      	mov	r1, r6
    af96:	320c      	adds	r2, #12
    af98:	f7fe fd30 	bl	99fc <__sprint_r>
    af9c:	2800      	cmp	r0, #0
    af9e:	f47e ae5b 	bne.w	9c58 <_vfprintf_r+0x240>
    afa2:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    afa6:	3304      	adds	r3, #4
    afa8:	e66a      	b.n	ac80 <_vfprintf_r+0x1268>
    afaa:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    afae:	4648      	mov	r0, r9
    afb0:	4631      	mov	r1, r6
    afb2:	320c      	adds	r2, #12
    afb4:	f7fe fd22 	bl	99fc <__sprint_r>
    afb8:	2800      	cmp	r0, #0
    afba:	f47e ae4d 	bne.w	9c58 <_vfprintf_r+0x240>
    afbe:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    afc2:	3304      	adds	r3, #4
    afc4:	e679      	b.n	acba <_vfprintf_r+0x12a2>
    afc6:	4650      	mov	r0, sl
    afc8:	2200      	movs	r2, #0
    afca:	2300      	movs	r3, #0
    afcc:	4641      	mov	r1, r8
    afce:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    afd2:	f005 fec5 	bl	10d60 <__aeabi_dcmpeq>
    afd6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    afda:	2800      	cmp	r0, #0
    afdc:	f47f af19 	bne.w	ae12 <_vfprintf_r+0x13fa>
    afe0:	f1cc 0301 	rsb	r3, ip, #1
    afe4:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    afe8:	e715      	b.n	ae16 <_vfprintf_r+0x13fe>
    afea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    afec:	4252      	negs	r2, r2
    afee:	920f      	str	r2, [sp, #60]	; 0x3c
    aff0:	f7ff b887 	b.w	a102 <_vfprintf_r+0x6ea>
    aff4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    aff8:	4648      	mov	r0, r9
    affa:	4631      	mov	r1, r6
    affc:	320c      	adds	r2, #12
    affe:	f7fe fcfd 	bl	99fc <__sprint_r>
    b002:	2800      	cmp	r0, #0
    b004:	f47e ae28 	bne.w	9c58 <_vfprintf_r+0x240>
    b008:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b00c:	3304      	adds	r3, #4
    b00e:	f7ff ba93 	b.w	a538 <_vfprintf_r+0xb20>
    b012:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b016:	4648      	mov	r0, r9
    b018:	4631      	mov	r1, r6
    b01a:	320c      	adds	r2, #12
    b01c:	f7fe fcee 	bl	99fc <__sprint_r>
    b020:	2800      	cmp	r0, #0
    b022:	f47e ae19 	bne.w	9c58 <_vfprintf_r+0x240>
    b026:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b02a:	3304      	adds	r3, #4
    b02c:	991a      	ldr	r1, [sp, #104]	; 0x68
    b02e:	9813      	ldr	r0, [sp, #76]	; 0x4c
    b030:	6059      	str	r1, [r3, #4]
    b032:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b036:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b03a:	6018      	str	r0, [r3, #0]
    b03c:	3201      	adds	r2, #1
    b03e:	981a      	ldr	r0, [sp, #104]	; 0x68
    b040:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b044:	1809      	adds	r1, r1, r0
    b046:	2a07      	cmp	r2, #7
    b048:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b04c:	f73f ab46 	bgt.w	a6dc <_vfprintf_r+0xcc4>
    b050:	3308      	adds	r3, #8
    b052:	f7fe bfa8 	b.w	9fa6 <_vfprintf_r+0x58e>
    b056:	2100      	movs	r1, #0
    b058:	9117      	str	r1, [sp, #92]	; 0x5c
    b05a:	f7fc f81d 	bl	7098 <strlen>
    b05e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b062:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    b066:	9010      	str	r0, [sp, #64]	; 0x40
    b068:	920c      	str	r2, [sp, #48]	; 0x30
    b06a:	f7fe bea4 	b.w	9db6 <_vfprintf_r+0x39e>
    b06e:	462a      	mov	r2, r5
    b070:	4645      	mov	r5, r8
    b072:	4690      	mov	r8, r2
    b074:	605f      	str	r7, [r3, #4]
    b076:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    b07a:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    b07e:	3201      	adds	r2, #1
    b080:	f8c3 8000 	str.w	r8, [r3]
    b084:	19c9      	adds	r1, r1, r7
    b086:	2a07      	cmp	r2, #7
    b088:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    b08c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    b090:	dcbf      	bgt.n	b012 <_vfprintf_r+0x15fa>
    b092:	3308      	adds	r3, #8
    b094:	e7ca      	b.n	b02c <_vfprintf_r+0x1614>
    b096:	9a18      	ldr	r2, [sp, #96]	; 0x60
    b098:	9913      	ldr	r1, [sp, #76]	; 0x4c
    b09a:	1a51      	subs	r1, r2, r1
    b09c:	9110      	str	r1, [sp, #64]	; 0x40
    b09e:	f7fe be82 	b.w	9da6 <_vfprintf_r+0x38e>
    b0a2:	4648      	mov	r0, r9
    b0a4:	4631      	mov	r1, r6
    b0a6:	f000 f949 	bl	b33c <__swsetup_r>
    b0aa:	2800      	cmp	r0, #0
    b0ac:	f47e add8 	bne.w	9c60 <_vfprintf_r+0x248>
    b0b0:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    b0b4:	fa1f f38c 	uxth.w	r3, ip
    b0b8:	f7fe bcf6 	b.w	9aa8 <_vfprintf_r+0x90>
    b0bc:	2f06      	cmp	r7, #6
    b0be:	bf28      	it	cs
    b0c0:	2706      	movcs	r7, #6
    b0c2:	f641 3158 	movw	r1, #7000	; 0x1b58
    b0c6:	f2c0 0101 	movt	r1, #1
    b0ca:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    b0ce:	9710      	str	r7, [sp, #64]	; 0x40
    b0d0:	9113      	str	r1, [sp, #76]	; 0x4c
    b0d2:	920c      	str	r2, [sp, #48]	; 0x30
    b0d4:	f7fe bfe8 	b.w	a0a8 <_vfprintf_r+0x690>
    b0d8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b0dc:	4648      	mov	r0, r9
    b0de:	4631      	mov	r1, r6
    b0e0:	320c      	adds	r2, #12
    b0e2:	f7fe fc8b 	bl	99fc <__sprint_r>
    b0e6:	2800      	cmp	r0, #0
    b0e8:	f47e adb6 	bne.w	9c58 <_vfprintf_r+0x240>
    b0ec:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b0f0:	3304      	adds	r3, #4
    b0f2:	f7ff bbc8 	b.w	a886 <_vfprintf_r+0xe6e>
    b0f6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b0fa:	4648      	mov	r0, r9
    b0fc:	4631      	mov	r1, r6
    b0fe:	320c      	adds	r2, #12
    b100:	f7fe fc7c 	bl	99fc <__sprint_r>
    b104:	2800      	cmp	r0, #0
    b106:	f47e ada7 	bne.w	9c58 <_vfprintf_r+0x240>
    b10a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b10e:	3304      	adds	r3, #4
    b110:	f7ff bace 	b.w	a6b0 <_vfprintf_r+0xc98>
    b114:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b118:	4648      	mov	r0, r9
    b11a:	4631      	mov	r1, r6
    b11c:	320c      	adds	r2, #12
    b11e:	f7fe fc6d 	bl	99fc <__sprint_r>
    b122:	2800      	cmp	r0, #0
    b124:	f47e ad98 	bne.w	9c58 <_vfprintf_r+0x240>
    b128:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    b12c:	3404      	adds	r4, #4
    b12e:	f7ff baa9 	b.w	a684 <_vfprintf_r+0xc6c>
    b132:	9710      	str	r7, [sp, #64]	; 0x40
    b134:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    b138:	9017      	str	r0, [sp, #92]	; 0x5c
    b13a:	970c      	str	r7, [sp, #48]	; 0x30
    b13c:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b140:	f7fe be39 	b.w	9db6 <_vfprintf_r+0x39e>
    b144:	9916      	ldr	r1, [sp, #88]	; 0x58
    b146:	2965      	cmp	r1, #101	; 0x65
    b148:	bf14      	ite	ne
    b14a:	2300      	movne	r3, #0
    b14c:	2301      	moveq	r3, #1
    b14e:	2945      	cmp	r1, #69	; 0x45
    b150:	bf08      	it	eq
    b152:	f043 0301 	orreq.w	r3, r3, #1
    b156:	2b00      	cmp	r3, #0
    b158:	d046      	beq.n	b1e8 <_vfprintf_r+0x17d0>
    b15a:	f107 0c01 	add.w	ip, r7, #1
    b15e:	2302      	movs	r3, #2
    b160:	e621      	b.n	ada6 <_vfprintf_r+0x138e>
    b162:	9b16      	ldr	r3, [sp, #88]	; 0x58
    b164:	2b65      	cmp	r3, #101	; 0x65
    b166:	dd76      	ble.n	b256 <_vfprintf_r+0x183e>
    b168:	9a16      	ldr	r2, [sp, #88]	; 0x58
    b16a:	2a66      	cmp	r2, #102	; 0x66
    b16c:	bf1c      	itt	ne
    b16e:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    b172:	9310      	strne	r3, [sp, #64]	; 0x40
    b174:	f000 8083 	beq.w	b27e <_vfprintf_r+0x1866>
    b178:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    b17a:	9810      	ldr	r0, [sp, #64]	; 0x40
    b17c:	4283      	cmp	r3, r0
    b17e:	dc6e      	bgt.n	b25e <_vfprintf_r+0x1846>
    b180:	990a      	ldr	r1, [sp, #40]	; 0x28
    b182:	f011 0f01 	tst.w	r1, #1
    b186:	f040 808e 	bne.w	b2a6 <_vfprintf_r+0x188e>
    b18a:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    b18e:	2367      	movs	r3, #103	; 0x67
    b190:	920c      	str	r2, [sp, #48]	; 0x30
    b192:	9316      	str	r3, [sp, #88]	; 0x58
    b194:	e691      	b.n	aeba <_vfprintf_r+0x14a2>
    b196:	2700      	movs	r7, #0
    b198:	461d      	mov	r5, r3
    b19a:	f7fe bce9 	b.w	9b70 <_vfprintf_r+0x158>
    b19e:	9910      	ldr	r1, [sp, #64]	; 0x40
    b1a0:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    b1a4:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    b1a8:	910c      	str	r1, [sp, #48]	; 0x30
    b1aa:	f7fe be04 	b.w	9db6 <_vfprintf_r+0x39e>
    b1ae:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    b1b2:	459b      	cmp	fp, r3
    b1b4:	bf98      	it	ls
    b1b6:	469b      	movls	fp, r3
    b1b8:	f67f ae39 	bls.w	ae2e <_vfprintf_r+0x1416>
    b1bc:	2230      	movs	r2, #48	; 0x30
    b1be:	f803 2b01 	strb.w	r2, [r3], #1
    b1c2:	459b      	cmp	fp, r3
    b1c4:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    b1c8:	d8f9      	bhi.n	b1be <_vfprintf_r+0x17a6>
    b1ca:	e630      	b.n	ae2e <_vfprintf_r+0x1416>
    b1cc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    b1d0:	4648      	mov	r0, r9
    b1d2:	4631      	mov	r1, r6
    b1d4:	320c      	adds	r2, #12
    b1d6:	f7fe fc11 	bl	99fc <__sprint_r>
    b1da:	2800      	cmp	r0, #0
    b1dc:	f47e ad3c 	bne.w	9c58 <_vfprintf_r+0x240>
    b1e0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    b1e4:	3304      	adds	r3, #4
    b1e6:	e508      	b.n	abfa <_vfprintf_r+0x11e2>
    b1e8:	46bc      	mov	ip, r7
    b1ea:	3302      	adds	r3, #2
    b1ec:	e5db      	b.n	ada6 <_vfprintf_r+0x138e>
    b1ee:	3707      	adds	r7, #7
    b1f0:	e5b9      	b.n	ad66 <_vfprintf_r+0x134e>
    b1f2:	f246 6c67 	movw	ip, #26215	; 0x6667
    b1f6:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    b1fa:	3103      	adds	r1, #3
    b1fc:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    b200:	fb8c 2003 	smull	r2, r0, ip, r3
    b204:	17da      	asrs	r2, r3, #31
    b206:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    b20a:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    b20e:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    b212:	4613      	mov	r3, r2
    b214:	3030      	adds	r0, #48	; 0x30
    b216:	2a09      	cmp	r2, #9
    b218:	f801 0d01 	strb.w	r0, [r1, #-1]!
    b21c:	dcf0      	bgt.n	b200 <_vfprintf_r+0x17e8>
    b21e:	3330      	adds	r3, #48	; 0x30
    b220:	1e48      	subs	r0, r1, #1
    b222:	b2da      	uxtb	r2, r3
    b224:	f801 2c01 	strb.w	r2, [r1, #-1]
    b228:	9b07      	ldr	r3, [sp, #28]
    b22a:	4283      	cmp	r3, r0
    b22c:	d96a      	bls.n	b304 <_vfprintf_r+0x18ec>
    b22e:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    b232:	3303      	adds	r3, #3
    b234:	e001      	b.n	b23a <_vfprintf_r+0x1822>
    b236:	f811 2b01 	ldrb.w	r2, [r1], #1
    b23a:	f803 2c01 	strb.w	r2, [r3, #-1]
    b23e:	461a      	mov	r2, r3
    b240:	f8dd c01c 	ldr.w	ip, [sp, #28]
    b244:	3301      	adds	r3, #1
    b246:	458c      	cmp	ip, r1
    b248:	d8f5      	bhi.n	b236 <_vfprintf_r+0x181e>
    b24a:	e625      	b.n	ae98 <_vfprintf_r+0x1480>
    b24c:	222d      	movs	r2, #45	; 0x2d
    b24e:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    b252:	9217      	str	r2, [sp, #92]	; 0x5c
    b254:	e598      	b.n	ad88 <_vfprintf_r+0x1370>
    b256:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    b25a:	9010      	str	r0, [sp, #64]	; 0x40
    b25c:	e603      	b.n	ae66 <_vfprintf_r+0x144e>
    b25e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    b260:	991a      	ldr	r1, [sp, #104]	; 0x68
    b262:	2b00      	cmp	r3, #0
    b264:	bfda      	itte	le
    b266:	9810      	ldrle	r0, [sp, #64]	; 0x40
    b268:	f1c0 0302 	rsble	r3, r0, #2
    b26c:	2301      	movgt	r3, #1
    b26e:	185b      	adds	r3, r3, r1
    b270:	2267      	movs	r2, #103	; 0x67
    b272:	9310      	str	r3, [sp, #64]	; 0x40
    b274:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    b278:	9216      	str	r2, [sp, #88]	; 0x58
    b27a:	930c      	str	r3, [sp, #48]	; 0x30
    b27c:	e61d      	b.n	aeba <_vfprintf_r+0x14a2>
    b27e:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    b282:	2800      	cmp	r0, #0
    b284:	9010      	str	r0, [sp, #64]	; 0x40
    b286:	dd31      	ble.n	b2ec <_vfprintf_r+0x18d4>
    b288:	b91f      	cbnz	r7, b292 <_vfprintf_r+0x187a>
    b28a:	990a      	ldr	r1, [sp, #40]	; 0x28
    b28c:	f011 0f01 	tst.w	r1, #1
    b290:	d00e      	beq.n	b2b0 <_vfprintf_r+0x1898>
    b292:	9810      	ldr	r0, [sp, #64]	; 0x40
    b294:	2166      	movs	r1, #102	; 0x66
    b296:	9116      	str	r1, [sp, #88]	; 0x58
    b298:	1c43      	adds	r3, r0, #1
    b29a:	19db      	adds	r3, r3, r7
    b29c:	9310      	str	r3, [sp, #64]	; 0x40
    b29e:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    b2a2:	920c      	str	r2, [sp, #48]	; 0x30
    b2a4:	e609      	b.n	aeba <_vfprintf_r+0x14a2>
    b2a6:	9810      	ldr	r0, [sp, #64]	; 0x40
    b2a8:	2167      	movs	r1, #103	; 0x67
    b2aa:	9116      	str	r1, [sp, #88]	; 0x58
    b2ac:	3001      	adds	r0, #1
    b2ae:	9010      	str	r0, [sp, #64]	; 0x40
    b2b0:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    b2b4:	920c      	str	r2, [sp, #48]	; 0x30
    b2b6:	e600      	b.n	aeba <_vfprintf_r+0x14a2>
    b2b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
    b2ba:	781a      	ldrb	r2, [r3, #0]
    b2bc:	680f      	ldr	r7, [r1, #0]
    b2be:	3104      	adds	r1, #4
    b2c0:	910b      	str	r1, [sp, #44]	; 0x2c
    b2c2:	2f00      	cmp	r7, #0
    b2c4:	bfb8      	it	lt
    b2c6:	f04f 37ff 	movlt.w	r7, #4294967295
    b2ca:	f7fe bc50 	b.w	9b6e <_vfprintf_r+0x156>
    b2ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    b2d0:	f012 0f01 	tst.w	r2, #1
    b2d4:	bf04      	itt	eq
    b2d6:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    b2da:	930c      	streq	r3, [sp, #48]	; 0x30
    b2dc:	f43f aded 	beq.w	aeba <_vfprintf_r+0x14a2>
    b2e0:	e5e5      	b.n	aeae <_vfprintf_r+0x1496>
    b2e2:	222d      	movs	r2, #45	; 0x2d
    b2e4:	425b      	negs	r3, r3
    b2e6:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    b2ea:	e5c9      	b.n	ae80 <_vfprintf_r+0x1468>
    b2ec:	b977      	cbnz	r7, b30c <_vfprintf_r+0x18f4>
    b2ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    b2f0:	f013 0f01 	tst.w	r3, #1
    b2f4:	d10a      	bne.n	b30c <_vfprintf_r+0x18f4>
    b2f6:	f04f 0c01 	mov.w	ip, #1
    b2fa:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    b2fe:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    b302:	e5da      	b.n	aeba <_vfprintf_r+0x14a2>
    b304:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    b308:	3202      	adds	r2, #2
    b30a:	e5c5      	b.n	ae98 <_vfprintf_r+0x1480>
    b30c:	3702      	adds	r7, #2
    b30e:	2166      	movs	r1, #102	; 0x66
    b310:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    b314:	9710      	str	r7, [sp, #64]	; 0x40
    b316:	9116      	str	r1, [sp, #88]	; 0x58
    b318:	920c      	str	r2, [sp, #48]	; 0x30
    b31a:	e5ce      	b.n	aeba <_vfprintf_r+0x14a2>
    b31c:	00011ba0 	.word	0x00011ba0

0000b320 <vfprintf>:
    b320:	b410      	push	{r4}
    b322:	f240 046c 	movw	r4, #108	; 0x6c
    b326:	f2c2 0400 	movt	r4, #8192	; 0x2000
    b32a:	468c      	mov	ip, r1
    b32c:	4613      	mov	r3, r2
    b32e:	4601      	mov	r1, r0
    b330:	4662      	mov	r2, ip
    b332:	6820      	ldr	r0, [r4, #0]
    b334:	bc10      	pop	{r4}
    b336:	f7fe bb6f 	b.w	9a18 <_vfprintf_r>
    b33a:	bf00      	nop

0000b33c <__swsetup_r>:
    b33c:	b570      	push	{r4, r5, r6, lr}
    b33e:	f240 056c 	movw	r5, #108	; 0x6c
    b342:	f2c2 0500 	movt	r5, #8192	; 0x2000
    b346:	4606      	mov	r6, r0
    b348:	460c      	mov	r4, r1
    b34a:	6828      	ldr	r0, [r5, #0]
    b34c:	b110      	cbz	r0, b354 <__swsetup_r+0x18>
    b34e:	6983      	ldr	r3, [r0, #24]
    b350:	2b00      	cmp	r3, #0
    b352:	d036      	beq.n	b3c2 <__swsetup_r+0x86>
    b354:	f641 43c4 	movw	r3, #7364	; 0x1cc4
    b358:	f2c0 0301 	movt	r3, #1
    b35c:	429c      	cmp	r4, r3
    b35e:	d038      	beq.n	b3d2 <__swsetup_r+0x96>
    b360:	f641 43e4 	movw	r3, #7396	; 0x1ce4
    b364:	f2c0 0301 	movt	r3, #1
    b368:	429c      	cmp	r4, r3
    b36a:	d041      	beq.n	b3f0 <__swsetup_r+0xb4>
    b36c:	f641 5304 	movw	r3, #7428	; 0x1d04
    b370:	f2c0 0301 	movt	r3, #1
    b374:	429c      	cmp	r4, r3
    b376:	bf04      	itt	eq
    b378:	682b      	ldreq	r3, [r5, #0]
    b37a:	68dc      	ldreq	r4, [r3, #12]
    b37c:	89a2      	ldrh	r2, [r4, #12]
    b37e:	4611      	mov	r1, r2
    b380:	b293      	uxth	r3, r2
    b382:	f013 0f08 	tst.w	r3, #8
    b386:	4618      	mov	r0, r3
    b388:	bf18      	it	ne
    b38a:	6922      	ldrne	r2, [r4, #16]
    b38c:	d033      	beq.n	b3f6 <__swsetup_r+0xba>
    b38e:	b31a      	cbz	r2, b3d8 <__swsetup_r+0x9c>
    b390:	f013 0101 	ands.w	r1, r3, #1
    b394:	d007      	beq.n	b3a6 <__swsetup_r+0x6a>
    b396:	6963      	ldr	r3, [r4, #20]
    b398:	2100      	movs	r1, #0
    b39a:	60a1      	str	r1, [r4, #8]
    b39c:	425b      	negs	r3, r3
    b39e:	61a3      	str	r3, [r4, #24]
    b3a0:	b142      	cbz	r2, b3b4 <__swsetup_r+0x78>
    b3a2:	2000      	movs	r0, #0
    b3a4:	bd70      	pop	{r4, r5, r6, pc}
    b3a6:	f013 0f02 	tst.w	r3, #2
    b3aa:	bf08      	it	eq
    b3ac:	6961      	ldreq	r1, [r4, #20]
    b3ae:	60a1      	str	r1, [r4, #8]
    b3b0:	2a00      	cmp	r2, #0
    b3b2:	d1f6      	bne.n	b3a2 <__swsetup_r+0x66>
    b3b4:	89a3      	ldrh	r3, [r4, #12]
    b3b6:	f013 0f80 	tst.w	r3, #128	; 0x80
    b3ba:	d0f2      	beq.n	b3a2 <__swsetup_r+0x66>
    b3bc:	f04f 30ff 	mov.w	r0, #4294967295
    b3c0:	bd70      	pop	{r4, r5, r6, pc}
    b3c2:	f001 f989 	bl	c6d8 <__sinit>
    b3c6:	f641 43c4 	movw	r3, #7364	; 0x1cc4
    b3ca:	f2c0 0301 	movt	r3, #1
    b3ce:	429c      	cmp	r4, r3
    b3d0:	d1c6      	bne.n	b360 <__swsetup_r+0x24>
    b3d2:	682b      	ldr	r3, [r5, #0]
    b3d4:	685c      	ldr	r4, [r3, #4]
    b3d6:	e7d1      	b.n	b37c <__swsetup_r+0x40>
    b3d8:	f403 7120 	and.w	r1, r3, #640	; 0x280
    b3dc:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    b3e0:	d0d6      	beq.n	b390 <__swsetup_r+0x54>
    b3e2:	4630      	mov	r0, r6
    b3e4:	4621      	mov	r1, r4
    b3e6:	f001 fd0d 	bl	ce04 <__smakebuf_r>
    b3ea:	89a3      	ldrh	r3, [r4, #12]
    b3ec:	6922      	ldr	r2, [r4, #16]
    b3ee:	e7cf      	b.n	b390 <__swsetup_r+0x54>
    b3f0:	682b      	ldr	r3, [r5, #0]
    b3f2:	689c      	ldr	r4, [r3, #8]
    b3f4:	e7c2      	b.n	b37c <__swsetup_r+0x40>
    b3f6:	f013 0f10 	tst.w	r3, #16
    b3fa:	d0df      	beq.n	b3bc <__swsetup_r+0x80>
    b3fc:	f013 0f04 	tst.w	r3, #4
    b400:	bf08      	it	eq
    b402:	6922      	ldreq	r2, [r4, #16]
    b404:	d017      	beq.n	b436 <__swsetup_r+0xfa>
    b406:	6b61      	ldr	r1, [r4, #52]	; 0x34
    b408:	b151      	cbz	r1, b420 <__swsetup_r+0xe4>
    b40a:	f104 0344 	add.w	r3, r4, #68	; 0x44
    b40e:	4299      	cmp	r1, r3
    b410:	d003      	beq.n	b41a <__swsetup_r+0xde>
    b412:	4630      	mov	r0, r6
    b414:	f001 f9e4 	bl	c7e0 <_free_r>
    b418:	89a2      	ldrh	r2, [r4, #12]
    b41a:	b290      	uxth	r0, r2
    b41c:	2300      	movs	r3, #0
    b41e:	6363      	str	r3, [r4, #52]	; 0x34
    b420:	6922      	ldr	r2, [r4, #16]
    b422:	f64f 71db 	movw	r1, #65499	; 0xffdb
    b426:	f2c0 0100 	movt	r1, #0
    b42a:	2300      	movs	r3, #0
    b42c:	ea00 0101 	and.w	r1, r0, r1
    b430:	6063      	str	r3, [r4, #4]
    b432:	81a1      	strh	r1, [r4, #12]
    b434:	6022      	str	r2, [r4, #0]
    b436:	f041 0308 	orr.w	r3, r1, #8
    b43a:	81a3      	strh	r3, [r4, #12]
    b43c:	b29b      	uxth	r3, r3
    b43e:	e7a6      	b.n	b38e <__swsetup_r+0x52>

0000b440 <quorem>:
    b440:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b444:	6903      	ldr	r3, [r0, #16]
    b446:	690e      	ldr	r6, [r1, #16]
    b448:	4682      	mov	sl, r0
    b44a:	4689      	mov	r9, r1
    b44c:	429e      	cmp	r6, r3
    b44e:	f300 8083 	bgt.w	b558 <quorem+0x118>
    b452:	1cf2      	adds	r2, r6, #3
    b454:	f101 0514 	add.w	r5, r1, #20
    b458:	f100 0414 	add.w	r4, r0, #20
    b45c:	3e01      	subs	r6, #1
    b45e:	0092      	lsls	r2, r2, #2
    b460:	188b      	adds	r3, r1, r2
    b462:	1812      	adds	r2, r2, r0
    b464:	f103 0804 	add.w	r8, r3, #4
    b468:	6859      	ldr	r1, [r3, #4]
    b46a:	6850      	ldr	r0, [r2, #4]
    b46c:	3101      	adds	r1, #1
    b46e:	f005 fae3 	bl	10a38 <__aeabi_uidiv>
    b472:	4607      	mov	r7, r0
    b474:	2800      	cmp	r0, #0
    b476:	d039      	beq.n	b4ec <quorem+0xac>
    b478:	2300      	movs	r3, #0
    b47a:	469c      	mov	ip, r3
    b47c:	461a      	mov	r2, r3
    b47e:	58e9      	ldr	r1, [r5, r3]
    b480:	58e0      	ldr	r0, [r4, r3]
    b482:	fa1f fe81 	uxth.w	lr, r1
    b486:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    b48a:	b281      	uxth	r1, r0
    b48c:	fb0e ce07 	mla	lr, lr, r7, ip
    b490:	1851      	adds	r1, r2, r1
    b492:	fb0b fc07 	mul.w	ip, fp, r7
    b496:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    b49a:	fa1f fe8e 	uxth.w	lr, lr
    b49e:	ebce 0101 	rsb	r1, lr, r1
    b4a2:	fa1f f28c 	uxth.w	r2, ip
    b4a6:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    b4aa:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    b4ae:	fa1f fe81 	uxth.w	lr, r1
    b4b2:	eb02 4221 	add.w	r2, r2, r1, asr #16
    b4b6:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    b4ba:	50e1      	str	r1, [r4, r3]
    b4bc:	3304      	adds	r3, #4
    b4be:	1412      	asrs	r2, r2, #16
    b4c0:	1959      	adds	r1, r3, r5
    b4c2:	4588      	cmp	r8, r1
    b4c4:	d2db      	bcs.n	b47e <quorem+0x3e>
    b4c6:	1d32      	adds	r2, r6, #4
    b4c8:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    b4cc:	6859      	ldr	r1, [r3, #4]
    b4ce:	b969      	cbnz	r1, b4ec <quorem+0xac>
    b4d0:	429c      	cmp	r4, r3
    b4d2:	d209      	bcs.n	b4e8 <quorem+0xa8>
    b4d4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    b4d8:	b112      	cbz	r2, b4e0 <quorem+0xa0>
    b4da:	e005      	b.n	b4e8 <quorem+0xa8>
    b4dc:	681a      	ldr	r2, [r3, #0]
    b4de:	b91a      	cbnz	r2, b4e8 <quorem+0xa8>
    b4e0:	3b04      	subs	r3, #4
    b4e2:	3e01      	subs	r6, #1
    b4e4:	429c      	cmp	r4, r3
    b4e6:	d3f9      	bcc.n	b4dc <quorem+0x9c>
    b4e8:	f8ca 6010 	str.w	r6, [sl, #16]
    b4ec:	4649      	mov	r1, r9
    b4ee:	4650      	mov	r0, sl
    b4f0:	f002 fa40 	bl	d974 <__mcmp>
    b4f4:	2800      	cmp	r0, #0
    b4f6:	db2c      	blt.n	b552 <quorem+0x112>
    b4f8:	2300      	movs	r3, #0
    b4fa:	3701      	adds	r7, #1
    b4fc:	469c      	mov	ip, r3
    b4fe:	58ea      	ldr	r2, [r5, r3]
    b500:	58e0      	ldr	r0, [r4, r3]
    b502:	b291      	uxth	r1, r2
    b504:	0c12      	lsrs	r2, r2, #16
    b506:	fa1f f980 	uxth.w	r9, r0
    b50a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    b50e:	ebc1 0109 	rsb	r1, r1, r9
    b512:	4461      	add	r1, ip
    b514:	eb02 4221 	add.w	r2, r2, r1, asr #16
    b518:	b289      	uxth	r1, r1
    b51a:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    b51e:	50e1      	str	r1, [r4, r3]
    b520:	3304      	adds	r3, #4
    b522:	ea4f 4c22 	mov.w	ip, r2, asr #16
    b526:	195a      	adds	r2, r3, r5
    b528:	4590      	cmp	r8, r2
    b52a:	d2e8      	bcs.n	b4fe <quorem+0xbe>
    b52c:	1d32      	adds	r2, r6, #4
    b52e:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    b532:	6859      	ldr	r1, [r3, #4]
    b534:	b969      	cbnz	r1, b552 <quorem+0x112>
    b536:	429c      	cmp	r4, r3
    b538:	d209      	bcs.n	b54e <quorem+0x10e>
    b53a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    b53e:	b112      	cbz	r2, b546 <quorem+0x106>
    b540:	e005      	b.n	b54e <quorem+0x10e>
    b542:	681a      	ldr	r2, [r3, #0]
    b544:	b91a      	cbnz	r2, b54e <quorem+0x10e>
    b546:	3b04      	subs	r3, #4
    b548:	3e01      	subs	r6, #1
    b54a:	429c      	cmp	r4, r3
    b54c:	d3f9      	bcc.n	b542 <quorem+0x102>
    b54e:	f8ca 6010 	str.w	r6, [sl, #16]
    b552:	4638      	mov	r0, r7
    b554:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b558:	2000      	movs	r0, #0
    b55a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b55e:	bf00      	nop

0000b560 <_dtoa_r>:
    b560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b564:	6a46      	ldr	r6, [r0, #36]	; 0x24
    b566:	b0a1      	sub	sp, #132	; 0x84
    b568:	4604      	mov	r4, r0
    b56a:	4690      	mov	r8, r2
    b56c:	4699      	mov	r9, r3
    b56e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    b570:	2e00      	cmp	r6, #0
    b572:	f000 8423 	beq.w	bdbc <_dtoa_r+0x85c>
    b576:	6832      	ldr	r2, [r6, #0]
    b578:	b182      	cbz	r2, b59c <_dtoa_r+0x3c>
    b57a:	6a61      	ldr	r1, [r4, #36]	; 0x24
    b57c:	f04f 0c01 	mov.w	ip, #1
    b580:	6876      	ldr	r6, [r6, #4]
    b582:	4620      	mov	r0, r4
    b584:	680b      	ldr	r3, [r1, #0]
    b586:	6056      	str	r6, [r2, #4]
    b588:	684a      	ldr	r2, [r1, #4]
    b58a:	4619      	mov	r1, r3
    b58c:	fa0c f202 	lsl.w	r2, ip, r2
    b590:	609a      	str	r2, [r3, #8]
    b592:	f002 fb29 	bl	dbe8 <_Bfree>
    b596:	6a63      	ldr	r3, [r4, #36]	; 0x24
    b598:	2200      	movs	r2, #0
    b59a:	601a      	str	r2, [r3, #0]
    b59c:	f1b9 0600 	subs.w	r6, r9, #0
    b5a0:	db38      	blt.n	b614 <_dtoa_r+0xb4>
    b5a2:	2300      	movs	r3, #0
    b5a4:	602b      	str	r3, [r5, #0]
    b5a6:	f240 0300 	movw	r3, #0
    b5aa:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    b5ae:	461a      	mov	r2, r3
    b5b0:	ea06 0303 	and.w	r3, r6, r3
    b5b4:	4293      	cmp	r3, r2
    b5b6:	d017      	beq.n	b5e8 <_dtoa_r+0x88>
    b5b8:	2200      	movs	r2, #0
    b5ba:	2300      	movs	r3, #0
    b5bc:	4640      	mov	r0, r8
    b5be:	4649      	mov	r1, r9
    b5c0:	e9cd 8906 	strd	r8, r9, [sp, #24]
    b5c4:	f005 fbcc 	bl	10d60 <__aeabi_dcmpeq>
    b5c8:	2800      	cmp	r0, #0
    b5ca:	d029      	beq.n	b620 <_dtoa_r+0xc0>
    b5cc:	982c      	ldr	r0, [sp, #176]	; 0xb0
    b5ce:	2301      	movs	r3, #1
    b5d0:	992e      	ldr	r1, [sp, #184]	; 0xb8
    b5d2:	6003      	str	r3, [r0, #0]
    b5d4:	2900      	cmp	r1, #0
    b5d6:	f000 80d0 	beq.w	b77a <_dtoa_r+0x21a>
    b5da:	4b79      	ldr	r3, [pc, #484]	; (b7c0 <_dtoa_r+0x260>)
    b5dc:	1e58      	subs	r0, r3, #1
    b5de:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    b5e0:	6013      	str	r3, [r2, #0]
    b5e2:	b021      	add	sp, #132	; 0x84
    b5e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b5e8:	982c      	ldr	r0, [sp, #176]	; 0xb0
    b5ea:	f242 730f 	movw	r3, #9999	; 0x270f
    b5ee:	6003      	str	r3, [r0, #0]
    b5f0:	f1b8 0f00 	cmp.w	r8, #0
    b5f4:	f000 8095 	beq.w	b722 <_dtoa_r+0x1c2>
    b5f8:	f641 40c0 	movw	r0, #7360	; 0x1cc0
    b5fc:	f2c0 0001 	movt	r0, #1
    b600:	992e      	ldr	r1, [sp, #184]	; 0xb8
    b602:	2900      	cmp	r1, #0
    b604:	d0ed      	beq.n	b5e2 <_dtoa_r+0x82>
    b606:	78c2      	ldrb	r2, [r0, #3]
    b608:	1cc3      	adds	r3, r0, #3
    b60a:	2a00      	cmp	r2, #0
    b60c:	d0e7      	beq.n	b5de <_dtoa_r+0x7e>
    b60e:	f100 0308 	add.w	r3, r0, #8
    b612:	e7e4      	b.n	b5de <_dtoa_r+0x7e>
    b614:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    b618:	2301      	movs	r3, #1
    b61a:	46b1      	mov	r9, r6
    b61c:	602b      	str	r3, [r5, #0]
    b61e:	e7c2      	b.n	b5a6 <_dtoa_r+0x46>
    b620:	4620      	mov	r0, r4
    b622:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    b626:	a91e      	add	r1, sp, #120	; 0x78
    b628:	9100      	str	r1, [sp, #0]
    b62a:	a91f      	add	r1, sp, #124	; 0x7c
    b62c:	9101      	str	r1, [sp, #4]
    b62e:	f002 fb2d 	bl	dc8c <__d2b>
    b632:	f3c6 550a 	ubfx	r5, r6, #20, #11
    b636:	4683      	mov	fp, r0
    b638:	2d00      	cmp	r5, #0
    b63a:	d07e      	beq.n	b73a <_dtoa_r+0x1da>
    b63c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    b640:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    b644:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    b646:	3d07      	subs	r5, #7
    b648:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    b64c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    b650:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    b654:	2300      	movs	r3, #0
    b656:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    b65a:	9319      	str	r3, [sp, #100]	; 0x64
    b65c:	f240 0300 	movw	r3, #0
    b660:	2200      	movs	r2, #0
    b662:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    b666:	f7fb f819 	bl	669c <__aeabi_dsub>
    b66a:	a34f      	add	r3, pc, #316	; (adr r3, b7a8 <_dtoa_r+0x248>)
    b66c:	e9d3 2300 	ldrd	r2, r3, [r3]
    b670:	f7fb f9c8 	bl	6a04 <__aeabi_dmul>
    b674:	a34e      	add	r3, pc, #312	; (adr r3, b7b0 <_dtoa_r+0x250>)
    b676:	e9d3 2300 	ldrd	r2, r3, [r3]
    b67a:	f7fb f811 	bl	66a0 <__adddf3>
    b67e:	e9cd 0108 	strd	r0, r1, [sp, #32]
    b682:	4628      	mov	r0, r5
    b684:	f7fb f958 	bl	6938 <__aeabi_i2d>
    b688:	a34b      	add	r3, pc, #300	; (adr r3, b7b8 <_dtoa_r+0x258>)
    b68a:	e9d3 2300 	ldrd	r2, r3, [r3]
    b68e:	f7fb f9b9 	bl	6a04 <__aeabi_dmul>
    b692:	4602      	mov	r2, r0
    b694:	460b      	mov	r3, r1
    b696:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    b69a:	f7fb f801 	bl	66a0 <__adddf3>
    b69e:	e9cd 0108 	strd	r0, r1, [sp, #32]
    b6a2:	f7fb fbc1 	bl	6e28 <__aeabi_d2iz>
    b6a6:	2200      	movs	r2, #0
    b6a8:	2300      	movs	r3, #0
    b6aa:	4606      	mov	r6, r0
    b6ac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    b6b0:	f005 fb60 	bl	10d74 <__aeabi_dcmplt>
    b6b4:	b140      	cbz	r0, b6c8 <_dtoa_r+0x168>
    b6b6:	4630      	mov	r0, r6
    b6b8:	f7fb f93e 	bl	6938 <__aeabi_i2d>
    b6bc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    b6c0:	f005 fb4e 	bl	10d60 <__aeabi_dcmpeq>
    b6c4:	b900      	cbnz	r0, b6c8 <_dtoa_r+0x168>
    b6c6:	3e01      	subs	r6, #1
    b6c8:	2e16      	cmp	r6, #22
    b6ca:	d95b      	bls.n	b784 <_dtoa_r+0x224>
    b6cc:	2301      	movs	r3, #1
    b6ce:	9318      	str	r3, [sp, #96]	; 0x60
    b6d0:	3f01      	subs	r7, #1
    b6d2:	ebb7 0a05 	subs.w	sl, r7, r5
    b6d6:	bf42      	ittt	mi
    b6d8:	f1ca 0a00 	rsbmi	sl, sl, #0
    b6dc:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    b6e0:	f04f 0a00 	movmi.w	sl, #0
    b6e4:	d401      	bmi.n	b6ea <_dtoa_r+0x18a>
    b6e6:	2200      	movs	r2, #0
    b6e8:	920f      	str	r2, [sp, #60]	; 0x3c
    b6ea:	2e00      	cmp	r6, #0
    b6ec:	f2c0 8371 	blt.w	bdd2 <_dtoa_r+0x872>
    b6f0:	44b2      	add	sl, r6
    b6f2:	2300      	movs	r3, #0
    b6f4:	9617      	str	r6, [sp, #92]	; 0x5c
    b6f6:	9315      	str	r3, [sp, #84]	; 0x54
    b6f8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    b6fa:	2b09      	cmp	r3, #9
    b6fc:	d862      	bhi.n	b7c4 <_dtoa_r+0x264>
    b6fe:	2b05      	cmp	r3, #5
    b700:	f340 8677 	ble.w	c3f2 <_dtoa_r+0xe92>
    b704:	982a      	ldr	r0, [sp, #168]	; 0xa8
    b706:	2700      	movs	r7, #0
    b708:	3804      	subs	r0, #4
    b70a:	902a      	str	r0, [sp, #168]	; 0xa8
    b70c:	992a      	ldr	r1, [sp, #168]	; 0xa8
    b70e:	1e8b      	subs	r3, r1, #2
    b710:	2b03      	cmp	r3, #3
    b712:	f200 83dd 	bhi.w	bed0 <_dtoa_r+0x970>
    b716:	e8df f013 	tbh	[pc, r3, lsl #1]
    b71a:	03a5      	.short	0x03a5
    b71c:	03d503d8 	.word	0x03d503d8
    b720:	03c4      	.short	0x03c4
    b722:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    b726:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    b72a:	2e00      	cmp	r6, #0
    b72c:	f47f af64 	bne.w	b5f8 <_dtoa_r+0x98>
    b730:	f641 40b4 	movw	r0, #7348	; 0x1cb4
    b734:	f2c0 0001 	movt	r0, #1
    b738:	e762      	b.n	b600 <_dtoa_r+0xa0>
    b73a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    b73c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    b73e:	18fb      	adds	r3, r7, r3
    b740:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    b744:	1c9d      	adds	r5, r3, #2
    b746:	2d20      	cmp	r5, #32
    b748:	bfdc      	itt	le
    b74a:	f1c5 0020 	rsble	r0, r5, #32
    b74e:	fa08 f000 	lslle.w	r0, r8, r0
    b752:	dd08      	ble.n	b766 <_dtoa_r+0x206>
    b754:	3b1e      	subs	r3, #30
    b756:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    b75a:	fa16 f202 	lsls.w	r2, r6, r2
    b75e:	fa28 f303 	lsr.w	r3, r8, r3
    b762:	ea42 0003 	orr.w	r0, r2, r3
    b766:	f7fb f8d7 	bl	6918 <__aeabi_ui2d>
    b76a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    b76e:	2201      	movs	r2, #1
    b770:	3d03      	subs	r5, #3
    b772:	9219      	str	r2, [sp, #100]	; 0x64
    b774:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    b778:	e770      	b.n	b65c <_dtoa_r+0xfc>
    b77a:	f641 3060 	movw	r0, #7008	; 0x1b60
    b77e:	f2c0 0001 	movt	r0, #1
    b782:	e72e      	b.n	b5e2 <_dtoa_r+0x82>
    b784:	f641 5368 	movw	r3, #7528	; 0x1d68
    b788:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    b78c:	f2c0 0301 	movt	r3, #1
    b790:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    b794:	e9d3 2300 	ldrd	r2, r3, [r3]
    b798:	f005 faec 	bl	10d74 <__aeabi_dcmplt>
    b79c:	2800      	cmp	r0, #0
    b79e:	f040 8320 	bne.w	bde2 <_dtoa_r+0x882>
    b7a2:	9018      	str	r0, [sp, #96]	; 0x60
    b7a4:	e794      	b.n	b6d0 <_dtoa_r+0x170>
    b7a6:	bf00      	nop
    b7a8:	636f4361 	.word	0x636f4361
    b7ac:	3fd287a7 	.word	0x3fd287a7
    b7b0:	8b60c8b3 	.word	0x8b60c8b3
    b7b4:	3fc68a28 	.word	0x3fc68a28
    b7b8:	509f79fb 	.word	0x509f79fb
    b7bc:	3fd34413 	.word	0x3fd34413
    b7c0:	00011b61 	.word	0x00011b61
    b7c4:	2300      	movs	r3, #0
    b7c6:	f04f 30ff 	mov.w	r0, #4294967295
    b7ca:	461f      	mov	r7, r3
    b7cc:	2101      	movs	r1, #1
    b7ce:	932a      	str	r3, [sp, #168]	; 0xa8
    b7d0:	9011      	str	r0, [sp, #68]	; 0x44
    b7d2:	9116      	str	r1, [sp, #88]	; 0x58
    b7d4:	9008      	str	r0, [sp, #32]
    b7d6:	932b      	str	r3, [sp, #172]	; 0xac
    b7d8:	6a65      	ldr	r5, [r4, #36]	; 0x24
    b7da:	2300      	movs	r3, #0
    b7dc:	606b      	str	r3, [r5, #4]
    b7de:	4620      	mov	r0, r4
    b7e0:	6869      	ldr	r1, [r5, #4]
    b7e2:	f002 fa1d 	bl	dc20 <_Balloc>
    b7e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    b7e8:	6028      	str	r0, [r5, #0]
    b7ea:	681b      	ldr	r3, [r3, #0]
    b7ec:	9310      	str	r3, [sp, #64]	; 0x40
    b7ee:	2f00      	cmp	r7, #0
    b7f0:	f000 815b 	beq.w	baaa <_dtoa_r+0x54a>
    b7f4:	2e00      	cmp	r6, #0
    b7f6:	f340 842a 	ble.w	c04e <_dtoa_r+0xaee>
    b7fa:	f641 5368 	movw	r3, #7528	; 0x1d68
    b7fe:	f006 020f 	and.w	r2, r6, #15
    b802:	f2c0 0301 	movt	r3, #1
    b806:	1135      	asrs	r5, r6, #4
    b808:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    b80c:	f015 0f10 	tst.w	r5, #16
    b810:	e9d3 0100 	ldrd	r0, r1, [r3]
    b814:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    b818:	f000 82e7 	beq.w	bdea <_dtoa_r+0x88a>
    b81c:	f641 6340 	movw	r3, #7744	; 0x1e40
    b820:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    b824:	f2c0 0301 	movt	r3, #1
    b828:	f005 050f 	and.w	r5, r5, #15
    b82c:	f04f 0803 	mov.w	r8, #3
    b830:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    b834:	f7fb fa10 	bl	6c58 <__aeabi_ddiv>
    b838:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    b83c:	b1bd      	cbz	r5, b86e <_dtoa_r+0x30e>
    b83e:	f641 6740 	movw	r7, #7744	; 0x1e40
    b842:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    b846:	f2c0 0701 	movt	r7, #1
    b84a:	f015 0f01 	tst.w	r5, #1
    b84e:	4610      	mov	r0, r2
    b850:	4619      	mov	r1, r3
    b852:	d007      	beq.n	b864 <_dtoa_r+0x304>
    b854:	e9d7 2300 	ldrd	r2, r3, [r7]
    b858:	f108 0801 	add.w	r8, r8, #1
    b85c:	f7fb f8d2 	bl	6a04 <__aeabi_dmul>
    b860:	4602      	mov	r2, r0
    b862:	460b      	mov	r3, r1
    b864:	3708      	adds	r7, #8
    b866:	106d      	asrs	r5, r5, #1
    b868:	d1ef      	bne.n	b84a <_dtoa_r+0x2ea>
    b86a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    b86e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    b872:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    b876:	f7fb f9ef 	bl	6c58 <__aeabi_ddiv>
    b87a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    b87e:	9918      	ldr	r1, [sp, #96]	; 0x60
    b880:	2900      	cmp	r1, #0
    b882:	f000 80de 	beq.w	ba42 <_dtoa_r+0x4e2>
    b886:	f240 0300 	movw	r3, #0
    b88a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    b88e:	2200      	movs	r2, #0
    b890:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    b894:	f04f 0500 	mov.w	r5, #0
    b898:	f005 fa6c 	bl	10d74 <__aeabi_dcmplt>
    b89c:	b108      	cbz	r0, b8a2 <_dtoa_r+0x342>
    b89e:	f04f 0501 	mov.w	r5, #1
    b8a2:	9a08      	ldr	r2, [sp, #32]
    b8a4:	2a00      	cmp	r2, #0
    b8a6:	bfd4      	ite	le
    b8a8:	2500      	movle	r5, #0
    b8aa:	f005 0501 	andgt.w	r5, r5, #1
    b8ae:	2d00      	cmp	r5, #0
    b8b0:	f000 80c7 	beq.w	ba42 <_dtoa_r+0x4e2>
    b8b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    b8b6:	2b00      	cmp	r3, #0
    b8b8:	f340 80f5 	ble.w	baa6 <_dtoa_r+0x546>
    b8bc:	f240 0300 	movw	r3, #0
    b8c0:	2200      	movs	r2, #0
    b8c2:	f2c4 0324 	movt	r3, #16420	; 0x4024
    b8c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    b8ca:	f7fb f89b 	bl	6a04 <__aeabi_dmul>
    b8ce:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    b8d2:	f108 0001 	add.w	r0, r8, #1
    b8d6:	1e71      	subs	r1, r6, #1
    b8d8:	9112      	str	r1, [sp, #72]	; 0x48
    b8da:	f7fb f82d 	bl	6938 <__aeabi_i2d>
    b8de:	4602      	mov	r2, r0
    b8e0:	460b      	mov	r3, r1
    b8e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    b8e6:	f7fb f88d 	bl	6a04 <__aeabi_dmul>
    b8ea:	f240 0300 	movw	r3, #0
    b8ee:	2200      	movs	r2, #0
    b8f0:	f2c4 031c 	movt	r3, #16412	; 0x401c
    b8f4:	f7fa fed4 	bl	66a0 <__adddf3>
    b8f8:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    b8fc:	4680      	mov	r8, r0
    b8fe:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    b902:	9b16      	ldr	r3, [sp, #88]	; 0x58
    b904:	2b00      	cmp	r3, #0
    b906:	f000 83ad 	beq.w	c064 <_dtoa_r+0xb04>
    b90a:	f641 5368 	movw	r3, #7528	; 0x1d68
    b90e:	f240 0100 	movw	r1, #0
    b912:	f2c0 0301 	movt	r3, #1
    b916:	2000      	movs	r0, #0
    b918:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    b91c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    b920:	f8cd c00c 	str.w	ip, [sp, #12]
    b924:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    b928:	f7fb f996 	bl	6c58 <__aeabi_ddiv>
    b92c:	4642      	mov	r2, r8
    b92e:	464b      	mov	r3, r9
    b930:	9d10      	ldr	r5, [sp, #64]	; 0x40
    b932:	f7fa feb3 	bl	669c <__aeabi_dsub>
    b936:	4680      	mov	r8, r0
    b938:	4689      	mov	r9, r1
    b93a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    b93e:	f7fb fa73 	bl	6e28 <__aeabi_d2iz>
    b942:	4607      	mov	r7, r0
    b944:	f7fa fff8 	bl	6938 <__aeabi_i2d>
    b948:	4602      	mov	r2, r0
    b94a:	460b      	mov	r3, r1
    b94c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    b950:	f7fa fea4 	bl	669c <__aeabi_dsub>
    b954:	f107 0330 	add.w	r3, r7, #48	; 0x30
    b958:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    b95c:	4640      	mov	r0, r8
    b95e:	f805 3b01 	strb.w	r3, [r5], #1
    b962:	4649      	mov	r1, r9
    b964:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    b968:	f005 fa22 	bl	10db0 <__aeabi_dcmpgt>
    b96c:	2800      	cmp	r0, #0
    b96e:	f040 8213 	bne.w	bd98 <_dtoa_r+0x838>
    b972:	f240 0100 	movw	r1, #0
    b976:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    b97a:	2000      	movs	r0, #0
    b97c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    b980:	f7fa fe8c 	bl	669c <__aeabi_dsub>
    b984:	4602      	mov	r2, r0
    b986:	460b      	mov	r3, r1
    b988:	4640      	mov	r0, r8
    b98a:	4649      	mov	r1, r9
    b98c:	f005 fa10 	bl	10db0 <__aeabi_dcmpgt>
    b990:	f8dd c00c 	ldr.w	ip, [sp, #12]
    b994:	2800      	cmp	r0, #0
    b996:	f040 83e7 	bne.w	c168 <_dtoa_r+0xc08>
    b99a:	f1bc 0f01 	cmp.w	ip, #1
    b99e:	f340 8082 	ble.w	baa6 <_dtoa_r+0x546>
    b9a2:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    b9a6:	2701      	movs	r7, #1
    b9a8:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    b9ac:	961d      	str	r6, [sp, #116]	; 0x74
    b9ae:	4666      	mov	r6, ip
    b9b0:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    b9b4:	940c      	str	r4, [sp, #48]	; 0x30
    b9b6:	e010      	b.n	b9da <_dtoa_r+0x47a>
    b9b8:	f240 0100 	movw	r1, #0
    b9bc:	2000      	movs	r0, #0
    b9be:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    b9c2:	f7fa fe6b 	bl	669c <__aeabi_dsub>
    b9c6:	4642      	mov	r2, r8
    b9c8:	464b      	mov	r3, r9
    b9ca:	f005 f9d3 	bl	10d74 <__aeabi_dcmplt>
    b9ce:	2800      	cmp	r0, #0
    b9d0:	f040 83c7 	bne.w	c162 <_dtoa_r+0xc02>
    b9d4:	42b7      	cmp	r7, r6
    b9d6:	f280 848b 	bge.w	c2f0 <_dtoa_r+0xd90>
    b9da:	f240 0300 	movw	r3, #0
    b9de:	4640      	mov	r0, r8
    b9e0:	4649      	mov	r1, r9
    b9e2:	2200      	movs	r2, #0
    b9e4:	f2c4 0324 	movt	r3, #16420	; 0x4024
    b9e8:	3501      	adds	r5, #1
    b9ea:	f7fb f80b 	bl	6a04 <__aeabi_dmul>
    b9ee:	f240 0300 	movw	r3, #0
    b9f2:	2200      	movs	r2, #0
    b9f4:	f2c4 0324 	movt	r3, #16420	; 0x4024
    b9f8:	4680      	mov	r8, r0
    b9fa:	4689      	mov	r9, r1
    b9fc:	4650      	mov	r0, sl
    b9fe:	4659      	mov	r1, fp
    ba00:	f7fb f800 	bl	6a04 <__aeabi_dmul>
    ba04:	468b      	mov	fp, r1
    ba06:	4682      	mov	sl, r0
    ba08:	f7fb fa0e 	bl	6e28 <__aeabi_d2iz>
    ba0c:	4604      	mov	r4, r0
    ba0e:	f7fa ff93 	bl	6938 <__aeabi_i2d>
    ba12:	3430      	adds	r4, #48	; 0x30
    ba14:	4602      	mov	r2, r0
    ba16:	460b      	mov	r3, r1
    ba18:	4650      	mov	r0, sl
    ba1a:	4659      	mov	r1, fp
    ba1c:	f7fa fe3e 	bl	669c <__aeabi_dsub>
    ba20:	9a10      	ldr	r2, [sp, #64]	; 0x40
    ba22:	464b      	mov	r3, r9
    ba24:	55d4      	strb	r4, [r2, r7]
    ba26:	4642      	mov	r2, r8
    ba28:	3701      	adds	r7, #1
    ba2a:	4682      	mov	sl, r0
    ba2c:	468b      	mov	fp, r1
    ba2e:	f005 f9a1 	bl	10d74 <__aeabi_dcmplt>
    ba32:	4652      	mov	r2, sl
    ba34:	465b      	mov	r3, fp
    ba36:	2800      	cmp	r0, #0
    ba38:	d0be      	beq.n	b9b8 <_dtoa_r+0x458>
    ba3a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    ba3e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    ba40:	e1aa      	b.n	bd98 <_dtoa_r+0x838>
    ba42:	4640      	mov	r0, r8
    ba44:	f7fa ff78 	bl	6938 <__aeabi_i2d>
    ba48:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    ba4c:	f7fa ffda 	bl	6a04 <__aeabi_dmul>
    ba50:	f240 0300 	movw	r3, #0
    ba54:	2200      	movs	r2, #0
    ba56:	f2c4 031c 	movt	r3, #16412	; 0x401c
    ba5a:	f7fa fe21 	bl	66a0 <__adddf3>
    ba5e:	9a08      	ldr	r2, [sp, #32]
    ba60:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    ba64:	4680      	mov	r8, r0
    ba66:	46a9      	mov	r9, r5
    ba68:	2a00      	cmp	r2, #0
    ba6a:	f040 82ec 	bne.w	c046 <_dtoa_r+0xae6>
    ba6e:	f240 0300 	movw	r3, #0
    ba72:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ba76:	2200      	movs	r2, #0
    ba78:	f2c4 0314 	movt	r3, #16404	; 0x4014
    ba7c:	f7fa fe0e 	bl	669c <__aeabi_dsub>
    ba80:	4642      	mov	r2, r8
    ba82:	462b      	mov	r3, r5
    ba84:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    ba88:	f005 f992 	bl	10db0 <__aeabi_dcmpgt>
    ba8c:	2800      	cmp	r0, #0
    ba8e:	f040 824a 	bne.w	bf26 <_dtoa_r+0x9c6>
    ba92:	4642      	mov	r2, r8
    ba94:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ba98:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    ba9c:	f005 f96a 	bl	10d74 <__aeabi_dcmplt>
    baa0:	2800      	cmp	r0, #0
    baa2:	f040 81d5 	bne.w	be50 <_dtoa_r+0x8f0>
    baa6:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    baaa:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    baac:	ea6f 0703 	mvn.w	r7, r3
    bab0:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    bab4:	2e0e      	cmp	r6, #14
    bab6:	bfcc      	ite	gt
    bab8:	2700      	movgt	r7, #0
    baba:	f007 0701 	andle.w	r7, r7, #1
    babe:	2f00      	cmp	r7, #0
    bac0:	f000 80b7 	beq.w	bc32 <_dtoa_r+0x6d2>
    bac4:	982b      	ldr	r0, [sp, #172]	; 0xac
    bac6:	f641 5368 	movw	r3, #7528	; 0x1d68
    baca:	f2c0 0301 	movt	r3, #1
    bace:	9908      	ldr	r1, [sp, #32]
    bad0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    bad4:	0fc2      	lsrs	r2, r0, #31
    bad6:	2900      	cmp	r1, #0
    bad8:	bfcc      	ite	gt
    bada:	2200      	movgt	r2, #0
    badc:	f002 0201 	andle.w	r2, r2, #1
    bae0:	e9d3 0100 	ldrd	r0, r1, [r3]
    bae4:	e9cd 0104 	strd	r0, r1, [sp, #16]
    bae8:	2a00      	cmp	r2, #0
    baea:	f040 81a0 	bne.w	be2e <_dtoa_r+0x8ce>
    baee:	4602      	mov	r2, r0
    baf0:	460b      	mov	r3, r1
    baf2:	4640      	mov	r0, r8
    baf4:	4649      	mov	r1, r9
    baf6:	f7fb f8af 	bl	6c58 <__aeabi_ddiv>
    bafa:	9d10      	ldr	r5, [sp, #64]	; 0x40
    bafc:	f7fb f994 	bl	6e28 <__aeabi_d2iz>
    bb00:	4682      	mov	sl, r0
    bb02:	f7fa ff19 	bl	6938 <__aeabi_i2d>
    bb06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    bb0a:	f7fa ff7b 	bl	6a04 <__aeabi_dmul>
    bb0e:	4602      	mov	r2, r0
    bb10:	460b      	mov	r3, r1
    bb12:	4640      	mov	r0, r8
    bb14:	4649      	mov	r1, r9
    bb16:	f7fa fdc1 	bl	669c <__aeabi_dsub>
    bb1a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    bb1e:	f805 3b01 	strb.w	r3, [r5], #1
    bb22:	9a08      	ldr	r2, [sp, #32]
    bb24:	2a01      	cmp	r2, #1
    bb26:	4680      	mov	r8, r0
    bb28:	4689      	mov	r9, r1
    bb2a:	d052      	beq.n	bbd2 <_dtoa_r+0x672>
    bb2c:	f240 0300 	movw	r3, #0
    bb30:	2200      	movs	r2, #0
    bb32:	f2c4 0324 	movt	r3, #16420	; 0x4024
    bb36:	f7fa ff65 	bl	6a04 <__aeabi_dmul>
    bb3a:	2200      	movs	r2, #0
    bb3c:	2300      	movs	r3, #0
    bb3e:	e9cd 0106 	strd	r0, r1, [sp, #24]
    bb42:	f005 f90d 	bl	10d60 <__aeabi_dcmpeq>
    bb46:	2800      	cmp	r0, #0
    bb48:	f040 81eb 	bne.w	bf22 <_dtoa_r+0x9c2>
    bb4c:	9810      	ldr	r0, [sp, #64]	; 0x40
    bb4e:	f04f 0801 	mov.w	r8, #1
    bb52:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    bb56:	46a3      	mov	fp, r4
    bb58:	1c87      	adds	r7, r0, #2
    bb5a:	960f      	str	r6, [sp, #60]	; 0x3c
    bb5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
    bb60:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    bb64:	e00a      	b.n	bb7c <_dtoa_r+0x61c>
    bb66:	f7fa ff4d 	bl	6a04 <__aeabi_dmul>
    bb6a:	2200      	movs	r2, #0
    bb6c:	2300      	movs	r3, #0
    bb6e:	4604      	mov	r4, r0
    bb70:	460d      	mov	r5, r1
    bb72:	f005 f8f5 	bl	10d60 <__aeabi_dcmpeq>
    bb76:	2800      	cmp	r0, #0
    bb78:	f040 81ce 	bne.w	bf18 <_dtoa_r+0x9b8>
    bb7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    bb80:	4620      	mov	r0, r4
    bb82:	4629      	mov	r1, r5
    bb84:	f108 0801 	add.w	r8, r8, #1
    bb88:	f7fb f866 	bl	6c58 <__aeabi_ddiv>
    bb8c:	463e      	mov	r6, r7
    bb8e:	f7fb f94b 	bl	6e28 <__aeabi_d2iz>
    bb92:	4682      	mov	sl, r0
    bb94:	f7fa fed0 	bl	6938 <__aeabi_i2d>
    bb98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    bb9c:	f7fa ff32 	bl	6a04 <__aeabi_dmul>
    bba0:	4602      	mov	r2, r0
    bba2:	460b      	mov	r3, r1
    bba4:	4620      	mov	r0, r4
    bba6:	4629      	mov	r1, r5
    bba8:	f7fa fd78 	bl	669c <__aeabi_dsub>
    bbac:	2200      	movs	r2, #0
    bbae:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    bbb2:	f807 cc01 	strb.w	ip, [r7, #-1]
    bbb6:	3701      	adds	r7, #1
    bbb8:	45c1      	cmp	r9, r8
    bbba:	f240 0300 	movw	r3, #0
    bbbe:	f2c4 0324 	movt	r3, #16420	; 0x4024
    bbc2:	d1d0      	bne.n	bb66 <_dtoa_r+0x606>
    bbc4:	4635      	mov	r5, r6
    bbc6:	465c      	mov	r4, fp
    bbc8:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    bbca:	4680      	mov	r8, r0
    bbcc:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    bbd0:	4689      	mov	r9, r1
    bbd2:	4642      	mov	r2, r8
    bbd4:	464b      	mov	r3, r9
    bbd6:	4640      	mov	r0, r8
    bbd8:	4649      	mov	r1, r9
    bbda:	f7fa fd61 	bl	66a0 <__adddf3>
    bbde:	4680      	mov	r8, r0
    bbe0:	4689      	mov	r9, r1
    bbe2:	4642      	mov	r2, r8
    bbe4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    bbe8:	464b      	mov	r3, r9
    bbea:	f005 f8c3 	bl	10d74 <__aeabi_dcmplt>
    bbee:	b960      	cbnz	r0, bc0a <_dtoa_r+0x6aa>
    bbf0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    bbf4:	4642      	mov	r2, r8
    bbf6:	464b      	mov	r3, r9
    bbf8:	f005 f8b2 	bl	10d60 <__aeabi_dcmpeq>
    bbfc:	2800      	cmp	r0, #0
    bbfe:	f000 8190 	beq.w	bf22 <_dtoa_r+0x9c2>
    bc02:	f01a 0f01 	tst.w	sl, #1
    bc06:	f000 818c 	beq.w	bf22 <_dtoa_r+0x9c2>
    bc0a:	9910      	ldr	r1, [sp, #64]	; 0x40
    bc0c:	e000      	b.n	bc10 <_dtoa_r+0x6b0>
    bc0e:	461d      	mov	r5, r3
    bc10:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    bc14:	1e6b      	subs	r3, r5, #1
    bc16:	2a39      	cmp	r2, #57	; 0x39
    bc18:	f040 8367 	bne.w	c2ea <_dtoa_r+0xd8a>
    bc1c:	428b      	cmp	r3, r1
    bc1e:	d1f6      	bne.n	bc0e <_dtoa_r+0x6ae>
    bc20:	9910      	ldr	r1, [sp, #64]	; 0x40
    bc22:	2330      	movs	r3, #48	; 0x30
    bc24:	3601      	adds	r6, #1
    bc26:	2231      	movs	r2, #49	; 0x31
    bc28:	700b      	strb	r3, [r1, #0]
    bc2a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    bc2c:	701a      	strb	r2, [r3, #0]
    bc2e:	9612      	str	r6, [sp, #72]	; 0x48
    bc30:	e0b2      	b.n	bd98 <_dtoa_r+0x838>
    bc32:	9a16      	ldr	r2, [sp, #88]	; 0x58
    bc34:	2a00      	cmp	r2, #0
    bc36:	f040 80df 	bne.w	bdf8 <_dtoa_r+0x898>
    bc3a:	9f15      	ldr	r7, [sp, #84]	; 0x54
    bc3c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    bc3e:	920c      	str	r2, [sp, #48]	; 0x30
    bc40:	2d00      	cmp	r5, #0
    bc42:	bfd4      	ite	le
    bc44:	2300      	movle	r3, #0
    bc46:	2301      	movgt	r3, #1
    bc48:	f1ba 0f00 	cmp.w	sl, #0
    bc4c:	bfd4      	ite	le
    bc4e:	2300      	movle	r3, #0
    bc50:	f003 0301 	andgt.w	r3, r3, #1
    bc54:	b14b      	cbz	r3, bc6a <_dtoa_r+0x70a>
    bc56:	45aa      	cmp	sl, r5
    bc58:	bfb4      	ite	lt
    bc5a:	4653      	movlt	r3, sl
    bc5c:	462b      	movge	r3, r5
    bc5e:	980f      	ldr	r0, [sp, #60]	; 0x3c
    bc60:	ebc3 0a0a 	rsb	sl, r3, sl
    bc64:	1aed      	subs	r5, r5, r3
    bc66:	1ac0      	subs	r0, r0, r3
    bc68:	900f      	str	r0, [sp, #60]	; 0x3c
    bc6a:	9915      	ldr	r1, [sp, #84]	; 0x54
    bc6c:	2900      	cmp	r1, #0
    bc6e:	dd1c      	ble.n	bcaa <_dtoa_r+0x74a>
    bc70:	9a16      	ldr	r2, [sp, #88]	; 0x58
    bc72:	2a00      	cmp	r2, #0
    bc74:	f000 82e9 	beq.w	c24a <_dtoa_r+0xcea>
    bc78:	2f00      	cmp	r7, #0
    bc7a:	dd12      	ble.n	bca2 <_dtoa_r+0x742>
    bc7c:	990c      	ldr	r1, [sp, #48]	; 0x30
    bc7e:	463a      	mov	r2, r7
    bc80:	4620      	mov	r0, r4
    bc82:	f002 fa2d 	bl	e0e0 <__pow5mult>
    bc86:	465a      	mov	r2, fp
    bc88:	900c      	str	r0, [sp, #48]	; 0x30
    bc8a:	4620      	mov	r0, r4
    bc8c:	990c      	ldr	r1, [sp, #48]	; 0x30
    bc8e:	f002 f93f 	bl	df10 <__multiply>
    bc92:	4659      	mov	r1, fp
    bc94:	4603      	mov	r3, r0
    bc96:	4620      	mov	r0, r4
    bc98:	9303      	str	r3, [sp, #12]
    bc9a:	f001 ffa5 	bl	dbe8 <_Bfree>
    bc9e:	9b03      	ldr	r3, [sp, #12]
    bca0:	469b      	mov	fp, r3
    bca2:	9b15      	ldr	r3, [sp, #84]	; 0x54
    bca4:	1bda      	subs	r2, r3, r7
    bca6:	f040 8311 	bne.w	c2cc <_dtoa_r+0xd6c>
    bcaa:	2101      	movs	r1, #1
    bcac:	4620      	mov	r0, r4
    bcae:	f002 f9c9 	bl	e044 <__i2b>
    bcb2:	9006      	str	r0, [sp, #24]
    bcb4:	9817      	ldr	r0, [sp, #92]	; 0x5c
    bcb6:	2800      	cmp	r0, #0
    bcb8:	dd05      	ble.n	bcc6 <_dtoa_r+0x766>
    bcba:	9906      	ldr	r1, [sp, #24]
    bcbc:	4620      	mov	r0, r4
    bcbe:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    bcc0:	f002 fa0e 	bl	e0e0 <__pow5mult>
    bcc4:	9006      	str	r0, [sp, #24]
    bcc6:	992a      	ldr	r1, [sp, #168]	; 0xa8
    bcc8:	2901      	cmp	r1, #1
    bcca:	f340 810a 	ble.w	bee2 <_dtoa_r+0x982>
    bcce:	2700      	movs	r7, #0
    bcd0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    bcd2:	2b00      	cmp	r3, #0
    bcd4:	f040 8261 	bne.w	c19a <_dtoa_r+0xc3a>
    bcd8:	2301      	movs	r3, #1
    bcda:	4453      	add	r3, sl
    bcdc:	f013 031f 	ands.w	r3, r3, #31
    bce0:	f040 812a 	bne.w	bf38 <_dtoa_r+0x9d8>
    bce4:	231c      	movs	r3, #28
    bce6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    bce8:	449a      	add	sl, r3
    bcea:	18ed      	adds	r5, r5, r3
    bcec:	18d2      	adds	r2, r2, r3
    bcee:	920f      	str	r2, [sp, #60]	; 0x3c
    bcf0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    bcf2:	2b00      	cmp	r3, #0
    bcf4:	dd05      	ble.n	bd02 <_dtoa_r+0x7a2>
    bcf6:	4659      	mov	r1, fp
    bcf8:	461a      	mov	r2, r3
    bcfa:	4620      	mov	r0, r4
    bcfc:	f002 f8aa 	bl	de54 <__lshift>
    bd00:	4683      	mov	fp, r0
    bd02:	f1ba 0f00 	cmp.w	sl, #0
    bd06:	dd05      	ble.n	bd14 <_dtoa_r+0x7b4>
    bd08:	9906      	ldr	r1, [sp, #24]
    bd0a:	4652      	mov	r2, sl
    bd0c:	4620      	mov	r0, r4
    bd0e:	f002 f8a1 	bl	de54 <__lshift>
    bd12:	9006      	str	r0, [sp, #24]
    bd14:	9818      	ldr	r0, [sp, #96]	; 0x60
    bd16:	2800      	cmp	r0, #0
    bd18:	f040 8229 	bne.w	c16e <_dtoa_r+0xc0e>
    bd1c:	982a      	ldr	r0, [sp, #168]	; 0xa8
    bd1e:	9908      	ldr	r1, [sp, #32]
    bd20:	2802      	cmp	r0, #2
    bd22:	bfd4      	ite	le
    bd24:	2300      	movle	r3, #0
    bd26:	2301      	movgt	r3, #1
    bd28:	2900      	cmp	r1, #0
    bd2a:	bfcc      	ite	gt
    bd2c:	2300      	movgt	r3, #0
    bd2e:	f003 0301 	andle.w	r3, r3, #1
    bd32:	2b00      	cmp	r3, #0
    bd34:	f000 810c 	beq.w	bf50 <_dtoa_r+0x9f0>
    bd38:	2900      	cmp	r1, #0
    bd3a:	f040 808c 	bne.w	be56 <_dtoa_r+0x8f6>
    bd3e:	2205      	movs	r2, #5
    bd40:	9906      	ldr	r1, [sp, #24]
    bd42:	9b08      	ldr	r3, [sp, #32]
    bd44:	4620      	mov	r0, r4
    bd46:	f002 f987 	bl	e058 <__multadd>
    bd4a:	9006      	str	r0, [sp, #24]
    bd4c:	4658      	mov	r0, fp
    bd4e:	9906      	ldr	r1, [sp, #24]
    bd50:	f001 fe10 	bl	d974 <__mcmp>
    bd54:	2800      	cmp	r0, #0
    bd56:	dd7e      	ble.n	be56 <_dtoa_r+0x8f6>
    bd58:	9d10      	ldr	r5, [sp, #64]	; 0x40
    bd5a:	3601      	adds	r6, #1
    bd5c:	2700      	movs	r7, #0
    bd5e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    bd62:	2331      	movs	r3, #49	; 0x31
    bd64:	f805 3b01 	strb.w	r3, [r5], #1
    bd68:	9906      	ldr	r1, [sp, #24]
    bd6a:	4620      	mov	r0, r4
    bd6c:	f001 ff3c 	bl	dbe8 <_Bfree>
    bd70:	f1ba 0f00 	cmp.w	sl, #0
    bd74:	f000 80d5 	beq.w	bf22 <_dtoa_r+0x9c2>
    bd78:	1e3b      	subs	r3, r7, #0
    bd7a:	bf18      	it	ne
    bd7c:	2301      	movne	r3, #1
    bd7e:	4557      	cmp	r7, sl
    bd80:	bf0c      	ite	eq
    bd82:	2300      	moveq	r3, #0
    bd84:	f003 0301 	andne.w	r3, r3, #1
    bd88:	2b00      	cmp	r3, #0
    bd8a:	f040 80d0 	bne.w	bf2e <_dtoa_r+0x9ce>
    bd8e:	4651      	mov	r1, sl
    bd90:	4620      	mov	r0, r4
    bd92:	f001 ff29 	bl	dbe8 <_Bfree>
    bd96:	9612      	str	r6, [sp, #72]	; 0x48
    bd98:	4620      	mov	r0, r4
    bd9a:	4659      	mov	r1, fp
    bd9c:	f001 ff24 	bl	dbe8 <_Bfree>
    bda0:	9a12      	ldr	r2, [sp, #72]	; 0x48
    bda2:	1c53      	adds	r3, r2, #1
    bda4:	2200      	movs	r2, #0
    bda6:	702a      	strb	r2, [r5, #0]
    bda8:	982c      	ldr	r0, [sp, #176]	; 0xb0
    bdaa:	992e      	ldr	r1, [sp, #184]	; 0xb8
    bdac:	6003      	str	r3, [r0, #0]
    bdae:	2900      	cmp	r1, #0
    bdb0:	f000 81d4 	beq.w	c15c <_dtoa_r+0xbfc>
    bdb4:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    bdb6:	9810      	ldr	r0, [sp, #64]	; 0x40
    bdb8:	6015      	str	r5, [r2, #0]
    bdba:	e412      	b.n	b5e2 <_dtoa_r+0x82>
    bdbc:	2010      	movs	r0, #16
    bdbe:	f001 f897 	bl	cef0 <malloc>
    bdc2:	60c6      	str	r6, [r0, #12]
    bdc4:	6046      	str	r6, [r0, #4]
    bdc6:	6086      	str	r6, [r0, #8]
    bdc8:	6006      	str	r6, [r0, #0]
    bdca:	4606      	mov	r6, r0
    bdcc:	6260      	str	r0, [r4, #36]	; 0x24
    bdce:	f7ff bbd2 	b.w	b576 <_dtoa_r+0x16>
    bdd2:	980f      	ldr	r0, [sp, #60]	; 0x3c
    bdd4:	4271      	negs	r1, r6
    bdd6:	2200      	movs	r2, #0
    bdd8:	9115      	str	r1, [sp, #84]	; 0x54
    bdda:	1b80      	subs	r0, r0, r6
    bddc:	9217      	str	r2, [sp, #92]	; 0x5c
    bdde:	900f      	str	r0, [sp, #60]	; 0x3c
    bde0:	e48a      	b.n	b6f8 <_dtoa_r+0x198>
    bde2:	2100      	movs	r1, #0
    bde4:	3e01      	subs	r6, #1
    bde6:	9118      	str	r1, [sp, #96]	; 0x60
    bde8:	e472      	b.n	b6d0 <_dtoa_r+0x170>
    bdea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    bdee:	f04f 0802 	mov.w	r8, #2
    bdf2:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    bdf6:	e521      	b.n	b83c <_dtoa_r+0x2dc>
    bdf8:	982a      	ldr	r0, [sp, #168]	; 0xa8
    bdfa:	2801      	cmp	r0, #1
    bdfc:	f340 826c 	ble.w	c2d8 <_dtoa_r+0xd78>
    be00:	9a08      	ldr	r2, [sp, #32]
    be02:	9815      	ldr	r0, [sp, #84]	; 0x54
    be04:	1e53      	subs	r3, r2, #1
    be06:	4298      	cmp	r0, r3
    be08:	f2c0 8258 	blt.w	c2bc <_dtoa_r+0xd5c>
    be0c:	1ac7      	subs	r7, r0, r3
    be0e:	9b08      	ldr	r3, [sp, #32]
    be10:	2b00      	cmp	r3, #0
    be12:	bfa8      	it	ge
    be14:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    be16:	f2c0 8273 	blt.w	c300 <_dtoa_r+0xda0>
    be1a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    be1c:	4620      	mov	r0, r4
    be1e:	2101      	movs	r1, #1
    be20:	449a      	add	sl, r3
    be22:	18d2      	adds	r2, r2, r3
    be24:	920f      	str	r2, [sp, #60]	; 0x3c
    be26:	f002 f90d 	bl	e044 <__i2b>
    be2a:	900c      	str	r0, [sp, #48]	; 0x30
    be2c:	e708      	b.n	bc40 <_dtoa_r+0x6e0>
    be2e:	9b08      	ldr	r3, [sp, #32]
    be30:	b973      	cbnz	r3, be50 <_dtoa_r+0x8f0>
    be32:	f240 0300 	movw	r3, #0
    be36:	2200      	movs	r2, #0
    be38:	f2c4 0314 	movt	r3, #16404	; 0x4014
    be3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    be40:	f7fa fde0 	bl	6a04 <__aeabi_dmul>
    be44:	4642      	mov	r2, r8
    be46:	464b      	mov	r3, r9
    be48:	f004 ffa8 	bl	10d9c <__aeabi_dcmpge>
    be4c:	2800      	cmp	r0, #0
    be4e:	d06a      	beq.n	bf26 <_dtoa_r+0x9c6>
    be50:	2200      	movs	r2, #0
    be52:	9206      	str	r2, [sp, #24]
    be54:	920c      	str	r2, [sp, #48]	; 0x30
    be56:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    be58:	2700      	movs	r7, #0
    be5a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    be5e:	43de      	mvns	r6, r3
    be60:	9d10      	ldr	r5, [sp, #64]	; 0x40
    be62:	e781      	b.n	bd68 <_dtoa_r+0x808>
    be64:	2100      	movs	r1, #0
    be66:	9116      	str	r1, [sp, #88]	; 0x58
    be68:	982b      	ldr	r0, [sp, #172]	; 0xac
    be6a:	2800      	cmp	r0, #0
    be6c:	f340 819f 	ble.w	c1ae <_dtoa_r+0xc4e>
    be70:	982b      	ldr	r0, [sp, #172]	; 0xac
    be72:	4601      	mov	r1, r0
    be74:	9011      	str	r0, [sp, #68]	; 0x44
    be76:	9008      	str	r0, [sp, #32]
    be78:	6a65      	ldr	r5, [r4, #36]	; 0x24
    be7a:	2200      	movs	r2, #0
    be7c:	2917      	cmp	r1, #23
    be7e:	606a      	str	r2, [r5, #4]
    be80:	f240 82ab 	bls.w	c3da <_dtoa_r+0xe7a>
    be84:	2304      	movs	r3, #4
    be86:	005b      	lsls	r3, r3, #1
    be88:	3201      	adds	r2, #1
    be8a:	f103 0014 	add.w	r0, r3, #20
    be8e:	4288      	cmp	r0, r1
    be90:	d9f9      	bls.n	be86 <_dtoa_r+0x926>
    be92:	9b08      	ldr	r3, [sp, #32]
    be94:	606a      	str	r2, [r5, #4]
    be96:	2b0e      	cmp	r3, #14
    be98:	bf8c      	ite	hi
    be9a:	2700      	movhi	r7, #0
    be9c:	f007 0701 	andls.w	r7, r7, #1
    bea0:	e49d      	b.n	b7de <_dtoa_r+0x27e>
    bea2:	2201      	movs	r2, #1
    bea4:	9216      	str	r2, [sp, #88]	; 0x58
    bea6:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    bea8:	18f3      	adds	r3, r6, r3
    beaa:	9311      	str	r3, [sp, #68]	; 0x44
    beac:	1c59      	adds	r1, r3, #1
    beae:	2900      	cmp	r1, #0
    beb0:	bfc8      	it	gt
    beb2:	9108      	strgt	r1, [sp, #32]
    beb4:	dce0      	bgt.n	be78 <_dtoa_r+0x918>
    beb6:	290e      	cmp	r1, #14
    beb8:	bf8c      	ite	hi
    beba:	2700      	movhi	r7, #0
    bebc:	f007 0701 	andls.w	r7, r7, #1
    bec0:	9108      	str	r1, [sp, #32]
    bec2:	e489      	b.n	b7d8 <_dtoa_r+0x278>
    bec4:	2301      	movs	r3, #1
    bec6:	9316      	str	r3, [sp, #88]	; 0x58
    bec8:	e7ce      	b.n	be68 <_dtoa_r+0x908>
    beca:	2200      	movs	r2, #0
    becc:	9216      	str	r2, [sp, #88]	; 0x58
    bece:	e7ea      	b.n	bea6 <_dtoa_r+0x946>
    bed0:	f04f 33ff 	mov.w	r3, #4294967295
    bed4:	2700      	movs	r7, #0
    bed6:	2001      	movs	r0, #1
    bed8:	9311      	str	r3, [sp, #68]	; 0x44
    beda:	9016      	str	r0, [sp, #88]	; 0x58
    bedc:	9308      	str	r3, [sp, #32]
    bede:	972b      	str	r7, [sp, #172]	; 0xac
    bee0:	e47a      	b.n	b7d8 <_dtoa_r+0x278>
    bee2:	f1b8 0f00 	cmp.w	r8, #0
    bee6:	f47f aef2 	bne.w	bcce <_dtoa_r+0x76e>
    beea:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    beee:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    bef2:	2b00      	cmp	r3, #0
    bef4:	f47f aeeb 	bne.w	bcce <_dtoa_r+0x76e>
    bef8:	f240 0300 	movw	r3, #0
    befc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    bf00:	ea09 0303 	and.w	r3, r9, r3
    bf04:	2b00      	cmp	r3, #0
    bf06:	f43f aee2 	beq.w	bcce <_dtoa_r+0x76e>
    bf0a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    bf0c:	f10a 0a01 	add.w	sl, sl, #1
    bf10:	2701      	movs	r7, #1
    bf12:	3201      	adds	r2, #1
    bf14:	920f      	str	r2, [sp, #60]	; 0x3c
    bf16:	e6db      	b.n	bcd0 <_dtoa_r+0x770>
    bf18:	4635      	mov	r5, r6
    bf1a:	465c      	mov	r4, fp
    bf1c:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    bf1e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    bf22:	9612      	str	r6, [sp, #72]	; 0x48
    bf24:	e738      	b.n	bd98 <_dtoa_r+0x838>
    bf26:	2000      	movs	r0, #0
    bf28:	9006      	str	r0, [sp, #24]
    bf2a:	900c      	str	r0, [sp, #48]	; 0x30
    bf2c:	e714      	b.n	bd58 <_dtoa_r+0x7f8>
    bf2e:	4639      	mov	r1, r7
    bf30:	4620      	mov	r0, r4
    bf32:	f001 fe59 	bl	dbe8 <_Bfree>
    bf36:	e72a      	b.n	bd8e <_dtoa_r+0x82e>
    bf38:	f1c3 0320 	rsb	r3, r3, #32
    bf3c:	2b04      	cmp	r3, #4
    bf3e:	f340 8254 	ble.w	c3ea <_dtoa_r+0xe8a>
    bf42:	990f      	ldr	r1, [sp, #60]	; 0x3c
    bf44:	3b04      	subs	r3, #4
    bf46:	449a      	add	sl, r3
    bf48:	18ed      	adds	r5, r5, r3
    bf4a:	18c9      	adds	r1, r1, r3
    bf4c:	910f      	str	r1, [sp, #60]	; 0x3c
    bf4e:	e6cf      	b.n	bcf0 <_dtoa_r+0x790>
    bf50:	9916      	ldr	r1, [sp, #88]	; 0x58
    bf52:	2900      	cmp	r1, #0
    bf54:	f000 8131 	beq.w	c1ba <_dtoa_r+0xc5a>
    bf58:	2d00      	cmp	r5, #0
    bf5a:	dd05      	ble.n	bf68 <_dtoa_r+0xa08>
    bf5c:	990c      	ldr	r1, [sp, #48]	; 0x30
    bf5e:	462a      	mov	r2, r5
    bf60:	4620      	mov	r0, r4
    bf62:	f001 ff77 	bl	de54 <__lshift>
    bf66:	900c      	str	r0, [sp, #48]	; 0x30
    bf68:	2f00      	cmp	r7, #0
    bf6a:	f040 81ea 	bne.w	c342 <_dtoa_r+0xde2>
    bf6e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    bf72:	9d10      	ldr	r5, [sp, #64]	; 0x40
    bf74:	2301      	movs	r3, #1
    bf76:	f008 0001 	and.w	r0, r8, #1
    bf7a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    bf7c:	9011      	str	r0, [sp, #68]	; 0x44
    bf7e:	950f      	str	r5, [sp, #60]	; 0x3c
    bf80:	461d      	mov	r5, r3
    bf82:	960c      	str	r6, [sp, #48]	; 0x30
    bf84:	9906      	ldr	r1, [sp, #24]
    bf86:	4658      	mov	r0, fp
    bf88:	f7ff fa5a 	bl	b440 <quorem>
    bf8c:	4639      	mov	r1, r7
    bf8e:	3030      	adds	r0, #48	; 0x30
    bf90:	900b      	str	r0, [sp, #44]	; 0x2c
    bf92:	4658      	mov	r0, fp
    bf94:	f001 fcee 	bl	d974 <__mcmp>
    bf98:	9906      	ldr	r1, [sp, #24]
    bf9a:	4652      	mov	r2, sl
    bf9c:	4606      	mov	r6, r0
    bf9e:	4620      	mov	r0, r4
    bfa0:	f001 fedc 	bl	dd5c <__mdiff>
    bfa4:	68c3      	ldr	r3, [r0, #12]
    bfa6:	4680      	mov	r8, r0
    bfa8:	2b00      	cmp	r3, #0
    bfaa:	d03d      	beq.n	c028 <_dtoa_r+0xac8>
    bfac:	f04f 0901 	mov.w	r9, #1
    bfb0:	4641      	mov	r1, r8
    bfb2:	4620      	mov	r0, r4
    bfb4:	f001 fe18 	bl	dbe8 <_Bfree>
    bfb8:	992a      	ldr	r1, [sp, #168]	; 0xa8
    bfba:	ea59 0101 	orrs.w	r1, r9, r1
    bfbe:	d103      	bne.n	bfc8 <_dtoa_r+0xa68>
    bfc0:	9a11      	ldr	r2, [sp, #68]	; 0x44
    bfc2:	2a00      	cmp	r2, #0
    bfc4:	f000 81eb 	beq.w	c39e <_dtoa_r+0xe3e>
    bfc8:	2e00      	cmp	r6, #0
    bfca:	f2c0 819e 	blt.w	c30a <_dtoa_r+0xdaa>
    bfce:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    bfd0:	4332      	orrs	r2, r6
    bfd2:	d103      	bne.n	bfdc <_dtoa_r+0xa7c>
    bfd4:	9b11      	ldr	r3, [sp, #68]	; 0x44
    bfd6:	2b00      	cmp	r3, #0
    bfd8:	f000 8197 	beq.w	c30a <_dtoa_r+0xdaa>
    bfdc:	f1b9 0f00 	cmp.w	r9, #0
    bfe0:	f300 81ce 	bgt.w	c380 <_dtoa_r+0xe20>
    bfe4:	990f      	ldr	r1, [sp, #60]	; 0x3c
    bfe6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    bfe8:	f801 2b01 	strb.w	r2, [r1], #1
    bfec:	9b08      	ldr	r3, [sp, #32]
    bfee:	910f      	str	r1, [sp, #60]	; 0x3c
    bff0:	429d      	cmp	r5, r3
    bff2:	f000 81c2 	beq.w	c37a <_dtoa_r+0xe1a>
    bff6:	4659      	mov	r1, fp
    bff8:	220a      	movs	r2, #10
    bffa:	2300      	movs	r3, #0
    bffc:	4620      	mov	r0, r4
    bffe:	f002 f82b 	bl	e058 <__multadd>
    c002:	4557      	cmp	r7, sl
    c004:	4639      	mov	r1, r7
    c006:	4683      	mov	fp, r0
    c008:	d014      	beq.n	c034 <_dtoa_r+0xad4>
    c00a:	220a      	movs	r2, #10
    c00c:	2300      	movs	r3, #0
    c00e:	4620      	mov	r0, r4
    c010:	3501      	adds	r5, #1
    c012:	f002 f821 	bl	e058 <__multadd>
    c016:	4651      	mov	r1, sl
    c018:	220a      	movs	r2, #10
    c01a:	2300      	movs	r3, #0
    c01c:	4607      	mov	r7, r0
    c01e:	4620      	mov	r0, r4
    c020:	f002 f81a 	bl	e058 <__multadd>
    c024:	4682      	mov	sl, r0
    c026:	e7ad      	b.n	bf84 <_dtoa_r+0xa24>
    c028:	4658      	mov	r0, fp
    c02a:	4641      	mov	r1, r8
    c02c:	f001 fca2 	bl	d974 <__mcmp>
    c030:	4681      	mov	r9, r0
    c032:	e7bd      	b.n	bfb0 <_dtoa_r+0xa50>
    c034:	4620      	mov	r0, r4
    c036:	220a      	movs	r2, #10
    c038:	2300      	movs	r3, #0
    c03a:	3501      	adds	r5, #1
    c03c:	f002 f80c 	bl	e058 <__multadd>
    c040:	4607      	mov	r7, r0
    c042:	4682      	mov	sl, r0
    c044:	e79e      	b.n	bf84 <_dtoa_r+0xa24>
    c046:	9612      	str	r6, [sp, #72]	; 0x48
    c048:	f8dd c020 	ldr.w	ip, [sp, #32]
    c04c:	e459      	b.n	b902 <_dtoa_r+0x3a2>
    c04e:	4275      	negs	r5, r6
    c050:	2d00      	cmp	r5, #0
    c052:	f040 8101 	bne.w	c258 <_dtoa_r+0xcf8>
    c056:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    c05a:	f04f 0802 	mov.w	r8, #2
    c05e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    c062:	e40c      	b.n	b87e <_dtoa_r+0x31e>
    c064:	f641 5168 	movw	r1, #7528	; 0x1d68
    c068:	4642      	mov	r2, r8
    c06a:	f2c0 0101 	movt	r1, #1
    c06e:	464b      	mov	r3, r9
    c070:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    c074:	f8cd c00c 	str.w	ip, [sp, #12]
    c078:	9d10      	ldr	r5, [sp, #64]	; 0x40
    c07a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    c07e:	f7fa fcc1 	bl	6a04 <__aeabi_dmul>
    c082:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    c086:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c08a:	f7fa fecd 	bl	6e28 <__aeabi_d2iz>
    c08e:	4607      	mov	r7, r0
    c090:	f7fa fc52 	bl	6938 <__aeabi_i2d>
    c094:	460b      	mov	r3, r1
    c096:	4602      	mov	r2, r0
    c098:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c09c:	f7fa fafe 	bl	669c <__aeabi_dsub>
    c0a0:	f107 0330 	add.w	r3, r7, #48	; 0x30
    c0a4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    c0a8:	f805 3b01 	strb.w	r3, [r5], #1
    c0ac:	f8dd c00c 	ldr.w	ip, [sp, #12]
    c0b0:	f1bc 0f01 	cmp.w	ip, #1
    c0b4:	d029      	beq.n	c10a <_dtoa_r+0xbaa>
    c0b6:	46d1      	mov	r9, sl
    c0b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c0bc:	46b2      	mov	sl, r6
    c0be:	9e10      	ldr	r6, [sp, #64]	; 0x40
    c0c0:	951c      	str	r5, [sp, #112]	; 0x70
    c0c2:	2701      	movs	r7, #1
    c0c4:	4665      	mov	r5, ip
    c0c6:	46a0      	mov	r8, r4
    c0c8:	f240 0300 	movw	r3, #0
    c0cc:	2200      	movs	r2, #0
    c0ce:	f2c4 0324 	movt	r3, #16420	; 0x4024
    c0d2:	f7fa fc97 	bl	6a04 <__aeabi_dmul>
    c0d6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    c0da:	f7fa fea5 	bl	6e28 <__aeabi_d2iz>
    c0de:	4604      	mov	r4, r0
    c0e0:	f7fa fc2a 	bl	6938 <__aeabi_i2d>
    c0e4:	3430      	adds	r4, #48	; 0x30
    c0e6:	4602      	mov	r2, r0
    c0e8:	460b      	mov	r3, r1
    c0ea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c0ee:	f7fa fad5 	bl	669c <__aeabi_dsub>
    c0f2:	55f4      	strb	r4, [r6, r7]
    c0f4:	3701      	adds	r7, #1
    c0f6:	42af      	cmp	r7, r5
    c0f8:	d1e6      	bne.n	c0c8 <_dtoa_r+0xb68>
    c0fa:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    c0fc:	3f01      	subs	r7, #1
    c0fe:	4656      	mov	r6, sl
    c100:	4644      	mov	r4, r8
    c102:	46ca      	mov	sl, r9
    c104:	19ed      	adds	r5, r5, r7
    c106:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    c10a:	f240 0300 	movw	r3, #0
    c10e:	2200      	movs	r2, #0
    c110:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    c114:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    c118:	f7fa fac2 	bl	66a0 <__adddf3>
    c11c:	4602      	mov	r2, r0
    c11e:	460b      	mov	r3, r1
    c120:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c124:	f004 fe44 	bl	10db0 <__aeabi_dcmpgt>
    c128:	b9f0      	cbnz	r0, c168 <_dtoa_r+0xc08>
    c12a:	f240 0100 	movw	r1, #0
    c12e:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    c132:	2000      	movs	r0, #0
    c134:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    c138:	f7fa fab0 	bl	669c <__aeabi_dsub>
    c13c:	4602      	mov	r2, r0
    c13e:	460b      	mov	r3, r1
    c140:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    c144:	f004 fe16 	bl	10d74 <__aeabi_dcmplt>
    c148:	2800      	cmp	r0, #0
    c14a:	f43f acac 	beq.w	baa6 <_dtoa_r+0x546>
    c14e:	462b      	mov	r3, r5
    c150:	461d      	mov	r5, r3
    c152:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    c156:	2a30      	cmp	r2, #48	; 0x30
    c158:	d0fa      	beq.n	c150 <_dtoa_r+0xbf0>
    c15a:	e61d      	b.n	bd98 <_dtoa_r+0x838>
    c15c:	9810      	ldr	r0, [sp, #64]	; 0x40
    c15e:	f7ff ba40 	b.w	b5e2 <_dtoa_r+0x82>
    c162:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    c166:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    c168:	9e12      	ldr	r6, [sp, #72]	; 0x48
    c16a:	9910      	ldr	r1, [sp, #64]	; 0x40
    c16c:	e550      	b.n	bc10 <_dtoa_r+0x6b0>
    c16e:	4658      	mov	r0, fp
    c170:	9906      	ldr	r1, [sp, #24]
    c172:	f001 fbff 	bl	d974 <__mcmp>
    c176:	2800      	cmp	r0, #0
    c178:	f6bf add0 	bge.w	bd1c <_dtoa_r+0x7bc>
    c17c:	4659      	mov	r1, fp
    c17e:	4620      	mov	r0, r4
    c180:	220a      	movs	r2, #10
    c182:	2300      	movs	r3, #0
    c184:	f001 ff68 	bl	e058 <__multadd>
    c188:	9916      	ldr	r1, [sp, #88]	; 0x58
    c18a:	3e01      	subs	r6, #1
    c18c:	4683      	mov	fp, r0
    c18e:	2900      	cmp	r1, #0
    c190:	f040 8119 	bne.w	c3c6 <_dtoa_r+0xe66>
    c194:	9a11      	ldr	r2, [sp, #68]	; 0x44
    c196:	9208      	str	r2, [sp, #32]
    c198:	e5c0      	b.n	bd1c <_dtoa_r+0x7bc>
    c19a:	9806      	ldr	r0, [sp, #24]
    c19c:	6903      	ldr	r3, [r0, #16]
    c19e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    c1a2:	6918      	ldr	r0, [r3, #16]
    c1a4:	f001 fb94 	bl	d8d0 <__hi0bits>
    c1a8:	f1c0 0320 	rsb	r3, r0, #32
    c1ac:	e595      	b.n	bcda <_dtoa_r+0x77a>
    c1ae:	2101      	movs	r1, #1
    c1b0:	9111      	str	r1, [sp, #68]	; 0x44
    c1b2:	9108      	str	r1, [sp, #32]
    c1b4:	912b      	str	r1, [sp, #172]	; 0xac
    c1b6:	f7ff bb0f 	b.w	b7d8 <_dtoa_r+0x278>
    c1ba:	9d10      	ldr	r5, [sp, #64]	; 0x40
    c1bc:	46b1      	mov	r9, r6
    c1be:	9f16      	ldr	r7, [sp, #88]	; 0x58
    c1c0:	46aa      	mov	sl, r5
    c1c2:	f8dd 8018 	ldr.w	r8, [sp, #24]
    c1c6:	9e08      	ldr	r6, [sp, #32]
    c1c8:	e002      	b.n	c1d0 <_dtoa_r+0xc70>
    c1ca:	f001 ff45 	bl	e058 <__multadd>
    c1ce:	4683      	mov	fp, r0
    c1d0:	4641      	mov	r1, r8
    c1d2:	4658      	mov	r0, fp
    c1d4:	f7ff f934 	bl	b440 <quorem>
    c1d8:	3501      	adds	r5, #1
    c1da:	220a      	movs	r2, #10
    c1dc:	2300      	movs	r3, #0
    c1de:	4659      	mov	r1, fp
    c1e0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    c1e4:	f80a c007 	strb.w	ip, [sl, r7]
    c1e8:	3701      	adds	r7, #1
    c1ea:	4620      	mov	r0, r4
    c1ec:	42be      	cmp	r6, r7
    c1ee:	dcec      	bgt.n	c1ca <_dtoa_r+0xc6a>
    c1f0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    c1f4:	464e      	mov	r6, r9
    c1f6:	2700      	movs	r7, #0
    c1f8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    c1fc:	4659      	mov	r1, fp
    c1fe:	2201      	movs	r2, #1
    c200:	4620      	mov	r0, r4
    c202:	f001 fe27 	bl	de54 <__lshift>
    c206:	9906      	ldr	r1, [sp, #24]
    c208:	4683      	mov	fp, r0
    c20a:	f001 fbb3 	bl	d974 <__mcmp>
    c20e:	2800      	cmp	r0, #0
    c210:	dd0f      	ble.n	c232 <_dtoa_r+0xcd2>
    c212:	9910      	ldr	r1, [sp, #64]	; 0x40
    c214:	e000      	b.n	c218 <_dtoa_r+0xcb8>
    c216:	461d      	mov	r5, r3
    c218:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    c21c:	1e6b      	subs	r3, r5, #1
    c21e:	2a39      	cmp	r2, #57	; 0x39
    c220:	f040 808c 	bne.w	c33c <_dtoa_r+0xddc>
    c224:	428b      	cmp	r3, r1
    c226:	d1f6      	bne.n	c216 <_dtoa_r+0xcb6>
    c228:	9910      	ldr	r1, [sp, #64]	; 0x40
    c22a:	2331      	movs	r3, #49	; 0x31
    c22c:	3601      	adds	r6, #1
    c22e:	700b      	strb	r3, [r1, #0]
    c230:	e59a      	b.n	bd68 <_dtoa_r+0x808>
    c232:	d103      	bne.n	c23c <_dtoa_r+0xcdc>
    c234:	980b      	ldr	r0, [sp, #44]	; 0x2c
    c236:	f010 0f01 	tst.w	r0, #1
    c23a:	d1ea      	bne.n	c212 <_dtoa_r+0xcb2>
    c23c:	462b      	mov	r3, r5
    c23e:	461d      	mov	r5, r3
    c240:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    c244:	2a30      	cmp	r2, #48	; 0x30
    c246:	d0fa      	beq.n	c23e <_dtoa_r+0xcde>
    c248:	e58e      	b.n	bd68 <_dtoa_r+0x808>
    c24a:	4659      	mov	r1, fp
    c24c:	9a15      	ldr	r2, [sp, #84]	; 0x54
    c24e:	4620      	mov	r0, r4
    c250:	f001 ff46 	bl	e0e0 <__pow5mult>
    c254:	4683      	mov	fp, r0
    c256:	e528      	b.n	bcaa <_dtoa_r+0x74a>
    c258:	f005 030f 	and.w	r3, r5, #15
    c25c:	f641 5268 	movw	r2, #7528	; 0x1d68
    c260:	f2c0 0201 	movt	r2, #1
    c264:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    c268:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    c26c:	e9d3 2300 	ldrd	r2, r3, [r3]
    c270:	f7fa fbc8 	bl	6a04 <__aeabi_dmul>
    c274:	112d      	asrs	r5, r5, #4
    c276:	bf08      	it	eq
    c278:	f04f 0802 	moveq.w	r8, #2
    c27c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    c280:	f43f aafd 	beq.w	b87e <_dtoa_r+0x31e>
    c284:	f641 6740 	movw	r7, #7744	; 0x1e40
    c288:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    c28c:	f04f 0802 	mov.w	r8, #2
    c290:	f2c0 0701 	movt	r7, #1
    c294:	f015 0f01 	tst.w	r5, #1
    c298:	4610      	mov	r0, r2
    c29a:	4619      	mov	r1, r3
    c29c:	d007      	beq.n	c2ae <_dtoa_r+0xd4e>
    c29e:	e9d7 2300 	ldrd	r2, r3, [r7]
    c2a2:	f108 0801 	add.w	r8, r8, #1
    c2a6:	f7fa fbad 	bl	6a04 <__aeabi_dmul>
    c2aa:	4602      	mov	r2, r0
    c2ac:	460b      	mov	r3, r1
    c2ae:	3708      	adds	r7, #8
    c2b0:	106d      	asrs	r5, r5, #1
    c2b2:	d1ef      	bne.n	c294 <_dtoa_r+0xd34>
    c2b4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    c2b8:	f7ff bae1 	b.w	b87e <_dtoa_r+0x31e>
    c2bc:	9915      	ldr	r1, [sp, #84]	; 0x54
    c2be:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    c2c0:	1a5b      	subs	r3, r3, r1
    c2c2:	18c9      	adds	r1, r1, r3
    c2c4:	18d2      	adds	r2, r2, r3
    c2c6:	9115      	str	r1, [sp, #84]	; 0x54
    c2c8:	9217      	str	r2, [sp, #92]	; 0x5c
    c2ca:	e5a0      	b.n	be0e <_dtoa_r+0x8ae>
    c2cc:	4659      	mov	r1, fp
    c2ce:	4620      	mov	r0, r4
    c2d0:	f001 ff06 	bl	e0e0 <__pow5mult>
    c2d4:	4683      	mov	fp, r0
    c2d6:	e4e8      	b.n	bcaa <_dtoa_r+0x74a>
    c2d8:	9919      	ldr	r1, [sp, #100]	; 0x64
    c2da:	2900      	cmp	r1, #0
    c2dc:	d047      	beq.n	c36e <_dtoa_r+0xe0e>
    c2de:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    c2e2:	9f15      	ldr	r7, [sp, #84]	; 0x54
    c2e4:	3303      	adds	r3, #3
    c2e6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    c2e8:	e597      	b.n	be1a <_dtoa_r+0x8ba>
    c2ea:	3201      	adds	r2, #1
    c2ec:	b2d2      	uxtb	r2, r2
    c2ee:	e49d      	b.n	bc2c <_dtoa_r+0x6cc>
    c2f0:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    c2f4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    c2f8:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    c2fa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    c2fc:	f7ff bbd3 	b.w	baa6 <_dtoa_r+0x546>
    c300:	990f      	ldr	r1, [sp, #60]	; 0x3c
    c302:	2300      	movs	r3, #0
    c304:	9808      	ldr	r0, [sp, #32]
    c306:	1a0d      	subs	r5, r1, r0
    c308:	e587      	b.n	be1a <_dtoa_r+0x8ba>
    c30a:	f1b9 0f00 	cmp.w	r9, #0
    c30e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    c310:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    c312:	dd0f      	ble.n	c334 <_dtoa_r+0xdd4>
    c314:	4659      	mov	r1, fp
    c316:	2201      	movs	r2, #1
    c318:	4620      	mov	r0, r4
    c31a:	f001 fd9b 	bl	de54 <__lshift>
    c31e:	9906      	ldr	r1, [sp, #24]
    c320:	4683      	mov	fp, r0
    c322:	f001 fb27 	bl	d974 <__mcmp>
    c326:	2800      	cmp	r0, #0
    c328:	dd47      	ble.n	c3ba <_dtoa_r+0xe5a>
    c32a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    c32c:	2939      	cmp	r1, #57	; 0x39
    c32e:	d031      	beq.n	c394 <_dtoa_r+0xe34>
    c330:	3101      	adds	r1, #1
    c332:	910b      	str	r1, [sp, #44]	; 0x2c
    c334:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    c336:	f805 2b01 	strb.w	r2, [r5], #1
    c33a:	e515      	b.n	bd68 <_dtoa_r+0x808>
    c33c:	3201      	adds	r2, #1
    c33e:	701a      	strb	r2, [r3, #0]
    c340:	e512      	b.n	bd68 <_dtoa_r+0x808>
    c342:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    c344:	4620      	mov	r0, r4
    c346:	6851      	ldr	r1, [r2, #4]
    c348:	f001 fc6a 	bl	dc20 <_Balloc>
    c34c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    c34e:	f103 010c 	add.w	r1, r3, #12
    c352:	691a      	ldr	r2, [r3, #16]
    c354:	3202      	adds	r2, #2
    c356:	0092      	lsls	r2, r2, #2
    c358:	4605      	mov	r5, r0
    c35a:	300c      	adds	r0, #12
    c35c:	f001 f926 	bl	d5ac <memcpy>
    c360:	4620      	mov	r0, r4
    c362:	4629      	mov	r1, r5
    c364:	2201      	movs	r2, #1
    c366:	f001 fd75 	bl	de54 <__lshift>
    c36a:	4682      	mov	sl, r0
    c36c:	e601      	b.n	bf72 <_dtoa_r+0xa12>
    c36e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    c370:	9f15      	ldr	r7, [sp, #84]	; 0x54
    c372:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    c374:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    c378:	e54f      	b.n	be1a <_dtoa_r+0x8ba>
    c37a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    c37c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    c37e:	e73d      	b.n	c1fc <_dtoa_r+0xc9c>
    c380:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    c382:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    c384:	2b39      	cmp	r3, #57	; 0x39
    c386:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    c388:	d004      	beq.n	c394 <_dtoa_r+0xe34>
    c38a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    c38c:	1c43      	adds	r3, r0, #1
    c38e:	f805 3b01 	strb.w	r3, [r5], #1
    c392:	e4e9      	b.n	bd68 <_dtoa_r+0x808>
    c394:	2339      	movs	r3, #57	; 0x39
    c396:	f805 3b01 	strb.w	r3, [r5], #1
    c39a:	9910      	ldr	r1, [sp, #64]	; 0x40
    c39c:	e73c      	b.n	c218 <_dtoa_r+0xcb8>
    c39e:	980b      	ldr	r0, [sp, #44]	; 0x2c
    c3a0:	4633      	mov	r3, r6
    c3a2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    c3a4:	2839      	cmp	r0, #57	; 0x39
    c3a6:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    c3a8:	d0f4      	beq.n	c394 <_dtoa_r+0xe34>
    c3aa:	2b00      	cmp	r3, #0
    c3ac:	dd01      	ble.n	c3b2 <_dtoa_r+0xe52>
    c3ae:	3001      	adds	r0, #1
    c3b0:	900b      	str	r0, [sp, #44]	; 0x2c
    c3b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
    c3b4:	f805 1b01 	strb.w	r1, [r5], #1
    c3b8:	e4d6      	b.n	bd68 <_dtoa_r+0x808>
    c3ba:	d1bb      	bne.n	c334 <_dtoa_r+0xdd4>
    c3bc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    c3be:	f010 0f01 	tst.w	r0, #1
    c3c2:	d0b7      	beq.n	c334 <_dtoa_r+0xdd4>
    c3c4:	e7b1      	b.n	c32a <_dtoa_r+0xdca>
    c3c6:	2300      	movs	r3, #0
    c3c8:	990c      	ldr	r1, [sp, #48]	; 0x30
    c3ca:	4620      	mov	r0, r4
    c3cc:	220a      	movs	r2, #10
    c3ce:	f001 fe43 	bl	e058 <__multadd>
    c3d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
    c3d4:	9308      	str	r3, [sp, #32]
    c3d6:	900c      	str	r0, [sp, #48]	; 0x30
    c3d8:	e4a0      	b.n	bd1c <_dtoa_r+0x7bc>
    c3da:	9908      	ldr	r1, [sp, #32]
    c3dc:	290e      	cmp	r1, #14
    c3de:	bf8c      	ite	hi
    c3e0:	2700      	movhi	r7, #0
    c3e2:	f007 0701 	andls.w	r7, r7, #1
    c3e6:	f7ff b9fa 	b.w	b7de <_dtoa_r+0x27e>
    c3ea:	f43f ac81 	beq.w	bcf0 <_dtoa_r+0x790>
    c3ee:	331c      	adds	r3, #28
    c3f0:	e479      	b.n	bce6 <_dtoa_r+0x786>
    c3f2:	2701      	movs	r7, #1
    c3f4:	f7ff b98a 	b.w	b70c <_dtoa_r+0x1ac>

0000c3f8 <_fflush_r>:
    c3f8:	690b      	ldr	r3, [r1, #16]
    c3fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c3fe:	460c      	mov	r4, r1
    c400:	4680      	mov	r8, r0
    c402:	2b00      	cmp	r3, #0
    c404:	d071      	beq.n	c4ea <_fflush_r+0xf2>
    c406:	b110      	cbz	r0, c40e <_fflush_r+0x16>
    c408:	6983      	ldr	r3, [r0, #24]
    c40a:	2b00      	cmp	r3, #0
    c40c:	d078      	beq.n	c500 <_fflush_r+0x108>
    c40e:	f641 43c4 	movw	r3, #7364	; 0x1cc4
    c412:	f2c0 0301 	movt	r3, #1
    c416:	429c      	cmp	r4, r3
    c418:	bf08      	it	eq
    c41a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    c41e:	d010      	beq.n	c442 <_fflush_r+0x4a>
    c420:	f641 43e4 	movw	r3, #7396	; 0x1ce4
    c424:	f2c0 0301 	movt	r3, #1
    c428:	429c      	cmp	r4, r3
    c42a:	bf08      	it	eq
    c42c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    c430:	d007      	beq.n	c442 <_fflush_r+0x4a>
    c432:	f641 5304 	movw	r3, #7428	; 0x1d04
    c436:	f2c0 0301 	movt	r3, #1
    c43a:	429c      	cmp	r4, r3
    c43c:	bf08      	it	eq
    c43e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    c442:	89a3      	ldrh	r3, [r4, #12]
    c444:	b21a      	sxth	r2, r3
    c446:	f012 0f08 	tst.w	r2, #8
    c44a:	d135      	bne.n	c4b8 <_fflush_r+0xc0>
    c44c:	6862      	ldr	r2, [r4, #4]
    c44e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    c452:	81a3      	strh	r3, [r4, #12]
    c454:	2a00      	cmp	r2, #0
    c456:	dd5e      	ble.n	c516 <_fflush_r+0x11e>
    c458:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    c45a:	2e00      	cmp	r6, #0
    c45c:	d045      	beq.n	c4ea <_fflush_r+0xf2>
    c45e:	b29b      	uxth	r3, r3
    c460:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    c464:	bf18      	it	ne
    c466:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    c468:	d059      	beq.n	c51e <_fflush_r+0x126>
    c46a:	f013 0f04 	tst.w	r3, #4
    c46e:	d14a      	bne.n	c506 <_fflush_r+0x10e>
    c470:	2300      	movs	r3, #0
    c472:	4640      	mov	r0, r8
    c474:	6a21      	ldr	r1, [r4, #32]
    c476:	462a      	mov	r2, r5
    c478:	47b0      	blx	r6
    c47a:	4285      	cmp	r5, r0
    c47c:	d138      	bne.n	c4f0 <_fflush_r+0xf8>
    c47e:	89a1      	ldrh	r1, [r4, #12]
    c480:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    c484:	6922      	ldr	r2, [r4, #16]
    c486:	f2c0 0300 	movt	r3, #0
    c48a:	ea01 0303 	and.w	r3, r1, r3
    c48e:	2100      	movs	r1, #0
    c490:	6061      	str	r1, [r4, #4]
    c492:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    c496:	6b61      	ldr	r1, [r4, #52]	; 0x34
    c498:	81a3      	strh	r3, [r4, #12]
    c49a:	6022      	str	r2, [r4, #0]
    c49c:	bf18      	it	ne
    c49e:	6565      	strne	r5, [r4, #84]	; 0x54
    c4a0:	b319      	cbz	r1, c4ea <_fflush_r+0xf2>
    c4a2:	f104 0344 	add.w	r3, r4, #68	; 0x44
    c4a6:	4299      	cmp	r1, r3
    c4a8:	d002      	beq.n	c4b0 <_fflush_r+0xb8>
    c4aa:	4640      	mov	r0, r8
    c4ac:	f000 f998 	bl	c7e0 <_free_r>
    c4b0:	2000      	movs	r0, #0
    c4b2:	6360      	str	r0, [r4, #52]	; 0x34
    c4b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c4b8:	6926      	ldr	r6, [r4, #16]
    c4ba:	b1b6      	cbz	r6, c4ea <_fflush_r+0xf2>
    c4bc:	6825      	ldr	r5, [r4, #0]
    c4be:	6026      	str	r6, [r4, #0]
    c4c0:	1bad      	subs	r5, r5, r6
    c4c2:	f012 0f03 	tst.w	r2, #3
    c4c6:	bf0c      	ite	eq
    c4c8:	6963      	ldreq	r3, [r4, #20]
    c4ca:	2300      	movne	r3, #0
    c4cc:	60a3      	str	r3, [r4, #8]
    c4ce:	e00a      	b.n	c4e6 <_fflush_r+0xee>
    c4d0:	4632      	mov	r2, r6
    c4d2:	462b      	mov	r3, r5
    c4d4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    c4d6:	4640      	mov	r0, r8
    c4d8:	6a21      	ldr	r1, [r4, #32]
    c4da:	47b8      	blx	r7
    c4dc:	2800      	cmp	r0, #0
    c4de:	ebc0 0505 	rsb	r5, r0, r5
    c4e2:	4406      	add	r6, r0
    c4e4:	dd04      	ble.n	c4f0 <_fflush_r+0xf8>
    c4e6:	2d00      	cmp	r5, #0
    c4e8:	dcf2      	bgt.n	c4d0 <_fflush_r+0xd8>
    c4ea:	2000      	movs	r0, #0
    c4ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c4f0:	89a3      	ldrh	r3, [r4, #12]
    c4f2:	f04f 30ff 	mov.w	r0, #4294967295
    c4f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    c4fa:	81a3      	strh	r3, [r4, #12]
    c4fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c500:	f000 f8ea 	bl	c6d8 <__sinit>
    c504:	e783      	b.n	c40e <_fflush_r+0x16>
    c506:	6862      	ldr	r2, [r4, #4]
    c508:	6b63      	ldr	r3, [r4, #52]	; 0x34
    c50a:	1aad      	subs	r5, r5, r2
    c50c:	2b00      	cmp	r3, #0
    c50e:	d0af      	beq.n	c470 <_fflush_r+0x78>
    c510:	6c23      	ldr	r3, [r4, #64]	; 0x40
    c512:	1aed      	subs	r5, r5, r3
    c514:	e7ac      	b.n	c470 <_fflush_r+0x78>
    c516:	6c22      	ldr	r2, [r4, #64]	; 0x40
    c518:	2a00      	cmp	r2, #0
    c51a:	dc9d      	bgt.n	c458 <_fflush_r+0x60>
    c51c:	e7e5      	b.n	c4ea <_fflush_r+0xf2>
    c51e:	2301      	movs	r3, #1
    c520:	4640      	mov	r0, r8
    c522:	6a21      	ldr	r1, [r4, #32]
    c524:	47b0      	blx	r6
    c526:	f1b0 3fff 	cmp.w	r0, #4294967295
    c52a:	4605      	mov	r5, r0
    c52c:	d002      	beq.n	c534 <_fflush_r+0x13c>
    c52e:	89a3      	ldrh	r3, [r4, #12]
    c530:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    c532:	e79a      	b.n	c46a <_fflush_r+0x72>
    c534:	f8d8 3000 	ldr.w	r3, [r8]
    c538:	2b1d      	cmp	r3, #29
    c53a:	d0d6      	beq.n	c4ea <_fflush_r+0xf2>
    c53c:	89a3      	ldrh	r3, [r4, #12]
    c53e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    c542:	81a3      	strh	r3, [r4, #12]
    c544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000c548 <fflush>:
    c548:	4601      	mov	r1, r0
    c54a:	b128      	cbz	r0, c558 <fflush+0x10>
    c54c:	f240 036c 	movw	r3, #108	; 0x6c
    c550:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c554:	6818      	ldr	r0, [r3, #0]
    c556:	e74f      	b.n	c3f8 <_fflush_r>
    c558:	f641 23f8 	movw	r3, #6904	; 0x1af8
    c55c:	f24c 31f9 	movw	r1, #50169	; 0xc3f9
    c560:	f2c0 0301 	movt	r3, #1
    c564:	f2c0 0100 	movt	r1, #0
    c568:	6818      	ldr	r0, [r3, #0]
    c56a:	f000 bbb3 	b.w	ccd4 <_fwalk_reent>
    c56e:	bf00      	nop

0000c570 <__sfp_lock_acquire>:
    c570:	4770      	bx	lr
    c572:	bf00      	nop

0000c574 <__sfp_lock_release>:
    c574:	4770      	bx	lr
    c576:	bf00      	nop

0000c578 <__sinit_lock_acquire>:
    c578:	4770      	bx	lr
    c57a:	bf00      	nop

0000c57c <__sinit_lock_release>:
    c57c:	4770      	bx	lr
    c57e:	bf00      	nop

0000c580 <__fp_lock>:
    c580:	2000      	movs	r0, #0
    c582:	4770      	bx	lr

0000c584 <__fp_unlock>:
    c584:	2000      	movs	r0, #0
    c586:	4770      	bx	lr

0000c588 <__fp_unlock_all>:
    c588:	f240 036c 	movw	r3, #108	; 0x6c
    c58c:	f24c 5185 	movw	r1, #50565	; 0xc585
    c590:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c594:	f2c0 0100 	movt	r1, #0
    c598:	6818      	ldr	r0, [r3, #0]
    c59a:	f000 bbc5 	b.w	cd28 <_fwalk>
    c59e:	bf00      	nop

0000c5a0 <__fp_lock_all>:
    c5a0:	f240 036c 	movw	r3, #108	; 0x6c
    c5a4:	f24c 5181 	movw	r1, #50561	; 0xc581
    c5a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5ac:	f2c0 0100 	movt	r1, #0
    c5b0:	6818      	ldr	r0, [r3, #0]
    c5b2:	f000 bbb9 	b.w	cd28 <_fwalk>
    c5b6:	bf00      	nop

0000c5b8 <_cleanup_r>:
    c5b8:	f240 1109 	movw	r1, #265	; 0x109
    c5bc:	f2c0 0101 	movt	r1, #1
    c5c0:	f000 bbb2 	b.w	cd28 <_fwalk>

0000c5c4 <_cleanup>:
    c5c4:	f641 23f8 	movw	r3, #6904	; 0x1af8
    c5c8:	f2c0 0301 	movt	r3, #1
    c5cc:	6818      	ldr	r0, [r3, #0]
    c5ce:	e7f3      	b.n	c5b8 <_cleanup_r>

0000c5d0 <std>:
    c5d0:	b510      	push	{r4, lr}
    c5d2:	4604      	mov	r4, r0
    c5d4:	2300      	movs	r3, #0
    c5d6:	305c      	adds	r0, #92	; 0x5c
    c5d8:	81a1      	strh	r1, [r4, #12]
    c5da:	4619      	mov	r1, r3
    c5dc:	81e2      	strh	r2, [r4, #14]
    c5de:	2208      	movs	r2, #8
    c5e0:	6023      	str	r3, [r4, #0]
    c5e2:	6063      	str	r3, [r4, #4]
    c5e4:	60a3      	str	r3, [r4, #8]
    c5e6:	6663      	str	r3, [r4, #100]	; 0x64
    c5e8:	6123      	str	r3, [r4, #16]
    c5ea:	6163      	str	r3, [r4, #20]
    c5ec:	61a3      	str	r3, [r4, #24]
    c5ee:	f001 f901 	bl	d7f4 <memset>
    c5f2:	f24e 7031 	movw	r0, #59185	; 0xe731
    c5f6:	f24e 61f5 	movw	r1, #59125	; 0xe6f5
    c5fa:	f24e 62cd 	movw	r2, #59085	; 0xe6cd
    c5fe:	f24e 63c5 	movw	r3, #59077	; 0xe6c5
    c602:	f2c0 0000 	movt	r0, #0
    c606:	f2c0 0100 	movt	r1, #0
    c60a:	f2c0 0200 	movt	r2, #0
    c60e:	f2c0 0300 	movt	r3, #0
    c612:	6260      	str	r0, [r4, #36]	; 0x24
    c614:	62a1      	str	r1, [r4, #40]	; 0x28
    c616:	62e2      	str	r2, [r4, #44]	; 0x2c
    c618:	6323      	str	r3, [r4, #48]	; 0x30
    c61a:	6224      	str	r4, [r4, #32]
    c61c:	bd10      	pop	{r4, pc}
    c61e:	bf00      	nop

0000c620 <__sfmoreglue>:
    c620:	b570      	push	{r4, r5, r6, lr}
    c622:	2568      	movs	r5, #104	; 0x68
    c624:	460e      	mov	r6, r1
    c626:	fb05 f501 	mul.w	r5, r5, r1
    c62a:	f105 010c 	add.w	r1, r5, #12
    c62e:	f000 fc67 	bl	cf00 <_malloc_r>
    c632:	4604      	mov	r4, r0
    c634:	b148      	cbz	r0, c64a <__sfmoreglue+0x2a>
    c636:	f100 030c 	add.w	r3, r0, #12
    c63a:	2100      	movs	r1, #0
    c63c:	6046      	str	r6, [r0, #4]
    c63e:	462a      	mov	r2, r5
    c640:	4618      	mov	r0, r3
    c642:	6021      	str	r1, [r4, #0]
    c644:	60a3      	str	r3, [r4, #8]
    c646:	f001 f8d5 	bl	d7f4 <memset>
    c64a:	4620      	mov	r0, r4
    c64c:	bd70      	pop	{r4, r5, r6, pc}
    c64e:	bf00      	nop

0000c650 <__sfp>:
    c650:	f641 23f8 	movw	r3, #6904	; 0x1af8
    c654:	f2c0 0301 	movt	r3, #1
    c658:	b570      	push	{r4, r5, r6, lr}
    c65a:	681d      	ldr	r5, [r3, #0]
    c65c:	4606      	mov	r6, r0
    c65e:	69ab      	ldr	r3, [r5, #24]
    c660:	2b00      	cmp	r3, #0
    c662:	d02a      	beq.n	c6ba <__sfp+0x6a>
    c664:	35d8      	adds	r5, #216	; 0xd8
    c666:	686b      	ldr	r3, [r5, #4]
    c668:	68ac      	ldr	r4, [r5, #8]
    c66a:	3b01      	subs	r3, #1
    c66c:	d503      	bpl.n	c676 <__sfp+0x26>
    c66e:	e020      	b.n	c6b2 <__sfp+0x62>
    c670:	3468      	adds	r4, #104	; 0x68
    c672:	3b01      	subs	r3, #1
    c674:	d41d      	bmi.n	c6b2 <__sfp+0x62>
    c676:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    c67a:	2a00      	cmp	r2, #0
    c67c:	d1f8      	bne.n	c670 <__sfp+0x20>
    c67e:	2500      	movs	r5, #0
    c680:	f04f 33ff 	mov.w	r3, #4294967295
    c684:	6665      	str	r5, [r4, #100]	; 0x64
    c686:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    c68a:	81e3      	strh	r3, [r4, #14]
    c68c:	4629      	mov	r1, r5
    c68e:	f04f 0301 	mov.w	r3, #1
    c692:	6025      	str	r5, [r4, #0]
    c694:	81a3      	strh	r3, [r4, #12]
    c696:	2208      	movs	r2, #8
    c698:	60a5      	str	r5, [r4, #8]
    c69a:	6065      	str	r5, [r4, #4]
    c69c:	6125      	str	r5, [r4, #16]
    c69e:	6165      	str	r5, [r4, #20]
    c6a0:	61a5      	str	r5, [r4, #24]
    c6a2:	f001 f8a7 	bl	d7f4 <memset>
    c6a6:	64e5      	str	r5, [r4, #76]	; 0x4c
    c6a8:	6365      	str	r5, [r4, #52]	; 0x34
    c6aa:	63a5      	str	r5, [r4, #56]	; 0x38
    c6ac:	64a5      	str	r5, [r4, #72]	; 0x48
    c6ae:	4620      	mov	r0, r4
    c6b0:	bd70      	pop	{r4, r5, r6, pc}
    c6b2:	6828      	ldr	r0, [r5, #0]
    c6b4:	b128      	cbz	r0, c6c2 <__sfp+0x72>
    c6b6:	4605      	mov	r5, r0
    c6b8:	e7d5      	b.n	c666 <__sfp+0x16>
    c6ba:	4628      	mov	r0, r5
    c6bc:	f000 f80c 	bl	c6d8 <__sinit>
    c6c0:	e7d0      	b.n	c664 <__sfp+0x14>
    c6c2:	4630      	mov	r0, r6
    c6c4:	2104      	movs	r1, #4
    c6c6:	f7ff ffab 	bl	c620 <__sfmoreglue>
    c6ca:	6028      	str	r0, [r5, #0]
    c6cc:	2800      	cmp	r0, #0
    c6ce:	d1f2      	bne.n	c6b6 <__sfp+0x66>
    c6d0:	230c      	movs	r3, #12
    c6d2:	4604      	mov	r4, r0
    c6d4:	6033      	str	r3, [r6, #0]
    c6d6:	e7ea      	b.n	c6ae <__sfp+0x5e>

0000c6d8 <__sinit>:
    c6d8:	b570      	push	{r4, r5, r6, lr}
    c6da:	6986      	ldr	r6, [r0, #24]
    c6dc:	4604      	mov	r4, r0
    c6de:	b106      	cbz	r6, c6e2 <__sinit+0xa>
    c6e0:	bd70      	pop	{r4, r5, r6, pc}
    c6e2:	f24c 53b9 	movw	r3, #50617	; 0xc5b9
    c6e6:	2501      	movs	r5, #1
    c6e8:	f2c0 0300 	movt	r3, #0
    c6ec:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    c6f0:	6283      	str	r3, [r0, #40]	; 0x28
    c6f2:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    c6f6:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    c6fa:	6185      	str	r5, [r0, #24]
    c6fc:	f7ff ffa8 	bl	c650 <__sfp>
    c700:	6060      	str	r0, [r4, #4]
    c702:	4620      	mov	r0, r4
    c704:	f7ff ffa4 	bl	c650 <__sfp>
    c708:	60a0      	str	r0, [r4, #8]
    c70a:	4620      	mov	r0, r4
    c70c:	f7ff ffa0 	bl	c650 <__sfp>
    c710:	4632      	mov	r2, r6
    c712:	2104      	movs	r1, #4
    c714:	4623      	mov	r3, r4
    c716:	60e0      	str	r0, [r4, #12]
    c718:	6860      	ldr	r0, [r4, #4]
    c71a:	f7ff ff59 	bl	c5d0 <std>
    c71e:	462a      	mov	r2, r5
    c720:	68a0      	ldr	r0, [r4, #8]
    c722:	2109      	movs	r1, #9
    c724:	4623      	mov	r3, r4
    c726:	f7ff ff53 	bl	c5d0 <std>
    c72a:	4623      	mov	r3, r4
    c72c:	68e0      	ldr	r0, [r4, #12]
    c72e:	2112      	movs	r1, #18
    c730:	2202      	movs	r2, #2
    c732:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    c736:	e74b      	b.n	c5d0 <std>

0000c738 <_malloc_trim_r>:
    c738:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c73a:	f240 1478 	movw	r4, #376	; 0x178
    c73e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    c742:	460f      	mov	r7, r1
    c744:	4605      	mov	r5, r0
    c746:	f001 f8bf 	bl	d8c8 <__malloc_lock>
    c74a:	68a3      	ldr	r3, [r4, #8]
    c74c:	685e      	ldr	r6, [r3, #4]
    c74e:	f026 0603 	bic.w	r6, r6, #3
    c752:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    c756:	330f      	adds	r3, #15
    c758:	1bdf      	subs	r7, r3, r7
    c75a:	0b3f      	lsrs	r7, r7, #12
    c75c:	3f01      	subs	r7, #1
    c75e:	033f      	lsls	r7, r7, #12
    c760:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    c764:	db07      	blt.n	c776 <_malloc_trim_r+0x3e>
    c766:	2100      	movs	r1, #0
    c768:	4628      	mov	r0, r5
    c76a:	f001 ff57 	bl	e61c <_sbrk_r>
    c76e:	68a3      	ldr	r3, [r4, #8]
    c770:	18f3      	adds	r3, r6, r3
    c772:	4283      	cmp	r3, r0
    c774:	d004      	beq.n	c780 <_malloc_trim_r+0x48>
    c776:	4628      	mov	r0, r5
    c778:	f001 f8a8 	bl	d8cc <__malloc_unlock>
    c77c:	2000      	movs	r0, #0
    c77e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c780:	4279      	negs	r1, r7
    c782:	4628      	mov	r0, r5
    c784:	f001 ff4a 	bl	e61c <_sbrk_r>
    c788:	f1b0 3fff 	cmp.w	r0, #4294967295
    c78c:	d010      	beq.n	c7b0 <_malloc_trim_r+0x78>
    c78e:	68a2      	ldr	r2, [r4, #8]
    c790:	f240 53e0 	movw	r3, #1504	; 0x5e0
    c794:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c798:	1bf6      	subs	r6, r6, r7
    c79a:	f046 0601 	orr.w	r6, r6, #1
    c79e:	4628      	mov	r0, r5
    c7a0:	6056      	str	r6, [r2, #4]
    c7a2:	681a      	ldr	r2, [r3, #0]
    c7a4:	1bd7      	subs	r7, r2, r7
    c7a6:	601f      	str	r7, [r3, #0]
    c7a8:	f001 f890 	bl	d8cc <__malloc_unlock>
    c7ac:	2001      	movs	r0, #1
    c7ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    c7b0:	2100      	movs	r1, #0
    c7b2:	4628      	mov	r0, r5
    c7b4:	f001 ff32 	bl	e61c <_sbrk_r>
    c7b8:	68a3      	ldr	r3, [r4, #8]
    c7ba:	1ac2      	subs	r2, r0, r3
    c7bc:	2a0f      	cmp	r2, #15
    c7be:	ddda      	ble.n	c776 <_malloc_trim_r+0x3e>
    c7c0:	f240 5480 	movw	r4, #1408	; 0x580
    c7c4:	f240 51e0 	movw	r1, #1504	; 0x5e0
    c7c8:	f2c2 0400 	movt	r4, #8192	; 0x2000
    c7cc:	f2c2 0100 	movt	r1, #8192	; 0x2000
    c7d0:	f042 0201 	orr.w	r2, r2, #1
    c7d4:	6824      	ldr	r4, [r4, #0]
    c7d6:	1b00      	subs	r0, r0, r4
    c7d8:	6008      	str	r0, [r1, #0]
    c7da:	605a      	str	r2, [r3, #4]
    c7dc:	e7cb      	b.n	c776 <_malloc_trim_r+0x3e>
    c7de:	bf00      	nop

0000c7e0 <_free_r>:
    c7e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c7e4:	4605      	mov	r5, r0
    c7e6:	460c      	mov	r4, r1
    c7e8:	2900      	cmp	r1, #0
    c7ea:	f000 8088 	beq.w	c8fe <_free_r+0x11e>
    c7ee:	f001 f86b 	bl	d8c8 <__malloc_lock>
    c7f2:	f1a4 0208 	sub.w	r2, r4, #8
    c7f6:	f240 1078 	movw	r0, #376	; 0x178
    c7fa:	6856      	ldr	r6, [r2, #4]
    c7fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    c800:	f026 0301 	bic.w	r3, r6, #1
    c804:	f8d0 c008 	ldr.w	ip, [r0, #8]
    c808:	18d1      	adds	r1, r2, r3
    c80a:	458c      	cmp	ip, r1
    c80c:	684f      	ldr	r7, [r1, #4]
    c80e:	f027 0703 	bic.w	r7, r7, #3
    c812:	f000 8095 	beq.w	c940 <_free_r+0x160>
    c816:	f016 0601 	ands.w	r6, r6, #1
    c81a:	604f      	str	r7, [r1, #4]
    c81c:	d05f      	beq.n	c8de <_free_r+0xfe>
    c81e:	2600      	movs	r6, #0
    c820:	19cc      	adds	r4, r1, r7
    c822:	6864      	ldr	r4, [r4, #4]
    c824:	f014 0f01 	tst.w	r4, #1
    c828:	d106      	bne.n	c838 <_free_r+0x58>
    c82a:	19db      	adds	r3, r3, r7
    c82c:	2e00      	cmp	r6, #0
    c82e:	d07a      	beq.n	c926 <_free_r+0x146>
    c830:	688c      	ldr	r4, [r1, #8]
    c832:	68c9      	ldr	r1, [r1, #12]
    c834:	608c      	str	r4, [r1, #8]
    c836:	60e1      	str	r1, [r4, #12]
    c838:	f043 0101 	orr.w	r1, r3, #1
    c83c:	50d3      	str	r3, [r2, r3]
    c83e:	6051      	str	r1, [r2, #4]
    c840:	2e00      	cmp	r6, #0
    c842:	d147      	bne.n	c8d4 <_free_r+0xf4>
    c844:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    c848:	d35b      	bcc.n	c902 <_free_r+0x122>
    c84a:	0a59      	lsrs	r1, r3, #9
    c84c:	2904      	cmp	r1, #4
    c84e:	bf9e      	ittt	ls
    c850:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    c854:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    c858:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    c85c:	d928      	bls.n	c8b0 <_free_r+0xd0>
    c85e:	2914      	cmp	r1, #20
    c860:	bf9c      	itt	ls
    c862:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    c866:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    c86a:	d921      	bls.n	c8b0 <_free_r+0xd0>
    c86c:	2954      	cmp	r1, #84	; 0x54
    c86e:	bf9e      	ittt	ls
    c870:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    c874:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    c878:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    c87c:	d918      	bls.n	c8b0 <_free_r+0xd0>
    c87e:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    c882:	bf9e      	ittt	ls
    c884:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    c888:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    c88c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    c890:	d90e      	bls.n	c8b0 <_free_r+0xd0>
    c892:	f240 5c54 	movw	ip, #1364	; 0x554
    c896:	4561      	cmp	r1, ip
    c898:	bf95      	itete	ls
    c89a:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    c89e:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    c8a2:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    c8a6:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    c8aa:	bf98      	it	ls
    c8ac:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    c8b0:	1904      	adds	r4, r0, r4
    c8b2:	68a1      	ldr	r1, [r4, #8]
    c8b4:	42a1      	cmp	r1, r4
    c8b6:	d103      	bne.n	c8c0 <_free_r+0xe0>
    c8b8:	e064      	b.n	c984 <_free_r+0x1a4>
    c8ba:	6889      	ldr	r1, [r1, #8]
    c8bc:	428c      	cmp	r4, r1
    c8be:	d004      	beq.n	c8ca <_free_r+0xea>
    c8c0:	6848      	ldr	r0, [r1, #4]
    c8c2:	f020 0003 	bic.w	r0, r0, #3
    c8c6:	4283      	cmp	r3, r0
    c8c8:	d3f7      	bcc.n	c8ba <_free_r+0xda>
    c8ca:	68cb      	ldr	r3, [r1, #12]
    c8cc:	60d3      	str	r3, [r2, #12]
    c8ce:	6091      	str	r1, [r2, #8]
    c8d0:	60ca      	str	r2, [r1, #12]
    c8d2:	609a      	str	r2, [r3, #8]
    c8d4:	4628      	mov	r0, r5
    c8d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    c8da:	f000 bff7 	b.w	d8cc <__malloc_unlock>
    c8de:	f854 4c08 	ldr.w	r4, [r4, #-8]
    c8e2:	f100 0c08 	add.w	ip, r0, #8
    c8e6:	1b12      	subs	r2, r2, r4
    c8e8:	191b      	adds	r3, r3, r4
    c8ea:	6894      	ldr	r4, [r2, #8]
    c8ec:	4564      	cmp	r4, ip
    c8ee:	d047      	beq.n	c980 <_free_r+0x1a0>
    c8f0:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    c8f4:	f8cc 4008 	str.w	r4, [ip, #8]
    c8f8:	f8c4 c00c 	str.w	ip, [r4, #12]
    c8fc:	e790      	b.n	c820 <_free_r+0x40>
    c8fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c902:	08db      	lsrs	r3, r3, #3
    c904:	f04f 0c01 	mov.w	ip, #1
    c908:	6846      	ldr	r6, [r0, #4]
    c90a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    c90e:	109b      	asrs	r3, r3, #2
    c910:	fa0c f303 	lsl.w	r3, ip, r3
    c914:	60d1      	str	r1, [r2, #12]
    c916:	688c      	ldr	r4, [r1, #8]
    c918:	ea46 0303 	orr.w	r3, r6, r3
    c91c:	6043      	str	r3, [r0, #4]
    c91e:	6094      	str	r4, [r2, #8]
    c920:	60e2      	str	r2, [r4, #12]
    c922:	608a      	str	r2, [r1, #8]
    c924:	e7d6      	b.n	c8d4 <_free_r+0xf4>
    c926:	688c      	ldr	r4, [r1, #8]
    c928:	4f1c      	ldr	r7, [pc, #112]	; (c99c <_free_r+0x1bc>)
    c92a:	42bc      	cmp	r4, r7
    c92c:	d181      	bne.n	c832 <_free_r+0x52>
    c92e:	50d3      	str	r3, [r2, r3]
    c930:	f043 0301 	orr.w	r3, r3, #1
    c934:	60e2      	str	r2, [r4, #12]
    c936:	60a2      	str	r2, [r4, #8]
    c938:	6053      	str	r3, [r2, #4]
    c93a:	6094      	str	r4, [r2, #8]
    c93c:	60d4      	str	r4, [r2, #12]
    c93e:	e7c9      	b.n	c8d4 <_free_r+0xf4>
    c940:	18fb      	adds	r3, r7, r3
    c942:	f016 0f01 	tst.w	r6, #1
    c946:	d107      	bne.n	c958 <_free_r+0x178>
    c948:	f854 1c08 	ldr.w	r1, [r4, #-8]
    c94c:	1a52      	subs	r2, r2, r1
    c94e:	185b      	adds	r3, r3, r1
    c950:	68d4      	ldr	r4, [r2, #12]
    c952:	6891      	ldr	r1, [r2, #8]
    c954:	60a1      	str	r1, [r4, #8]
    c956:	60cc      	str	r4, [r1, #12]
    c958:	f240 5184 	movw	r1, #1412	; 0x584
    c95c:	6082      	str	r2, [r0, #8]
    c95e:	f2c2 0100 	movt	r1, #8192	; 0x2000
    c962:	f043 0001 	orr.w	r0, r3, #1
    c966:	6050      	str	r0, [r2, #4]
    c968:	680a      	ldr	r2, [r1, #0]
    c96a:	4293      	cmp	r3, r2
    c96c:	d3b2      	bcc.n	c8d4 <_free_r+0xf4>
    c96e:	f240 53dc 	movw	r3, #1500	; 0x5dc
    c972:	4628      	mov	r0, r5
    c974:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c978:	6819      	ldr	r1, [r3, #0]
    c97a:	f7ff fedd 	bl	c738 <_malloc_trim_r>
    c97e:	e7a9      	b.n	c8d4 <_free_r+0xf4>
    c980:	2601      	movs	r6, #1
    c982:	e74d      	b.n	c820 <_free_r+0x40>
    c984:	2601      	movs	r6, #1
    c986:	6844      	ldr	r4, [r0, #4]
    c988:	ea4f 0cac 	mov.w	ip, ip, asr #2
    c98c:	460b      	mov	r3, r1
    c98e:	fa06 fc0c 	lsl.w	ip, r6, ip
    c992:	ea44 040c 	orr.w	r4, r4, ip
    c996:	6044      	str	r4, [r0, #4]
    c998:	e798      	b.n	c8cc <_free_r+0xec>
    c99a:	bf00      	nop
    c99c:	20000180 	.word	0x20000180

0000c9a0 <__sfvwrite_r>:
    c9a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c9a4:	6893      	ldr	r3, [r2, #8]
    c9a6:	b085      	sub	sp, #20
    c9a8:	4690      	mov	r8, r2
    c9aa:	460c      	mov	r4, r1
    c9ac:	9003      	str	r0, [sp, #12]
    c9ae:	2b00      	cmp	r3, #0
    c9b0:	d064      	beq.n	ca7c <__sfvwrite_r+0xdc>
    c9b2:	8988      	ldrh	r0, [r1, #12]
    c9b4:	fa1f fa80 	uxth.w	sl, r0
    c9b8:	f01a 0f08 	tst.w	sl, #8
    c9bc:	f000 80a0 	beq.w	cb00 <__sfvwrite_r+0x160>
    c9c0:	690b      	ldr	r3, [r1, #16]
    c9c2:	2b00      	cmp	r3, #0
    c9c4:	f000 809c 	beq.w	cb00 <__sfvwrite_r+0x160>
    c9c8:	f01a 0b02 	ands.w	fp, sl, #2
    c9cc:	f8d8 5000 	ldr.w	r5, [r8]
    c9d0:	bf1c      	itt	ne
    c9d2:	f04f 0a00 	movne.w	sl, #0
    c9d6:	4657      	movne	r7, sl
    c9d8:	d136      	bne.n	ca48 <__sfvwrite_r+0xa8>
    c9da:	f01a 0a01 	ands.w	sl, sl, #1
    c9de:	bf1d      	ittte	ne
    c9e0:	46dc      	movne	ip, fp
    c9e2:	46d9      	movne	r9, fp
    c9e4:	465f      	movne	r7, fp
    c9e6:	4656      	moveq	r6, sl
    c9e8:	d152      	bne.n	ca90 <__sfvwrite_r+0xf0>
    c9ea:	b326      	cbz	r6, ca36 <__sfvwrite_r+0x96>
    c9ec:	b280      	uxth	r0, r0
    c9ee:	68a7      	ldr	r7, [r4, #8]
    c9f0:	f410 7f00 	tst.w	r0, #512	; 0x200
    c9f4:	f000 808f 	beq.w	cb16 <__sfvwrite_r+0x176>
    c9f8:	42be      	cmp	r6, r7
    c9fa:	46bb      	mov	fp, r7
    c9fc:	f080 80a7 	bcs.w	cb4e <__sfvwrite_r+0x1ae>
    ca00:	6820      	ldr	r0, [r4, #0]
    ca02:	4637      	mov	r7, r6
    ca04:	46b3      	mov	fp, r6
    ca06:	465a      	mov	r2, fp
    ca08:	4651      	mov	r1, sl
    ca0a:	f000 fe97 	bl	d73c <memmove>
    ca0e:	68a2      	ldr	r2, [r4, #8]
    ca10:	6823      	ldr	r3, [r4, #0]
    ca12:	46b1      	mov	r9, r6
    ca14:	1bd7      	subs	r7, r2, r7
    ca16:	60a7      	str	r7, [r4, #8]
    ca18:	4637      	mov	r7, r6
    ca1a:	445b      	add	r3, fp
    ca1c:	6023      	str	r3, [r4, #0]
    ca1e:	f8d8 3008 	ldr.w	r3, [r8, #8]
    ca22:	ebc9 0606 	rsb	r6, r9, r6
    ca26:	44ca      	add	sl, r9
    ca28:	1bdf      	subs	r7, r3, r7
    ca2a:	f8c8 7008 	str.w	r7, [r8, #8]
    ca2e:	b32f      	cbz	r7, ca7c <__sfvwrite_r+0xdc>
    ca30:	89a0      	ldrh	r0, [r4, #12]
    ca32:	2e00      	cmp	r6, #0
    ca34:	d1da      	bne.n	c9ec <__sfvwrite_r+0x4c>
    ca36:	f8d5 a000 	ldr.w	sl, [r5]
    ca3a:	686e      	ldr	r6, [r5, #4]
    ca3c:	3508      	adds	r5, #8
    ca3e:	e7d4      	b.n	c9ea <__sfvwrite_r+0x4a>
    ca40:	f8d5 a000 	ldr.w	sl, [r5]
    ca44:	686f      	ldr	r7, [r5, #4]
    ca46:	3508      	adds	r5, #8
    ca48:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    ca4c:	bf34      	ite	cc
    ca4e:	463b      	movcc	r3, r7
    ca50:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    ca54:	4652      	mov	r2, sl
    ca56:	9803      	ldr	r0, [sp, #12]
    ca58:	2f00      	cmp	r7, #0
    ca5a:	d0f1      	beq.n	ca40 <__sfvwrite_r+0xa0>
    ca5c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    ca5e:	6a21      	ldr	r1, [r4, #32]
    ca60:	47b0      	blx	r6
    ca62:	2800      	cmp	r0, #0
    ca64:	4482      	add	sl, r0
    ca66:	ebc0 0707 	rsb	r7, r0, r7
    ca6a:	f340 80ec 	ble.w	cc46 <__sfvwrite_r+0x2a6>
    ca6e:	f8d8 3008 	ldr.w	r3, [r8, #8]
    ca72:	1a18      	subs	r0, r3, r0
    ca74:	f8c8 0008 	str.w	r0, [r8, #8]
    ca78:	2800      	cmp	r0, #0
    ca7a:	d1e5      	bne.n	ca48 <__sfvwrite_r+0xa8>
    ca7c:	2000      	movs	r0, #0
    ca7e:	b005      	add	sp, #20
    ca80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ca84:	f8d5 9000 	ldr.w	r9, [r5]
    ca88:	f04f 0c00 	mov.w	ip, #0
    ca8c:	686f      	ldr	r7, [r5, #4]
    ca8e:	3508      	adds	r5, #8
    ca90:	2f00      	cmp	r7, #0
    ca92:	d0f7      	beq.n	ca84 <__sfvwrite_r+0xe4>
    ca94:	f1bc 0f00 	cmp.w	ip, #0
    ca98:	f000 80b5 	beq.w	cc06 <__sfvwrite_r+0x266>
    ca9c:	6963      	ldr	r3, [r4, #20]
    ca9e:	45bb      	cmp	fp, r7
    caa0:	bf34      	ite	cc
    caa2:	46da      	movcc	sl, fp
    caa4:	46ba      	movcs	sl, r7
    caa6:	68a6      	ldr	r6, [r4, #8]
    caa8:	6820      	ldr	r0, [r4, #0]
    caaa:	6922      	ldr	r2, [r4, #16]
    caac:	199e      	adds	r6, r3, r6
    caae:	4290      	cmp	r0, r2
    cab0:	bf94      	ite	ls
    cab2:	2200      	movls	r2, #0
    cab4:	2201      	movhi	r2, #1
    cab6:	45b2      	cmp	sl, r6
    cab8:	bfd4      	ite	le
    caba:	2200      	movle	r2, #0
    cabc:	f002 0201 	andgt.w	r2, r2, #1
    cac0:	2a00      	cmp	r2, #0
    cac2:	f040 80ae 	bne.w	cc22 <__sfvwrite_r+0x282>
    cac6:	459a      	cmp	sl, r3
    cac8:	f2c0 8082 	blt.w	cbd0 <__sfvwrite_r+0x230>
    cacc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    cace:	464a      	mov	r2, r9
    cad0:	f8cd c004 	str.w	ip, [sp, #4]
    cad4:	9803      	ldr	r0, [sp, #12]
    cad6:	6a21      	ldr	r1, [r4, #32]
    cad8:	47b0      	blx	r6
    cada:	f8dd c004 	ldr.w	ip, [sp, #4]
    cade:	1e06      	subs	r6, r0, #0
    cae0:	f340 80b1 	ble.w	cc46 <__sfvwrite_r+0x2a6>
    cae4:	ebbb 0b06 	subs.w	fp, fp, r6
    cae8:	f000 8086 	beq.w	cbf8 <__sfvwrite_r+0x258>
    caec:	f8d8 3008 	ldr.w	r3, [r8, #8]
    caf0:	44b1      	add	r9, r6
    caf2:	1bbf      	subs	r7, r7, r6
    caf4:	1b9e      	subs	r6, r3, r6
    caf6:	f8c8 6008 	str.w	r6, [r8, #8]
    cafa:	2e00      	cmp	r6, #0
    cafc:	d1c8      	bne.n	ca90 <__sfvwrite_r+0xf0>
    cafe:	e7bd      	b.n	ca7c <__sfvwrite_r+0xdc>
    cb00:	9803      	ldr	r0, [sp, #12]
    cb02:	4621      	mov	r1, r4
    cb04:	f7fe fc1a 	bl	b33c <__swsetup_r>
    cb08:	2800      	cmp	r0, #0
    cb0a:	f040 80d4 	bne.w	ccb6 <__sfvwrite_r+0x316>
    cb0e:	89a0      	ldrh	r0, [r4, #12]
    cb10:	fa1f fa80 	uxth.w	sl, r0
    cb14:	e758      	b.n	c9c8 <__sfvwrite_r+0x28>
    cb16:	6820      	ldr	r0, [r4, #0]
    cb18:	46b9      	mov	r9, r7
    cb1a:	6923      	ldr	r3, [r4, #16]
    cb1c:	4298      	cmp	r0, r3
    cb1e:	bf94      	ite	ls
    cb20:	2300      	movls	r3, #0
    cb22:	2301      	movhi	r3, #1
    cb24:	42b7      	cmp	r7, r6
    cb26:	bf2c      	ite	cs
    cb28:	2300      	movcs	r3, #0
    cb2a:	f003 0301 	andcc.w	r3, r3, #1
    cb2e:	2b00      	cmp	r3, #0
    cb30:	f040 809d 	bne.w	cc6e <__sfvwrite_r+0x2ce>
    cb34:	6963      	ldr	r3, [r4, #20]
    cb36:	429e      	cmp	r6, r3
    cb38:	f0c0 808c 	bcc.w	cc54 <__sfvwrite_r+0x2b4>
    cb3c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    cb3e:	4652      	mov	r2, sl
    cb40:	9803      	ldr	r0, [sp, #12]
    cb42:	6a21      	ldr	r1, [r4, #32]
    cb44:	47b8      	blx	r7
    cb46:	1e07      	subs	r7, r0, #0
    cb48:	dd7d      	ble.n	cc46 <__sfvwrite_r+0x2a6>
    cb4a:	46b9      	mov	r9, r7
    cb4c:	e767      	b.n	ca1e <__sfvwrite_r+0x7e>
    cb4e:	f410 6f90 	tst.w	r0, #1152	; 0x480
    cb52:	bf08      	it	eq
    cb54:	6820      	ldreq	r0, [r4, #0]
    cb56:	f43f af56 	beq.w	ca06 <__sfvwrite_r+0x66>
    cb5a:	6962      	ldr	r2, [r4, #20]
    cb5c:	6921      	ldr	r1, [r4, #16]
    cb5e:	6823      	ldr	r3, [r4, #0]
    cb60:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    cb64:	1a5b      	subs	r3, r3, r1
    cb66:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    cb6a:	f103 0c01 	add.w	ip, r3, #1
    cb6e:	44b4      	add	ip, r6
    cb70:	ea4f 0969 	mov.w	r9, r9, asr #1
    cb74:	45e1      	cmp	r9, ip
    cb76:	464a      	mov	r2, r9
    cb78:	bf3c      	itt	cc
    cb7a:	46e1      	movcc	r9, ip
    cb7c:	464a      	movcc	r2, r9
    cb7e:	f410 6f80 	tst.w	r0, #1024	; 0x400
    cb82:	f000 8083 	beq.w	cc8c <__sfvwrite_r+0x2ec>
    cb86:	4611      	mov	r1, r2
    cb88:	9803      	ldr	r0, [sp, #12]
    cb8a:	9302      	str	r3, [sp, #8]
    cb8c:	f000 f9b8 	bl	cf00 <_malloc_r>
    cb90:	9b02      	ldr	r3, [sp, #8]
    cb92:	2800      	cmp	r0, #0
    cb94:	f000 8099 	beq.w	ccca <__sfvwrite_r+0x32a>
    cb98:	461a      	mov	r2, r3
    cb9a:	6921      	ldr	r1, [r4, #16]
    cb9c:	9302      	str	r3, [sp, #8]
    cb9e:	9001      	str	r0, [sp, #4]
    cba0:	f000 fd04 	bl	d5ac <memcpy>
    cba4:	89a2      	ldrh	r2, [r4, #12]
    cba6:	9b02      	ldr	r3, [sp, #8]
    cba8:	f8dd c004 	ldr.w	ip, [sp, #4]
    cbac:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    cbb0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    cbb4:	81a2      	strh	r2, [r4, #12]
    cbb6:	ebc3 0209 	rsb	r2, r3, r9
    cbba:	eb0c 0003 	add.w	r0, ip, r3
    cbbe:	4637      	mov	r7, r6
    cbc0:	46b3      	mov	fp, r6
    cbc2:	60a2      	str	r2, [r4, #8]
    cbc4:	f8c4 c010 	str.w	ip, [r4, #16]
    cbc8:	6020      	str	r0, [r4, #0]
    cbca:	f8c4 9014 	str.w	r9, [r4, #20]
    cbce:	e71a      	b.n	ca06 <__sfvwrite_r+0x66>
    cbd0:	4652      	mov	r2, sl
    cbd2:	4649      	mov	r1, r9
    cbd4:	4656      	mov	r6, sl
    cbd6:	f8cd c004 	str.w	ip, [sp, #4]
    cbda:	f000 fdaf 	bl	d73c <memmove>
    cbde:	68a2      	ldr	r2, [r4, #8]
    cbe0:	6823      	ldr	r3, [r4, #0]
    cbe2:	ebbb 0b06 	subs.w	fp, fp, r6
    cbe6:	ebca 0202 	rsb	r2, sl, r2
    cbea:	f8dd c004 	ldr.w	ip, [sp, #4]
    cbee:	4453      	add	r3, sl
    cbf0:	60a2      	str	r2, [r4, #8]
    cbf2:	6023      	str	r3, [r4, #0]
    cbf4:	f47f af7a 	bne.w	caec <__sfvwrite_r+0x14c>
    cbf8:	9803      	ldr	r0, [sp, #12]
    cbfa:	4621      	mov	r1, r4
    cbfc:	f7ff fbfc 	bl	c3f8 <_fflush_r>
    cc00:	bb08      	cbnz	r0, cc46 <__sfvwrite_r+0x2a6>
    cc02:	46dc      	mov	ip, fp
    cc04:	e772      	b.n	caec <__sfvwrite_r+0x14c>
    cc06:	4648      	mov	r0, r9
    cc08:	210a      	movs	r1, #10
    cc0a:	463a      	mov	r2, r7
    cc0c:	f000 fc94 	bl	d538 <memchr>
    cc10:	2800      	cmp	r0, #0
    cc12:	d04b      	beq.n	ccac <__sfvwrite_r+0x30c>
    cc14:	f100 0b01 	add.w	fp, r0, #1
    cc18:	f04f 0c01 	mov.w	ip, #1
    cc1c:	ebc9 0b0b 	rsb	fp, r9, fp
    cc20:	e73c      	b.n	ca9c <__sfvwrite_r+0xfc>
    cc22:	4649      	mov	r1, r9
    cc24:	4632      	mov	r2, r6
    cc26:	f8cd c004 	str.w	ip, [sp, #4]
    cc2a:	f000 fd87 	bl	d73c <memmove>
    cc2e:	6823      	ldr	r3, [r4, #0]
    cc30:	4621      	mov	r1, r4
    cc32:	9803      	ldr	r0, [sp, #12]
    cc34:	199b      	adds	r3, r3, r6
    cc36:	6023      	str	r3, [r4, #0]
    cc38:	f7ff fbde 	bl	c3f8 <_fflush_r>
    cc3c:	f8dd c004 	ldr.w	ip, [sp, #4]
    cc40:	2800      	cmp	r0, #0
    cc42:	f43f af4f 	beq.w	cae4 <__sfvwrite_r+0x144>
    cc46:	89a3      	ldrh	r3, [r4, #12]
    cc48:	f04f 30ff 	mov.w	r0, #4294967295
    cc4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    cc50:	81a3      	strh	r3, [r4, #12]
    cc52:	e714      	b.n	ca7e <__sfvwrite_r+0xde>
    cc54:	4632      	mov	r2, r6
    cc56:	4651      	mov	r1, sl
    cc58:	f000 fd70 	bl	d73c <memmove>
    cc5c:	68a2      	ldr	r2, [r4, #8]
    cc5e:	6823      	ldr	r3, [r4, #0]
    cc60:	4637      	mov	r7, r6
    cc62:	1b92      	subs	r2, r2, r6
    cc64:	46b1      	mov	r9, r6
    cc66:	199b      	adds	r3, r3, r6
    cc68:	60a2      	str	r2, [r4, #8]
    cc6a:	6023      	str	r3, [r4, #0]
    cc6c:	e6d7      	b.n	ca1e <__sfvwrite_r+0x7e>
    cc6e:	4651      	mov	r1, sl
    cc70:	463a      	mov	r2, r7
    cc72:	f000 fd63 	bl	d73c <memmove>
    cc76:	6823      	ldr	r3, [r4, #0]
    cc78:	9803      	ldr	r0, [sp, #12]
    cc7a:	4621      	mov	r1, r4
    cc7c:	19db      	adds	r3, r3, r7
    cc7e:	6023      	str	r3, [r4, #0]
    cc80:	f7ff fbba 	bl	c3f8 <_fflush_r>
    cc84:	2800      	cmp	r0, #0
    cc86:	f43f aeca 	beq.w	ca1e <__sfvwrite_r+0x7e>
    cc8a:	e7dc      	b.n	cc46 <__sfvwrite_r+0x2a6>
    cc8c:	9803      	ldr	r0, [sp, #12]
    cc8e:	9302      	str	r3, [sp, #8]
    cc90:	f001 faca 	bl	e228 <_realloc_r>
    cc94:	9b02      	ldr	r3, [sp, #8]
    cc96:	4684      	mov	ip, r0
    cc98:	2800      	cmp	r0, #0
    cc9a:	d18c      	bne.n	cbb6 <__sfvwrite_r+0x216>
    cc9c:	6921      	ldr	r1, [r4, #16]
    cc9e:	9803      	ldr	r0, [sp, #12]
    cca0:	f7ff fd9e 	bl	c7e0 <_free_r>
    cca4:	9903      	ldr	r1, [sp, #12]
    cca6:	230c      	movs	r3, #12
    cca8:	600b      	str	r3, [r1, #0]
    ccaa:	e7cc      	b.n	cc46 <__sfvwrite_r+0x2a6>
    ccac:	f107 0b01 	add.w	fp, r7, #1
    ccb0:	f04f 0c01 	mov.w	ip, #1
    ccb4:	e6f2      	b.n	ca9c <__sfvwrite_r+0xfc>
    ccb6:	9903      	ldr	r1, [sp, #12]
    ccb8:	2209      	movs	r2, #9
    ccba:	89a3      	ldrh	r3, [r4, #12]
    ccbc:	f04f 30ff 	mov.w	r0, #4294967295
    ccc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    ccc4:	600a      	str	r2, [r1, #0]
    ccc6:	81a3      	strh	r3, [r4, #12]
    ccc8:	e6d9      	b.n	ca7e <__sfvwrite_r+0xde>
    ccca:	9a03      	ldr	r2, [sp, #12]
    cccc:	230c      	movs	r3, #12
    ccce:	6013      	str	r3, [r2, #0]
    ccd0:	e7b9      	b.n	cc46 <__sfvwrite_r+0x2a6>
    ccd2:	bf00      	nop

0000ccd4 <_fwalk_reent>:
    ccd4:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    ccd8:	4607      	mov	r7, r0
    ccda:	468a      	mov	sl, r1
    ccdc:	f7ff fc48 	bl	c570 <__sfp_lock_acquire>
    cce0:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    cce4:	bf08      	it	eq
    cce6:	46b0      	moveq	r8, r6
    cce8:	d018      	beq.n	cd1c <_fwalk_reent+0x48>
    ccea:	f04f 0800 	mov.w	r8, #0
    ccee:	6875      	ldr	r5, [r6, #4]
    ccf0:	68b4      	ldr	r4, [r6, #8]
    ccf2:	3d01      	subs	r5, #1
    ccf4:	d40f      	bmi.n	cd16 <_fwalk_reent+0x42>
    ccf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    ccfa:	b14b      	cbz	r3, cd10 <_fwalk_reent+0x3c>
    ccfc:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    cd00:	4621      	mov	r1, r4
    cd02:	4638      	mov	r0, r7
    cd04:	f1b3 3fff 	cmp.w	r3, #4294967295
    cd08:	d002      	beq.n	cd10 <_fwalk_reent+0x3c>
    cd0a:	47d0      	blx	sl
    cd0c:	ea48 0800 	orr.w	r8, r8, r0
    cd10:	3468      	adds	r4, #104	; 0x68
    cd12:	3d01      	subs	r5, #1
    cd14:	d5ef      	bpl.n	ccf6 <_fwalk_reent+0x22>
    cd16:	6836      	ldr	r6, [r6, #0]
    cd18:	2e00      	cmp	r6, #0
    cd1a:	d1e8      	bne.n	ccee <_fwalk_reent+0x1a>
    cd1c:	f7ff fc2a 	bl	c574 <__sfp_lock_release>
    cd20:	4640      	mov	r0, r8
    cd22:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    cd26:	bf00      	nop

0000cd28 <_fwalk>:
    cd28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    cd2c:	4606      	mov	r6, r0
    cd2e:	4688      	mov	r8, r1
    cd30:	f7ff fc1e 	bl	c570 <__sfp_lock_acquire>
    cd34:	36d8      	adds	r6, #216	; 0xd8
    cd36:	bf08      	it	eq
    cd38:	4637      	moveq	r7, r6
    cd3a:	d015      	beq.n	cd68 <_fwalk+0x40>
    cd3c:	2700      	movs	r7, #0
    cd3e:	6875      	ldr	r5, [r6, #4]
    cd40:	68b4      	ldr	r4, [r6, #8]
    cd42:	3d01      	subs	r5, #1
    cd44:	d40d      	bmi.n	cd62 <_fwalk+0x3a>
    cd46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    cd4a:	b13b      	cbz	r3, cd5c <_fwalk+0x34>
    cd4c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    cd50:	4620      	mov	r0, r4
    cd52:	f1b3 3fff 	cmp.w	r3, #4294967295
    cd56:	d001      	beq.n	cd5c <_fwalk+0x34>
    cd58:	47c0      	blx	r8
    cd5a:	4307      	orrs	r7, r0
    cd5c:	3468      	adds	r4, #104	; 0x68
    cd5e:	3d01      	subs	r5, #1
    cd60:	d5f1      	bpl.n	cd46 <_fwalk+0x1e>
    cd62:	6836      	ldr	r6, [r6, #0]
    cd64:	2e00      	cmp	r6, #0
    cd66:	d1ea      	bne.n	cd3e <_fwalk+0x16>
    cd68:	f7ff fc04 	bl	c574 <__sfp_lock_release>
    cd6c:	4638      	mov	r0, r7
    cd6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    cd72:	bf00      	nop

0000cd74 <iswspace>:
    cd74:	28ff      	cmp	r0, #255	; 0xff
    cd76:	d809      	bhi.n	cd8c <iswspace+0x18>
    cd78:	f240 1364 	movw	r3, #356	; 0x164
    cd7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd80:	681b      	ldr	r3, [r3, #0]
    cd82:	18c0      	adds	r0, r0, r3
    cd84:	7840      	ldrb	r0, [r0, #1]
    cd86:	f000 0008 	and.w	r0, r0, #8
    cd8a:	4770      	bx	lr
    cd8c:	2000      	movs	r0, #0
    cd8e:	4770      	bx	lr

0000cd90 <__locale_charset>:
    cd90:	f641 5324 	movw	r3, #7460	; 0x1d24
    cd94:	f2c0 0301 	movt	r3, #1
    cd98:	6818      	ldr	r0, [r3, #0]
    cd9a:	4770      	bx	lr

0000cd9c <_localeconv_r>:
    cd9c:	4800      	ldr	r0, [pc, #0]	; (cda0 <_localeconv_r+0x4>)
    cd9e:	4770      	bx	lr
    cda0:	00011d28 	.word	0x00011d28

0000cda4 <localeconv>:
    cda4:	4800      	ldr	r0, [pc, #0]	; (cda8 <localeconv+0x4>)
    cda6:	4770      	bx	lr
    cda8:	00011d28 	.word	0x00011d28

0000cdac <_setlocale_r>:
    cdac:	b570      	push	{r4, r5, r6, lr}
    cdae:	4605      	mov	r5, r0
    cdb0:	460e      	mov	r6, r1
    cdb2:	4614      	mov	r4, r2
    cdb4:	b172      	cbz	r2, cdd4 <_setlocale_r+0x28>
    cdb6:	f641 21fc 	movw	r1, #6908	; 0x1afc
    cdba:	4610      	mov	r0, r2
    cdbc:	f2c0 0101 	movt	r1, #1
    cdc0:	f001 fcc8 	bl	e754 <strcmp>
    cdc4:	b958      	cbnz	r0, cdde <_setlocale_r+0x32>
    cdc6:	f641 20fc 	movw	r0, #6908	; 0x1afc
    cdca:	622c      	str	r4, [r5, #32]
    cdcc:	f2c0 0001 	movt	r0, #1
    cdd0:	61ee      	str	r6, [r5, #28]
    cdd2:	bd70      	pop	{r4, r5, r6, pc}
    cdd4:	f641 20fc 	movw	r0, #6908	; 0x1afc
    cdd8:	f2c0 0001 	movt	r0, #1
    cddc:	bd70      	pop	{r4, r5, r6, pc}
    cdde:	f641 3130 	movw	r1, #6960	; 0x1b30
    cde2:	4620      	mov	r0, r4
    cde4:	f2c0 0101 	movt	r1, #1
    cde8:	f001 fcb4 	bl	e754 <strcmp>
    cdec:	2800      	cmp	r0, #0
    cdee:	d0ea      	beq.n	cdc6 <_setlocale_r+0x1a>
    cdf0:	2000      	movs	r0, #0
    cdf2:	bd70      	pop	{r4, r5, r6, pc}

0000cdf4 <setlocale>:
    cdf4:	f240 036c 	movw	r3, #108	; 0x6c
    cdf8:	460a      	mov	r2, r1
    cdfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdfe:	4601      	mov	r1, r0
    ce00:	6818      	ldr	r0, [r3, #0]
    ce02:	e7d3      	b.n	cdac <_setlocale_r>

0000ce04 <__smakebuf_r>:
    ce04:	898b      	ldrh	r3, [r1, #12]
    ce06:	b5f0      	push	{r4, r5, r6, r7, lr}
    ce08:	460c      	mov	r4, r1
    ce0a:	b29a      	uxth	r2, r3
    ce0c:	b091      	sub	sp, #68	; 0x44
    ce0e:	f012 0f02 	tst.w	r2, #2
    ce12:	4605      	mov	r5, r0
    ce14:	d141      	bne.n	ce9a <__smakebuf_r+0x96>
    ce16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    ce1a:	2900      	cmp	r1, #0
    ce1c:	db18      	blt.n	ce50 <__smakebuf_r+0x4c>
    ce1e:	aa01      	add	r2, sp, #4
    ce20:	f003 f97a 	bl	10118 <_fstat_r>
    ce24:	2800      	cmp	r0, #0
    ce26:	db11      	blt.n	ce4c <__smakebuf_r+0x48>
    ce28:	9b02      	ldr	r3, [sp, #8]
    ce2a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    ce2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    ce32:	bf14      	ite	ne
    ce34:	2700      	movne	r7, #0
    ce36:	2701      	moveq	r7, #1
    ce38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    ce3c:	d040      	beq.n	cec0 <__smakebuf_r+0xbc>
    ce3e:	89a3      	ldrh	r3, [r4, #12]
    ce40:	f44f 6680 	mov.w	r6, #1024	; 0x400
    ce44:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    ce48:	81a3      	strh	r3, [r4, #12]
    ce4a:	e00b      	b.n	ce64 <__smakebuf_r+0x60>
    ce4c:	89a3      	ldrh	r3, [r4, #12]
    ce4e:	b29a      	uxth	r2, r3
    ce50:	f012 0f80 	tst.w	r2, #128	; 0x80
    ce54:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    ce58:	bf0c      	ite	eq
    ce5a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    ce5e:	2640      	movne	r6, #64	; 0x40
    ce60:	2700      	movs	r7, #0
    ce62:	81a3      	strh	r3, [r4, #12]
    ce64:	4628      	mov	r0, r5
    ce66:	4631      	mov	r1, r6
    ce68:	f000 f84a 	bl	cf00 <_malloc_r>
    ce6c:	b170      	cbz	r0, ce8c <__smakebuf_r+0x88>
    ce6e:	89a1      	ldrh	r1, [r4, #12]
    ce70:	f24c 52b9 	movw	r2, #50617	; 0xc5b9
    ce74:	f2c0 0200 	movt	r2, #0
    ce78:	6120      	str	r0, [r4, #16]
    ce7a:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    ce7e:	6166      	str	r6, [r4, #20]
    ce80:	62aa      	str	r2, [r5, #40]	; 0x28
    ce82:	81a1      	strh	r1, [r4, #12]
    ce84:	6020      	str	r0, [r4, #0]
    ce86:	b97f      	cbnz	r7, cea8 <__smakebuf_r+0xa4>
    ce88:	b011      	add	sp, #68	; 0x44
    ce8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    ce8c:	89a3      	ldrh	r3, [r4, #12]
    ce8e:	f413 7f00 	tst.w	r3, #512	; 0x200
    ce92:	d1f9      	bne.n	ce88 <__smakebuf_r+0x84>
    ce94:	f043 0302 	orr.w	r3, r3, #2
    ce98:	81a3      	strh	r3, [r4, #12]
    ce9a:	f104 0347 	add.w	r3, r4, #71	; 0x47
    ce9e:	6123      	str	r3, [r4, #16]
    cea0:	6023      	str	r3, [r4, #0]
    cea2:	2301      	movs	r3, #1
    cea4:	6163      	str	r3, [r4, #20]
    cea6:	e7ef      	b.n	ce88 <__smakebuf_r+0x84>
    cea8:	4628      	mov	r0, r5
    ceaa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    ceae:	f003 fcfb 	bl	108a8 <_isatty_r>
    ceb2:	2800      	cmp	r0, #0
    ceb4:	d0e8      	beq.n	ce88 <__smakebuf_r+0x84>
    ceb6:	89a3      	ldrh	r3, [r4, #12]
    ceb8:	f043 0301 	orr.w	r3, r3, #1
    cebc:	81a3      	strh	r3, [r4, #12]
    cebe:	e7e3      	b.n	ce88 <__smakebuf_r+0x84>
    cec0:	f24e 63cd 	movw	r3, #59085	; 0xe6cd
    cec4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    cec6:	f2c0 0300 	movt	r3, #0
    ceca:	429a      	cmp	r2, r3
    cecc:	d1b7      	bne.n	ce3e <__smakebuf_r+0x3a>
    cece:	89a2      	ldrh	r2, [r4, #12]
    ced0:	f44f 6380 	mov.w	r3, #1024	; 0x400
    ced4:	461e      	mov	r6, r3
    ced6:	6523      	str	r3, [r4, #80]	; 0x50
    ced8:	ea42 0303 	orr.w	r3, r2, r3
    cedc:	81a3      	strh	r3, [r4, #12]
    cede:	e7c1      	b.n	ce64 <__smakebuf_r+0x60>

0000cee0 <free>:
    cee0:	f240 036c 	movw	r3, #108	; 0x6c
    cee4:	4601      	mov	r1, r0
    cee6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ceea:	6818      	ldr	r0, [r3, #0]
    ceec:	f7ff bc78 	b.w	c7e0 <_free_r>

0000cef0 <malloc>:
    cef0:	f240 036c 	movw	r3, #108	; 0x6c
    cef4:	4601      	mov	r1, r0
    cef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cefa:	6818      	ldr	r0, [r3, #0]
    cefc:	f000 b800 	b.w	cf00 <_malloc_r>

0000cf00 <_malloc_r>:
    cf00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cf04:	f101 040b 	add.w	r4, r1, #11
    cf08:	2c16      	cmp	r4, #22
    cf0a:	b083      	sub	sp, #12
    cf0c:	4606      	mov	r6, r0
    cf0e:	d82f      	bhi.n	cf70 <_malloc_r+0x70>
    cf10:	2300      	movs	r3, #0
    cf12:	2410      	movs	r4, #16
    cf14:	428c      	cmp	r4, r1
    cf16:	bf2c      	ite	cs
    cf18:	4619      	movcs	r1, r3
    cf1a:	f043 0101 	orrcc.w	r1, r3, #1
    cf1e:	2900      	cmp	r1, #0
    cf20:	d130      	bne.n	cf84 <_malloc_r+0x84>
    cf22:	4630      	mov	r0, r6
    cf24:	f000 fcd0 	bl	d8c8 <__malloc_lock>
    cf28:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    cf2c:	d22e      	bcs.n	cf8c <_malloc_r+0x8c>
    cf2e:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    cf32:	f240 1578 	movw	r5, #376	; 0x178
    cf36:	f2c2 0500 	movt	r5, #8192	; 0x2000
    cf3a:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    cf3e:	68d3      	ldr	r3, [r2, #12]
    cf40:	4293      	cmp	r3, r2
    cf42:	f000 8206 	beq.w	d352 <_malloc_r+0x452>
    cf46:	685a      	ldr	r2, [r3, #4]
    cf48:	f103 0508 	add.w	r5, r3, #8
    cf4c:	68d9      	ldr	r1, [r3, #12]
    cf4e:	4630      	mov	r0, r6
    cf50:	f022 0c03 	bic.w	ip, r2, #3
    cf54:	689a      	ldr	r2, [r3, #8]
    cf56:	4463      	add	r3, ip
    cf58:	685c      	ldr	r4, [r3, #4]
    cf5a:	608a      	str	r2, [r1, #8]
    cf5c:	f044 0401 	orr.w	r4, r4, #1
    cf60:	60d1      	str	r1, [r2, #12]
    cf62:	605c      	str	r4, [r3, #4]
    cf64:	f000 fcb2 	bl	d8cc <__malloc_unlock>
    cf68:	4628      	mov	r0, r5
    cf6a:	b003      	add	sp, #12
    cf6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    cf70:	f024 0407 	bic.w	r4, r4, #7
    cf74:	0fe3      	lsrs	r3, r4, #31
    cf76:	428c      	cmp	r4, r1
    cf78:	bf2c      	ite	cs
    cf7a:	4619      	movcs	r1, r3
    cf7c:	f043 0101 	orrcc.w	r1, r3, #1
    cf80:	2900      	cmp	r1, #0
    cf82:	d0ce      	beq.n	cf22 <_malloc_r+0x22>
    cf84:	230c      	movs	r3, #12
    cf86:	2500      	movs	r5, #0
    cf88:	6033      	str	r3, [r6, #0]
    cf8a:	e7ed      	b.n	cf68 <_malloc_r+0x68>
    cf8c:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    cf90:	bf04      	itt	eq
    cf92:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    cf96:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    cf9a:	f040 8090 	bne.w	d0be <_malloc_r+0x1be>
    cf9e:	f240 1578 	movw	r5, #376	; 0x178
    cfa2:	f2c2 0500 	movt	r5, #8192	; 0x2000
    cfa6:	1828      	adds	r0, r5, r0
    cfa8:	68c3      	ldr	r3, [r0, #12]
    cfaa:	4298      	cmp	r0, r3
    cfac:	d106      	bne.n	cfbc <_malloc_r+0xbc>
    cfae:	e00d      	b.n	cfcc <_malloc_r+0xcc>
    cfb0:	2a00      	cmp	r2, #0
    cfb2:	f280 816f 	bge.w	d294 <_malloc_r+0x394>
    cfb6:	68db      	ldr	r3, [r3, #12]
    cfb8:	4298      	cmp	r0, r3
    cfba:	d007      	beq.n	cfcc <_malloc_r+0xcc>
    cfbc:	6859      	ldr	r1, [r3, #4]
    cfbe:	f021 0103 	bic.w	r1, r1, #3
    cfc2:	1b0a      	subs	r2, r1, r4
    cfc4:	2a0f      	cmp	r2, #15
    cfc6:	ddf3      	ble.n	cfb0 <_malloc_r+0xb0>
    cfc8:	f10e 3eff 	add.w	lr, lr, #4294967295
    cfcc:	f10e 0e01 	add.w	lr, lr, #1
    cfd0:	f240 1778 	movw	r7, #376	; 0x178
    cfd4:	f2c2 0700 	movt	r7, #8192	; 0x2000
    cfd8:	f107 0108 	add.w	r1, r7, #8
    cfdc:	688b      	ldr	r3, [r1, #8]
    cfde:	4299      	cmp	r1, r3
    cfe0:	bf08      	it	eq
    cfe2:	687a      	ldreq	r2, [r7, #4]
    cfe4:	d026      	beq.n	d034 <_malloc_r+0x134>
    cfe6:	685a      	ldr	r2, [r3, #4]
    cfe8:	f022 0c03 	bic.w	ip, r2, #3
    cfec:	ebc4 020c 	rsb	r2, r4, ip
    cff0:	2a0f      	cmp	r2, #15
    cff2:	f300 8194 	bgt.w	d31e <_malloc_r+0x41e>
    cff6:	2a00      	cmp	r2, #0
    cff8:	60c9      	str	r1, [r1, #12]
    cffa:	6089      	str	r1, [r1, #8]
    cffc:	f280 8099 	bge.w	d132 <_malloc_r+0x232>
    d000:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    d004:	f080 8165 	bcs.w	d2d2 <_malloc_r+0x3d2>
    d008:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    d00c:	f04f 0a01 	mov.w	sl, #1
    d010:	687a      	ldr	r2, [r7, #4]
    d012:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    d016:	ea4f 0cac 	mov.w	ip, ip, asr #2
    d01a:	fa0a fc0c 	lsl.w	ip, sl, ip
    d01e:	60d8      	str	r0, [r3, #12]
    d020:	f8d0 8008 	ldr.w	r8, [r0, #8]
    d024:	ea4c 0202 	orr.w	r2, ip, r2
    d028:	607a      	str	r2, [r7, #4]
    d02a:	f8c3 8008 	str.w	r8, [r3, #8]
    d02e:	f8c8 300c 	str.w	r3, [r8, #12]
    d032:	6083      	str	r3, [r0, #8]
    d034:	f04f 0c01 	mov.w	ip, #1
    d038:	ea4f 03ae 	mov.w	r3, lr, asr #2
    d03c:	fa0c fc03 	lsl.w	ip, ip, r3
    d040:	4594      	cmp	ip, r2
    d042:	f200 8082 	bhi.w	d14a <_malloc_r+0x24a>
    d046:	ea12 0f0c 	tst.w	r2, ip
    d04a:	d108      	bne.n	d05e <_malloc_r+0x15e>
    d04c:	f02e 0e03 	bic.w	lr, lr, #3
    d050:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    d054:	f10e 0e04 	add.w	lr, lr, #4
    d058:	ea12 0f0c 	tst.w	r2, ip
    d05c:	d0f8      	beq.n	d050 <_malloc_r+0x150>
    d05e:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    d062:	46f2      	mov	sl, lr
    d064:	46c8      	mov	r8, r9
    d066:	f8d8 300c 	ldr.w	r3, [r8, #12]
    d06a:	4598      	cmp	r8, r3
    d06c:	d107      	bne.n	d07e <_malloc_r+0x17e>
    d06e:	e168      	b.n	d342 <_malloc_r+0x442>
    d070:	2a00      	cmp	r2, #0
    d072:	f280 8178 	bge.w	d366 <_malloc_r+0x466>
    d076:	68db      	ldr	r3, [r3, #12]
    d078:	4598      	cmp	r8, r3
    d07a:	f000 8162 	beq.w	d342 <_malloc_r+0x442>
    d07e:	6858      	ldr	r0, [r3, #4]
    d080:	f020 0003 	bic.w	r0, r0, #3
    d084:	1b02      	subs	r2, r0, r4
    d086:	2a0f      	cmp	r2, #15
    d088:	ddf2      	ble.n	d070 <_malloc_r+0x170>
    d08a:	461d      	mov	r5, r3
    d08c:	191f      	adds	r7, r3, r4
    d08e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    d092:	f044 0e01 	orr.w	lr, r4, #1
    d096:	f855 4f08 	ldr.w	r4, [r5, #8]!
    d09a:	4630      	mov	r0, r6
    d09c:	50ba      	str	r2, [r7, r2]
    d09e:	f042 0201 	orr.w	r2, r2, #1
    d0a2:	f8c3 e004 	str.w	lr, [r3, #4]
    d0a6:	f8cc 4008 	str.w	r4, [ip, #8]
    d0aa:	f8c4 c00c 	str.w	ip, [r4, #12]
    d0ae:	608f      	str	r7, [r1, #8]
    d0b0:	60cf      	str	r7, [r1, #12]
    d0b2:	607a      	str	r2, [r7, #4]
    d0b4:	60b9      	str	r1, [r7, #8]
    d0b6:	60f9      	str	r1, [r7, #12]
    d0b8:	f000 fc08 	bl	d8cc <__malloc_unlock>
    d0bc:	e754      	b.n	cf68 <_malloc_r+0x68>
    d0be:	f1be 0f04 	cmp.w	lr, #4
    d0c2:	bf9e      	ittt	ls
    d0c4:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    d0c8:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    d0cc:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    d0d0:	f67f af65 	bls.w	cf9e <_malloc_r+0x9e>
    d0d4:	f1be 0f14 	cmp.w	lr, #20
    d0d8:	bf9c      	itt	ls
    d0da:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    d0de:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    d0e2:	f67f af5c 	bls.w	cf9e <_malloc_r+0x9e>
    d0e6:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    d0ea:	bf9e      	ittt	ls
    d0ec:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    d0f0:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    d0f4:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    d0f8:	f67f af51 	bls.w	cf9e <_malloc_r+0x9e>
    d0fc:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    d100:	bf9e      	ittt	ls
    d102:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    d106:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    d10a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    d10e:	f67f af46 	bls.w	cf9e <_malloc_r+0x9e>
    d112:	f240 5354 	movw	r3, #1364	; 0x554
    d116:	459e      	cmp	lr, r3
    d118:	bf95      	itete	ls
    d11a:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    d11e:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    d122:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    d126:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    d12a:	bf98      	it	ls
    d12c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    d130:	e735      	b.n	cf9e <_malloc_r+0x9e>
    d132:	eb03 020c 	add.w	r2, r3, ip
    d136:	f103 0508 	add.w	r5, r3, #8
    d13a:	4630      	mov	r0, r6
    d13c:	6853      	ldr	r3, [r2, #4]
    d13e:	f043 0301 	orr.w	r3, r3, #1
    d142:	6053      	str	r3, [r2, #4]
    d144:	f000 fbc2 	bl	d8cc <__malloc_unlock>
    d148:	e70e      	b.n	cf68 <_malloc_r+0x68>
    d14a:	f8d7 8008 	ldr.w	r8, [r7, #8]
    d14e:	f8d8 3004 	ldr.w	r3, [r8, #4]
    d152:	f023 0903 	bic.w	r9, r3, #3
    d156:	ebc4 0209 	rsb	r2, r4, r9
    d15a:	454c      	cmp	r4, r9
    d15c:	bf94      	ite	ls
    d15e:	2300      	movls	r3, #0
    d160:	2301      	movhi	r3, #1
    d162:	2a0f      	cmp	r2, #15
    d164:	bfd8      	it	le
    d166:	f043 0301 	orrle.w	r3, r3, #1
    d16a:	2b00      	cmp	r3, #0
    d16c:	f000 80a1 	beq.w	d2b2 <_malloc_r+0x3b2>
    d170:	f240 5bdc 	movw	fp, #1500	; 0x5dc
    d174:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    d178:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    d17c:	f8db 3000 	ldr.w	r3, [fp]
    d180:	3310      	adds	r3, #16
    d182:	191b      	adds	r3, r3, r4
    d184:	f1b2 3fff 	cmp.w	r2, #4294967295
    d188:	d006      	beq.n	d198 <_malloc_r+0x298>
    d18a:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    d18e:	331f      	adds	r3, #31
    d190:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    d194:	f023 031f 	bic.w	r3, r3, #31
    d198:	4619      	mov	r1, r3
    d19a:	4630      	mov	r0, r6
    d19c:	9301      	str	r3, [sp, #4]
    d19e:	f001 fa3d 	bl	e61c <_sbrk_r>
    d1a2:	9b01      	ldr	r3, [sp, #4]
    d1a4:	f1b0 3fff 	cmp.w	r0, #4294967295
    d1a8:	4682      	mov	sl, r0
    d1aa:	f000 80f4 	beq.w	d396 <_malloc_r+0x496>
    d1ae:	eb08 0109 	add.w	r1, r8, r9
    d1b2:	4281      	cmp	r1, r0
    d1b4:	f200 80ec 	bhi.w	d390 <_malloc_r+0x490>
    d1b8:	f8db 2004 	ldr.w	r2, [fp, #4]
    d1bc:	189a      	adds	r2, r3, r2
    d1be:	4551      	cmp	r1, sl
    d1c0:	f8cb 2004 	str.w	r2, [fp, #4]
    d1c4:	f000 8145 	beq.w	d452 <_malloc_r+0x552>
    d1c8:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    d1cc:	f240 1078 	movw	r0, #376	; 0x178
    d1d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    d1d4:	f1b5 3fff 	cmp.w	r5, #4294967295
    d1d8:	bf08      	it	eq
    d1da:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    d1de:	d003      	beq.n	d1e8 <_malloc_r+0x2e8>
    d1e0:	4452      	add	r2, sl
    d1e2:	1a51      	subs	r1, r2, r1
    d1e4:	f8cb 1004 	str.w	r1, [fp, #4]
    d1e8:	f01a 0507 	ands.w	r5, sl, #7
    d1ec:	4630      	mov	r0, r6
    d1ee:	bf17      	itett	ne
    d1f0:	f1c5 0508 	rsbne	r5, r5, #8
    d1f4:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    d1f8:	44aa      	addne	sl, r5
    d1fa:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    d1fe:	4453      	add	r3, sl
    d200:	051b      	lsls	r3, r3, #20
    d202:	0d1b      	lsrs	r3, r3, #20
    d204:	1aed      	subs	r5, r5, r3
    d206:	4629      	mov	r1, r5
    d208:	f001 fa08 	bl	e61c <_sbrk_r>
    d20c:	f1b0 3fff 	cmp.w	r0, #4294967295
    d210:	f000 812c 	beq.w	d46c <_malloc_r+0x56c>
    d214:	ebca 0100 	rsb	r1, sl, r0
    d218:	1949      	adds	r1, r1, r5
    d21a:	f041 0101 	orr.w	r1, r1, #1
    d21e:	f8db 2004 	ldr.w	r2, [fp, #4]
    d222:	f240 53dc 	movw	r3, #1500	; 0x5dc
    d226:	f8c7 a008 	str.w	sl, [r7, #8]
    d22a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d22e:	18aa      	adds	r2, r5, r2
    d230:	45b8      	cmp	r8, r7
    d232:	f8cb 2004 	str.w	r2, [fp, #4]
    d236:	f8ca 1004 	str.w	r1, [sl, #4]
    d23a:	d017      	beq.n	d26c <_malloc_r+0x36c>
    d23c:	f1b9 0f0f 	cmp.w	r9, #15
    d240:	f240 80df 	bls.w	d402 <_malloc_r+0x502>
    d244:	f1a9 010c 	sub.w	r1, r9, #12
    d248:	2505      	movs	r5, #5
    d24a:	f021 0107 	bic.w	r1, r1, #7
    d24e:	eb08 0001 	add.w	r0, r8, r1
    d252:	290f      	cmp	r1, #15
    d254:	6085      	str	r5, [r0, #8]
    d256:	6045      	str	r5, [r0, #4]
    d258:	f8d8 0004 	ldr.w	r0, [r8, #4]
    d25c:	f000 0001 	and.w	r0, r0, #1
    d260:	ea41 0000 	orr.w	r0, r1, r0
    d264:	f8c8 0004 	str.w	r0, [r8, #4]
    d268:	f200 80ac 	bhi.w	d3c4 <_malloc_r+0x4c4>
    d26c:	46d0      	mov	r8, sl
    d26e:	f240 53dc 	movw	r3, #1500	; 0x5dc
    d272:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    d276:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d27a:	428a      	cmp	r2, r1
    d27c:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    d280:	bf88      	it	hi
    d282:	62da      	strhi	r2, [r3, #44]	; 0x2c
    d284:	f240 53dc 	movw	r3, #1500	; 0x5dc
    d288:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d28c:	428a      	cmp	r2, r1
    d28e:	bf88      	it	hi
    d290:	631a      	strhi	r2, [r3, #48]	; 0x30
    d292:	e082      	b.n	d39a <_malloc_r+0x49a>
    d294:	185c      	adds	r4, r3, r1
    d296:	689a      	ldr	r2, [r3, #8]
    d298:	68d9      	ldr	r1, [r3, #12]
    d29a:	4630      	mov	r0, r6
    d29c:	6866      	ldr	r6, [r4, #4]
    d29e:	f103 0508 	add.w	r5, r3, #8
    d2a2:	608a      	str	r2, [r1, #8]
    d2a4:	f046 0301 	orr.w	r3, r6, #1
    d2a8:	60d1      	str	r1, [r2, #12]
    d2aa:	6063      	str	r3, [r4, #4]
    d2ac:	f000 fb0e 	bl	d8cc <__malloc_unlock>
    d2b0:	e65a      	b.n	cf68 <_malloc_r+0x68>
    d2b2:	eb08 0304 	add.w	r3, r8, r4
    d2b6:	f042 0201 	orr.w	r2, r2, #1
    d2ba:	f044 0401 	orr.w	r4, r4, #1
    d2be:	4630      	mov	r0, r6
    d2c0:	f8c8 4004 	str.w	r4, [r8, #4]
    d2c4:	f108 0508 	add.w	r5, r8, #8
    d2c8:	605a      	str	r2, [r3, #4]
    d2ca:	60bb      	str	r3, [r7, #8]
    d2cc:	f000 fafe 	bl	d8cc <__malloc_unlock>
    d2d0:	e64a      	b.n	cf68 <_malloc_r+0x68>
    d2d2:	ea4f 225c 	mov.w	r2, ip, lsr #9
    d2d6:	2a04      	cmp	r2, #4
    d2d8:	d954      	bls.n	d384 <_malloc_r+0x484>
    d2da:	2a14      	cmp	r2, #20
    d2dc:	f200 8089 	bhi.w	d3f2 <_malloc_r+0x4f2>
    d2e0:	325b      	adds	r2, #91	; 0x5b
    d2e2:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    d2e6:	44a8      	add	r8, r5
    d2e8:	f240 1778 	movw	r7, #376	; 0x178
    d2ec:	f2c2 0700 	movt	r7, #8192	; 0x2000
    d2f0:	f8d8 0008 	ldr.w	r0, [r8, #8]
    d2f4:	4540      	cmp	r0, r8
    d2f6:	d103      	bne.n	d300 <_malloc_r+0x400>
    d2f8:	e06f      	b.n	d3da <_malloc_r+0x4da>
    d2fa:	6880      	ldr	r0, [r0, #8]
    d2fc:	4580      	cmp	r8, r0
    d2fe:	d004      	beq.n	d30a <_malloc_r+0x40a>
    d300:	6842      	ldr	r2, [r0, #4]
    d302:	f022 0203 	bic.w	r2, r2, #3
    d306:	4594      	cmp	ip, r2
    d308:	d3f7      	bcc.n	d2fa <_malloc_r+0x3fa>
    d30a:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    d30e:	f8c3 c00c 	str.w	ip, [r3, #12]
    d312:	6098      	str	r0, [r3, #8]
    d314:	687a      	ldr	r2, [r7, #4]
    d316:	60c3      	str	r3, [r0, #12]
    d318:	f8cc 3008 	str.w	r3, [ip, #8]
    d31c:	e68a      	b.n	d034 <_malloc_r+0x134>
    d31e:	191f      	adds	r7, r3, r4
    d320:	4630      	mov	r0, r6
    d322:	f044 0401 	orr.w	r4, r4, #1
    d326:	60cf      	str	r7, [r1, #12]
    d328:	605c      	str	r4, [r3, #4]
    d32a:	f103 0508 	add.w	r5, r3, #8
    d32e:	50ba      	str	r2, [r7, r2]
    d330:	f042 0201 	orr.w	r2, r2, #1
    d334:	608f      	str	r7, [r1, #8]
    d336:	607a      	str	r2, [r7, #4]
    d338:	60b9      	str	r1, [r7, #8]
    d33a:	60f9      	str	r1, [r7, #12]
    d33c:	f000 fac6 	bl	d8cc <__malloc_unlock>
    d340:	e612      	b.n	cf68 <_malloc_r+0x68>
    d342:	f10a 0a01 	add.w	sl, sl, #1
    d346:	f01a 0f03 	tst.w	sl, #3
    d34a:	d05f      	beq.n	d40c <_malloc_r+0x50c>
    d34c:	f103 0808 	add.w	r8, r3, #8
    d350:	e689      	b.n	d066 <_malloc_r+0x166>
    d352:	f103 0208 	add.w	r2, r3, #8
    d356:	68d3      	ldr	r3, [r2, #12]
    d358:	429a      	cmp	r2, r3
    d35a:	bf08      	it	eq
    d35c:	f10e 0e02 	addeq.w	lr, lr, #2
    d360:	f43f ae36 	beq.w	cfd0 <_malloc_r+0xd0>
    d364:	e5ef      	b.n	cf46 <_malloc_r+0x46>
    d366:	461d      	mov	r5, r3
    d368:	1819      	adds	r1, r3, r0
    d36a:	68da      	ldr	r2, [r3, #12]
    d36c:	4630      	mov	r0, r6
    d36e:	f855 3f08 	ldr.w	r3, [r5, #8]!
    d372:	684c      	ldr	r4, [r1, #4]
    d374:	6093      	str	r3, [r2, #8]
    d376:	f044 0401 	orr.w	r4, r4, #1
    d37a:	60da      	str	r2, [r3, #12]
    d37c:	604c      	str	r4, [r1, #4]
    d37e:	f000 faa5 	bl	d8cc <__malloc_unlock>
    d382:	e5f1      	b.n	cf68 <_malloc_r+0x68>
    d384:	ea4f 129c 	mov.w	r2, ip, lsr #6
    d388:	3238      	adds	r2, #56	; 0x38
    d38a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    d38e:	e7aa      	b.n	d2e6 <_malloc_r+0x3e6>
    d390:	45b8      	cmp	r8, r7
    d392:	f43f af11 	beq.w	d1b8 <_malloc_r+0x2b8>
    d396:	f8d7 8008 	ldr.w	r8, [r7, #8]
    d39a:	f8d8 2004 	ldr.w	r2, [r8, #4]
    d39e:	f022 0203 	bic.w	r2, r2, #3
    d3a2:	4294      	cmp	r4, r2
    d3a4:	bf94      	ite	ls
    d3a6:	2300      	movls	r3, #0
    d3a8:	2301      	movhi	r3, #1
    d3aa:	1b12      	subs	r2, r2, r4
    d3ac:	2a0f      	cmp	r2, #15
    d3ae:	bfd8      	it	le
    d3b0:	f043 0301 	orrle.w	r3, r3, #1
    d3b4:	2b00      	cmp	r3, #0
    d3b6:	f43f af7c 	beq.w	d2b2 <_malloc_r+0x3b2>
    d3ba:	4630      	mov	r0, r6
    d3bc:	2500      	movs	r5, #0
    d3be:	f000 fa85 	bl	d8cc <__malloc_unlock>
    d3c2:	e5d1      	b.n	cf68 <_malloc_r+0x68>
    d3c4:	f108 0108 	add.w	r1, r8, #8
    d3c8:	4630      	mov	r0, r6
    d3ca:	9301      	str	r3, [sp, #4]
    d3cc:	f7ff fa08 	bl	c7e0 <_free_r>
    d3d0:	9b01      	ldr	r3, [sp, #4]
    d3d2:	f8d7 8008 	ldr.w	r8, [r7, #8]
    d3d6:	685a      	ldr	r2, [r3, #4]
    d3d8:	e749      	b.n	d26e <_malloc_r+0x36e>
    d3da:	f04f 0a01 	mov.w	sl, #1
    d3de:	f8d7 8004 	ldr.w	r8, [r7, #4]
    d3e2:	1092      	asrs	r2, r2, #2
    d3e4:	4684      	mov	ip, r0
    d3e6:	fa0a f202 	lsl.w	r2, sl, r2
    d3ea:	ea48 0202 	orr.w	r2, r8, r2
    d3ee:	607a      	str	r2, [r7, #4]
    d3f0:	e78d      	b.n	d30e <_malloc_r+0x40e>
    d3f2:	2a54      	cmp	r2, #84	; 0x54
    d3f4:	d824      	bhi.n	d440 <_malloc_r+0x540>
    d3f6:	ea4f 321c 	mov.w	r2, ip, lsr #12
    d3fa:	326e      	adds	r2, #110	; 0x6e
    d3fc:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    d400:	e771      	b.n	d2e6 <_malloc_r+0x3e6>
    d402:	2301      	movs	r3, #1
    d404:	46d0      	mov	r8, sl
    d406:	f8ca 3004 	str.w	r3, [sl, #4]
    d40a:	e7c6      	b.n	d39a <_malloc_r+0x49a>
    d40c:	464a      	mov	r2, r9
    d40e:	f01e 0f03 	tst.w	lr, #3
    d412:	4613      	mov	r3, r2
    d414:	f10e 3eff 	add.w	lr, lr, #4294967295
    d418:	d033      	beq.n	d482 <_malloc_r+0x582>
    d41a:	f853 2908 	ldr.w	r2, [r3], #-8
    d41e:	429a      	cmp	r2, r3
    d420:	d0f5      	beq.n	d40e <_malloc_r+0x50e>
    d422:	687b      	ldr	r3, [r7, #4]
    d424:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    d428:	459c      	cmp	ip, r3
    d42a:	f63f ae8e 	bhi.w	d14a <_malloc_r+0x24a>
    d42e:	f1bc 0f00 	cmp.w	ip, #0
    d432:	f43f ae8a 	beq.w	d14a <_malloc_r+0x24a>
    d436:	ea1c 0f03 	tst.w	ip, r3
    d43a:	d027      	beq.n	d48c <_malloc_r+0x58c>
    d43c:	46d6      	mov	lr, sl
    d43e:	e60e      	b.n	d05e <_malloc_r+0x15e>
    d440:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    d444:	d815      	bhi.n	d472 <_malloc_r+0x572>
    d446:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    d44a:	3277      	adds	r2, #119	; 0x77
    d44c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    d450:	e749      	b.n	d2e6 <_malloc_r+0x3e6>
    d452:	0508      	lsls	r0, r1, #20
    d454:	0d00      	lsrs	r0, r0, #20
    d456:	2800      	cmp	r0, #0
    d458:	f47f aeb6 	bne.w	d1c8 <_malloc_r+0x2c8>
    d45c:	f8d7 8008 	ldr.w	r8, [r7, #8]
    d460:	444b      	add	r3, r9
    d462:	f043 0301 	orr.w	r3, r3, #1
    d466:	f8c8 3004 	str.w	r3, [r8, #4]
    d46a:	e700      	b.n	d26e <_malloc_r+0x36e>
    d46c:	2101      	movs	r1, #1
    d46e:	2500      	movs	r5, #0
    d470:	e6d5      	b.n	d21e <_malloc_r+0x31e>
    d472:	f240 5054 	movw	r0, #1364	; 0x554
    d476:	4282      	cmp	r2, r0
    d478:	d90d      	bls.n	d496 <_malloc_r+0x596>
    d47a:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    d47e:	227e      	movs	r2, #126	; 0x7e
    d480:	e731      	b.n	d2e6 <_malloc_r+0x3e6>
    d482:	687b      	ldr	r3, [r7, #4]
    d484:	ea23 030c 	bic.w	r3, r3, ip
    d488:	607b      	str	r3, [r7, #4]
    d48a:	e7cb      	b.n	d424 <_malloc_r+0x524>
    d48c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    d490:	f10a 0a04 	add.w	sl, sl, #4
    d494:	e7cf      	b.n	d436 <_malloc_r+0x536>
    d496:	ea4f 429c 	mov.w	r2, ip, lsr #18
    d49a:	327c      	adds	r2, #124	; 0x7c
    d49c:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    d4a0:	e721      	b.n	d2e6 <_malloc_r+0x3e6>
    d4a2:	bf00      	nop

0000d4a4 <_mbrtowc_r>:
    d4a4:	b530      	push	{r4, r5, lr}
    d4a6:	b083      	sub	sp, #12
    d4a8:	4605      	mov	r5, r0
    d4aa:	4694      	mov	ip, r2
    d4ac:	9c06      	ldr	r4, [sp, #24]
    d4ae:	b15a      	cbz	r2, d4c8 <_mbrtowc_r+0x24>
    d4b0:	9400      	str	r4, [sp, #0]
    d4b2:	f000 f825 	bl	d500 <_mbtowc_r>
    d4b6:	f1b0 3fff 	cmp.w	r0, #4294967295
    d4ba:	d103      	bne.n	d4c4 <_mbrtowc_r+0x20>
    d4bc:	2300      	movs	r3, #0
    d4be:	6023      	str	r3, [r4, #0]
    d4c0:	238a      	movs	r3, #138	; 0x8a
    d4c2:	602b      	str	r3, [r5, #0]
    d4c4:	b003      	add	sp, #12
    d4c6:	bd30      	pop	{r4, r5, pc}
    d4c8:	f641 3230 	movw	r2, #6960	; 0x1b30
    d4cc:	4661      	mov	r1, ip
    d4ce:	f2c0 0201 	movt	r2, #1
    d4d2:	2301      	movs	r3, #1
    d4d4:	9400      	str	r4, [sp, #0]
    d4d6:	f000 f813 	bl	d500 <_mbtowc_r>
    d4da:	e7ec      	b.n	d4b6 <_mbrtowc_r+0x12>

0000d4dc <mbrtowc>:
    d4dc:	b530      	push	{r4, r5, lr}
    d4de:	f240 046c 	movw	r4, #108	; 0x6c
    d4e2:	b083      	sub	sp, #12
    d4e4:	f2c2 0400 	movt	r4, #8192	; 0x2000
    d4e8:	4605      	mov	r5, r0
    d4ea:	468e      	mov	lr, r1
    d4ec:	4694      	mov	ip, r2
    d4ee:	9300      	str	r3, [sp, #0]
    d4f0:	6820      	ldr	r0, [r4, #0]
    d4f2:	4629      	mov	r1, r5
    d4f4:	4672      	mov	r2, lr
    d4f6:	4663      	mov	r3, ip
    d4f8:	f7ff ffd4 	bl	d4a4 <_mbrtowc_r>
    d4fc:	b003      	add	sp, #12
    d4fe:	bd30      	pop	{r4, r5, pc}

0000d500 <_mbtowc_r>:
    d500:	b082      	sub	sp, #8
    d502:	4608      	mov	r0, r1
    d504:	b1a1      	cbz	r1, d530 <_mbtowc_r+0x30>
    d506:	1e11      	subs	r1, r2, #0
    d508:	bf18      	it	ne
    d50a:	2101      	movne	r1, #1
    d50c:	2b00      	cmp	r3, #0
    d50e:	bf14      	ite	ne
    d510:	2300      	movne	r3, #0
    d512:	f001 0301 	andeq.w	r3, r1, #1
    d516:	b943      	cbnz	r3, d52a <_mbtowc_r+0x2a>
    d518:	b162      	cbz	r2, d534 <_mbtowc_r+0x34>
    d51a:	7813      	ldrb	r3, [r2, #0]
    d51c:	6003      	str	r3, [r0, #0]
    d51e:	7810      	ldrb	r0, [r2, #0]
    d520:	3800      	subs	r0, #0
    d522:	bf18      	it	ne
    d524:	2001      	movne	r0, #1
    d526:	b002      	add	sp, #8
    d528:	4770      	bx	lr
    d52a:	f06f 0001 	mvn.w	r0, #1
    d52e:	e7fa      	b.n	d526 <_mbtowc_r+0x26>
    d530:	a801      	add	r0, sp, #4
    d532:	e7e8      	b.n	d506 <_mbtowc_r+0x6>
    d534:	4610      	mov	r0, r2
    d536:	e7f6      	b.n	d526 <_mbtowc_r+0x26>

0000d538 <memchr>:
    d538:	f010 0f03 	tst.w	r0, #3
    d53c:	b2c9      	uxtb	r1, r1
    d53e:	b410      	push	{r4}
    d540:	d010      	beq.n	d564 <memchr+0x2c>
    d542:	2a00      	cmp	r2, #0
    d544:	d02f      	beq.n	d5a6 <memchr+0x6e>
    d546:	7803      	ldrb	r3, [r0, #0]
    d548:	428b      	cmp	r3, r1
    d54a:	d02a      	beq.n	d5a2 <memchr+0x6a>
    d54c:	3a01      	subs	r2, #1
    d54e:	e005      	b.n	d55c <memchr+0x24>
    d550:	2a00      	cmp	r2, #0
    d552:	d028      	beq.n	d5a6 <memchr+0x6e>
    d554:	7803      	ldrb	r3, [r0, #0]
    d556:	3a01      	subs	r2, #1
    d558:	428b      	cmp	r3, r1
    d55a:	d022      	beq.n	d5a2 <memchr+0x6a>
    d55c:	3001      	adds	r0, #1
    d55e:	f010 0f03 	tst.w	r0, #3
    d562:	d1f5      	bne.n	d550 <memchr+0x18>
    d564:	2a03      	cmp	r2, #3
    d566:	d911      	bls.n	d58c <memchr+0x54>
    d568:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    d56c:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    d570:	6803      	ldr	r3, [r0, #0]
    d572:	ea84 0303 	eor.w	r3, r4, r3
    d576:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    d57a:	ea2c 0303 	bic.w	r3, ip, r3
    d57e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    d582:	d103      	bne.n	d58c <memchr+0x54>
    d584:	3a04      	subs	r2, #4
    d586:	3004      	adds	r0, #4
    d588:	2a03      	cmp	r2, #3
    d58a:	d8f1      	bhi.n	d570 <memchr+0x38>
    d58c:	b15a      	cbz	r2, d5a6 <memchr+0x6e>
    d58e:	7803      	ldrb	r3, [r0, #0]
    d590:	428b      	cmp	r3, r1
    d592:	d006      	beq.n	d5a2 <memchr+0x6a>
    d594:	3a01      	subs	r2, #1
    d596:	b132      	cbz	r2, d5a6 <memchr+0x6e>
    d598:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    d59c:	3a01      	subs	r2, #1
    d59e:	428b      	cmp	r3, r1
    d5a0:	d1f9      	bne.n	d596 <memchr+0x5e>
    d5a2:	bc10      	pop	{r4}
    d5a4:	4770      	bx	lr
    d5a6:	2000      	movs	r0, #0
    d5a8:	e7fb      	b.n	d5a2 <memchr+0x6a>
    d5aa:	bf00      	nop

0000d5ac <memcpy>:
    d5ac:	2a03      	cmp	r2, #3
    d5ae:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    d5b2:	d80b      	bhi.n	d5cc <memcpy+0x20>
    d5b4:	b13a      	cbz	r2, d5c6 <memcpy+0x1a>
    d5b6:	2300      	movs	r3, #0
    d5b8:	f811 c003 	ldrb.w	ip, [r1, r3]
    d5bc:	f800 c003 	strb.w	ip, [r0, r3]
    d5c0:	3301      	adds	r3, #1
    d5c2:	4293      	cmp	r3, r2
    d5c4:	d1f8      	bne.n	d5b8 <memcpy+0xc>
    d5c6:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    d5ca:	4770      	bx	lr
    d5cc:	1882      	adds	r2, r0, r2
    d5ce:	460c      	mov	r4, r1
    d5d0:	4603      	mov	r3, r0
    d5d2:	e003      	b.n	d5dc <memcpy+0x30>
    d5d4:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    d5d8:	f803 1c01 	strb.w	r1, [r3, #-1]
    d5dc:	f003 0603 	and.w	r6, r3, #3
    d5e0:	4619      	mov	r1, r3
    d5e2:	46a4      	mov	ip, r4
    d5e4:	3301      	adds	r3, #1
    d5e6:	3401      	adds	r4, #1
    d5e8:	2e00      	cmp	r6, #0
    d5ea:	d1f3      	bne.n	d5d4 <memcpy+0x28>
    d5ec:	f01c 0403 	ands.w	r4, ip, #3
    d5f0:	4663      	mov	r3, ip
    d5f2:	bf08      	it	eq
    d5f4:	ebc1 0c02 	rsbeq	ip, r1, r2
    d5f8:	d068      	beq.n	d6cc <memcpy+0x120>
    d5fa:	4265      	negs	r5, r4
    d5fc:	f1c4 0a04 	rsb	sl, r4, #4
    d600:	eb0c 0705 	add.w	r7, ip, r5
    d604:	4633      	mov	r3, r6
    d606:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    d60a:	f85c 6005 	ldr.w	r6, [ip, r5]
    d60e:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    d612:	1a55      	subs	r5, r2, r1
    d614:	e008      	b.n	d628 <memcpy+0x7c>
    d616:	f857 4f04 	ldr.w	r4, [r7, #4]!
    d61a:	4626      	mov	r6, r4
    d61c:	fa04 f40a 	lsl.w	r4, r4, sl
    d620:	ea49 0404 	orr.w	r4, r9, r4
    d624:	50cc      	str	r4, [r1, r3]
    d626:	3304      	adds	r3, #4
    d628:	185c      	adds	r4, r3, r1
    d62a:	2d03      	cmp	r5, #3
    d62c:	fa26 f908 	lsr.w	r9, r6, r8
    d630:	f1a5 0504 	sub.w	r5, r5, #4
    d634:	eb0c 0603 	add.w	r6, ip, r3
    d638:	dced      	bgt.n	d616 <memcpy+0x6a>
    d63a:	2300      	movs	r3, #0
    d63c:	e002      	b.n	d644 <memcpy+0x98>
    d63e:	5cf1      	ldrb	r1, [r6, r3]
    d640:	54e1      	strb	r1, [r4, r3]
    d642:	3301      	adds	r3, #1
    d644:	1919      	adds	r1, r3, r4
    d646:	4291      	cmp	r1, r2
    d648:	d3f9      	bcc.n	d63e <memcpy+0x92>
    d64a:	e7bc      	b.n	d5c6 <memcpy+0x1a>
    d64c:	f853 4c40 	ldr.w	r4, [r3, #-64]
    d650:	f841 4c40 	str.w	r4, [r1, #-64]
    d654:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    d658:	f841 4c3c 	str.w	r4, [r1, #-60]
    d65c:	f853 4c38 	ldr.w	r4, [r3, #-56]
    d660:	f841 4c38 	str.w	r4, [r1, #-56]
    d664:	f853 4c34 	ldr.w	r4, [r3, #-52]
    d668:	f841 4c34 	str.w	r4, [r1, #-52]
    d66c:	f853 4c30 	ldr.w	r4, [r3, #-48]
    d670:	f841 4c30 	str.w	r4, [r1, #-48]
    d674:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    d678:	f841 4c2c 	str.w	r4, [r1, #-44]
    d67c:	f853 4c28 	ldr.w	r4, [r3, #-40]
    d680:	f841 4c28 	str.w	r4, [r1, #-40]
    d684:	f853 4c24 	ldr.w	r4, [r3, #-36]
    d688:	f841 4c24 	str.w	r4, [r1, #-36]
    d68c:	f853 4c20 	ldr.w	r4, [r3, #-32]
    d690:	f841 4c20 	str.w	r4, [r1, #-32]
    d694:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    d698:	f841 4c1c 	str.w	r4, [r1, #-28]
    d69c:	f853 4c18 	ldr.w	r4, [r3, #-24]
    d6a0:	f841 4c18 	str.w	r4, [r1, #-24]
    d6a4:	f853 4c14 	ldr.w	r4, [r3, #-20]
    d6a8:	f841 4c14 	str.w	r4, [r1, #-20]
    d6ac:	f853 4c10 	ldr.w	r4, [r3, #-16]
    d6b0:	f841 4c10 	str.w	r4, [r1, #-16]
    d6b4:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    d6b8:	f841 4c0c 	str.w	r4, [r1, #-12]
    d6bc:	f853 4c08 	ldr.w	r4, [r3, #-8]
    d6c0:	f841 4c08 	str.w	r4, [r1, #-8]
    d6c4:	f853 4c04 	ldr.w	r4, [r3, #-4]
    d6c8:	f841 4c04 	str.w	r4, [r1, #-4]
    d6cc:	461c      	mov	r4, r3
    d6ce:	460d      	mov	r5, r1
    d6d0:	3340      	adds	r3, #64	; 0x40
    d6d2:	3140      	adds	r1, #64	; 0x40
    d6d4:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    d6d8:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    d6dc:	dcb6      	bgt.n	d64c <memcpy+0xa0>
    d6de:	4621      	mov	r1, r4
    d6e0:	462b      	mov	r3, r5
    d6e2:	1b54      	subs	r4, r2, r5
    d6e4:	e00f      	b.n	d706 <memcpy+0x15a>
    d6e6:	f851 5c10 	ldr.w	r5, [r1, #-16]
    d6ea:	f843 5c10 	str.w	r5, [r3, #-16]
    d6ee:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    d6f2:	f843 5c0c 	str.w	r5, [r3, #-12]
    d6f6:	f851 5c08 	ldr.w	r5, [r1, #-8]
    d6fa:	f843 5c08 	str.w	r5, [r3, #-8]
    d6fe:	f851 5c04 	ldr.w	r5, [r1, #-4]
    d702:	f843 5c04 	str.w	r5, [r3, #-4]
    d706:	2c0f      	cmp	r4, #15
    d708:	460d      	mov	r5, r1
    d70a:	469c      	mov	ip, r3
    d70c:	f101 0110 	add.w	r1, r1, #16
    d710:	f103 0310 	add.w	r3, r3, #16
    d714:	f1a4 0410 	sub.w	r4, r4, #16
    d718:	dce5      	bgt.n	d6e6 <memcpy+0x13a>
    d71a:	ebcc 0102 	rsb	r1, ip, r2
    d71e:	2300      	movs	r3, #0
    d720:	e003      	b.n	d72a <memcpy+0x17e>
    d722:	58ec      	ldr	r4, [r5, r3]
    d724:	f84c 4003 	str.w	r4, [ip, r3]
    d728:	3304      	adds	r3, #4
    d72a:	195e      	adds	r6, r3, r5
    d72c:	2903      	cmp	r1, #3
    d72e:	eb03 040c 	add.w	r4, r3, ip
    d732:	f1a1 0104 	sub.w	r1, r1, #4
    d736:	dcf4      	bgt.n	d722 <memcpy+0x176>
    d738:	e77f      	b.n	d63a <memcpy+0x8e>
    d73a:	bf00      	nop

0000d73c <memmove>:
    d73c:	4288      	cmp	r0, r1
    d73e:	468c      	mov	ip, r1
    d740:	b470      	push	{r4, r5, r6}
    d742:	4605      	mov	r5, r0
    d744:	4614      	mov	r4, r2
    d746:	d90e      	bls.n	d766 <memmove+0x2a>
    d748:	188b      	adds	r3, r1, r2
    d74a:	4298      	cmp	r0, r3
    d74c:	d20b      	bcs.n	d766 <memmove+0x2a>
    d74e:	b142      	cbz	r2, d762 <memmove+0x26>
    d750:	ebc2 0c03 	rsb	ip, r2, r3
    d754:	4601      	mov	r1, r0
    d756:	1e53      	subs	r3, r2, #1
    d758:	f81c 2003 	ldrb.w	r2, [ip, r3]
    d75c:	54ca      	strb	r2, [r1, r3]
    d75e:	3b01      	subs	r3, #1
    d760:	d2fa      	bcs.n	d758 <memmove+0x1c>
    d762:	bc70      	pop	{r4, r5, r6}
    d764:	4770      	bx	lr
    d766:	2a0f      	cmp	r2, #15
    d768:	d809      	bhi.n	d77e <memmove+0x42>
    d76a:	2c00      	cmp	r4, #0
    d76c:	d0f9      	beq.n	d762 <memmove+0x26>
    d76e:	2300      	movs	r3, #0
    d770:	f81c 2003 	ldrb.w	r2, [ip, r3]
    d774:	54ea      	strb	r2, [r5, r3]
    d776:	3301      	adds	r3, #1
    d778:	42a3      	cmp	r3, r4
    d77a:	d1f9      	bne.n	d770 <memmove+0x34>
    d77c:	e7f1      	b.n	d762 <memmove+0x26>
    d77e:	ea41 0300 	orr.w	r3, r1, r0
    d782:	f013 0f03 	tst.w	r3, #3
    d786:	d1f0      	bne.n	d76a <memmove+0x2e>
    d788:	4694      	mov	ip, r2
    d78a:	460c      	mov	r4, r1
    d78c:	4603      	mov	r3, r0
    d78e:	6825      	ldr	r5, [r4, #0]
    d790:	f1ac 0c10 	sub.w	ip, ip, #16
    d794:	601d      	str	r5, [r3, #0]
    d796:	6865      	ldr	r5, [r4, #4]
    d798:	605d      	str	r5, [r3, #4]
    d79a:	68a5      	ldr	r5, [r4, #8]
    d79c:	609d      	str	r5, [r3, #8]
    d79e:	68e5      	ldr	r5, [r4, #12]
    d7a0:	3410      	adds	r4, #16
    d7a2:	60dd      	str	r5, [r3, #12]
    d7a4:	3310      	adds	r3, #16
    d7a6:	f1bc 0f0f 	cmp.w	ip, #15
    d7aa:	d8f0      	bhi.n	d78e <memmove+0x52>
    d7ac:	3a10      	subs	r2, #16
    d7ae:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    d7b2:	f10c 0501 	add.w	r5, ip, #1
    d7b6:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    d7ba:	012d      	lsls	r5, r5, #4
    d7bc:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    d7c0:	eb01 0c05 	add.w	ip, r1, r5
    d7c4:	1945      	adds	r5, r0, r5
    d7c6:	2e03      	cmp	r6, #3
    d7c8:	4634      	mov	r4, r6
    d7ca:	d9ce      	bls.n	d76a <memmove+0x2e>
    d7cc:	2300      	movs	r3, #0
    d7ce:	f85c 2003 	ldr.w	r2, [ip, r3]
    d7d2:	50ea      	str	r2, [r5, r3]
    d7d4:	3304      	adds	r3, #4
    d7d6:	1af2      	subs	r2, r6, r3
    d7d8:	2a03      	cmp	r2, #3
    d7da:	d8f8      	bhi.n	d7ce <memmove+0x92>
    d7dc:	3e04      	subs	r6, #4
    d7de:	08b3      	lsrs	r3, r6, #2
    d7e0:	1c5a      	adds	r2, r3, #1
    d7e2:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    d7e6:	0092      	lsls	r2, r2, #2
    d7e8:	4494      	add	ip, r2
    d7ea:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    d7ee:	18ad      	adds	r5, r5, r2
    d7f0:	e7bb      	b.n	d76a <memmove+0x2e>
    d7f2:	bf00      	nop

0000d7f4 <memset>:
    d7f4:	2a03      	cmp	r2, #3
    d7f6:	b2c9      	uxtb	r1, r1
    d7f8:	b430      	push	{r4, r5}
    d7fa:	d807      	bhi.n	d80c <memset+0x18>
    d7fc:	b122      	cbz	r2, d808 <memset+0x14>
    d7fe:	2300      	movs	r3, #0
    d800:	54c1      	strb	r1, [r0, r3]
    d802:	3301      	adds	r3, #1
    d804:	4293      	cmp	r3, r2
    d806:	d1fb      	bne.n	d800 <memset+0xc>
    d808:	bc30      	pop	{r4, r5}
    d80a:	4770      	bx	lr
    d80c:	eb00 0c02 	add.w	ip, r0, r2
    d810:	4603      	mov	r3, r0
    d812:	e001      	b.n	d818 <memset+0x24>
    d814:	f803 1c01 	strb.w	r1, [r3, #-1]
    d818:	f003 0403 	and.w	r4, r3, #3
    d81c:	461a      	mov	r2, r3
    d81e:	3301      	adds	r3, #1
    d820:	2c00      	cmp	r4, #0
    d822:	d1f7      	bne.n	d814 <memset+0x20>
    d824:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    d828:	ebc2 040c 	rsb	r4, r2, ip
    d82c:	fb03 f301 	mul.w	r3, r3, r1
    d830:	e01f      	b.n	d872 <memset+0x7e>
    d832:	f842 3c40 	str.w	r3, [r2, #-64]
    d836:	f842 3c3c 	str.w	r3, [r2, #-60]
    d83a:	f842 3c38 	str.w	r3, [r2, #-56]
    d83e:	f842 3c34 	str.w	r3, [r2, #-52]
    d842:	f842 3c30 	str.w	r3, [r2, #-48]
    d846:	f842 3c2c 	str.w	r3, [r2, #-44]
    d84a:	f842 3c28 	str.w	r3, [r2, #-40]
    d84e:	f842 3c24 	str.w	r3, [r2, #-36]
    d852:	f842 3c20 	str.w	r3, [r2, #-32]
    d856:	f842 3c1c 	str.w	r3, [r2, #-28]
    d85a:	f842 3c18 	str.w	r3, [r2, #-24]
    d85e:	f842 3c14 	str.w	r3, [r2, #-20]
    d862:	f842 3c10 	str.w	r3, [r2, #-16]
    d866:	f842 3c0c 	str.w	r3, [r2, #-12]
    d86a:	f842 3c08 	str.w	r3, [r2, #-8]
    d86e:	f842 3c04 	str.w	r3, [r2, #-4]
    d872:	4615      	mov	r5, r2
    d874:	3240      	adds	r2, #64	; 0x40
    d876:	2c3f      	cmp	r4, #63	; 0x3f
    d878:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    d87c:	dcd9      	bgt.n	d832 <memset+0x3e>
    d87e:	462a      	mov	r2, r5
    d880:	ebc5 040c 	rsb	r4, r5, ip
    d884:	e007      	b.n	d896 <memset+0xa2>
    d886:	f842 3c10 	str.w	r3, [r2, #-16]
    d88a:	f842 3c0c 	str.w	r3, [r2, #-12]
    d88e:	f842 3c08 	str.w	r3, [r2, #-8]
    d892:	f842 3c04 	str.w	r3, [r2, #-4]
    d896:	4615      	mov	r5, r2
    d898:	3210      	adds	r2, #16
    d89a:	2c0f      	cmp	r4, #15
    d89c:	f1a4 0410 	sub.w	r4, r4, #16
    d8a0:	dcf1      	bgt.n	d886 <memset+0x92>
    d8a2:	462a      	mov	r2, r5
    d8a4:	ebc5 050c 	rsb	r5, r5, ip
    d8a8:	e001      	b.n	d8ae <memset+0xba>
    d8aa:	f842 3c04 	str.w	r3, [r2, #-4]
    d8ae:	4614      	mov	r4, r2
    d8b0:	3204      	adds	r2, #4
    d8b2:	2d03      	cmp	r5, #3
    d8b4:	f1a5 0504 	sub.w	r5, r5, #4
    d8b8:	dcf7      	bgt.n	d8aa <memset+0xb6>
    d8ba:	e001      	b.n	d8c0 <memset+0xcc>
    d8bc:	f804 1b01 	strb.w	r1, [r4], #1
    d8c0:	4564      	cmp	r4, ip
    d8c2:	d3fb      	bcc.n	d8bc <memset+0xc8>
    d8c4:	e7a0      	b.n	d808 <memset+0x14>
    d8c6:	bf00      	nop

0000d8c8 <__malloc_lock>:
    d8c8:	4770      	bx	lr
    d8ca:	bf00      	nop

0000d8cc <__malloc_unlock>:
    d8cc:	4770      	bx	lr
    d8ce:	bf00      	nop

0000d8d0 <__hi0bits>:
    d8d0:	0c02      	lsrs	r2, r0, #16
    d8d2:	4603      	mov	r3, r0
    d8d4:	0412      	lsls	r2, r2, #16
    d8d6:	b1b2      	cbz	r2, d906 <__hi0bits+0x36>
    d8d8:	2000      	movs	r0, #0
    d8da:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    d8de:	d101      	bne.n	d8e4 <__hi0bits+0x14>
    d8e0:	3008      	adds	r0, #8
    d8e2:	021b      	lsls	r3, r3, #8
    d8e4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    d8e8:	d101      	bne.n	d8ee <__hi0bits+0x1e>
    d8ea:	3004      	adds	r0, #4
    d8ec:	011b      	lsls	r3, r3, #4
    d8ee:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    d8f2:	d101      	bne.n	d8f8 <__hi0bits+0x28>
    d8f4:	3002      	adds	r0, #2
    d8f6:	009b      	lsls	r3, r3, #2
    d8f8:	2b00      	cmp	r3, #0
    d8fa:	db03      	blt.n	d904 <__hi0bits+0x34>
    d8fc:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    d900:	d004      	beq.n	d90c <__hi0bits+0x3c>
    d902:	3001      	adds	r0, #1
    d904:	4770      	bx	lr
    d906:	0403      	lsls	r3, r0, #16
    d908:	2010      	movs	r0, #16
    d90a:	e7e6      	b.n	d8da <__hi0bits+0xa>
    d90c:	2020      	movs	r0, #32
    d90e:	4770      	bx	lr

0000d910 <__lo0bits>:
    d910:	6803      	ldr	r3, [r0, #0]
    d912:	4602      	mov	r2, r0
    d914:	f013 0007 	ands.w	r0, r3, #7
    d918:	d009      	beq.n	d92e <__lo0bits+0x1e>
    d91a:	f013 0f01 	tst.w	r3, #1
    d91e:	d121      	bne.n	d964 <__lo0bits+0x54>
    d920:	f013 0f02 	tst.w	r3, #2
    d924:	d122      	bne.n	d96c <__lo0bits+0x5c>
    d926:	089b      	lsrs	r3, r3, #2
    d928:	2002      	movs	r0, #2
    d92a:	6013      	str	r3, [r2, #0]
    d92c:	4770      	bx	lr
    d92e:	b299      	uxth	r1, r3
    d930:	b909      	cbnz	r1, d936 <__lo0bits+0x26>
    d932:	0c1b      	lsrs	r3, r3, #16
    d934:	2010      	movs	r0, #16
    d936:	f013 0fff 	tst.w	r3, #255	; 0xff
    d93a:	d101      	bne.n	d940 <__lo0bits+0x30>
    d93c:	3008      	adds	r0, #8
    d93e:	0a1b      	lsrs	r3, r3, #8
    d940:	f013 0f0f 	tst.w	r3, #15
    d944:	d101      	bne.n	d94a <__lo0bits+0x3a>
    d946:	3004      	adds	r0, #4
    d948:	091b      	lsrs	r3, r3, #4
    d94a:	f013 0f03 	tst.w	r3, #3
    d94e:	d101      	bne.n	d954 <__lo0bits+0x44>
    d950:	3002      	adds	r0, #2
    d952:	089b      	lsrs	r3, r3, #2
    d954:	f013 0f01 	tst.w	r3, #1
    d958:	d102      	bne.n	d960 <__lo0bits+0x50>
    d95a:	085b      	lsrs	r3, r3, #1
    d95c:	d004      	beq.n	d968 <__lo0bits+0x58>
    d95e:	3001      	adds	r0, #1
    d960:	6013      	str	r3, [r2, #0]
    d962:	4770      	bx	lr
    d964:	2000      	movs	r0, #0
    d966:	4770      	bx	lr
    d968:	2020      	movs	r0, #32
    d96a:	4770      	bx	lr
    d96c:	085b      	lsrs	r3, r3, #1
    d96e:	2001      	movs	r0, #1
    d970:	6013      	str	r3, [r2, #0]
    d972:	4770      	bx	lr

0000d974 <__mcmp>:
    d974:	4603      	mov	r3, r0
    d976:	690a      	ldr	r2, [r1, #16]
    d978:	6900      	ldr	r0, [r0, #16]
    d97a:	b410      	push	{r4}
    d97c:	1a80      	subs	r0, r0, r2
    d97e:	d111      	bne.n	d9a4 <__mcmp+0x30>
    d980:	3204      	adds	r2, #4
    d982:	f103 0c14 	add.w	ip, r3, #20
    d986:	0092      	lsls	r2, r2, #2
    d988:	189b      	adds	r3, r3, r2
    d98a:	1889      	adds	r1, r1, r2
    d98c:	3104      	adds	r1, #4
    d98e:	3304      	adds	r3, #4
    d990:	f853 4c04 	ldr.w	r4, [r3, #-4]
    d994:	3b04      	subs	r3, #4
    d996:	f851 2c04 	ldr.w	r2, [r1, #-4]
    d99a:	3904      	subs	r1, #4
    d99c:	4294      	cmp	r4, r2
    d99e:	d103      	bne.n	d9a8 <__mcmp+0x34>
    d9a0:	459c      	cmp	ip, r3
    d9a2:	d3f5      	bcc.n	d990 <__mcmp+0x1c>
    d9a4:	bc10      	pop	{r4}
    d9a6:	4770      	bx	lr
    d9a8:	bf38      	it	cc
    d9aa:	f04f 30ff 	movcc.w	r0, #4294967295
    d9ae:	d3f9      	bcc.n	d9a4 <__mcmp+0x30>
    d9b0:	2001      	movs	r0, #1
    d9b2:	e7f7      	b.n	d9a4 <__mcmp+0x30>

0000d9b4 <__ulp>:
    d9b4:	f240 0300 	movw	r3, #0
    d9b8:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    d9bc:	ea01 0303 	and.w	r3, r1, r3
    d9c0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    d9c4:	2b00      	cmp	r3, #0
    d9c6:	dd02      	ble.n	d9ce <__ulp+0x1a>
    d9c8:	4619      	mov	r1, r3
    d9ca:	2000      	movs	r0, #0
    d9cc:	4770      	bx	lr
    d9ce:	425b      	negs	r3, r3
    d9d0:	151b      	asrs	r3, r3, #20
    d9d2:	2b13      	cmp	r3, #19
    d9d4:	dd0e      	ble.n	d9f4 <__ulp+0x40>
    d9d6:	3b14      	subs	r3, #20
    d9d8:	2b1e      	cmp	r3, #30
    d9da:	dd03      	ble.n	d9e4 <__ulp+0x30>
    d9dc:	2301      	movs	r3, #1
    d9de:	2100      	movs	r1, #0
    d9e0:	4618      	mov	r0, r3
    d9e2:	4770      	bx	lr
    d9e4:	2201      	movs	r2, #1
    d9e6:	f1c3 031f 	rsb	r3, r3, #31
    d9ea:	2100      	movs	r1, #0
    d9ec:	fa12 f303 	lsls.w	r3, r2, r3
    d9f0:	4618      	mov	r0, r3
    d9f2:	4770      	bx	lr
    d9f4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    d9f8:	2000      	movs	r0, #0
    d9fa:	fa52 f103 	asrs.w	r1, r2, r3
    d9fe:	4770      	bx	lr

0000da00 <__b2d>:
    da00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    da04:	6904      	ldr	r4, [r0, #16]
    da06:	f100 0614 	add.w	r6, r0, #20
    da0a:	460f      	mov	r7, r1
    da0c:	3404      	adds	r4, #4
    da0e:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    da12:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    da16:	46a0      	mov	r8, r4
    da18:	4628      	mov	r0, r5
    da1a:	f7ff ff59 	bl	d8d0 <__hi0bits>
    da1e:	280a      	cmp	r0, #10
    da20:	f1c0 0320 	rsb	r3, r0, #32
    da24:	603b      	str	r3, [r7, #0]
    da26:	dc14      	bgt.n	da52 <__b2d+0x52>
    da28:	42a6      	cmp	r6, r4
    da2a:	f1c0 030b 	rsb	r3, r0, #11
    da2e:	d237      	bcs.n	daa0 <__b2d+0xa0>
    da30:	f854 1c04 	ldr.w	r1, [r4, #-4]
    da34:	40d9      	lsrs	r1, r3
    da36:	fa25 fc03 	lsr.w	ip, r5, r3
    da3a:	3015      	adds	r0, #21
    da3c:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    da40:	4085      	lsls	r5, r0
    da42:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    da46:	ea41 0205 	orr.w	r2, r1, r5
    da4a:	4610      	mov	r0, r2
    da4c:	4619      	mov	r1, r3
    da4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    da52:	42a6      	cmp	r6, r4
    da54:	d320      	bcc.n	da98 <__b2d+0x98>
    da56:	2100      	movs	r1, #0
    da58:	380b      	subs	r0, #11
    da5a:	bf02      	ittt	eq
    da5c:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    da60:	460a      	moveq	r2, r1
    da62:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    da66:	d0f0      	beq.n	da4a <__b2d+0x4a>
    da68:	42b4      	cmp	r4, r6
    da6a:	f1c0 0320 	rsb	r3, r0, #32
    da6e:	d919      	bls.n	daa4 <__b2d+0xa4>
    da70:	f854 4c04 	ldr.w	r4, [r4, #-4]
    da74:	40dc      	lsrs	r4, r3
    da76:	4085      	lsls	r5, r0
    da78:	fa21 fc03 	lsr.w	ip, r1, r3
    da7c:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    da80:	fa11 f000 	lsls.w	r0, r1, r0
    da84:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    da88:	ea44 0200 	orr.w	r2, r4, r0
    da8c:	ea45 030c 	orr.w	r3, r5, ip
    da90:	4610      	mov	r0, r2
    da92:	4619      	mov	r1, r3
    da94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    da98:	f854 1c04 	ldr.w	r1, [r4, #-4]
    da9c:	3c04      	subs	r4, #4
    da9e:	e7db      	b.n	da58 <__b2d+0x58>
    daa0:	2100      	movs	r1, #0
    daa2:	e7c8      	b.n	da36 <__b2d+0x36>
    daa4:	2400      	movs	r4, #0
    daa6:	e7e6      	b.n	da76 <__b2d+0x76>

0000daa8 <__ratio>:
    daa8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    daac:	b083      	sub	sp, #12
    daae:	460e      	mov	r6, r1
    dab0:	a901      	add	r1, sp, #4
    dab2:	4607      	mov	r7, r0
    dab4:	f7ff ffa4 	bl	da00 <__b2d>
    dab8:	460d      	mov	r5, r1
    daba:	4604      	mov	r4, r0
    dabc:	4669      	mov	r1, sp
    dabe:	4630      	mov	r0, r6
    dac0:	f7ff ff9e 	bl	da00 <__b2d>
    dac4:	f8dd c004 	ldr.w	ip, [sp, #4]
    dac8:	46a9      	mov	r9, r5
    daca:	46a0      	mov	r8, r4
    dacc:	460b      	mov	r3, r1
    dace:	4602      	mov	r2, r0
    dad0:	6931      	ldr	r1, [r6, #16]
    dad2:	4616      	mov	r6, r2
    dad4:	6938      	ldr	r0, [r7, #16]
    dad6:	461f      	mov	r7, r3
    dad8:	1a40      	subs	r0, r0, r1
    dada:	9900      	ldr	r1, [sp, #0]
    dadc:	ebc1 010c 	rsb	r1, r1, ip
    dae0:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    dae4:	2900      	cmp	r1, #0
    dae6:	bfc9      	itett	gt
    dae8:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    daec:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    daf0:	4624      	movgt	r4, r4
    daf2:	464d      	movgt	r5, r9
    daf4:	bfdc      	itt	le
    daf6:	4612      	movle	r2, r2
    daf8:	463b      	movle	r3, r7
    dafa:	4620      	mov	r0, r4
    dafc:	4629      	mov	r1, r5
    dafe:	f7f9 f8ab 	bl	6c58 <__aeabi_ddiv>
    db02:	b003      	add	sp, #12
    db04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0000db08 <_mprec_log10>:
    db08:	2817      	cmp	r0, #23
    db0a:	b510      	push	{r4, lr}
    db0c:	4604      	mov	r4, r0
    db0e:	dd0e      	ble.n	db2e <_mprec_log10+0x26>
    db10:	f240 0100 	movw	r1, #0
    db14:	2000      	movs	r0, #0
    db16:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    db1a:	f240 0300 	movw	r3, #0
    db1e:	2200      	movs	r2, #0
    db20:	f2c4 0324 	movt	r3, #16420	; 0x4024
    db24:	f7f8 ff6e 	bl	6a04 <__aeabi_dmul>
    db28:	3c01      	subs	r4, #1
    db2a:	d1f6      	bne.n	db1a <_mprec_log10+0x12>
    db2c:	bd10      	pop	{r4, pc}
    db2e:	f641 5368 	movw	r3, #7528	; 0x1d68
    db32:	f2c0 0301 	movt	r3, #1
    db36:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    db3a:	e9d3 0100 	ldrd	r0, r1, [r3]
    db3e:	bd10      	pop	{r4, pc}

0000db40 <__copybits>:
    db40:	6913      	ldr	r3, [r2, #16]
    db42:	3901      	subs	r1, #1
    db44:	f102 0c14 	add.w	ip, r2, #20
    db48:	b410      	push	{r4}
    db4a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    db4e:	114c      	asrs	r4, r1, #5
    db50:	3214      	adds	r2, #20
    db52:	3401      	adds	r4, #1
    db54:	4594      	cmp	ip, r2
    db56:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    db5a:	d20f      	bcs.n	db7c <__copybits+0x3c>
    db5c:	2300      	movs	r3, #0
    db5e:	f85c 1003 	ldr.w	r1, [ip, r3]
    db62:	50c1      	str	r1, [r0, r3]
    db64:	3304      	adds	r3, #4
    db66:	eb03 010c 	add.w	r1, r3, ip
    db6a:	428a      	cmp	r2, r1
    db6c:	d8f7      	bhi.n	db5e <__copybits+0x1e>
    db6e:	ea6f 0c0c 	mvn.w	ip, ip
    db72:	4462      	add	r2, ip
    db74:	f022 0203 	bic.w	r2, r2, #3
    db78:	3204      	adds	r2, #4
    db7a:	1880      	adds	r0, r0, r2
    db7c:	4284      	cmp	r4, r0
    db7e:	d904      	bls.n	db8a <__copybits+0x4a>
    db80:	2300      	movs	r3, #0
    db82:	f840 3b04 	str.w	r3, [r0], #4
    db86:	4284      	cmp	r4, r0
    db88:	d8fb      	bhi.n	db82 <__copybits+0x42>
    db8a:	bc10      	pop	{r4}
    db8c:	4770      	bx	lr
    db8e:	bf00      	nop

0000db90 <__any_on>:
    db90:	6902      	ldr	r2, [r0, #16]
    db92:	114b      	asrs	r3, r1, #5
    db94:	429a      	cmp	r2, r3
    db96:	db10      	blt.n	dbba <__any_on+0x2a>
    db98:	dd0e      	ble.n	dbb8 <__any_on+0x28>
    db9a:	f011 011f 	ands.w	r1, r1, #31
    db9e:	d00b      	beq.n	dbb8 <__any_on+0x28>
    dba0:	461a      	mov	r2, r3
    dba2:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    dba6:	695b      	ldr	r3, [r3, #20]
    dba8:	fa23 fc01 	lsr.w	ip, r3, r1
    dbac:	fa0c f101 	lsl.w	r1, ip, r1
    dbb0:	4299      	cmp	r1, r3
    dbb2:	d002      	beq.n	dbba <__any_on+0x2a>
    dbb4:	2001      	movs	r0, #1
    dbb6:	4770      	bx	lr
    dbb8:	461a      	mov	r2, r3
    dbba:	3204      	adds	r2, #4
    dbbc:	f100 0114 	add.w	r1, r0, #20
    dbc0:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    dbc4:	f103 0c04 	add.w	ip, r3, #4
    dbc8:	4561      	cmp	r1, ip
    dbca:	d20b      	bcs.n	dbe4 <__any_on+0x54>
    dbcc:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    dbd0:	2a00      	cmp	r2, #0
    dbd2:	d1ef      	bne.n	dbb4 <__any_on+0x24>
    dbd4:	4299      	cmp	r1, r3
    dbd6:	d205      	bcs.n	dbe4 <__any_on+0x54>
    dbd8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    dbdc:	2a00      	cmp	r2, #0
    dbde:	d1e9      	bne.n	dbb4 <__any_on+0x24>
    dbe0:	4299      	cmp	r1, r3
    dbe2:	d3f9      	bcc.n	dbd8 <__any_on+0x48>
    dbe4:	2000      	movs	r0, #0
    dbe6:	4770      	bx	lr

0000dbe8 <_Bfree>:
    dbe8:	b530      	push	{r4, r5, lr}
    dbea:	6a45      	ldr	r5, [r0, #36]	; 0x24
    dbec:	b083      	sub	sp, #12
    dbee:	4604      	mov	r4, r0
    dbf0:	b155      	cbz	r5, dc08 <_Bfree+0x20>
    dbf2:	b139      	cbz	r1, dc04 <_Bfree+0x1c>
    dbf4:	6a63      	ldr	r3, [r4, #36]	; 0x24
    dbf6:	684a      	ldr	r2, [r1, #4]
    dbf8:	68db      	ldr	r3, [r3, #12]
    dbfa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    dbfe:	6008      	str	r0, [r1, #0]
    dc00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    dc04:	b003      	add	sp, #12
    dc06:	bd30      	pop	{r4, r5, pc}
    dc08:	2010      	movs	r0, #16
    dc0a:	9101      	str	r1, [sp, #4]
    dc0c:	f7ff f970 	bl	cef0 <malloc>
    dc10:	9901      	ldr	r1, [sp, #4]
    dc12:	6260      	str	r0, [r4, #36]	; 0x24
    dc14:	60c5      	str	r5, [r0, #12]
    dc16:	6045      	str	r5, [r0, #4]
    dc18:	6085      	str	r5, [r0, #8]
    dc1a:	6005      	str	r5, [r0, #0]
    dc1c:	e7e9      	b.n	dbf2 <_Bfree+0xa>
    dc1e:	bf00      	nop

0000dc20 <_Balloc>:
    dc20:	b570      	push	{r4, r5, r6, lr}
    dc22:	6a44      	ldr	r4, [r0, #36]	; 0x24
    dc24:	4606      	mov	r6, r0
    dc26:	460d      	mov	r5, r1
    dc28:	b164      	cbz	r4, dc44 <_Balloc+0x24>
    dc2a:	68e2      	ldr	r2, [r4, #12]
    dc2c:	b1a2      	cbz	r2, dc58 <_Balloc+0x38>
    dc2e:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    dc32:	b1eb      	cbz	r3, dc70 <_Balloc+0x50>
    dc34:	6819      	ldr	r1, [r3, #0]
    dc36:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    dc3a:	2200      	movs	r2, #0
    dc3c:	60da      	str	r2, [r3, #12]
    dc3e:	611a      	str	r2, [r3, #16]
    dc40:	4618      	mov	r0, r3
    dc42:	bd70      	pop	{r4, r5, r6, pc}
    dc44:	2010      	movs	r0, #16
    dc46:	f7ff f953 	bl	cef0 <malloc>
    dc4a:	2300      	movs	r3, #0
    dc4c:	4604      	mov	r4, r0
    dc4e:	6270      	str	r0, [r6, #36]	; 0x24
    dc50:	60c3      	str	r3, [r0, #12]
    dc52:	6043      	str	r3, [r0, #4]
    dc54:	6083      	str	r3, [r0, #8]
    dc56:	6003      	str	r3, [r0, #0]
    dc58:	2210      	movs	r2, #16
    dc5a:	4630      	mov	r0, r6
    dc5c:	2104      	movs	r1, #4
    dc5e:	f002 f9b3 	bl	ffc8 <_calloc_r>
    dc62:	6a73      	ldr	r3, [r6, #36]	; 0x24
    dc64:	60e0      	str	r0, [r4, #12]
    dc66:	68da      	ldr	r2, [r3, #12]
    dc68:	2a00      	cmp	r2, #0
    dc6a:	d1e0      	bne.n	dc2e <_Balloc+0xe>
    dc6c:	4613      	mov	r3, r2
    dc6e:	e7e7      	b.n	dc40 <_Balloc+0x20>
    dc70:	2401      	movs	r4, #1
    dc72:	4630      	mov	r0, r6
    dc74:	4621      	mov	r1, r4
    dc76:	40ac      	lsls	r4, r5
    dc78:	1d62      	adds	r2, r4, #5
    dc7a:	0092      	lsls	r2, r2, #2
    dc7c:	f002 f9a4 	bl	ffc8 <_calloc_r>
    dc80:	4603      	mov	r3, r0
    dc82:	2800      	cmp	r0, #0
    dc84:	d0dc      	beq.n	dc40 <_Balloc+0x20>
    dc86:	6045      	str	r5, [r0, #4]
    dc88:	6084      	str	r4, [r0, #8]
    dc8a:	e7d6      	b.n	dc3a <_Balloc+0x1a>

0000dc8c <__d2b>:
    dc8c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    dc90:	b083      	sub	sp, #12
    dc92:	2101      	movs	r1, #1
    dc94:	461d      	mov	r5, r3
    dc96:	4614      	mov	r4, r2
    dc98:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    dc9a:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    dc9c:	f7ff ffc0 	bl	dc20 <_Balloc>
    dca0:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    dca4:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    dca8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    dcac:	4615      	mov	r5, r2
    dcae:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    dcb2:	9300      	str	r3, [sp, #0]
    dcb4:	bf1c      	itt	ne
    dcb6:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    dcba:	9300      	strne	r3, [sp, #0]
    dcbc:	4680      	mov	r8, r0
    dcbe:	2c00      	cmp	r4, #0
    dcc0:	d023      	beq.n	dd0a <__d2b+0x7e>
    dcc2:	a802      	add	r0, sp, #8
    dcc4:	f840 4d04 	str.w	r4, [r0, #-4]!
    dcc8:	f7ff fe22 	bl	d910 <__lo0bits>
    dccc:	4603      	mov	r3, r0
    dcce:	2800      	cmp	r0, #0
    dcd0:	d137      	bne.n	dd42 <__d2b+0xb6>
    dcd2:	9901      	ldr	r1, [sp, #4]
    dcd4:	9a00      	ldr	r2, [sp, #0]
    dcd6:	f8c8 1014 	str.w	r1, [r8, #20]
    dcda:	2a00      	cmp	r2, #0
    dcdc:	bf14      	ite	ne
    dcde:	2402      	movne	r4, #2
    dce0:	2401      	moveq	r4, #1
    dce2:	f8c8 2018 	str.w	r2, [r8, #24]
    dce6:	f8c8 4010 	str.w	r4, [r8, #16]
    dcea:	f1ba 0f00 	cmp.w	sl, #0
    dcee:	d01b      	beq.n	dd28 <__d2b+0x9c>
    dcf0:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    dcf4:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    dcf8:	f1aa 0a03 	sub.w	sl, sl, #3
    dcfc:	4453      	add	r3, sl
    dcfe:	603b      	str	r3, [r7, #0]
    dd00:	6032      	str	r2, [r6, #0]
    dd02:	4640      	mov	r0, r8
    dd04:	b003      	add	sp, #12
    dd06:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    dd0a:	4668      	mov	r0, sp
    dd0c:	f7ff fe00 	bl	d910 <__lo0bits>
    dd10:	2301      	movs	r3, #1
    dd12:	461c      	mov	r4, r3
    dd14:	f8c8 3010 	str.w	r3, [r8, #16]
    dd18:	9b00      	ldr	r3, [sp, #0]
    dd1a:	f8c8 3014 	str.w	r3, [r8, #20]
    dd1e:	f100 0320 	add.w	r3, r0, #32
    dd22:	f1ba 0f00 	cmp.w	sl, #0
    dd26:	d1e3      	bne.n	dcf0 <__d2b+0x64>
    dd28:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    dd2c:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    dd30:	3b02      	subs	r3, #2
    dd32:	603b      	str	r3, [r7, #0]
    dd34:	6910      	ldr	r0, [r2, #16]
    dd36:	f7ff fdcb 	bl	d8d0 <__hi0bits>
    dd3a:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    dd3e:	6030      	str	r0, [r6, #0]
    dd40:	e7df      	b.n	dd02 <__d2b+0x76>
    dd42:	9a00      	ldr	r2, [sp, #0]
    dd44:	f1c0 0120 	rsb	r1, r0, #32
    dd48:	fa12 f101 	lsls.w	r1, r2, r1
    dd4c:	40c2      	lsrs	r2, r0
    dd4e:	9801      	ldr	r0, [sp, #4]
    dd50:	4301      	orrs	r1, r0
    dd52:	f8c8 1014 	str.w	r1, [r8, #20]
    dd56:	9200      	str	r2, [sp, #0]
    dd58:	e7bf      	b.n	dcda <__d2b+0x4e>
    dd5a:	bf00      	nop

0000dd5c <__mdiff>:
    dd5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dd60:	6913      	ldr	r3, [r2, #16]
    dd62:	690f      	ldr	r7, [r1, #16]
    dd64:	460c      	mov	r4, r1
    dd66:	4615      	mov	r5, r2
    dd68:	1aff      	subs	r7, r7, r3
    dd6a:	2f00      	cmp	r7, #0
    dd6c:	d04f      	beq.n	de0e <__mdiff+0xb2>
    dd6e:	db6a      	blt.n	de46 <__mdiff+0xea>
    dd70:	2700      	movs	r7, #0
    dd72:	f101 0614 	add.w	r6, r1, #20
    dd76:	6861      	ldr	r1, [r4, #4]
    dd78:	f7ff ff52 	bl	dc20 <_Balloc>
    dd7c:	f8d5 8010 	ldr.w	r8, [r5, #16]
    dd80:	f8d4 c010 	ldr.w	ip, [r4, #16]
    dd84:	f105 0114 	add.w	r1, r5, #20
    dd88:	2200      	movs	r2, #0
    dd8a:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    dd8e:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    dd92:	f105 0814 	add.w	r8, r5, #20
    dd96:	3414      	adds	r4, #20
    dd98:	f100 0314 	add.w	r3, r0, #20
    dd9c:	60c7      	str	r7, [r0, #12]
    dd9e:	f851 7b04 	ldr.w	r7, [r1], #4
    dda2:	f856 5b04 	ldr.w	r5, [r6], #4
    dda6:	46bb      	mov	fp, r7
    dda8:	fa1f fa87 	uxth.w	sl, r7
    ddac:	0c3f      	lsrs	r7, r7, #16
    ddae:	fa1f f985 	uxth.w	r9, r5
    ddb2:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    ddb6:	ebca 0a09 	rsb	sl, sl, r9
    ddba:	4452      	add	r2, sl
    ddbc:	eb07 4722 	add.w	r7, r7, r2, asr #16
    ddc0:	b292      	uxth	r2, r2
    ddc2:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    ddc6:	f843 2b04 	str.w	r2, [r3], #4
    ddca:	143a      	asrs	r2, r7, #16
    ddcc:	4588      	cmp	r8, r1
    ddce:	d8e6      	bhi.n	dd9e <__mdiff+0x42>
    ddd0:	42a6      	cmp	r6, r4
    ddd2:	d20e      	bcs.n	ddf2 <__mdiff+0x96>
    ddd4:	f856 1b04 	ldr.w	r1, [r6], #4
    ddd8:	b28d      	uxth	r5, r1
    ddda:	0c09      	lsrs	r1, r1, #16
    dddc:	1952      	adds	r2, r2, r5
    ddde:	eb01 4122 	add.w	r1, r1, r2, asr #16
    dde2:	b292      	uxth	r2, r2
    dde4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    dde8:	f843 2b04 	str.w	r2, [r3], #4
    ddec:	140a      	asrs	r2, r1, #16
    ddee:	42b4      	cmp	r4, r6
    ddf0:	d8f0      	bhi.n	ddd4 <__mdiff+0x78>
    ddf2:	f853 2c04 	ldr.w	r2, [r3, #-4]
    ddf6:	b932      	cbnz	r2, de06 <__mdiff+0xaa>
    ddf8:	f853 2c08 	ldr.w	r2, [r3, #-8]
    ddfc:	f10c 3cff 	add.w	ip, ip, #4294967295
    de00:	3b04      	subs	r3, #4
    de02:	2a00      	cmp	r2, #0
    de04:	d0f8      	beq.n	ddf8 <__mdiff+0x9c>
    de06:	f8c0 c010 	str.w	ip, [r0, #16]
    de0a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    de0e:	3304      	adds	r3, #4
    de10:	f101 0614 	add.w	r6, r1, #20
    de14:	009b      	lsls	r3, r3, #2
    de16:	18d2      	adds	r2, r2, r3
    de18:	18cb      	adds	r3, r1, r3
    de1a:	3304      	adds	r3, #4
    de1c:	3204      	adds	r2, #4
    de1e:	f853 cc04 	ldr.w	ip, [r3, #-4]
    de22:	3b04      	subs	r3, #4
    de24:	f852 1c04 	ldr.w	r1, [r2, #-4]
    de28:	3a04      	subs	r2, #4
    de2a:	458c      	cmp	ip, r1
    de2c:	d10a      	bne.n	de44 <__mdiff+0xe8>
    de2e:	429e      	cmp	r6, r3
    de30:	d3f5      	bcc.n	de1e <__mdiff+0xc2>
    de32:	2100      	movs	r1, #0
    de34:	f7ff fef4 	bl	dc20 <_Balloc>
    de38:	2301      	movs	r3, #1
    de3a:	6103      	str	r3, [r0, #16]
    de3c:	2300      	movs	r3, #0
    de3e:	6143      	str	r3, [r0, #20]
    de40:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    de44:	d297      	bcs.n	dd76 <__mdiff+0x1a>
    de46:	4623      	mov	r3, r4
    de48:	462c      	mov	r4, r5
    de4a:	2701      	movs	r7, #1
    de4c:	461d      	mov	r5, r3
    de4e:	f104 0614 	add.w	r6, r4, #20
    de52:	e790      	b.n	dd76 <__mdiff+0x1a>

0000de54 <__lshift>:
    de54:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    de58:	690d      	ldr	r5, [r1, #16]
    de5a:	688b      	ldr	r3, [r1, #8]
    de5c:	1156      	asrs	r6, r2, #5
    de5e:	3501      	adds	r5, #1
    de60:	460c      	mov	r4, r1
    de62:	19ad      	adds	r5, r5, r6
    de64:	4690      	mov	r8, r2
    de66:	429d      	cmp	r5, r3
    de68:	4682      	mov	sl, r0
    de6a:	6849      	ldr	r1, [r1, #4]
    de6c:	dd03      	ble.n	de76 <__lshift+0x22>
    de6e:	005b      	lsls	r3, r3, #1
    de70:	3101      	adds	r1, #1
    de72:	429d      	cmp	r5, r3
    de74:	dcfb      	bgt.n	de6e <__lshift+0x1a>
    de76:	4650      	mov	r0, sl
    de78:	f7ff fed2 	bl	dc20 <_Balloc>
    de7c:	2e00      	cmp	r6, #0
    de7e:	4607      	mov	r7, r0
    de80:	f100 0214 	add.w	r2, r0, #20
    de84:	dd0a      	ble.n	de9c <__lshift+0x48>
    de86:	2300      	movs	r3, #0
    de88:	4619      	mov	r1, r3
    de8a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    de8e:	3301      	adds	r3, #1
    de90:	42b3      	cmp	r3, r6
    de92:	d1fa      	bne.n	de8a <__lshift+0x36>
    de94:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    de98:	f103 0214 	add.w	r2, r3, #20
    de9c:	6920      	ldr	r0, [r4, #16]
    de9e:	f104 0314 	add.w	r3, r4, #20
    dea2:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    dea6:	3014      	adds	r0, #20
    dea8:	f018 081f 	ands.w	r8, r8, #31
    deac:	d01b      	beq.n	dee6 <__lshift+0x92>
    deae:	f1c8 0e20 	rsb	lr, r8, #32
    deb2:	2100      	movs	r1, #0
    deb4:	681e      	ldr	r6, [r3, #0]
    deb6:	fa06 fc08 	lsl.w	ip, r6, r8
    deba:	ea41 010c 	orr.w	r1, r1, ip
    debe:	f842 1b04 	str.w	r1, [r2], #4
    dec2:	f853 1b04 	ldr.w	r1, [r3], #4
    dec6:	4298      	cmp	r0, r3
    dec8:	fa21 f10e 	lsr.w	r1, r1, lr
    decc:	d8f2      	bhi.n	deb4 <__lshift+0x60>
    dece:	6011      	str	r1, [r2, #0]
    ded0:	b101      	cbz	r1, ded4 <__lshift+0x80>
    ded2:	3501      	adds	r5, #1
    ded4:	4650      	mov	r0, sl
    ded6:	3d01      	subs	r5, #1
    ded8:	4621      	mov	r1, r4
    deda:	613d      	str	r5, [r7, #16]
    dedc:	f7ff fe84 	bl	dbe8 <_Bfree>
    dee0:	4638      	mov	r0, r7
    dee2:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    dee6:	f853 1008 	ldr.w	r1, [r3, r8]
    deea:	f842 1008 	str.w	r1, [r2, r8]
    deee:	f108 0804 	add.w	r8, r8, #4
    def2:	eb08 0103 	add.w	r1, r8, r3
    def6:	4288      	cmp	r0, r1
    def8:	d9ec      	bls.n	ded4 <__lshift+0x80>
    defa:	f853 1008 	ldr.w	r1, [r3, r8]
    defe:	f842 1008 	str.w	r1, [r2, r8]
    df02:	f108 0804 	add.w	r8, r8, #4
    df06:	eb08 0103 	add.w	r1, r8, r3
    df0a:	4288      	cmp	r0, r1
    df0c:	d8eb      	bhi.n	dee6 <__lshift+0x92>
    df0e:	e7e1      	b.n	ded4 <__lshift+0x80>

0000df10 <__multiply>:
    df10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    df14:	f8d1 8010 	ldr.w	r8, [r1, #16]
    df18:	6917      	ldr	r7, [r2, #16]
    df1a:	460d      	mov	r5, r1
    df1c:	4616      	mov	r6, r2
    df1e:	b087      	sub	sp, #28
    df20:	45b8      	cmp	r8, r7
    df22:	bfb5      	itete	lt
    df24:	4615      	movlt	r5, r2
    df26:	463b      	movge	r3, r7
    df28:	460b      	movlt	r3, r1
    df2a:	4647      	movge	r7, r8
    df2c:	bfb4      	ite	lt
    df2e:	461e      	movlt	r6, r3
    df30:	4698      	movge	r8, r3
    df32:	68ab      	ldr	r3, [r5, #8]
    df34:	eb08 0407 	add.w	r4, r8, r7
    df38:	6869      	ldr	r1, [r5, #4]
    df3a:	429c      	cmp	r4, r3
    df3c:	bfc8      	it	gt
    df3e:	3101      	addgt	r1, #1
    df40:	f7ff fe6e 	bl	dc20 <_Balloc>
    df44:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    df48:	f100 0b14 	add.w	fp, r0, #20
    df4c:	3314      	adds	r3, #20
    df4e:	9003      	str	r0, [sp, #12]
    df50:	459b      	cmp	fp, r3
    df52:	9304      	str	r3, [sp, #16]
    df54:	d206      	bcs.n	df64 <__multiply+0x54>
    df56:	9904      	ldr	r1, [sp, #16]
    df58:	465b      	mov	r3, fp
    df5a:	2200      	movs	r2, #0
    df5c:	f843 2b04 	str.w	r2, [r3], #4
    df60:	4299      	cmp	r1, r3
    df62:	d8fb      	bhi.n	df5c <__multiply+0x4c>
    df64:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    df68:	f106 0914 	add.w	r9, r6, #20
    df6c:	f108 0814 	add.w	r8, r8, #20
    df70:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    df74:	3514      	adds	r5, #20
    df76:	45c1      	cmp	r9, r8
    df78:	f8cd 8004 	str.w	r8, [sp, #4]
    df7c:	f10c 0c14 	add.w	ip, ip, #20
    df80:	9502      	str	r5, [sp, #8]
    df82:	d24b      	bcs.n	e01c <__multiply+0x10c>
    df84:	f04f 0a00 	mov.w	sl, #0
    df88:	9405      	str	r4, [sp, #20]
    df8a:	f859 400a 	ldr.w	r4, [r9, sl]
    df8e:	eb0a 080b 	add.w	r8, sl, fp
    df92:	b2a0      	uxth	r0, r4
    df94:	b1d8      	cbz	r0, dfce <__multiply+0xbe>
    df96:	9a02      	ldr	r2, [sp, #8]
    df98:	4643      	mov	r3, r8
    df9a:	2400      	movs	r4, #0
    df9c:	f852 5b04 	ldr.w	r5, [r2], #4
    dfa0:	6819      	ldr	r1, [r3, #0]
    dfa2:	b2af      	uxth	r7, r5
    dfa4:	0c2d      	lsrs	r5, r5, #16
    dfa6:	b28e      	uxth	r6, r1
    dfa8:	0c09      	lsrs	r1, r1, #16
    dfaa:	fb00 6607 	mla	r6, r0, r7, r6
    dfae:	fb00 1105 	mla	r1, r0, r5, r1
    dfb2:	1936      	adds	r6, r6, r4
    dfb4:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    dfb8:	b2b6      	uxth	r6, r6
    dfba:	0c0c      	lsrs	r4, r1, #16
    dfbc:	4594      	cmp	ip, r2
    dfbe:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    dfc2:	f843 6b04 	str.w	r6, [r3], #4
    dfc6:	d8e9      	bhi.n	df9c <__multiply+0x8c>
    dfc8:	601c      	str	r4, [r3, #0]
    dfca:	f859 400a 	ldr.w	r4, [r9, sl]
    dfce:	0c24      	lsrs	r4, r4, #16
    dfd0:	d01c      	beq.n	e00c <__multiply+0xfc>
    dfd2:	f85b 200a 	ldr.w	r2, [fp, sl]
    dfd6:	4641      	mov	r1, r8
    dfd8:	9b02      	ldr	r3, [sp, #8]
    dfda:	2500      	movs	r5, #0
    dfdc:	4610      	mov	r0, r2
    dfde:	881e      	ldrh	r6, [r3, #0]
    dfe0:	b297      	uxth	r7, r2
    dfe2:	fb06 5504 	mla	r5, r6, r4, r5
    dfe6:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    dfea:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    dfee:	600f      	str	r7, [r1, #0]
    dff0:	f851 0f04 	ldr.w	r0, [r1, #4]!
    dff4:	f853 2b04 	ldr.w	r2, [r3], #4
    dff8:	b286      	uxth	r6, r0
    dffa:	0c12      	lsrs	r2, r2, #16
    dffc:	fb02 6204 	mla	r2, r2, r4, r6
    e000:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    e004:	0c15      	lsrs	r5, r2, #16
    e006:	459c      	cmp	ip, r3
    e008:	d8e9      	bhi.n	dfde <__multiply+0xce>
    e00a:	600a      	str	r2, [r1, #0]
    e00c:	f10a 0a04 	add.w	sl, sl, #4
    e010:	9a01      	ldr	r2, [sp, #4]
    e012:	eb0a 0309 	add.w	r3, sl, r9
    e016:	429a      	cmp	r2, r3
    e018:	d8b7      	bhi.n	df8a <__multiply+0x7a>
    e01a:	9c05      	ldr	r4, [sp, #20]
    e01c:	2c00      	cmp	r4, #0
    e01e:	dd0b      	ble.n	e038 <__multiply+0x128>
    e020:	9a04      	ldr	r2, [sp, #16]
    e022:	f852 3c04 	ldr.w	r3, [r2, #-4]
    e026:	b93b      	cbnz	r3, e038 <__multiply+0x128>
    e028:	4613      	mov	r3, r2
    e02a:	e003      	b.n	e034 <__multiply+0x124>
    e02c:	f853 2c08 	ldr.w	r2, [r3, #-8]
    e030:	3b04      	subs	r3, #4
    e032:	b90a      	cbnz	r2, e038 <__multiply+0x128>
    e034:	3c01      	subs	r4, #1
    e036:	d1f9      	bne.n	e02c <__multiply+0x11c>
    e038:	9b03      	ldr	r3, [sp, #12]
    e03a:	4618      	mov	r0, r3
    e03c:	611c      	str	r4, [r3, #16]
    e03e:	b007      	add	sp, #28
    e040:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0000e044 <__i2b>:
    e044:	b510      	push	{r4, lr}
    e046:	460c      	mov	r4, r1
    e048:	2101      	movs	r1, #1
    e04a:	f7ff fde9 	bl	dc20 <_Balloc>
    e04e:	2201      	movs	r2, #1
    e050:	6144      	str	r4, [r0, #20]
    e052:	6102      	str	r2, [r0, #16]
    e054:	bd10      	pop	{r4, pc}
    e056:	bf00      	nop

0000e058 <__multadd>:
    e058:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    e05c:	460d      	mov	r5, r1
    e05e:	2100      	movs	r1, #0
    e060:	4606      	mov	r6, r0
    e062:	692c      	ldr	r4, [r5, #16]
    e064:	b083      	sub	sp, #12
    e066:	f105 0814 	add.w	r8, r5, #20
    e06a:	4608      	mov	r0, r1
    e06c:	f858 7001 	ldr.w	r7, [r8, r1]
    e070:	3001      	adds	r0, #1
    e072:	fa1f fa87 	uxth.w	sl, r7
    e076:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    e07a:	fb0a 3302 	mla	r3, sl, r2, r3
    e07e:	fb0c fc02 	mul.w	ip, ip, r2
    e082:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    e086:	b29b      	uxth	r3, r3
    e088:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    e08c:	f848 3001 	str.w	r3, [r8, r1]
    e090:	3104      	adds	r1, #4
    e092:	4284      	cmp	r4, r0
    e094:	ea4f 431c 	mov.w	r3, ip, lsr #16
    e098:	dce8      	bgt.n	e06c <__multadd+0x14>
    e09a:	b13b      	cbz	r3, e0ac <__multadd+0x54>
    e09c:	68aa      	ldr	r2, [r5, #8]
    e09e:	4294      	cmp	r4, r2
    e0a0:	da08      	bge.n	e0b4 <__multadd+0x5c>
    e0a2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    e0a6:	3401      	adds	r4, #1
    e0a8:	612c      	str	r4, [r5, #16]
    e0aa:	6153      	str	r3, [r2, #20]
    e0ac:	4628      	mov	r0, r5
    e0ae:	b003      	add	sp, #12
    e0b0:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    e0b4:	6869      	ldr	r1, [r5, #4]
    e0b6:	4630      	mov	r0, r6
    e0b8:	9301      	str	r3, [sp, #4]
    e0ba:	3101      	adds	r1, #1
    e0bc:	f7ff fdb0 	bl	dc20 <_Balloc>
    e0c0:	692a      	ldr	r2, [r5, #16]
    e0c2:	f105 010c 	add.w	r1, r5, #12
    e0c6:	3202      	adds	r2, #2
    e0c8:	0092      	lsls	r2, r2, #2
    e0ca:	4607      	mov	r7, r0
    e0cc:	300c      	adds	r0, #12
    e0ce:	f7ff fa6d 	bl	d5ac <memcpy>
    e0d2:	4629      	mov	r1, r5
    e0d4:	4630      	mov	r0, r6
    e0d6:	463d      	mov	r5, r7
    e0d8:	f7ff fd86 	bl	dbe8 <_Bfree>
    e0dc:	9b01      	ldr	r3, [sp, #4]
    e0de:	e7e0      	b.n	e0a2 <__multadd+0x4a>

0000e0e0 <__pow5mult>:
    e0e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e0e4:	4615      	mov	r5, r2
    e0e6:	f012 0203 	ands.w	r2, r2, #3
    e0ea:	4604      	mov	r4, r0
    e0ec:	4688      	mov	r8, r1
    e0ee:	d12c      	bne.n	e14a <__pow5mult+0x6a>
    e0f0:	10ad      	asrs	r5, r5, #2
    e0f2:	d01e      	beq.n	e132 <__pow5mult+0x52>
    e0f4:	6a66      	ldr	r6, [r4, #36]	; 0x24
    e0f6:	2e00      	cmp	r6, #0
    e0f8:	d034      	beq.n	e164 <__pow5mult+0x84>
    e0fa:	68b7      	ldr	r7, [r6, #8]
    e0fc:	2f00      	cmp	r7, #0
    e0fe:	d03b      	beq.n	e178 <__pow5mult+0x98>
    e100:	f015 0f01 	tst.w	r5, #1
    e104:	d108      	bne.n	e118 <__pow5mult+0x38>
    e106:	106d      	asrs	r5, r5, #1
    e108:	d013      	beq.n	e132 <__pow5mult+0x52>
    e10a:	683e      	ldr	r6, [r7, #0]
    e10c:	b1a6      	cbz	r6, e138 <__pow5mult+0x58>
    e10e:	4630      	mov	r0, r6
    e110:	4607      	mov	r7, r0
    e112:	f015 0f01 	tst.w	r5, #1
    e116:	d0f6      	beq.n	e106 <__pow5mult+0x26>
    e118:	4641      	mov	r1, r8
    e11a:	463a      	mov	r2, r7
    e11c:	4620      	mov	r0, r4
    e11e:	f7ff fef7 	bl	df10 <__multiply>
    e122:	4641      	mov	r1, r8
    e124:	4606      	mov	r6, r0
    e126:	4620      	mov	r0, r4
    e128:	f7ff fd5e 	bl	dbe8 <_Bfree>
    e12c:	106d      	asrs	r5, r5, #1
    e12e:	46b0      	mov	r8, r6
    e130:	d1eb      	bne.n	e10a <__pow5mult+0x2a>
    e132:	4640      	mov	r0, r8
    e134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    e138:	4639      	mov	r1, r7
    e13a:	463a      	mov	r2, r7
    e13c:	4620      	mov	r0, r4
    e13e:	f7ff fee7 	bl	df10 <__multiply>
    e142:	6038      	str	r0, [r7, #0]
    e144:	4607      	mov	r7, r0
    e146:	6006      	str	r6, [r0, #0]
    e148:	e7e3      	b.n	e112 <__pow5mult+0x32>
    e14a:	f641 5c68 	movw	ip, #7528	; 0x1d68
    e14e:	2300      	movs	r3, #0
    e150:	f2c0 0c01 	movt	ip, #1
    e154:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    e158:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    e15c:	f7ff ff7c 	bl	e058 <__multadd>
    e160:	4680      	mov	r8, r0
    e162:	e7c5      	b.n	e0f0 <__pow5mult+0x10>
    e164:	2010      	movs	r0, #16
    e166:	f7fe fec3 	bl	cef0 <malloc>
    e16a:	2300      	movs	r3, #0
    e16c:	4606      	mov	r6, r0
    e16e:	6260      	str	r0, [r4, #36]	; 0x24
    e170:	60c3      	str	r3, [r0, #12]
    e172:	6043      	str	r3, [r0, #4]
    e174:	6083      	str	r3, [r0, #8]
    e176:	6003      	str	r3, [r0, #0]
    e178:	4620      	mov	r0, r4
    e17a:	f240 2171 	movw	r1, #625	; 0x271
    e17e:	f7ff ff61 	bl	e044 <__i2b>
    e182:	2300      	movs	r3, #0
    e184:	60b0      	str	r0, [r6, #8]
    e186:	4607      	mov	r7, r0
    e188:	6003      	str	r3, [r0, #0]
    e18a:	e7b9      	b.n	e100 <__pow5mult+0x20>

0000e18c <__s2b>:
    e18c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    e190:	461e      	mov	r6, r3
    e192:	f648 6339 	movw	r3, #36409	; 0x8e39
    e196:	f106 0c08 	add.w	ip, r6, #8
    e19a:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    e19e:	4688      	mov	r8, r1
    e1a0:	4605      	mov	r5, r0
    e1a2:	4617      	mov	r7, r2
    e1a4:	fb83 130c 	smull	r1, r3, r3, ip
    e1a8:	ea4f 7cec 	mov.w	ip, ip, asr #31
    e1ac:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    e1b0:	f1bc 0f01 	cmp.w	ip, #1
    e1b4:	dd35      	ble.n	e222 <__s2b+0x96>
    e1b6:	2100      	movs	r1, #0
    e1b8:	2201      	movs	r2, #1
    e1ba:	0052      	lsls	r2, r2, #1
    e1bc:	3101      	adds	r1, #1
    e1be:	4594      	cmp	ip, r2
    e1c0:	dcfb      	bgt.n	e1ba <__s2b+0x2e>
    e1c2:	4628      	mov	r0, r5
    e1c4:	f7ff fd2c 	bl	dc20 <_Balloc>
    e1c8:	9b08      	ldr	r3, [sp, #32]
    e1ca:	6143      	str	r3, [r0, #20]
    e1cc:	2301      	movs	r3, #1
    e1ce:	2f09      	cmp	r7, #9
    e1d0:	6103      	str	r3, [r0, #16]
    e1d2:	dd22      	ble.n	e21a <__s2b+0x8e>
    e1d4:	f108 0a09 	add.w	sl, r8, #9
    e1d8:	2409      	movs	r4, #9
    e1da:	f818 3004 	ldrb.w	r3, [r8, r4]
    e1de:	4601      	mov	r1, r0
    e1e0:	220a      	movs	r2, #10
    e1e2:	3401      	adds	r4, #1
    e1e4:	3b30      	subs	r3, #48	; 0x30
    e1e6:	4628      	mov	r0, r5
    e1e8:	f7ff ff36 	bl	e058 <__multadd>
    e1ec:	42a7      	cmp	r7, r4
    e1ee:	dcf4      	bgt.n	e1da <__s2b+0x4e>
    e1f0:	eb0a 0807 	add.w	r8, sl, r7
    e1f4:	f1a8 0808 	sub.w	r8, r8, #8
    e1f8:	42be      	cmp	r6, r7
    e1fa:	dd0c      	ble.n	e216 <__s2b+0x8a>
    e1fc:	2400      	movs	r4, #0
    e1fe:	f818 3004 	ldrb.w	r3, [r8, r4]
    e202:	4601      	mov	r1, r0
    e204:	3401      	adds	r4, #1
    e206:	220a      	movs	r2, #10
    e208:	3b30      	subs	r3, #48	; 0x30
    e20a:	4628      	mov	r0, r5
    e20c:	f7ff ff24 	bl	e058 <__multadd>
    e210:	19e3      	adds	r3, r4, r7
    e212:	429e      	cmp	r6, r3
    e214:	dcf3      	bgt.n	e1fe <__s2b+0x72>
    e216:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    e21a:	f108 080a 	add.w	r8, r8, #10
    e21e:	2709      	movs	r7, #9
    e220:	e7ea      	b.n	e1f8 <__s2b+0x6c>
    e222:	2100      	movs	r1, #0
    e224:	e7cd      	b.n	e1c2 <__s2b+0x36>
    e226:	bf00      	nop

0000e228 <_realloc_r>:
    e228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e22c:	4691      	mov	r9, r2
    e22e:	b083      	sub	sp, #12
    e230:	4607      	mov	r7, r0
    e232:	460e      	mov	r6, r1
    e234:	2900      	cmp	r1, #0
    e236:	f000 813a 	beq.w	e4ae <_realloc_r+0x286>
    e23a:	f1a1 0808 	sub.w	r8, r1, #8
    e23e:	f109 040b 	add.w	r4, r9, #11
    e242:	f7ff fb41 	bl	d8c8 <__malloc_lock>
    e246:	2c16      	cmp	r4, #22
    e248:	f8d8 1004 	ldr.w	r1, [r8, #4]
    e24c:	460b      	mov	r3, r1
    e24e:	f200 80a0 	bhi.w	e392 <_realloc_r+0x16a>
    e252:	2210      	movs	r2, #16
    e254:	2500      	movs	r5, #0
    e256:	4614      	mov	r4, r2
    e258:	454c      	cmp	r4, r9
    e25a:	bf38      	it	cc
    e25c:	f045 0501 	orrcc.w	r5, r5, #1
    e260:	2d00      	cmp	r5, #0
    e262:	f040 812a 	bne.w	e4ba <_realloc_r+0x292>
    e266:	f021 0a03 	bic.w	sl, r1, #3
    e26a:	4592      	cmp	sl, r2
    e26c:	bfa2      	ittt	ge
    e26e:	4640      	movge	r0, r8
    e270:	4655      	movge	r5, sl
    e272:	f108 0808 	addge.w	r8, r8, #8
    e276:	da75      	bge.n	e364 <_realloc_r+0x13c>
    e278:	f240 1378 	movw	r3, #376	; 0x178
    e27c:	eb08 000a 	add.w	r0, r8, sl
    e280:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e284:	f8d3 e008 	ldr.w	lr, [r3, #8]
    e288:	4586      	cmp	lr, r0
    e28a:	f000 811a 	beq.w	e4c2 <_realloc_r+0x29a>
    e28e:	f8d0 c004 	ldr.w	ip, [r0, #4]
    e292:	f02c 0b01 	bic.w	fp, ip, #1
    e296:	4483      	add	fp, r0
    e298:	f8db b004 	ldr.w	fp, [fp, #4]
    e29c:	f01b 0f01 	tst.w	fp, #1
    e2a0:	d07c      	beq.n	e39c <_realloc_r+0x174>
    e2a2:	46ac      	mov	ip, r5
    e2a4:	4628      	mov	r0, r5
    e2a6:	f011 0f01 	tst.w	r1, #1
    e2aa:	f040 809b 	bne.w	e3e4 <_realloc_r+0x1bc>
    e2ae:	f856 1c08 	ldr.w	r1, [r6, #-8]
    e2b2:	ebc1 0b08 	rsb	fp, r1, r8
    e2b6:	f8db 5004 	ldr.w	r5, [fp, #4]
    e2ba:	f025 0503 	bic.w	r5, r5, #3
    e2be:	2800      	cmp	r0, #0
    e2c0:	f000 80dd 	beq.w	e47e <_realloc_r+0x256>
    e2c4:	4570      	cmp	r0, lr
    e2c6:	f000 811f 	beq.w	e508 <_realloc_r+0x2e0>
    e2ca:	eb05 030a 	add.w	r3, r5, sl
    e2ce:	eb0c 0503 	add.w	r5, ip, r3
    e2d2:	4295      	cmp	r5, r2
    e2d4:	bfb8      	it	lt
    e2d6:	461d      	movlt	r5, r3
    e2d8:	f2c0 80d2 	blt.w	e480 <_realloc_r+0x258>
    e2dc:	6881      	ldr	r1, [r0, #8]
    e2de:	465b      	mov	r3, fp
    e2e0:	68c0      	ldr	r0, [r0, #12]
    e2e2:	f1aa 0204 	sub.w	r2, sl, #4
    e2e6:	2a24      	cmp	r2, #36	; 0x24
    e2e8:	6081      	str	r1, [r0, #8]
    e2ea:	60c8      	str	r0, [r1, #12]
    e2ec:	f853 1f08 	ldr.w	r1, [r3, #8]!
    e2f0:	f8db 000c 	ldr.w	r0, [fp, #12]
    e2f4:	6081      	str	r1, [r0, #8]
    e2f6:	60c8      	str	r0, [r1, #12]
    e2f8:	f200 80d0 	bhi.w	e49c <_realloc_r+0x274>
    e2fc:	2a13      	cmp	r2, #19
    e2fe:	469c      	mov	ip, r3
    e300:	d921      	bls.n	e346 <_realloc_r+0x11e>
    e302:	4631      	mov	r1, r6
    e304:	f10b 0c10 	add.w	ip, fp, #16
    e308:	f851 0b04 	ldr.w	r0, [r1], #4
    e30c:	f8cb 0008 	str.w	r0, [fp, #8]
    e310:	6870      	ldr	r0, [r6, #4]
    e312:	1d0e      	adds	r6, r1, #4
    e314:	2a1b      	cmp	r2, #27
    e316:	f8cb 000c 	str.w	r0, [fp, #12]
    e31a:	d914      	bls.n	e346 <_realloc_r+0x11e>
    e31c:	6848      	ldr	r0, [r1, #4]
    e31e:	1d31      	adds	r1, r6, #4
    e320:	f10b 0c18 	add.w	ip, fp, #24
    e324:	f8cb 0010 	str.w	r0, [fp, #16]
    e328:	6870      	ldr	r0, [r6, #4]
    e32a:	1d0e      	adds	r6, r1, #4
    e32c:	2a24      	cmp	r2, #36	; 0x24
    e32e:	f8cb 0014 	str.w	r0, [fp, #20]
    e332:	d108      	bne.n	e346 <_realloc_r+0x11e>
    e334:	684a      	ldr	r2, [r1, #4]
    e336:	f10b 0c20 	add.w	ip, fp, #32
    e33a:	f8cb 2018 	str.w	r2, [fp, #24]
    e33e:	6872      	ldr	r2, [r6, #4]
    e340:	3608      	adds	r6, #8
    e342:	f8cb 201c 	str.w	r2, [fp, #28]
    e346:	4631      	mov	r1, r6
    e348:	4698      	mov	r8, r3
    e34a:	4662      	mov	r2, ip
    e34c:	4658      	mov	r0, fp
    e34e:	f851 3b04 	ldr.w	r3, [r1], #4
    e352:	f842 3b04 	str.w	r3, [r2], #4
    e356:	6873      	ldr	r3, [r6, #4]
    e358:	f8cc 3004 	str.w	r3, [ip, #4]
    e35c:	684b      	ldr	r3, [r1, #4]
    e35e:	6053      	str	r3, [r2, #4]
    e360:	f8db 3004 	ldr.w	r3, [fp, #4]
    e364:	ebc4 0c05 	rsb	ip, r4, r5
    e368:	f1bc 0f0f 	cmp.w	ip, #15
    e36c:	d826      	bhi.n	e3bc <_realloc_r+0x194>
    e36e:	1942      	adds	r2, r0, r5
    e370:	f003 0301 	and.w	r3, r3, #1
    e374:	ea43 0505 	orr.w	r5, r3, r5
    e378:	6045      	str	r5, [r0, #4]
    e37a:	6853      	ldr	r3, [r2, #4]
    e37c:	f043 0301 	orr.w	r3, r3, #1
    e380:	6053      	str	r3, [r2, #4]
    e382:	4638      	mov	r0, r7
    e384:	4645      	mov	r5, r8
    e386:	f7ff faa1 	bl	d8cc <__malloc_unlock>
    e38a:	4628      	mov	r0, r5
    e38c:	b003      	add	sp, #12
    e38e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    e392:	f024 0407 	bic.w	r4, r4, #7
    e396:	4622      	mov	r2, r4
    e398:	0fe5      	lsrs	r5, r4, #31
    e39a:	e75d      	b.n	e258 <_realloc_r+0x30>
    e39c:	f02c 0c03 	bic.w	ip, ip, #3
    e3a0:	eb0c 050a 	add.w	r5, ip, sl
    e3a4:	4295      	cmp	r5, r2
    e3a6:	f6ff af7e 	blt.w	e2a6 <_realloc_r+0x7e>
    e3aa:	6882      	ldr	r2, [r0, #8]
    e3ac:	460b      	mov	r3, r1
    e3ae:	68c1      	ldr	r1, [r0, #12]
    e3b0:	4640      	mov	r0, r8
    e3b2:	f108 0808 	add.w	r8, r8, #8
    e3b6:	608a      	str	r2, [r1, #8]
    e3b8:	60d1      	str	r1, [r2, #12]
    e3ba:	e7d3      	b.n	e364 <_realloc_r+0x13c>
    e3bc:	1901      	adds	r1, r0, r4
    e3be:	f003 0301 	and.w	r3, r3, #1
    e3c2:	eb01 020c 	add.w	r2, r1, ip
    e3c6:	ea43 0404 	orr.w	r4, r3, r4
    e3ca:	f04c 0301 	orr.w	r3, ip, #1
    e3ce:	6044      	str	r4, [r0, #4]
    e3d0:	604b      	str	r3, [r1, #4]
    e3d2:	4638      	mov	r0, r7
    e3d4:	6853      	ldr	r3, [r2, #4]
    e3d6:	3108      	adds	r1, #8
    e3d8:	f043 0301 	orr.w	r3, r3, #1
    e3dc:	6053      	str	r3, [r2, #4]
    e3de:	f7fe f9ff 	bl	c7e0 <_free_r>
    e3e2:	e7ce      	b.n	e382 <_realloc_r+0x15a>
    e3e4:	4649      	mov	r1, r9
    e3e6:	4638      	mov	r0, r7
    e3e8:	f7fe fd8a 	bl	cf00 <_malloc_r>
    e3ec:	4605      	mov	r5, r0
    e3ee:	2800      	cmp	r0, #0
    e3f0:	d041      	beq.n	e476 <_realloc_r+0x24e>
    e3f2:	f8d8 3004 	ldr.w	r3, [r8, #4]
    e3f6:	f1a0 0208 	sub.w	r2, r0, #8
    e3fa:	f023 0101 	bic.w	r1, r3, #1
    e3fe:	4441      	add	r1, r8
    e400:	428a      	cmp	r2, r1
    e402:	f000 80d7 	beq.w	e5b4 <_realloc_r+0x38c>
    e406:	f1aa 0204 	sub.w	r2, sl, #4
    e40a:	4631      	mov	r1, r6
    e40c:	2a24      	cmp	r2, #36	; 0x24
    e40e:	d878      	bhi.n	e502 <_realloc_r+0x2da>
    e410:	2a13      	cmp	r2, #19
    e412:	4603      	mov	r3, r0
    e414:	d921      	bls.n	e45a <_realloc_r+0x232>
    e416:	4634      	mov	r4, r6
    e418:	f854 3b04 	ldr.w	r3, [r4], #4
    e41c:	1d21      	adds	r1, r4, #4
    e41e:	f840 3b04 	str.w	r3, [r0], #4
    e422:	1d03      	adds	r3, r0, #4
    e424:	f8d6 c004 	ldr.w	ip, [r6, #4]
    e428:	2a1b      	cmp	r2, #27
    e42a:	f8c5 c004 	str.w	ip, [r5, #4]
    e42e:	d914      	bls.n	e45a <_realloc_r+0x232>
    e430:	f8d4 e004 	ldr.w	lr, [r4, #4]
    e434:	1d1c      	adds	r4, r3, #4
    e436:	f101 0c04 	add.w	ip, r1, #4
    e43a:	f8c0 e004 	str.w	lr, [r0, #4]
    e43e:	6848      	ldr	r0, [r1, #4]
    e440:	f10c 0104 	add.w	r1, ip, #4
    e444:	6058      	str	r0, [r3, #4]
    e446:	1d23      	adds	r3, r4, #4
    e448:	2a24      	cmp	r2, #36	; 0x24
    e44a:	d106      	bne.n	e45a <_realloc_r+0x232>
    e44c:	f8dc 2004 	ldr.w	r2, [ip, #4]
    e450:	6062      	str	r2, [r4, #4]
    e452:	684a      	ldr	r2, [r1, #4]
    e454:	3108      	adds	r1, #8
    e456:	605a      	str	r2, [r3, #4]
    e458:	3308      	adds	r3, #8
    e45a:	4608      	mov	r0, r1
    e45c:	461a      	mov	r2, r3
    e45e:	f850 4b04 	ldr.w	r4, [r0], #4
    e462:	f842 4b04 	str.w	r4, [r2], #4
    e466:	6849      	ldr	r1, [r1, #4]
    e468:	6059      	str	r1, [r3, #4]
    e46a:	6843      	ldr	r3, [r0, #4]
    e46c:	6053      	str	r3, [r2, #4]
    e46e:	4631      	mov	r1, r6
    e470:	4638      	mov	r0, r7
    e472:	f7fe f9b5 	bl	c7e0 <_free_r>
    e476:	4638      	mov	r0, r7
    e478:	f7ff fa28 	bl	d8cc <__malloc_unlock>
    e47c:	e785      	b.n	e38a <_realloc_r+0x162>
    e47e:	4455      	add	r5, sl
    e480:	4295      	cmp	r5, r2
    e482:	dbaf      	blt.n	e3e4 <_realloc_r+0x1bc>
    e484:	465b      	mov	r3, fp
    e486:	f8db 000c 	ldr.w	r0, [fp, #12]
    e48a:	f1aa 0204 	sub.w	r2, sl, #4
    e48e:	f853 1f08 	ldr.w	r1, [r3, #8]!
    e492:	2a24      	cmp	r2, #36	; 0x24
    e494:	6081      	str	r1, [r0, #8]
    e496:	60c8      	str	r0, [r1, #12]
    e498:	f67f af30 	bls.w	e2fc <_realloc_r+0xd4>
    e49c:	4618      	mov	r0, r3
    e49e:	4631      	mov	r1, r6
    e4a0:	4698      	mov	r8, r3
    e4a2:	f7ff f94b 	bl	d73c <memmove>
    e4a6:	4658      	mov	r0, fp
    e4a8:	f8db 3004 	ldr.w	r3, [fp, #4]
    e4ac:	e75a      	b.n	e364 <_realloc_r+0x13c>
    e4ae:	4611      	mov	r1, r2
    e4b0:	b003      	add	sp, #12
    e4b2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e4b6:	f7fe bd23 	b.w	cf00 <_malloc_r>
    e4ba:	230c      	movs	r3, #12
    e4bc:	2500      	movs	r5, #0
    e4be:	603b      	str	r3, [r7, #0]
    e4c0:	e763      	b.n	e38a <_realloc_r+0x162>
    e4c2:	f8de 5004 	ldr.w	r5, [lr, #4]
    e4c6:	f104 0b10 	add.w	fp, r4, #16
    e4ca:	f025 0c03 	bic.w	ip, r5, #3
    e4ce:	eb0c 000a 	add.w	r0, ip, sl
    e4d2:	4558      	cmp	r0, fp
    e4d4:	bfb8      	it	lt
    e4d6:	4670      	movlt	r0, lr
    e4d8:	f6ff aee5 	blt.w	e2a6 <_realloc_r+0x7e>
    e4dc:	eb08 0204 	add.w	r2, r8, r4
    e4e0:	1b01      	subs	r1, r0, r4
    e4e2:	f041 0101 	orr.w	r1, r1, #1
    e4e6:	609a      	str	r2, [r3, #8]
    e4e8:	6051      	str	r1, [r2, #4]
    e4ea:	4638      	mov	r0, r7
    e4ec:	f8d8 1004 	ldr.w	r1, [r8, #4]
    e4f0:	4635      	mov	r5, r6
    e4f2:	f001 0301 	and.w	r3, r1, #1
    e4f6:	431c      	orrs	r4, r3
    e4f8:	f8c8 4004 	str.w	r4, [r8, #4]
    e4fc:	f7ff f9e6 	bl	d8cc <__malloc_unlock>
    e500:	e743      	b.n	e38a <_realloc_r+0x162>
    e502:	f7ff f91b 	bl	d73c <memmove>
    e506:	e7b2      	b.n	e46e <_realloc_r+0x246>
    e508:	4455      	add	r5, sl
    e50a:	f104 0110 	add.w	r1, r4, #16
    e50e:	44ac      	add	ip, r5
    e510:	458c      	cmp	ip, r1
    e512:	dbb5      	blt.n	e480 <_realloc_r+0x258>
    e514:	465d      	mov	r5, fp
    e516:	f8db 000c 	ldr.w	r0, [fp, #12]
    e51a:	f1aa 0204 	sub.w	r2, sl, #4
    e51e:	f855 1f08 	ldr.w	r1, [r5, #8]!
    e522:	2a24      	cmp	r2, #36	; 0x24
    e524:	6081      	str	r1, [r0, #8]
    e526:	60c8      	str	r0, [r1, #12]
    e528:	d84c      	bhi.n	e5c4 <_realloc_r+0x39c>
    e52a:	2a13      	cmp	r2, #19
    e52c:	4628      	mov	r0, r5
    e52e:	d924      	bls.n	e57a <_realloc_r+0x352>
    e530:	4631      	mov	r1, r6
    e532:	f10b 0010 	add.w	r0, fp, #16
    e536:	f851 eb04 	ldr.w	lr, [r1], #4
    e53a:	f8cb e008 	str.w	lr, [fp, #8]
    e53e:	f8d6 e004 	ldr.w	lr, [r6, #4]
    e542:	1d0e      	adds	r6, r1, #4
    e544:	2a1b      	cmp	r2, #27
    e546:	f8cb e00c 	str.w	lr, [fp, #12]
    e54a:	d916      	bls.n	e57a <_realloc_r+0x352>
    e54c:	f8d1 e004 	ldr.w	lr, [r1, #4]
    e550:	1d31      	adds	r1, r6, #4
    e552:	f10b 0018 	add.w	r0, fp, #24
    e556:	f8cb e010 	str.w	lr, [fp, #16]
    e55a:	f8d6 e004 	ldr.w	lr, [r6, #4]
    e55e:	1d0e      	adds	r6, r1, #4
    e560:	2a24      	cmp	r2, #36	; 0x24
    e562:	f8cb e014 	str.w	lr, [fp, #20]
    e566:	d108      	bne.n	e57a <_realloc_r+0x352>
    e568:	684a      	ldr	r2, [r1, #4]
    e56a:	f10b 0020 	add.w	r0, fp, #32
    e56e:	f8cb 2018 	str.w	r2, [fp, #24]
    e572:	6872      	ldr	r2, [r6, #4]
    e574:	3608      	adds	r6, #8
    e576:	f8cb 201c 	str.w	r2, [fp, #28]
    e57a:	4631      	mov	r1, r6
    e57c:	4602      	mov	r2, r0
    e57e:	f851 eb04 	ldr.w	lr, [r1], #4
    e582:	f842 eb04 	str.w	lr, [r2], #4
    e586:	6876      	ldr	r6, [r6, #4]
    e588:	6046      	str	r6, [r0, #4]
    e58a:	6849      	ldr	r1, [r1, #4]
    e58c:	6051      	str	r1, [r2, #4]
    e58e:	eb0b 0204 	add.w	r2, fp, r4
    e592:	ebc4 010c 	rsb	r1, r4, ip
    e596:	f041 0101 	orr.w	r1, r1, #1
    e59a:	609a      	str	r2, [r3, #8]
    e59c:	6051      	str	r1, [r2, #4]
    e59e:	4638      	mov	r0, r7
    e5a0:	f8db 1004 	ldr.w	r1, [fp, #4]
    e5a4:	f001 0301 	and.w	r3, r1, #1
    e5a8:	431c      	orrs	r4, r3
    e5aa:	f8cb 4004 	str.w	r4, [fp, #4]
    e5ae:	f7ff f98d 	bl	d8cc <__malloc_unlock>
    e5b2:	e6ea      	b.n	e38a <_realloc_r+0x162>
    e5b4:	6855      	ldr	r5, [r2, #4]
    e5b6:	4640      	mov	r0, r8
    e5b8:	f108 0808 	add.w	r8, r8, #8
    e5bc:	f025 0503 	bic.w	r5, r5, #3
    e5c0:	4455      	add	r5, sl
    e5c2:	e6cf      	b.n	e364 <_realloc_r+0x13c>
    e5c4:	4631      	mov	r1, r6
    e5c6:	4628      	mov	r0, r5
    e5c8:	9300      	str	r3, [sp, #0]
    e5ca:	f8cd c004 	str.w	ip, [sp, #4]
    e5ce:	f7ff f8b5 	bl	d73c <memmove>
    e5d2:	f8dd c004 	ldr.w	ip, [sp, #4]
    e5d6:	9b00      	ldr	r3, [sp, #0]
    e5d8:	e7d9      	b.n	e58e <_realloc_r+0x366>
    e5da:	bf00      	nop

0000e5dc <__isinfd>:
    e5dc:	4602      	mov	r2, r0
    e5de:	4240      	negs	r0, r0
    e5e0:	ea40 0302 	orr.w	r3, r0, r2
    e5e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    e5e8:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    e5ec:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    e5f0:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    e5f4:	4258      	negs	r0, r3
    e5f6:	ea40 0303 	orr.w	r3, r0, r3
    e5fa:	17d8      	asrs	r0, r3, #31
    e5fc:	3001      	adds	r0, #1
    e5fe:	4770      	bx	lr

0000e600 <__isnand>:
    e600:	4602      	mov	r2, r0
    e602:	4240      	negs	r0, r0
    e604:	4310      	orrs	r0, r2
    e606:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    e60a:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    e60e:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    e612:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    e616:	0fc0      	lsrs	r0, r0, #31
    e618:	4770      	bx	lr
    e61a:	bf00      	nop

0000e61c <_sbrk_r>:
    e61c:	b538      	push	{r3, r4, r5, lr}
    e61e:	f240 748c 	movw	r4, #1932	; 0x78c
    e622:	f2c2 0400 	movt	r4, #8192	; 0x2000
    e626:	4605      	mov	r5, r0
    e628:	4608      	mov	r0, r1
    e62a:	2300      	movs	r3, #0
    e62c:	6023      	str	r3, [r4, #0]
    e62e:	f7f7 ffa5 	bl	657c <_sbrk>
    e632:	f1b0 3fff 	cmp.w	r0, #4294967295
    e636:	d000      	beq.n	e63a <_sbrk_r+0x1e>
    e638:	bd38      	pop	{r3, r4, r5, pc}
    e63a:	6823      	ldr	r3, [r4, #0]
    e63c:	2b00      	cmp	r3, #0
    e63e:	d0fb      	beq.n	e638 <_sbrk_r+0x1c>
    e640:	602b      	str	r3, [r5, #0]
    e642:	bd38      	pop	{r3, r4, r5, pc}

0000e644 <__sccl>:
    e644:	4602      	mov	r2, r0
    e646:	4608      	mov	r0, r1
    e648:	b470      	push	{r4, r5, r6}
    e64a:	f810 4b01 	ldrb.w	r4, [r0], #1
    e64e:	2c5e      	cmp	r4, #94	; 0x5e
    e650:	d02e      	beq.n	e6b0 <__sccl+0x6c>
    e652:	2100      	movs	r1, #0
    e654:	2300      	movs	r3, #0
    e656:	54d1      	strb	r1, [r2, r3]
    e658:	3301      	adds	r3, #1
    e65a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    e65e:	d1fa      	bne.n	e656 <__sccl+0x12>
    e660:	b18c      	cbz	r4, e686 <__sccl+0x42>
    e662:	f081 0c01 	eor.w	ip, r1, #1
    e666:	4601      	mov	r1, r0
    e668:	f802 c004 	strb.w	ip, [r2, r4]
    e66c:	4608      	mov	r0, r1
    e66e:	f810 3b01 	ldrb.w	r3, [r0], #1
    e672:	2b2d      	cmp	r3, #45	; 0x2d
    e674:	d009      	beq.n	e68a <__sccl+0x46>
    e676:	2b5d      	cmp	r3, #93	; 0x5d
    e678:	d001      	beq.n	e67e <__sccl+0x3a>
    e67a:	b913      	cbnz	r3, e682 <__sccl+0x3e>
    e67c:	4608      	mov	r0, r1
    e67e:	bc70      	pop	{r4, r5, r6}
    e680:	4770      	bx	lr
    e682:	461c      	mov	r4, r3
    e684:	e7ef      	b.n	e666 <__sccl+0x22>
    e686:	3801      	subs	r0, #1
    e688:	e7f9      	b.n	e67e <__sccl+0x3a>
    e68a:	784d      	ldrb	r5, [r1, #1]
    e68c:	2d5d      	cmp	r5, #93	; 0x5d
    e68e:	bf14      	ite	ne
    e690:	2600      	movne	r6, #0
    e692:	2601      	moveq	r6, #1
    e694:	42a5      	cmp	r5, r4
    e696:	bfb8      	it	lt
    e698:	f046 0601 	orrlt.w	r6, r6, #1
    e69c:	2e00      	cmp	r6, #0
    e69e:	d1f0      	bne.n	e682 <__sccl+0x3e>
    e6a0:	1913      	adds	r3, r2, r4
    e6a2:	3401      	adds	r4, #1
    e6a4:	f803 cf01 	strb.w	ip, [r3, #1]!
    e6a8:	42a5      	cmp	r5, r4
    e6aa:	dcfa      	bgt.n	e6a2 <__sccl+0x5e>
    e6ac:	3102      	adds	r1, #2
    e6ae:	e7dd      	b.n	e66c <__sccl+0x28>
    e6b0:	784c      	ldrb	r4, [r1, #1]
    e6b2:	3001      	adds	r0, #1
    e6b4:	2101      	movs	r1, #1
    e6b6:	e7cd      	b.n	e654 <__sccl+0x10>

0000e6b8 <nanf>:
    e6b8:	f240 0000 	movw	r0, #0
    e6bc:	f6c7 70c0 	movt	r0, #32704	; 0x7fc0
    e6c0:	4770      	bx	lr
    e6c2:	bf00      	nop

0000e6c4 <__sclose>:
    e6c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    e6c8:	f001 bcac 	b.w	10024 <_close_r>

0000e6cc <__sseek>:
    e6cc:	b510      	push	{r4, lr}
    e6ce:	460c      	mov	r4, r1
    e6d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    e6d4:	f002 f8fc 	bl	108d0 <_lseek_r>
    e6d8:	89a3      	ldrh	r3, [r4, #12]
    e6da:	f1b0 3fff 	cmp.w	r0, #4294967295
    e6de:	bf15      	itete	ne
    e6e0:	6560      	strne	r0, [r4, #84]	; 0x54
    e6e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    e6e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    e6ea:	81a3      	strheq	r3, [r4, #12]
    e6ec:	bf18      	it	ne
    e6ee:	81a3      	strhne	r3, [r4, #12]
    e6f0:	bd10      	pop	{r4, pc}
    e6f2:	bf00      	nop

0000e6f4 <__swrite>:
    e6f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    e6f8:	461d      	mov	r5, r3
    e6fa:	898b      	ldrh	r3, [r1, #12]
    e6fc:	460c      	mov	r4, r1
    e6fe:	4616      	mov	r6, r2
    e700:	4607      	mov	r7, r0
    e702:	f413 7f80 	tst.w	r3, #256	; 0x100
    e706:	d006      	beq.n	e716 <__swrite+0x22>
    e708:	2302      	movs	r3, #2
    e70a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    e70e:	2200      	movs	r2, #0
    e710:	f002 f8de 	bl	108d0 <_lseek_r>
    e714:	89a3      	ldrh	r3, [r4, #12]
    e716:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    e71a:	4638      	mov	r0, r7
    e71c:	81a3      	strh	r3, [r4, #12]
    e71e:	4632      	mov	r2, r6
    e720:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    e724:	462b      	mov	r3, r5
    e726:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    e72a:	f7f7 bef9 	b.w	6520 <_write_r>
    e72e:	bf00      	nop

0000e730 <__sread>:
    e730:	b510      	push	{r4, lr}
    e732:	460c      	mov	r4, r1
    e734:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    e738:	f002 f8e0 	bl	108fc <_read_r>
    e73c:	2800      	cmp	r0, #0
    e73e:	db03      	blt.n	e748 <__sread+0x18>
    e740:	6d63      	ldr	r3, [r4, #84]	; 0x54
    e742:	181b      	adds	r3, r3, r0
    e744:	6563      	str	r3, [r4, #84]	; 0x54
    e746:	bd10      	pop	{r4, pc}
    e748:	89a3      	ldrh	r3, [r4, #12]
    e74a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    e74e:	81a3      	strh	r3, [r4, #12]
    e750:	bd10      	pop	{r4, pc}
    e752:	bf00      	nop

0000e754 <strcmp>:
    e754:	ea80 0201 	eor.w	r2, r0, r1
    e758:	f012 0f03 	tst.w	r2, #3
    e75c:	d13a      	bne.n	e7d4 <strcmp_unaligned>
    e75e:	f010 0203 	ands.w	r2, r0, #3
    e762:	f020 0003 	bic.w	r0, r0, #3
    e766:	f021 0103 	bic.w	r1, r1, #3
    e76a:	f850 cb04 	ldr.w	ip, [r0], #4
    e76e:	bf08      	it	eq
    e770:	f851 3b04 	ldreq.w	r3, [r1], #4
    e774:	d00d      	beq.n	e792 <strcmp+0x3e>
    e776:	f082 0203 	eor.w	r2, r2, #3
    e77a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    e77e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    e782:	fa23 f202 	lsr.w	r2, r3, r2
    e786:	f851 3b04 	ldr.w	r3, [r1], #4
    e78a:	ea4c 0c02 	orr.w	ip, ip, r2
    e78e:	ea43 0302 	orr.w	r3, r3, r2
    e792:	bf00      	nop
    e794:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    e798:	459c      	cmp	ip, r3
    e79a:	bf01      	itttt	eq
    e79c:	ea22 020c 	biceq.w	r2, r2, ip
    e7a0:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    e7a4:	f850 cb04 	ldreq.w	ip, [r0], #4
    e7a8:	f851 3b04 	ldreq.w	r3, [r1], #4
    e7ac:	d0f2      	beq.n	e794 <strcmp+0x40>
    e7ae:	ea4f 600c 	mov.w	r0, ip, lsl #24
    e7b2:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    e7b6:	2801      	cmp	r0, #1
    e7b8:	bf28      	it	cs
    e7ba:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    e7be:	bf08      	it	eq
    e7c0:	0a1b      	lsreq	r3, r3, #8
    e7c2:	d0f4      	beq.n	e7ae <strcmp+0x5a>
    e7c4:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    e7c8:	ea4f 6010 	mov.w	r0, r0, lsr #24
    e7cc:	eba0 0003 	sub.w	r0, r0, r3
    e7d0:	4770      	bx	lr
    e7d2:	bf00      	nop

0000e7d4 <strcmp_unaligned>:
    e7d4:	f010 0f03 	tst.w	r0, #3
    e7d8:	d00a      	beq.n	e7f0 <strcmp_unaligned+0x1c>
    e7da:	f810 2b01 	ldrb.w	r2, [r0], #1
    e7de:	f811 3b01 	ldrb.w	r3, [r1], #1
    e7e2:	2a01      	cmp	r2, #1
    e7e4:	bf28      	it	cs
    e7e6:	429a      	cmpcs	r2, r3
    e7e8:	d0f4      	beq.n	e7d4 <strcmp_unaligned>
    e7ea:	eba2 0003 	sub.w	r0, r2, r3
    e7ee:	4770      	bx	lr
    e7f0:	f84d 5d04 	str.w	r5, [sp, #-4]!
    e7f4:	f84d 4d04 	str.w	r4, [sp, #-4]!
    e7f8:	f04f 0201 	mov.w	r2, #1
    e7fc:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    e800:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    e804:	f001 0c03 	and.w	ip, r1, #3
    e808:	f021 0103 	bic.w	r1, r1, #3
    e80c:	f850 4b04 	ldr.w	r4, [r0], #4
    e810:	f851 5b04 	ldr.w	r5, [r1], #4
    e814:	f1bc 0f02 	cmp.w	ip, #2
    e818:	d026      	beq.n	e868 <strcmp_unaligned+0x94>
    e81a:	d84b      	bhi.n	e8b4 <strcmp_unaligned+0xe0>
    e81c:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    e820:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    e824:	eba4 0302 	sub.w	r3, r4, r2
    e828:	ea23 0304 	bic.w	r3, r3, r4
    e82c:	d10d      	bne.n	e84a <strcmp_unaligned+0x76>
    e82e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    e832:	bf08      	it	eq
    e834:	f851 5b04 	ldreq.w	r5, [r1], #4
    e838:	d10a      	bne.n	e850 <strcmp_unaligned+0x7c>
    e83a:	ea8c 0c04 	eor.w	ip, ip, r4
    e83e:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    e842:	d10c      	bne.n	e85e <strcmp_unaligned+0x8a>
    e844:	f850 4b04 	ldr.w	r4, [r0], #4
    e848:	e7e8      	b.n	e81c <strcmp_unaligned+0x48>
    e84a:	ea4f 2515 	mov.w	r5, r5, lsr #8
    e84e:	e05c      	b.n	e90a <strcmp_unaligned+0x136>
    e850:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    e854:	d152      	bne.n	e8fc <strcmp_unaligned+0x128>
    e856:	780d      	ldrb	r5, [r1, #0]
    e858:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    e85c:	e055      	b.n	e90a <strcmp_unaligned+0x136>
    e85e:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    e862:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    e866:	e050      	b.n	e90a <strcmp_unaligned+0x136>
    e868:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    e86c:	eba4 0302 	sub.w	r3, r4, r2
    e870:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    e874:	ea23 0304 	bic.w	r3, r3, r4
    e878:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    e87c:	d117      	bne.n	e8ae <strcmp_unaligned+0xda>
    e87e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    e882:	bf08      	it	eq
    e884:	f851 5b04 	ldreq.w	r5, [r1], #4
    e888:	d107      	bne.n	e89a <strcmp_unaligned+0xc6>
    e88a:	ea8c 0c04 	eor.w	ip, ip, r4
    e88e:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    e892:	d108      	bne.n	e8a6 <strcmp_unaligned+0xd2>
    e894:	f850 4b04 	ldr.w	r4, [r0], #4
    e898:	e7e6      	b.n	e868 <strcmp_unaligned+0x94>
    e89a:	041b      	lsls	r3, r3, #16
    e89c:	d12e      	bne.n	e8fc <strcmp_unaligned+0x128>
    e89e:	880d      	ldrh	r5, [r1, #0]
    e8a0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    e8a4:	e031      	b.n	e90a <strcmp_unaligned+0x136>
    e8a6:	ea4f 4505 	mov.w	r5, r5, lsl #16
    e8aa:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    e8ae:	ea4f 4515 	mov.w	r5, r5, lsr #16
    e8b2:	e02a      	b.n	e90a <strcmp_unaligned+0x136>
    e8b4:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    e8b8:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    e8bc:	eba4 0302 	sub.w	r3, r4, r2
    e8c0:	ea23 0304 	bic.w	r3, r3, r4
    e8c4:	d10d      	bne.n	e8e2 <strcmp_unaligned+0x10e>
    e8c6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    e8ca:	bf08      	it	eq
    e8cc:	f851 5b04 	ldreq.w	r5, [r1], #4
    e8d0:	d10a      	bne.n	e8e8 <strcmp_unaligned+0x114>
    e8d2:	ea8c 0c04 	eor.w	ip, ip, r4
    e8d6:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    e8da:	d10a      	bne.n	e8f2 <strcmp_unaligned+0x11e>
    e8dc:	f850 4b04 	ldr.w	r4, [r0], #4
    e8e0:	e7e8      	b.n	e8b4 <strcmp_unaligned+0xe0>
    e8e2:	ea4f 6515 	mov.w	r5, r5, lsr #24
    e8e6:	e010      	b.n	e90a <strcmp_unaligned+0x136>
    e8e8:	f014 0fff 	tst.w	r4, #255	; 0xff
    e8ec:	d006      	beq.n	e8fc <strcmp_unaligned+0x128>
    e8ee:	f851 5b04 	ldr.w	r5, [r1], #4
    e8f2:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    e8f6:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    e8fa:	e006      	b.n	e90a <strcmp_unaligned+0x136>
    e8fc:	f04f 0000 	mov.w	r0, #0
    e900:	f85d 4b04 	ldr.w	r4, [sp], #4
    e904:	f85d 5b04 	ldr.w	r5, [sp], #4
    e908:	4770      	bx	lr
    e90a:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    e90e:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    e912:	2801      	cmp	r0, #1
    e914:	bf28      	it	cs
    e916:	4290      	cmpcs	r0, r2
    e918:	bf04      	itt	eq
    e91a:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    e91e:	0a2d      	lsreq	r5, r5, #8
    e920:	d0f3      	beq.n	e90a <strcmp_unaligned+0x136>
    e922:	eba2 0000 	sub.w	r0, r2, r0
    e926:	f85d 4b04 	ldr.w	r4, [sp], #4
    e92a:	f85d 5b04 	ldr.w	r5, [sp], #4
    e92e:	4770      	bx	lr

0000e930 <_strtod_r>:
    e930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    e934:	b0a3      	sub	sp, #140	; 0x8c
    e936:	4604      	mov	r4, r0
    e938:	2600      	movs	r6, #0
    e93a:	920a      	str	r2, [sp, #40]	; 0x28
    e93c:	460a      	mov	r2, r1
    e93e:	2700      	movs	r7, #0
    e940:	911f      	str	r1, [sp, #124]	; 0x7c
    e942:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
    e946:	7810      	ldrb	r0, [r2, #0]
    e948:	282d      	cmp	r0, #45	; 0x2d
    e94a:	f200 8123 	bhi.w	eb94 <_strtod_r+0x264>
    e94e:	e8df f010 	tbh	[pc, r0, lsl #1]
    e952:	00b2      	.short	0x00b2
    e954:	01210121 	.word	0x01210121
    e958:	01210121 	.word	0x01210121
    e95c:	01210121 	.word	0x01210121
    e960:	01210121 	.word	0x01210121
    e964:	011e011e 	.word	0x011e011e
    e968:	011e011e 	.word	0x011e011e
    e96c:	0121011e 	.word	0x0121011e
    e970:	01210121 	.word	0x01210121
    e974:	01210121 	.word	0x01210121
    e978:	01210121 	.word	0x01210121
    e97c:	01210121 	.word	0x01210121
    e980:	01210121 	.word	0x01210121
    e984:	01210121 	.word	0x01210121
    e988:	01210121 	.word	0x01210121
    e98c:	01210121 	.word	0x01210121
    e990:	011e0121 	.word	0x011e0121
    e994:	01210121 	.word	0x01210121
    e998:	01210121 	.word	0x01210121
    e99c:	01210121 	.word	0x01210121
    e9a0:	01210121 	.word	0x01210121
    e9a4:	01210121 	.word	0x01210121
    e9a8:	0121011b 	.word	0x0121011b
    e9ac:	00c3      	.short	0x00c3
    e9ae:	2700      	movs	r7, #0
    e9b0:	463e      	mov	r6, r7
    e9b2:	463d      	mov	r5, r7
    e9b4:	f04f 0c00 	mov.w	ip, #0
    e9b8:	9206      	str	r2, [sp, #24]
    e9ba:	46e3      	mov	fp, ip
    e9bc:	9510      	str	r5, [sp, #64]	; 0x40
    e9be:	f8cd c010 	str.w	ip, [sp, #16]
    e9c2:	2865      	cmp	r0, #101	; 0x65
    e9c4:	bf14      	ite	ne
    e9c6:	2200      	movne	r2, #0
    e9c8:	2201      	moveq	r2, #1
    e9ca:	2845      	cmp	r0, #69	; 0x45
    e9cc:	bf08      	it	eq
    e9ce:	f042 0201 	orreq.w	r2, r2, #1
    e9d2:	2a00      	cmp	r2, #0
    e9d4:	f000 80f9 	beq.w	ebca <_strtod_r+0x29a>
    e9d8:	ea45 020c 	orr.w	r2, r5, ip
    e9dc:	ea52 0208 	orrs.w	r2, r2, r8
    e9e0:	d069      	beq.n	eab6 <_strtod_r+0x186>
    e9e2:	991f      	ldr	r1, [sp, #124]	; 0x7c
    e9e4:	f101 0a01 	add.w	sl, r1, #1
    e9e8:	f8cd a07c 	str.w	sl, [sp, #124]	; 0x7c
    e9ec:	7848      	ldrb	r0, [r1, #1]
    e9ee:	282b      	cmp	r0, #43	; 0x2b
    e9f0:	f000 8521 	beq.w	f436 <_strtod_r+0xb06>
    e9f4:	282d      	cmp	r0, #45	; 0x2d
    e9f6:	f000 83b8 	beq.w	f16a <_strtod_r+0x83a>
    e9fa:	2200      	movs	r2, #0
    e9fc:	9208      	str	r2, [sp, #32]
    e9fe:	f1a0 0230 	sub.w	r2, r0, #48	; 0x30
    ea02:	2a09      	cmp	r2, #9
    ea04:	bf84      	itt	hi
    ea06:	911f      	strhi	r1, [sp, #124]	; 0x7c
    ea08:	f04f 0a00 	movhi.w	sl, #0
    ea0c:	d848      	bhi.n	eaa0 <_strtod_r+0x170>
    ea0e:	2830      	cmp	r0, #48	; 0x30
    ea10:	d107      	bne.n	ea22 <_strtod_r+0xf2>
    ea12:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    ea14:	9b10      	ldr	r3, [sp, #64]	; 0x40
    ea16:	3201      	adds	r2, #1
    ea18:	921f      	str	r2, [sp, #124]	; 0x7c
    ea1a:	7810      	ldrb	r0, [r2, #0]
    ea1c:	2830      	cmp	r0, #48	; 0x30
    ea1e:	d0fa      	beq.n	ea16 <_strtod_r+0xe6>
    ea20:	9310      	str	r3, [sp, #64]	; 0x40
    ea22:	f1a0 0231 	sub.w	r2, r0, #49	; 0x31
    ea26:	2a08      	cmp	r2, #8
    ea28:	f200 80cf 	bhi.w	ebca <_strtod_r+0x29a>
    ea2c:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    ea2e:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    ea32:	1c53      	adds	r3, r2, #1
    ea34:	930b      	str	r3, [sp, #44]	; 0x2c
    ea36:	9209      	str	r2, [sp, #36]	; 0x24
    ea38:	931f      	str	r3, [sp, #124]	; 0x7c
    ea3a:	7850      	ldrb	r0, [r2, #1]
    ea3c:	282f      	cmp	r0, #47	; 0x2f
    ea3e:	dd1a      	ble.n	ea76 <_strtod_r+0x146>
    ea40:	2839      	cmp	r0, #57	; 0x39
    ea42:	dc18      	bgt.n	ea76 <_strtod_r+0x146>
    ea44:	1c93      	adds	r3, r2, #2
    ea46:	9a10      	ldr	r2, [sp, #64]	; 0x40
    ea48:	46a9      	mov	r9, r5
    ea4a:	920b      	str	r2, [sp, #44]	; 0x2c
    ea4c:	461a      	mov	r2, r3
    ea4e:	e002      	b.n	ea56 <_strtod_r+0x126>
    ea50:	2839      	cmp	r0, #57	; 0x39
    ea52:	f300 8625 	bgt.w	f6a0 <_strtod_r+0xd70>
    ea56:	921f      	str	r2, [sp, #124]	; 0x7c
    ea58:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    ea5c:	7810      	ldrb	r0, [r2, #0]
    ea5e:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
    ea62:	4615      	mov	r5, r2
    ea64:	3201      	adds	r2, #1
    ea66:	282f      	cmp	r0, #47	; 0x2f
    ea68:	eb03 0a4a 	add.w	sl, r3, sl, lsl #1
    ea6c:	dcf0      	bgt.n	ea50 <_strtod_r+0x120>
    ea6e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    ea70:	950b      	str	r5, [sp, #44]	; 0x2c
    ea72:	464d      	mov	r5, r9
    ea74:	9210      	str	r2, [sp, #64]	; 0x40
    ea76:	9a09      	ldr	r2, [sp, #36]	; 0x24
    ea78:	f644 691f 	movw	r9, #19999	; 0x4e1f
    ea7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    ea7e:	1a9b      	subs	r3, r3, r2
    ea80:	45ca      	cmp	sl, r9
    ea82:	bfd4      	ite	le
    ea84:	2200      	movle	r2, #0
    ea86:	2201      	movgt	r2, #1
    ea88:	2b08      	cmp	r3, #8
    ea8a:	bfc8      	it	gt
    ea8c:	f042 0201 	orrgt.w	r2, r2, #1
    ea90:	9309      	str	r3, [sp, #36]	; 0x24
    ea92:	9b08      	ldr	r3, [sp, #32]
    ea94:	2a00      	cmp	r2, #0
    ea96:	bf18      	it	ne
    ea98:	46ca      	movne	sl, r9
    ea9a:	b10b      	cbz	r3, eaa0 <_strtod_r+0x170>
    ea9c:	f1ca 0a00 	rsb	sl, sl, #0
    eaa0:	2d00      	cmp	r5, #0
    eaa2:	f040 8097 	bne.w	ebd4 <_strtod_r+0x2a4>
    eaa6:	ea5c 0c08 	orrs.w	ip, ip, r8
    eaaa:	f040 8119 	bne.w	ece0 <_strtod_r+0x3b0>
    eaae:	9f04      	ldr	r7, [sp, #16]
    eab0:	2f00      	cmp	r7, #0
    eab2:	f000 829f 	beq.w	eff4 <_strtod_r+0x6c4>
    eab6:	2300      	movs	r3, #0
    eab8:	911f      	str	r1, [sp, #124]	; 0x7c
    eaba:	461a      	mov	r2, r3
    eabc:	930f      	str	r3, [sp, #60]	; 0x3c
    eabe:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    eac0:	b10f      	cbz	r7, eac6 <_strtod_r+0x196>
    eac2:	991f      	ldr	r1, [sp, #124]	; 0x7c
    eac4:	6039      	str	r1, [r7, #0]
    eac6:	980f      	ldr	r0, [sp, #60]	; 0x3c
    eac8:	b108      	cbz	r0, eace <_strtod_r+0x19e>
    eaca:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
    eace:	4618      	mov	r0, r3
    ead0:	4611      	mov	r1, r2
    ead2:	b023      	add	sp, #140	; 0x8c
    ead4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ead8:	2001      	movs	r0, #1
    eada:	900f      	str	r0, [sp, #60]	; 0x3c
    eadc:	3201      	adds	r2, #1
    eade:	921f      	str	r2, [sp, #124]	; 0x7c
    eae0:	7810      	ldrb	r0, [r2, #0]
    eae2:	2800      	cmp	r0, #0
    eae4:	d0e7      	beq.n	eab6 <_strtod_r+0x186>
    eae6:	2830      	cmp	r0, #48	; 0x30
    eae8:	bf18      	it	ne
    eaea:	f04f 0800 	movne.w	r8, #0
    eaee:	d058      	beq.n	eba2 <_strtod_r+0x272>
    eaf0:	282f      	cmp	r0, #47	; 0x2f
    eaf2:	f340 855f 	ble.w	f5b4 <_strtod_r+0xc84>
    eaf6:	2839      	cmp	r0, #57	; 0x39
    eaf8:	f73f af59 	bgt.w	e9ae <_strtod_r+0x7e>
    eafc:	2700      	movs	r7, #0
    eafe:	463e      	mov	r6, r7
    eb00:	463d      	mov	r5, r7
    eb02:	e002      	b.n	eb0a <_strtod_r+0x1da>
    eb04:	2839      	cmp	r0, #57	; 0x39
    eb06:	f73f af55 	bgt.w	e9b4 <_strtod_r+0x84>
    eb0a:	eb06 0386 	add.w	r3, r6, r6, lsl #2
    eb0e:	2d08      	cmp	r5, #8
    eb10:	eb00 0343 	add.w	r3, r0, r3, lsl #1
    eb14:	bfd8      	it	le
    eb16:	f1a3 0630 	suble.w	r6, r3, #48	; 0x30
    eb1a:	dd07      	ble.n	eb2c <_strtod_r+0x1fc>
    eb1c:	eb07 0387 	add.w	r3, r7, r7, lsl #2
    eb20:	2d0f      	cmp	r5, #15
    eb22:	eb00 0043 	add.w	r0, r0, r3, lsl #1
    eb26:	bfd8      	it	le
    eb28:	f1a0 0730 	suble.w	r7, r0, #48	; 0x30
    eb2c:	3501      	adds	r5, #1
    eb2e:	18ab      	adds	r3, r5, r2
    eb30:	931f      	str	r3, [sp, #124]	; 0x7c
    eb32:	5d50      	ldrb	r0, [r2, r5]
    eb34:	282f      	cmp	r0, #47	; 0x2f
    eb36:	dce5      	bgt.n	eb04 <_strtod_r+0x1d4>
    eb38:	469c      	mov	ip, r3
    eb3a:	9510      	str	r5, [sp, #64]	; 0x40
    eb3c:	282e      	cmp	r0, #46	; 0x2e
    eb3e:	f040 80d2 	bne.w	ece6 <_strtod_r+0x3b6>
    eb42:	9b10      	ldr	r3, [sp, #64]	; 0x40
    eb44:	f10c 0001 	add.w	r0, ip, #1
    eb48:	901f      	str	r0, [sp, #124]	; 0x7c
    eb4a:	f89c 0001 	ldrb.w	r0, [ip, #1]
    eb4e:	2b00      	cmp	r3, #0
    eb50:	f000 822b 	beq.w	efaa <_strtod_r+0x67a>
    eb54:	f04f 0c00 	mov.w	ip, #0
    eb58:	461d      	mov	r5, r3
    eb5a:	46e3      	mov	fp, ip
    eb5c:	9206      	str	r2, [sp, #24]
    eb5e:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    eb62:	f1ba 0f09 	cmp.w	sl, #9
    eb66:	f200 8242 	bhi.w	efee <_strtod_r+0x6be>
    eb6a:	981f      	ldr	r0, [sp, #124]	; 0x7c
    eb6c:	f10c 0c01 	add.w	ip, ip, #1
    eb70:	9504      	str	r5, [sp, #16]
    eb72:	9008      	str	r0, [sp, #32]
    eb74:	f1ba 0f00 	cmp.w	sl, #0
    eb78:	f040 8522 	bne.w	f5c0 <_strtod_r+0xc90>
    eb7c:	9d04      	ldr	r5, [sp, #16]
    eb7e:	9808      	ldr	r0, [sp, #32]
    eb80:	1c42      	adds	r2, r0, #1
    eb82:	921f      	str	r2, [sp, #124]	; 0x7c
    eb84:	7840      	ldrb	r0, [r0, #1]
    eb86:	e7ea      	b.n	eb5e <_strtod_r+0x22e>
    eb88:	2700      	movs	r7, #0
    eb8a:	970f      	str	r7, [sp, #60]	; 0x3c
    eb8c:	e7a6      	b.n	eadc <_strtod_r+0x1ac>
    eb8e:	3201      	adds	r2, #1
    eb90:	921f      	str	r2, [sp, #124]	; 0x7c
    eb92:	e6d8      	b.n	e946 <_strtod_r+0x16>
    eb94:	2300      	movs	r3, #0
    eb96:	2830      	cmp	r0, #48	; 0x30
    eb98:	930f      	str	r3, [sp, #60]	; 0x3c
    eb9a:	bf18      	it	ne
    eb9c:	f04f 0800 	movne.w	r8, #0
    eba0:	d1a6      	bne.n	eaf0 <_strtod_r+0x1c0>
    eba2:	7853      	ldrb	r3, [r2, #1]
    eba4:	1c55      	adds	r5, r2, #1
    eba6:	2b58      	cmp	r3, #88	; 0x58
    eba8:	f000 83c3 	beq.w	f332 <_strtod_r+0xa02>
    ebac:	2b78      	cmp	r3, #120	; 0x78
    ebae:	f000 83c0 	beq.w	f332 <_strtod_r+0xa02>
    ebb2:	462a      	mov	r2, r5
    ebb4:	951f      	str	r5, [sp, #124]	; 0x7c
    ebb6:	3501      	adds	r5, #1
    ebb8:	7810      	ldrb	r0, [r2, #0]
    ebba:	2830      	cmp	r0, #48	; 0x30
    ebbc:	d0f9      	beq.n	ebb2 <_strtod_r+0x282>
    ebbe:	2800      	cmp	r0, #0
    ebc0:	f000 808e 	beq.w	ece0 <_strtod_r+0x3b0>
    ebc4:	f04f 0801 	mov.w	r8, #1
    ebc8:	e792      	b.n	eaf0 <_strtod_r+0x1c0>
    ebca:	f04f 0a00 	mov.w	sl, #0
    ebce:	2d00      	cmp	r5, #0
    ebd0:	f43f af69 	beq.w	eaa6 <_strtod_r+0x176>
    ebd4:	4630      	mov	r0, r6
    ebd6:	ebcb 0a0a 	rsb	sl, fp, sl
    ebda:	f8cd a020 	str.w	sl, [sp, #32]
    ebde:	f7f7 fe9b 	bl	6918 <__aeabi_ui2d>
    ebe2:	f8dd 9040 	ldr.w	r9, [sp, #64]	; 0x40
    ebe6:	2d10      	cmp	r5, #16
    ebe8:	bfb4      	ite	lt
    ebea:	46a8      	movlt	r8, r5
    ebec:	f04f 0810 	movge.w	r8, #16
    ebf0:	f1b9 0f00 	cmp.w	r9, #0
    ebf4:	bf08      	it	eq
    ebf6:	46a9      	moveq	r9, r5
    ebf8:	f1b8 0f09 	cmp.w	r8, #9
    ebfc:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    ec00:	dd16      	ble.n	ec30 <_strtod_r+0x300>
    ec02:	f641 5368 	movw	r3, #7528	; 0x1d68
    ec06:	f2c0 0301 	movt	r3, #1
    ec0a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
    ec0e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
    ec12:	f7f7 fef7 	bl	6a04 <__aeabi_dmul>
    ec16:	4682      	mov	sl, r0
    ec18:	4638      	mov	r0, r7
    ec1a:	468b      	mov	fp, r1
    ec1c:	f7f7 fe7c 	bl	6918 <__aeabi_ui2d>
    ec20:	4602      	mov	r2, r0
    ec22:	460b      	mov	r3, r1
    ec24:	4650      	mov	r0, sl
    ec26:	4659      	mov	r1, fp
    ec28:	f7f7 fd3a 	bl	66a0 <__adddf3>
    ec2c:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    ec30:	2d0f      	cmp	r5, #15
    ec32:	dc60      	bgt.n	ecf6 <_strtod_r+0x3c6>
    ec34:	9f08      	ldr	r7, [sp, #32]
    ec36:	2f00      	cmp	r7, #0
    ec38:	d04f      	beq.n	ecda <_strtod_r+0x3aa>
    ec3a:	f340 8537 	ble.w	f6ac <_strtod_r+0xd7c>
    ec3e:	9808      	ldr	r0, [sp, #32]
    ec40:	2816      	cmp	r0, #22
    ec42:	f300 84fa 	bgt.w	f63a <_strtod_r+0xd0a>
    ec46:	9a08      	ldr	r2, [sp, #32]
    ec48:	f641 5368 	movw	r3, #7528	; 0x1d68
    ec4c:	f2c0 0301 	movt	r3, #1
    ec50:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    ec54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    ec58:	e9d3 2300 	ldrd	r2, r3, [r3]
    ec5c:	f7f7 fed2 	bl	6a04 <__aeabi_dmul>
    ec60:	4603      	mov	r3, r0
    ec62:	460a      	mov	r2, r1
    ec64:	e72b      	b.n	eabe <_strtod_r+0x18e>
    ec66:	4649      	mov	r1, r9
    ec68:	9806      	ldr	r0, [sp, #24]
    ec6a:	f7f8 f8dd 	bl	6e28 <__aeabi_d2iz>
    ec6e:	f7f7 fe63 	bl	6938 <__aeabi_i2d>
    ec72:	4602      	mov	r2, r0
    ec74:	460b      	mov	r3, r1
    ec76:	9806      	ldr	r0, [sp, #24]
    ec78:	4649      	mov	r1, r9
    ec7a:	f7f7 fd0f 	bl	669c <__aeabi_dsub>
    ec7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
    ec80:	e9cd 0104 	strd	r0, r1, [sp, #16]
    ec84:	2a00      	cmp	r2, #0
    ec86:	f040 833c 	bne.w	f302 <_strtod_r+0x9d2>
    ec8a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    ec8c:	2b00      	cmp	r3, #0
    ec8e:	f040 8338 	bne.w	f302 <_strtod_r+0x9d2>
    ec92:	f02b 437f 	bic.w	r3, fp, #4278190080	; 0xff000000
    ec96:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    ec9a:	2b00      	cmp	r3, #0
    ec9c:	f040 8331 	bne.w	f302 <_strtod_r+0x9d2>
    eca0:	f20f 735c 	addw	r3, pc, #1884	; 0x75c
    eca4:	e9d3 2300 	ldrd	r2, r3, [r3]
    eca8:	f002 f864 	bl	10d74 <__aeabi_dcmplt>
    ecac:	2800      	cmp	r0, #0
    ecae:	f000 8167 	beq.w	ef80 <_strtod_r+0x650>
    ecb2:	4620      	mov	r0, r4
    ecb4:	991e      	ldr	r1, [sp, #120]	; 0x78
    ecb6:	f7fe ff97 	bl	dbe8 <_Bfree>
    ecba:	4620      	mov	r0, r4
    ecbc:	4639      	mov	r1, r7
    ecbe:	f7fe ff93 	bl	dbe8 <_Bfree>
    ecc2:	4620      	mov	r0, r4
    ecc4:	4631      	mov	r1, r6
    ecc6:	f7fe ff8f 	bl	dbe8 <_Bfree>
    ecca:	4620      	mov	r0, r4
    eccc:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ecce:	f7fe ff8b 	bl	dbe8 <_Bfree>
    ecd2:	4620      	mov	r0, r4
    ecd4:	4641      	mov	r1, r8
    ecd6:	f7fe ff87 	bl	dbe8 <_Bfree>
    ecda:	9b18      	ldr	r3, [sp, #96]	; 0x60
    ecdc:	9a19      	ldr	r2, [sp, #100]	; 0x64
    ecde:	e6ee      	b.n	eabe <_strtod_r+0x18e>
    ece0:	2300      	movs	r3, #0
    ece2:	461a      	mov	r2, r3
    ece4:	e6eb      	b.n	eabe <_strtod_r+0x18e>
    ece6:	f04f 0c00 	mov.w	ip, #0
    ecea:	9206      	str	r2, [sp, #24]
    ecec:	9d10      	ldr	r5, [sp, #64]	; 0x40
    ecee:	46e3      	mov	fp, ip
    ecf0:	f8cd c010 	str.w	ip, [sp, #16]
    ecf4:	e665      	b.n	e9c2 <_strtod_r+0x92>
    ecf6:	9f08      	ldr	r7, [sp, #32]
    ecf8:	ebc8 0a05 	rsb	sl, r8, r5
    ecfc:	44ba      	add	sl, r7
    ecfe:	f1ba 0f00 	cmp.w	sl, #0
    ed02:	f340 844f 	ble.w	f5a4 <_strtod_r+0xc74>
    ed06:	f01a 020f 	ands.w	r2, sl, #15
    ed0a:	d00d      	beq.n	ed28 <_strtod_r+0x3f8>
    ed0c:	f641 5368 	movw	r3, #7528	; 0x1d68
    ed10:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    ed14:	f2c0 0301 	movt	r3, #1
    ed18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    ed1c:	e9d3 2300 	ldrd	r2, r3, [r3]
    ed20:	f7f7 fe70 	bl	6a04 <__aeabi_dmul>
    ed24:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    ed28:	f03a 0a0f 	bics.w	sl, sl, #15
    ed2c:	f040 81b6 	bne.w	f09c <_strtod_r+0x76c>
    ed30:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    ed34:	e9cd 2304 	strd	r2, r3, [sp, #16]
    ed38:	462b      	mov	r3, r5
    ed3a:	9906      	ldr	r1, [sp, #24]
    ed3c:	464a      	mov	r2, r9
    ed3e:	4620      	mov	r0, r4
    ed40:	9600      	str	r6, [sp, #0]
    ed42:	f7ff fa23 	bl	e18c <__s2b>
    ed46:	9f08      	ldr	r7, [sp, #32]
    ed48:	427f      	negs	r7, r7
    ed4a:	9711      	str	r7, [sp, #68]	; 0x44
    ed4c:	f100 030c 	add.w	r3, r0, #12
    ed50:	900b      	str	r0, [sp, #44]	; 0x2c
    ed52:	9310      	str	r3, [sp, #64]	; 0x40
    ed54:	980b      	ldr	r0, [sp, #44]	; 0x2c
    ed56:	6841      	ldr	r1, [r0, #4]
    ed58:	4620      	mov	r0, r4
    ed5a:	f7fe ff61 	bl	dc20 <_Balloc>
    ed5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    ed60:	690a      	ldr	r2, [r1, #16]
    ed62:	9910      	ldr	r1, [sp, #64]	; 0x40
    ed64:	3202      	adds	r2, #2
    ed66:	0092      	lsls	r2, r2, #2
    ed68:	4607      	mov	r7, r0
    ed6a:	300c      	adds	r0, #12
    ed6c:	f7fe fc1e 	bl	d5ac <memcpy>
    ed70:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    ed74:	4620      	mov	r0, r4
    ed76:	a921      	add	r1, sp, #132	; 0x84
    ed78:	9100      	str	r1, [sp, #0]
    ed7a:	a920      	add	r1, sp, #128	; 0x80
    ed7c:	9101      	str	r1, [sp, #4]
    ed7e:	f7fe ff85 	bl	dc8c <__d2b>
    ed82:	2101      	movs	r1, #1
    ed84:	901e      	str	r0, [sp, #120]	; 0x78
    ed86:	4620      	mov	r0, r4
    ed88:	f7ff f95c 	bl	e044 <__i2b>
    ed8c:	9a08      	ldr	r2, [sp, #32]
    ed8e:	2a00      	cmp	r2, #0
    ed90:	4606      	mov	r6, r0
    ed92:	f2c0 822c 	blt.w	f1ee <_strtod_r+0x8be>
    ed96:	f8dd 9020 	ldr.w	r9, [sp, #32]
    ed9a:	2200      	movs	r2, #0
    ed9c:	4693      	mov	fp, r2
    ed9e:	464b      	mov	r3, r9
    eda0:	9d21      	ldr	r5, [sp, #132]	; 0x84
    eda2:	f46f 707f 	mvn.w	r0, #1020	; 0x3fc
    eda6:	9920      	ldr	r1, [sp, #128]	; 0x80
    eda8:	2d00      	cmp	r5, #0
    edaa:	bfac      	ite	ge
    edac:	eb02 0b05 	addge.w	fp, r2, r5
    edb0:	1b5b      	sublt	r3, r3, r5
    edb2:	ebca 0505 	rsb	r5, sl, r5
    edb6:	eb05 0c01 	add.w	ip, r5, r1
    edba:	4584      	cmp	ip, r0
    edbc:	bfb6      	itet	lt
    edbe:	f505 6186 	addlt.w	r1, r5, #1072	; 0x430
    edc2:	f1c1 0136 	rsbge	r1, r1, #54	; 0x36
    edc6:	3103      	addlt	r1, #3
    edc8:	eb03 050a 	add.w	r5, r3, sl
    edcc:	eb01 080b 	add.w	r8, r1, fp
    edd0:	186d      	adds	r5, r5, r1
    edd2:	45a8      	cmp	r8, r5
    edd4:	bfb4      	ite	lt
    edd6:	4643      	movlt	r3, r8
    edd8:	462b      	movge	r3, r5
    edda:	455b      	cmp	r3, fp
    eddc:	bfa8      	it	ge
    edde:	465b      	movge	r3, fp
    ede0:	2b00      	cmp	r3, #0
    ede2:	bfc2      	ittt	gt
    ede4:	ebc3 0b0b 	rsbgt	fp, r3, fp
    ede8:	ebc3 0808 	rsbgt	r8, r3, r8
    edec:	1aed      	subgt	r5, r5, r3
    edee:	b18a      	cbz	r2, ee14 <_strtod_r+0x4e4>
    edf0:	4631      	mov	r1, r6
    edf2:	4620      	mov	r0, r4
    edf4:	f7ff f974 	bl	e0e0 <__pow5mult>
    edf8:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    edfa:	4606      	mov	r6, r0
    edfc:	4620      	mov	r0, r4
    edfe:	4631      	mov	r1, r6
    ee00:	f7ff f886 	bl	df10 <__multiply>
    ee04:	991e      	ldr	r1, [sp, #120]	; 0x78
    ee06:	4603      	mov	r3, r0
    ee08:	4620      	mov	r0, r4
    ee0a:	9303      	str	r3, [sp, #12]
    ee0c:	f7fe feec 	bl	dbe8 <_Bfree>
    ee10:	9b03      	ldr	r3, [sp, #12]
    ee12:	931e      	str	r3, [sp, #120]	; 0x78
    ee14:	f1b8 0f00 	cmp.w	r8, #0
    ee18:	dd05      	ble.n	ee26 <_strtod_r+0x4f6>
    ee1a:	4642      	mov	r2, r8
    ee1c:	4620      	mov	r0, r4
    ee1e:	991e      	ldr	r1, [sp, #120]	; 0x78
    ee20:	f7ff f818 	bl	de54 <__lshift>
    ee24:	901e      	str	r0, [sp, #120]	; 0x78
    ee26:	f1b9 0f00 	cmp.w	r9, #0
    ee2a:	d005      	beq.n	ee38 <_strtod_r+0x508>
    ee2c:	4639      	mov	r1, r7
    ee2e:	464a      	mov	r2, r9
    ee30:	4620      	mov	r0, r4
    ee32:	f7ff f955 	bl	e0e0 <__pow5mult>
    ee36:	4607      	mov	r7, r0
    ee38:	2d00      	cmp	r5, #0
    ee3a:	dd05      	ble.n	ee48 <_strtod_r+0x518>
    ee3c:	4639      	mov	r1, r7
    ee3e:	462a      	mov	r2, r5
    ee40:	4620      	mov	r0, r4
    ee42:	f7ff f807 	bl	de54 <__lshift>
    ee46:	4607      	mov	r7, r0
    ee48:	f1bb 0f00 	cmp.w	fp, #0
    ee4c:	dd05      	ble.n	ee5a <_strtod_r+0x52a>
    ee4e:	4631      	mov	r1, r6
    ee50:	465a      	mov	r2, fp
    ee52:	4620      	mov	r0, r4
    ee54:	f7fe fffe 	bl	de54 <__lshift>
    ee58:	4606      	mov	r6, r0
    ee5a:	991e      	ldr	r1, [sp, #120]	; 0x78
    ee5c:	463a      	mov	r2, r7
    ee5e:	4620      	mov	r0, r4
    ee60:	f7fe ff7c 	bl	dd5c <__mdiff>
    ee64:	2200      	movs	r2, #0
    ee66:	4631      	mov	r1, r6
    ee68:	68c3      	ldr	r3, [r0, #12]
    ee6a:	4680      	mov	r8, r0
    ee6c:	60c2      	str	r2, [r0, #12]
    ee6e:	9309      	str	r3, [sp, #36]	; 0x24
    ee70:	f7fe fd80 	bl	d974 <__mcmp>
    ee74:	2800      	cmp	r0, #0
    ee76:	f2c0 82e1 	blt.w	f43c <_strtod_r+0xb0c>
    ee7a:	f000 832e 	beq.w	f4da <_strtod_r+0xbaa>
    ee7e:	4640      	mov	r0, r8
    ee80:	4631      	mov	r1, r6
    ee82:	f7fe fe11 	bl	daa8 <__ratio>
    ee86:	2200      	movs	r2, #0
    ee88:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    ee8c:	e9cd 0106 	strd	r0, r1, [sp, #24]
    ee90:	f001 ff7a 	bl	10d88 <__aeabi_dcmple>
    ee94:	2800      	cmp	r0, #0
    ee96:	f000 8194 	beq.w	f1c2 <_strtod_r+0x892>
    ee9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
    ee9c:	2a00      	cmp	r2, #0
    ee9e:	f000 81ac 	beq.w	f1fa <_strtod_r+0x8ca>
    eea2:	f240 0900 	movw	r9, #0
    eea6:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
    eeaa:	f6c3 79f0 	movt	r9, #16368	; 0x3ff0
    eeae:	f240 0300 	movw	r3, #0
    eeb2:	2200      	movs	r2, #0
    eeb4:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    eeb8:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
    eebc:	2200      	movs	r2, #0
    eebe:	9206      	str	r2, [sp, #24]
    eec0:	f240 0500 	movw	r5, #0
    eec4:	f240 0300 	movw	r3, #0
    eec8:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
    eecc:	f6c7 73e0 	movt	r3, #32736	; 0x7fe0
    eed0:	ea0c 0505 	and.w	r5, ip, r5
    eed4:	f240 0b00 	movw	fp, #0
    eed8:	429d      	cmp	r5, r3
    eeda:	f6c7 7bf0 	movt	fp, #32752	; 0x7ff0
    eede:	f000 81c5 	beq.w	f26c <_strtod_r+0x93c>
    eee2:	f1ba 0300 	subs.w	r3, sl, #0
    eee6:	bf18      	it	ne
    eee8:	2301      	movne	r3, #1
    eeea:	f1b5 6fd4 	cmp.w	r5, #111149056	; 0x6a00000
    eeee:	bf8c      	ite	hi
    eef0:	2300      	movhi	r3, #0
    eef2:	f003 0301 	andls.w	r3, r3, #1
    eef6:	b30b      	cbz	r3, ef3c <_strtod_r+0x60c>
    eef8:	9806      	ldr	r0, [sp, #24]
    eefa:	4649      	mov	r1, r9
    eefc:	f20f 5308 	addw	r3, pc, #1288	; 0x508
    ef00:	e9d3 2300 	ldrd	r2, r3, [r3]
    ef04:	f001 ff40 	bl	10d88 <__aeabi_dcmple>
    ef08:	b198      	cbz	r0, ef32 <_strtod_r+0x602>
    ef0a:	4649      	mov	r1, r9
    ef0c:	9806      	ldr	r0, [sp, #24]
    ef0e:	f001 ff59 	bl	10dc4 <__aeabi_d2uiz>
    ef12:	2800      	cmp	r0, #0
    ef14:	bf08      	it	eq
    ef16:	2001      	moveq	r0, #1
    ef18:	f7f7 fcfe 	bl	6918 <__aeabi_ui2d>
    ef1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    ef1e:	9006      	str	r0, [sp, #24]
    ef20:	4689      	mov	r9, r1
    ef22:	2b00      	cmp	r3, #0
    ef24:	f000 8202 	beq.w	f32c <_strtod_r+0x9fc>
    ef28:	460b      	mov	r3, r1
    ef2a:	9806      	ldr	r0, [sp, #24]
    ef2c:	4619      	mov	r1, r3
    ef2e:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    ef32:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
    ef34:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
    ef38:	1b5b      	subs	r3, r3, r5
    ef3a:	931b      	str	r3, [sp, #108]	; 0x6c
    ef3c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    ef40:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    ef44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    ef48:	f7fe fd34 	bl	d9b4 <__ulp>
    ef4c:	4602      	mov	r2, r0
    ef4e:	460b      	mov	r3, r1
    ef50:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    ef54:	f7f7 fd56 	bl	6a04 <__aeabi_dmul>
    ef58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    ef5c:	f7f7 fba0 	bl	66a0 <__adddf3>
    ef60:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    ef64:	f8dd b064 	ldr.w	fp, [sp, #100]	; 0x64
    ef68:	f1ba 0f00 	cmp.w	sl, #0
    ef6c:	d108      	bne.n	ef80 <_strtod_r+0x650>
    ef6e:	f240 0300 	movw	r3, #0
    ef72:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    ef76:	ea0b 0303 	and.w	r3, fp, r3
    ef7a:	429d      	cmp	r5, r3
    ef7c:	f43f ae73 	beq.w	ec66 <_strtod_r+0x336>
    ef80:	4620      	mov	r0, r4
    ef82:	991e      	ldr	r1, [sp, #120]	; 0x78
    ef84:	f7fe fe30 	bl	dbe8 <_Bfree>
    ef88:	4620      	mov	r0, r4
    ef8a:	4639      	mov	r1, r7
    ef8c:	f7fe fe2c 	bl	dbe8 <_Bfree>
    ef90:	4620      	mov	r0, r4
    ef92:	4631      	mov	r1, r6
    ef94:	f7fe fe28 	bl	dbe8 <_Bfree>
    ef98:	4620      	mov	r0, r4
    ef9a:	4641      	mov	r1, r8
    ef9c:	f7fe fe24 	bl	dbe8 <_Bfree>
    efa0:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    efa4:	e9cd 0104 	strd	r0, r1, [sp, #16]
    efa8:	e6d4      	b.n	ed54 <_strtod_r+0x424>
    efaa:	2830      	cmp	r0, #48	; 0x30
    efac:	bf18      	it	ne
    efae:	f8dd c040 	ldrne.w	ip, [sp, #64]	; 0x40
    efb2:	d10c      	bne.n	efce <_strtod_r+0x69e>
    efb4:	f10c 0502 	add.w	r5, ip, #2
    efb8:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
    efbc:	4663      	mov	r3, ip
    efbe:	951f      	str	r5, [sp, #124]	; 0x7c
    efc0:	f10c 0c01 	add.w	ip, ip, #1
    efc4:	f815 0b01 	ldrb.w	r0, [r5], #1
    efc8:	2830      	cmp	r0, #48	; 0x30
    efca:	d0f8      	beq.n	efbe <_strtod_r+0x68e>
    efcc:	9310      	str	r3, [sp, #64]	; 0x40
    efce:	f1a0 0531 	sub.w	r5, r0, #49	; 0x31
    efd2:	2d08      	cmp	r5, #8
    efd4:	f200 80c3 	bhi.w	f15e <_strtod_r+0x82e>
    efd8:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    efda:	46e3      	mov	fp, ip
    efdc:	2300      	movs	r3, #0
    efde:	f1a0 0a30 	sub.w	sl, r0, #48	; 0x30
    efe2:	9304      	str	r3, [sp, #16]
    efe4:	f04f 0c01 	mov.w	ip, #1
    efe8:	9206      	str	r2, [sp, #24]
    efea:	9208      	str	r2, [sp, #32]
    efec:	e5c2      	b.n	eb74 <_strtod_r+0x244>
    efee:	2301      	movs	r3, #1
    eff0:	9304      	str	r3, [sp, #16]
    eff2:	e4e6      	b.n	e9c2 <_strtod_r+0x92>
    eff4:	3849      	subs	r0, #73	; 0x49
    eff6:	2825      	cmp	r0, #37	; 0x25
    eff8:	f63f ad5d 	bhi.w	eab6 <_strtod_r+0x186>
    effc:	a201      	add	r2, pc, #4	; (adr r2, f004 <_strtod_r+0x6d4>)
    effe:	f852 f020 	ldr.w	pc, [r2, r0, lsl #2]
    f002:	bf00      	nop
    f004:	0000f19f 	.word	0x0000f19f
    f008:	0000eab7 	.word	0x0000eab7
    f00c:	0000eab7 	.word	0x0000eab7
    f010:	0000eab7 	.word	0x0000eab7
    f014:	0000eab7 	.word	0x0000eab7
    f018:	0000f17b 	.word	0x0000f17b
    f01c:	0000eab7 	.word	0x0000eab7
    f020:	0000eab7 	.word	0x0000eab7
    f024:	0000eab7 	.word	0x0000eab7
    f028:	0000eab7 	.word	0x0000eab7
    f02c:	0000eab7 	.word	0x0000eab7
    f030:	0000eab7 	.word	0x0000eab7
    f034:	0000eab7 	.word	0x0000eab7
    f038:	0000eab7 	.word	0x0000eab7
    f03c:	0000eab7 	.word	0x0000eab7
    f040:	0000eab7 	.word	0x0000eab7
    f044:	0000eab7 	.word	0x0000eab7
    f048:	0000eab7 	.word	0x0000eab7
    f04c:	0000eab7 	.word	0x0000eab7
    f050:	0000eab7 	.word	0x0000eab7
    f054:	0000eab7 	.word	0x0000eab7
    f058:	0000eab7 	.word	0x0000eab7
    f05c:	0000eab7 	.word	0x0000eab7
    f060:	0000eab7 	.word	0x0000eab7
    f064:	0000eab7 	.word	0x0000eab7
    f068:	0000eab7 	.word	0x0000eab7
    f06c:	0000eab7 	.word	0x0000eab7
    f070:	0000eab7 	.word	0x0000eab7
    f074:	0000eab7 	.word	0x0000eab7
    f078:	0000eab7 	.word	0x0000eab7
    f07c:	0000eab7 	.word	0x0000eab7
    f080:	0000eab7 	.word	0x0000eab7
    f084:	0000f19f 	.word	0x0000f19f
    f088:	0000eab7 	.word	0x0000eab7
    f08c:	0000eab7 	.word	0x0000eab7
    f090:	0000eab7 	.word	0x0000eab7
    f094:	0000eab7 	.word	0x0000eab7
    f098:	0000f17b 	.word	0x0000f17b
    f09c:	f5ba 7f9a 	cmp.w	sl, #308	; 0x134
    f0a0:	f300 8277 	bgt.w	f592 <_strtod_r+0xc62>
    f0a4:	ea4f 172a 	mov.w	r7, sl, asr #4
    f0a8:	f641 6b40 	movw	fp, #7744	; 0x1e40
    f0ac:	2f01      	cmp	r7, #1
    f0ae:	bfdc      	itt	le
    f0b0:	f04f 0a00 	movle.w	sl, #0
    f0b4:	f2c0 0b01 	movtle	fp, #1
    f0b8:	dd1f      	ble.n	f0fa <_strtod_r+0x7ca>
    f0ba:	4621      	mov	r1, r4
    f0bc:	f2c0 0b01 	movt	fp, #1
    f0c0:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    f0c4:	46a8      	mov	r8, r5
    f0c6:	f04f 0a00 	mov.w	sl, #0
    f0ca:	465c      	mov	r4, fp
    f0cc:	460d      	mov	r5, r1
    f0ce:	f017 0f01 	tst.w	r7, #1
    f0d2:	4610      	mov	r0, r2
    f0d4:	4619      	mov	r1, r3
    f0d6:	f10a 0a01 	add.w	sl, sl, #1
    f0da:	ea4f 0767 	mov.w	r7, r7, asr #1
    f0de:	d005      	beq.n	f0ec <_strtod_r+0x7bc>
    f0e0:	e9d4 2300 	ldrd	r2, r3, [r4]
    f0e4:	f7f7 fc8e 	bl	6a04 <__aeabi_dmul>
    f0e8:	4602      	mov	r2, r0
    f0ea:	460b      	mov	r3, r1
    f0ec:	3408      	adds	r4, #8
    f0ee:	2f01      	cmp	r7, #1
    f0f0:	dced      	bgt.n	f0ce <_strtod_r+0x79e>
    f0f2:	462c      	mov	r4, r5
    f0f4:	4645      	mov	r5, r8
    f0f6:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
    f0fa:	9a19      	ldr	r2, [sp, #100]	; 0x64
    f0fc:	eb0b 03ca 	add.w	r3, fp, sl, lsl #3
    f100:	f1a2 7254 	sub.w	r2, r2, #55574528	; 0x3500000
    f104:	9219      	str	r2, [sp, #100]	; 0x64
    f106:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    f10a:	e9d3 2300 	ldrd	r2, r3, [r3]
    f10e:	f7f7 fc79 	bl	6a04 <__aeabi_dmul>
    f112:	f240 0300 	movw	r3, #0
    f116:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    f11a:	f240 0200 	movw	r2, #0
    f11e:	f6c7 42a0 	movt	r2, #31904	; 0x7ca0
    f122:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    f126:	9919      	ldr	r1, [sp, #100]	; 0x64
    f128:	ea01 0303 	and.w	r3, r1, r3
    f12c:	4293      	cmp	r3, r2
    f12e:	f200 8230 	bhi.w	f592 <_strtod_r+0xc62>
    f132:	f240 0200 	movw	r2, #0
    f136:	f6c7 4290 	movt	r2, #31888	; 0x7c90
    f13a:	4293      	cmp	r3, r2
    f13c:	f240 82fd 	bls.w	f73a <_strtod_r+0xe0a>
    f140:	f64f 73ff 	movw	r3, #65535	; 0xffff
    f144:	f04f 32ff 	mov.w	r2, #4294967295
    f148:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    f14c:	9218      	str	r2, [sp, #96]	; 0x60
    f14e:	9319      	str	r3, [sp, #100]	; 0x64
    f150:	f04f 0a00 	mov.w	sl, #0
    f154:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    f158:	e9cd 0104 	strd	r0, r1, [sp, #16]
    f15c:	e5ec      	b.n	ed38 <_strtod_r+0x408>
    f15e:	2500      	movs	r5, #0
    f160:	9206      	str	r2, [sp, #24]
    f162:	46ab      	mov	fp, r5
    f164:	2201      	movs	r2, #1
    f166:	9204      	str	r2, [sp, #16]
    f168:	e42b      	b.n	e9c2 <_strtod_r+0x92>
    f16a:	2301      	movs	r3, #1
    f16c:	9308      	str	r3, [sp, #32]
    f16e:	f10a 0201 	add.w	r2, sl, #1
    f172:	921f      	str	r2, [sp, #124]	; 0x7c
    f174:	f89a 0001 	ldrb.w	r0, [sl, #1]
    f178:	e441      	b.n	e9fe <_strtod_r+0xce>
    f17a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    f17c:	489e      	ldr	r0, [pc, #632]	; (f3f8 <_strtod_r+0xac8>)
    f17e:	f810 4c01 	ldrb.w	r4, [r0, #-1]
    f182:	3001      	adds	r0, #1
    f184:	2c00      	cmp	r4, #0
    f186:	f000 82e3 	beq.w	f750 <_strtod_r+0xe20>
    f18a:	7853      	ldrb	r3, [r2, #1]
    f18c:	3201      	adds	r2, #1
    f18e:	2b40      	cmp	r3, #64	; 0x40
    f190:	dd02      	ble.n	f198 <_strtod_r+0x868>
    f192:	2b5a      	cmp	r3, #90	; 0x5a
    f194:	bfd8      	it	le
    f196:	3320      	addle	r3, #32
    f198:	42a3      	cmp	r3, r4
    f19a:	d0f0      	beq.n	f17e <_strtod_r+0x84e>
    f19c:	e48b      	b.n	eab6 <_strtod_r+0x186>
    f19e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    f1a0:	4896      	ldr	r0, [pc, #600]	; (f3fc <_strtod_r+0xacc>)
    f1a2:	f810 4c01 	ldrb.w	r4, [r0, #-1]
    f1a6:	3001      	adds	r0, #1
    f1a8:	2c00      	cmp	r4, #0
    f1aa:	f000 82e9 	beq.w	f780 <_strtod_r+0xe50>
    f1ae:	7853      	ldrb	r3, [r2, #1]
    f1b0:	3201      	adds	r2, #1
    f1b2:	2b40      	cmp	r3, #64	; 0x40
    f1b4:	dd02      	ble.n	f1bc <_strtod_r+0x88c>
    f1b6:	2b5a      	cmp	r3, #90	; 0x5a
    f1b8:	bfd8      	it	le
    f1ba:	3320      	addle	r3, #32
    f1bc:	42a3      	cmp	r3, r4
    f1be:	d0f0      	beq.n	f1a2 <_strtod_r+0x872>
    f1c0:	e479      	b.n	eab6 <_strtod_r+0x186>
    f1c2:	f240 0300 	movw	r3, #0
    f1c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    f1ca:	2200      	movs	r2, #0
    f1cc:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    f1d0:	f7f7 fc18 	bl	6a04 <__aeabi_dmul>
    f1d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    f1d6:	9006      	str	r0, [sp, #24]
    f1d8:	4689      	mov	r9, r1
    f1da:	b90a      	cbnz	r2, f1e0 <_strtod_r+0x8b0>
    f1dc:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
    f1e0:	9a06      	ldr	r2, [sp, #24]
    f1e2:	460b      	mov	r3, r1
    f1e4:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
    f1e8:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
    f1ec:	e668      	b.n	eec0 <_strtod_r+0x590>
    f1ee:	9a11      	ldr	r2, [sp, #68]	; 0x44
    f1f0:	f04f 0900 	mov.w	r9, #0
    f1f4:	464b      	mov	r3, r9
    f1f6:	4693      	mov	fp, r2
    f1f8:	e5d2      	b.n	eda0 <_strtod_r+0x470>
    f1fa:	9b18      	ldr	r3, [sp, #96]	; 0x60
    f1fc:	2b00      	cmp	r3, #0
    f1fe:	d174      	bne.n	f2ea <_strtod_r+0x9ba>
    f200:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
    f204:	f02c 437f 	bic.w	r3, ip, #4278190080	; 0xff000000
    f208:	4662      	mov	r2, ip
    f20a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    f20e:	b9f3      	cbnz	r3, f24e <_strtod_r+0x91e>
    f210:	f240 0300 	movw	r3, #0
    f214:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    f218:	2200      	movs	r2, #0
    f21a:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    f21e:	f8cd c00c 	str.w	ip, [sp, #12]
    f222:	f001 fda7 	bl	10d74 <__aeabi_dcmplt>
    f226:	f8dd c00c 	ldr.w	ip, [sp, #12]
    f22a:	2800      	cmp	r0, #0
    f22c:	f000 80f0 	beq.w	f410 <_strtod_r+0xae0>
    f230:	f240 0300 	movw	r3, #0
    f234:	f240 0900 	movw	r9, #0
    f238:	f6cb 73e0 	movt	r3, #49120	; 0xbfe0
    f23c:	f6c3 79e0 	movt	r9, #16352	; 0x3fe0
    f240:	2200      	movs	r2, #0
    f242:	9206      	str	r2, [sp, #24]
    f244:	4610      	mov	r0, r2
    f246:	4619      	mov	r1, r3
    f248:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    f24c:	e638      	b.n	eec0 <_strtod_r+0x590>
    f24e:	f240 0900 	movw	r9, #0
    f252:	f240 0100 	movw	r1, #0
    f256:	f6cb 71f0 	movt	r1, #49136	; 0xbff0
    f25a:	2000      	movs	r0, #0
    f25c:	4694      	mov	ip, r2
    f25e:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    f262:	f6c3 79f0 	movt	r9, #16368	; 0x3ff0
    f266:	2100      	movs	r1, #0
    f268:	9106      	str	r1, [sp, #24]
    f26a:	e629      	b.n	eec0 <_strtod_r+0x590>
    f26c:	f1ac 7354 	sub.w	r3, ip, #55574528	; 0x3500000
    f270:	9319      	str	r3, [sp, #100]	; 0x64
    f272:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    f276:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    f27a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    f27e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    f282:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    f286:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
    f28a:	f7fe fb93 	bl	d9b4 <__ulp>
    f28e:	4602      	mov	r2, r0
    f290:	460b      	mov	r3, r1
    f292:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    f296:	f7f7 fbb5 	bl	6a04 <__aeabi_dmul>
    f29a:	4602      	mov	r2, r0
    f29c:	460b      	mov	r3, r1
    f29e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    f2a2:	f7f7 f9fd 	bl	66a0 <__adddf3>
    f2a6:	f64f 7cff 	movw	ip, #65535	; 0xffff
    f2aa:	f6c7 4c9f 	movt	ip, #31903	; 0x7c9f
    f2ae:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    f2b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
    f2b4:	ea02 030b 	and.w	r3, r2, fp
    f2b8:	4563      	cmp	r3, ip
    f2ba:	bf9c      	itt	ls
    f2bc:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
    f2c0:	f8cd b064 	strls.w	fp, [sp, #100]	; 0x64
    f2c4:	f67f ae50 	bls.w	ef68 <_strtod_r+0x638>
    f2c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    f2cc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    f2ce:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    f2d2:	429a      	cmp	r2, r3
    f2d4:	f000 8150 	beq.w	f578 <_strtod_r+0xc48>
    f2d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    f2dc:	f04f 32ff 	mov.w	r2, #4294967295
    f2e0:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    f2e4:	9218      	str	r2, [sp, #96]	; 0x60
    f2e6:	9319      	str	r3, [sp, #100]	; 0x64
    f2e8:	e64a      	b.n	ef80 <_strtod_r+0x650>
    f2ea:	2b01      	cmp	r3, #1
    f2ec:	9a19      	ldr	r2, [sp, #100]	; 0x64
    f2ee:	d1ae      	bne.n	f24e <_strtod_r+0x91e>
    f2f0:	2a00      	cmp	r2, #0
    f2f2:	d1ac      	bne.n	f24e <_strtod_r+0x91e>
    f2f4:	2300      	movs	r3, #0
    f2f6:	2200      	movs	r2, #0
    f2f8:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
    f2fc:	2322      	movs	r3, #34	; 0x22
    f2fe:	6023      	str	r3, [r4, #0]
    f300:	e4d7      	b.n	ecb2 <_strtod_r+0x382>
    f302:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    f306:	a338      	add	r3, pc, #224	; (adr r3, f3e8 <_strtod_r+0xab8>)
    f308:	e9d3 2300 	ldrd	r2, r3, [r3]
    f30c:	f001 fd32 	bl	10d74 <__aeabi_dcmplt>
    f310:	2800      	cmp	r0, #0
    f312:	f47f acce 	bne.w	ecb2 <_strtod_r+0x382>
    f316:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    f31a:	a335      	add	r3, pc, #212	; (adr r3, f3f0 <_strtod_r+0xac0>)
    f31c:	e9d3 2300 	ldrd	r2, r3, [r3]
    f320:	f001 fd46 	bl	10db0 <__aeabi_dcmpgt>
    f324:	2800      	cmp	r0, #0
    f326:	f43f ae2b 	beq.w	ef80 <_strtod_r+0x650>
    f32a:	e4c2      	b.n	ecb2 <_strtod_r+0x382>
    f32c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    f330:	e5fb      	b.n	ef2a <_strtod_r+0x5fa>
    f332:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
    f334:	f240 5688 	movw	r6, #1416	; 0x588
    f338:	f2c2 0600 	movt	r6, #8192	; 0x2000
    f33c:	4620      	mov	r0, r4
    f33e:	a91f      	add	r1, sp, #124	; 0x7c
    f340:	4632      	mov	r2, r6
    f342:	ab1d      	add	r3, sp, #116	; 0x74
    f344:	9701      	str	r7, [sp, #4]
    f346:	af1e      	add	r7, sp, #120	; 0x78
    f348:	9700      	str	r7, [sp, #0]
    f34a:	f000 ff71 	bl	10230 <__gethex>
    f34e:	f010 0807 	ands.w	r8, r0, #7
    f352:	4607      	mov	r7, r0
    f354:	f43f acc4 	beq.w	ece0 <_strtod_r+0x3b0>
    f358:	f1b8 0f06 	cmp.w	r8, #6
    f35c:	f000 8168 	beq.w	f630 <_strtod_r+0xd00>
    f360:	9a1e      	ldr	r2, [sp, #120]	; 0x78
    f362:	b13a      	cbz	r2, f374 <_strtod_r+0xa44>
    f364:	6831      	ldr	r1, [r6, #0]
    f366:	a814      	add	r0, sp, #80	; 0x50
    f368:	f7fe fbea 	bl	db40 <__copybits>
    f36c:	4620      	mov	r0, r4
    f36e:	991e      	ldr	r1, [sp, #120]	; 0x78
    f370:	f7fe fc3a 	bl	dbe8 <_Bfree>
    f374:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    f376:	f1b8 0f06 	cmp.w	r8, #6
    f37a:	d80b      	bhi.n	f394 <_strtod_r+0xa64>
    f37c:	e8df f008 	tbb	[pc, r8]
    f380:	141c212d 	.word	0x141c212d
    f384:	2104      	.short	0x2104
    f386:	2d          	.byte	0x2d
    f387:	00          	.byte	0x00
    f388:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
    f38c:	9319      	str	r3, [sp, #100]	; 0x64
    f38e:	f04f 33ff 	mov.w	r3, #4294967295
    f392:	9318      	str	r3, [sp, #96]	; 0x60
    f394:	f017 0f08 	tst.w	r7, #8
    f398:	f43f ac9f 	beq.w	ecda <_strtod_r+0x3aa>
    f39c:	9a19      	ldr	r2, [sp, #100]	; 0x64
    f39e:	9b18      	ldr	r3, [sp, #96]	; 0x60
    f3a0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
    f3a4:	f7ff bb8b 	b.w	eabe <_strtod_r+0x18e>
    f3a8:	f240 0300 	movw	r3, #0
    f3ac:	2200      	movs	r2, #0
    f3ae:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    f3b2:	9218      	str	r2, [sp, #96]	; 0x60
    f3b4:	9319      	str	r3, [sp, #100]	; 0x64
    f3b6:	e7ed      	b.n	f394 <_strtod_r+0xa64>
    f3b8:	9b14      	ldr	r3, [sp, #80]	; 0x50
    f3ba:	9318      	str	r3, [sp, #96]	; 0x60
    f3bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
    f3be:	9319      	str	r3, [sp, #100]	; 0x64
    f3c0:	e7e8      	b.n	f394 <_strtod_r+0xa64>
    f3c2:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    f3c6:	9a15      	ldr	r2, [sp, #84]	; 0x54
    f3c8:	9914      	ldr	r1, [sp, #80]	; 0x50
    f3ca:	3303      	adds	r3, #3
    f3cc:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
    f3d0:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
    f3d4:	9319      	str	r3, [sp, #100]	; 0x64
    f3d6:	9118      	str	r1, [sp, #96]	; 0x60
    f3d8:	e7dc      	b.n	f394 <_strtod_r+0xa64>
    f3da:	2300      	movs	r3, #0
    f3dc:	9318      	str	r3, [sp, #96]	; 0x60
    f3de:	9319      	str	r3, [sp, #100]	; 0x64
    f3e0:	e7d8      	b.n	f394 <_strtod_r+0xa64>
    f3e2:	bf00      	nop
    f3e4:	f3af 8000 	nop.w
    f3e8:	94a03595 	.word	0x94a03595
    f3ec:	3fdfffff 	.word	0x3fdfffff
    f3f0:	35afe535 	.word	0x35afe535
    f3f4:	3fe00000 	.word	0x3fe00000
    f3f8:	00011ec5 	.word	0x00011ec5
    f3fc:	00011eb9 	.word	0x00011eb9
    f400:	94a03595 	.word	0x94a03595
    f404:	3fcfffff 	.word	0x3fcfffff
    f408:	ffc00000 	.word	0xffc00000
    f40c:	41dfffff 	.word	0x41dfffff
    f410:	f240 0300 	movw	r3, #0
    f414:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    f418:	2200      	movs	r2, #0
    f41a:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    f41e:	f8cd c00c 	str.w	ip, [sp, #12]
    f422:	f7f7 faef 	bl	6a04 <__aeabi_dmul>
    f426:	f8dd c00c 	ldr.w	ip, [sp, #12]
    f42a:	9006      	str	r0, [sp, #24]
    f42c:	4689      	mov	r9, r1
    f42e:	4602      	mov	r2, r0
    f430:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
    f434:	e706      	b.n	f244 <_strtod_r+0x914>
    f436:	2300      	movs	r3, #0
    f438:	9308      	str	r3, [sp, #32]
    f43a:	e698      	b.n	f16e <_strtod_r+0x83e>
    f43c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    f43e:	2b00      	cmp	r3, #0
    f440:	d17c      	bne.n	f53c <_strtod_r+0xc0c>
    f442:	9b18      	ldr	r3, [sp, #96]	; 0x60
    f444:	2b00      	cmp	r3, #0
    f446:	d179      	bne.n	f53c <_strtod_r+0xc0c>
    f448:	9a19      	ldr	r2, [sp, #100]	; 0x64
    f44a:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
    f44e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    f452:	2b00      	cmp	r3, #0
    f454:	d172      	bne.n	f53c <_strtod_r+0xc0c>
    f456:	f240 0500 	movw	r5, #0
    f45a:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
    f45e:	ea02 0505 	and.w	r5, r2, r5
    f462:	f1b5 6fd6 	cmp.w	r5, #112197632	; 0x6b00000
    f466:	d969      	bls.n	f53c <_strtod_r+0xc0c>
    f468:	f8d8 3014 	ldr.w	r3, [r8, #20]
    f46c:	b91b      	cbnz	r3, f476 <_strtod_r+0xb46>
    f46e:	f8d8 3010 	ldr.w	r3, [r8, #16]
    f472:	2b01      	cmp	r3, #1
    f474:	dd62      	ble.n	f53c <_strtod_r+0xc0c>
    f476:	4641      	mov	r1, r8
    f478:	2201      	movs	r2, #1
    f47a:	4620      	mov	r0, r4
    f47c:	f7fe fcea 	bl	de54 <__lshift>
    f480:	4631      	mov	r1, r6
    f482:	4680      	mov	r8, r0
    f484:	f7fe fa76 	bl	d974 <__mcmp>
    f488:	2800      	cmp	r0, #0
    f48a:	dd57      	ble.n	f53c <_strtod_r+0xc0c>
    f48c:	f1ba 0f00 	cmp.w	sl, #0
    f490:	f000 816b 	beq.w	f76a <_strtod_r+0xe3a>
    f494:	f1b5 6fd6 	cmp.w	r5, #112197632	; 0x6b00000
    f498:	f200 8167 	bhi.w	f76a <_strtod_r+0xe3a>
    f49c:	f1b5 7f5c 	cmp.w	r5, #57671680	; 0x3700000
    f4a0:	f67f af28 	bls.w	f2f4 <_strtod_r+0x9c4>
    f4a4:	f240 0300 	movw	r3, #0
    f4a8:	2200      	movs	r2, #0
    f4aa:	f6c3 1350 	movt	r3, #14672	; 0x3950
    f4ae:	9216      	str	r2, [sp, #88]	; 0x58
    f4b0:	9317      	str	r3, [sp, #92]	; 0x5c
    f4b2:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
    f4b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    f4ba:	f7f7 faa3 	bl	6a04 <__aeabi_dmul>
    f4be:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    f4c2:	9b19      	ldr	r3, [sp, #100]	; 0x64
    f4c4:	2b00      	cmp	r3, #0
    f4c6:	f47f abf4 	bne.w	ecb2 <_strtod_r+0x382>
    f4ca:	9b18      	ldr	r3, [sp, #96]	; 0x60
    f4cc:	2b00      	cmp	r3, #0
    f4ce:	f47f abf0 	bne.w	ecb2 <_strtod_r+0x382>
    f4d2:	2322      	movs	r3, #34	; 0x22
    f4d4:	6023      	str	r3, [r4, #0]
    f4d6:	f7ff bbec 	b.w	ecb2 <_strtod_r+0x382>
    f4da:	9809      	ldr	r0, [sp, #36]	; 0x24
    f4dc:	2800      	cmp	r0, #0
    f4de:	f000 80cc 	beq.w	f67a <_strtod_r+0xd4a>
    f4e2:	9a19      	ldr	r2, [sp, #100]	; 0x64
    f4e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
    f4e8:	f2c0 030f 	movt	r3, #15
    f4ec:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    f4f0:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
    f4f4:	4299      	cmp	r1, r3
    f4f6:	d12a      	bne.n	f54e <_strtod_r+0xc1e>
    f4f8:	9b18      	ldr	r3, [sp, #96]	; 0x60
    f4fa:	f1ba 0f00 	cmp.w	sl, #0
    f4fe:	f000 81ab 	beq.w	f858 <_strtod_r+0xf28>
    f502:	f240 0100 	movw	r1, #0
    f506:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
    f50a:	ea02 0101 	and.w	r1, r2, r1
    f50e:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
    f512:	f200 81a1 	bhi.w	f858 <_strtod_r+0xf28>
    f516:	0d09      	lsrs	r1, r1, #20
    f518:	f1c1 006b 	rsb	r0, r1, #107	; 0x6b
    f51c:	f04f 31ff 	mov.w	r1, #4294967295
    f520:	4081      	lsls	r1, r0
    f522:	428b      	cmp	r3, r1
    f524:	d114      	bne.n	f550 <_strtod_r+0xc20>
    f526:	f240 0300 	movw	r3, #0
    f52a:	2100      	movs	r1, #0
    f52c:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    f530:	9118      	str	r1, [sp, #96]	; 0x60
    f532:	ea02 0303 	and.w	r3, r2, r3
    f536:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
    f53a:	9319      	str	r3, [sp, #100]	; 0x64
    f53c:	f1ba 0f00 	cmp.w	sl, #0
    f540:	f43f abb7 	beq.w	ecb2 <_strtod_r+0x382>
    f544:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    f548:	e9cd 2304 	strd	r2, r3, [sp, #16]
    f54c:	e7aa      	b.n	f4a4 <_strtod_r+0xb74>
    f54e:	9b18      	ldr	r3, [sp, #96]	; 0x60
    f550:	f013 0f01 	tst.w	r3, #1
    f554:	d0f2      	beq.n	f53c <_strtod_r+0xc0c>
    f556:	9909      	ldr	r1, [sp, #36]	; 0x24
    f558:	2900      	cmp	r1, #0
    f55a:	f000 80da 	beq.w	f712 <_strtod_r+0xde2>
    f55e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    f562:	f7fe fa27 	bl	d9b4 <__ulp>
    f566:	4602      	mov	r2, r0
    f568:	460b      	mov	r3, r1
    f56a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    f56e:	f7f7 f897 	bl	66a0 <__adddf3>
    f572:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    f576:	e7e1      	b.n	f53c <_strtod_r+0xc0c>
    f578:	9b16      	ldr	r3, [sp, #88]	; 0x58
    f57a:	f1b3 3fff 	cmp.w	r3, #4294967295
    f57e:	f47f aeab 	bne.w	f2d8 <_strtod_r+0x9a8>
    f582:	2322      	movs	r3, #34	; 0x22
    f584:	f8cd b064 	str.w	fp, [sp, #100]	; 0x64
    f588:	6023      	str	r3, [r4, #0]
    f58a:	3b22      	subs	r3, #34	; 0x22
    f58c:	9318      	str	r3, [sp, #96]	; 0x60
    f58e:	f7ff bb90 	b.w	ecb2 <_strtod_r+0x382>
    f592:	f240 0200 	movw	r2, #0
    f596:	2322      	movs	r3, #34	; 0x22
    f598:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
    f59c:	6023      	str	r3, [r4, #0]
    f59e:	2300      	movs	r3, #0
    f5a0:	f7ff ba8d 	b.w	eabe <_strtod_r+0x18e>
    f5a4:	f040 8099 	bne.w	f6da <_strtod_r+0xdaa>
    f5a8:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    f5ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
    f5b0:	f7ff bbc2 	b.w	ed38 <_strtod_r+0x408>
    f5b4:	2700      	movs	r7, #0
    f5b6:	4694      	mov	ip, r2
    f5b8:	463e      	mov	r6, r7
    f5ba:	9710      	str	r7, [sp, #64]	; 0x40
    f5bc:	f7ff babe 	b.w	eb3c <_strtod_r+0x20c>
    f5c0:	f1bc 0f01 	cmp.w	ip, #1
    f5c4:	44e3      	add	fp, ip
    f5c6:	d01d      	beq.n	f604 <_strtod_r+0xcd4>
    f5c8:	9804      	ldr	r0, [sp, #16]
    f5ca:	9d10      	ldr	r5, [sp, #64]	; 0x40
    f5cc:	eb00 090c 	add.w	r9, r0, ip
    f5d0:	4602      	mov	r2, r0
    f5d2:	f109 39ff 	add.w	r9, r9, #4294967295
    f5d6:	e002      	b.n	f5de <_strtod_r+0xcae>
    f5d8:	0046      	lsls	r6, r0, #1
    f5da:	454a      	cmp	r2, r9
    f5dc:	d00b      	beq.n	f5f6 <_strtod_r+0xcc6>
    f5de:	3201      	adds	r2, #1
    f5e0:	eb06 0086 	add.w	r0, r6, r6, lsl #2
    f5e4:	1e53      	subs	r3, r2, #1
    f5e6:	2b08      	cmp	r3, #8
    f5e8:	ddf6      	ble.n	f5d8 <_strtod_r+0xca8>
    f5ea:	eb07 0387 	add.w	r3, r7, r7, lsl #2
    f5ee:	2a10      	cmp	r2, #16
    f5f0:	bfd8      	it	le
    f5f2:	005f      	lslle	r7, r3, #1
    f5f4:	e7f1      	b.n	f5da <_strtod_r+0xcaa>
    f5f6:	9a04      	ldr	r2, [sp, #16]
    f5f8:	9510      	str	r5, [sp, #64]	; 0x40
    f5fa:	4494      	add	ip, r2
    f5fc:	f10c 3cff 	add.w	ip, ip, #4294967295
    f600:	f8cd c010 	str.w	ip, [sp, #16]
    f604:	9b04      	ldr	r3, [sp, #16]
    f606:	1c5d      	adds	r5, r3, #1
    f608:	2b08      	cmp	r3, #8
    f60a:	bfde      	ittt	le
    f60c:	eb06 0686 	addle.w	r6, r6, r6, lsl #2
    f610:	f04f 0c00 	movle.w	ip, #0
    f614:	eb0a 0646 	addle.w	r6, sl, r6, lsl #1
    f618:	f77f aab1 	ble.w	eb7e <_strtod_r+0x24e>
    f61c:	2d10      	cmp	r5, #16
    f61e:	f04f 0c00 	mov.w	ip, #0
    f622:	f73f aaac 	bgt.w	eb7e <_strtod_r+0x24e>
    f626:	220a      	movs	r2, #10
    f628:	fb02 a707 	mla	r7, r2, r7, sl
    f62c:	f7ff baa7 	b.w	eb7e <_strtod_r+0x24e>
    f630:	2300      	movs	r3, #0
    f632:	951f      	str	r5, [sp, #124]	; 0x7c
    f634:	461a      	mov	r2, r3
    f636:	f7ff ba42 	b.w	eabe <_strtod_r+0x18e>
    f63a:	f1c5 070f 	rsb	r7, r5, #15
    f63e:	9808      	ldr	r0, [sp, #32]
    f640:	f107 0316 	add.w	r3, r7, #22
    f644:	4298      	cmp	r0, r3
    f646:	f73f ab56 	bgt.w	ecf6 <_strtod_r+0x3c6>
    f64a:	f641 5468 	movw	r4, #7528	; 0x1d68
    f64e:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    f652:	f2c0 0401 	movt	r4, #1
    f656:	eb04 03c7 	add.w	r3, r4, r7, lsl #3
    f65a:	e9d3 2300 	ldrd	r2, r3, [r3]
    f65e:	f7f7 f9d1 	bl	6a04 <__aeabi_dmul>
    f662:	9a08      	ldr	r2, [sp, #32]
    f664:	1bd7      	subs	r7, r2, r7
    f666:	eb04 04c7 	add.w	r4, r4, r7, lsl #3
    f66a:	e9d4 2300 	ldrd	r2, r3, [r4]
    f66e:	f7f7 f9c9 	bl	6a04 <__aeabi_dmul>
    f672:	4603      	mov	r3, r0
    f674:	460a      	mov	r2, r1
    f676:	f7ff ba22 	b.w	eabe <_strtod_r+0x18e>
    f67a:	9a19      	ldr	r2, [sp, #100]	; 0x64
    f67c:	f022 437f 	bic.w	r3, r2, #4278190080	; 0xff000000
    f680:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    f684:	2b00      	cmp	r3, #0
    f686:	f47f af62 	bne.w	f54e <_strtod_r+0xc1e>
    f68a:	9b18      	ldr	r3, [sp, #96]	; 0x60
    f68c:	2b00      	cmp	r3, #0
    f68e:	f47f af5f 	bne.w	f550 <_strtod_r+0xc20>
    f692:	f240 0500 	movw	r5, #0
    f696:	f6c7 75f0 	movt	r5, #32752	; 0x7ff0
    f69a:	ea02 0505 	and.w	r5, r2, r5
    f69e:	e6f5      	b.n	f48c <_strtod_r+0xb5c>
    f6a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    f6a2:	950b      	str	r5, [sp, #44]	; 0x2c
    f6a4:	464d      	mov	r5, r9
    f6a6:	9310      	str	r3, [sp, #64]	; 0x40
    f6a8:	f7ff b9e5 	b.w	ea76 <_strtod_r+0x146>
    f6ac:	9b08      	ldr	r3, [sp, #32]
    f6ae:	f113 0f16 	cmn.w	r3, #22
    f6b2:	f6ff ab20 	blt.w	ecf6 <_strtod_r+0x3c6>
    f6b6:	ebc3 7243 	rsb	r2, r3, r3, lsl #29
    f6ba:	f641 5368 	movw	r3, #7528	; 0x1d68
    f6be:	f2c0 0301 	movt	r3, #1
    f6c2:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    f6c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    f6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
    f6ce:	f7f7 fac3 	bl	6c58 <__aeabi_ddiv>
    f6d2:	4603      	mov	r3, r0
    f6d4:	460a      	mov	r2, r1
    f6d6:	f7ff b9f2 	b.w	eabe <_strtod_r+0x18e>
    f6da:	f1ca 0700 	rsb	r7, sl, #0
    f6de:	f017 020f 	ands.w	r2, r7, #15
    f6e2:	d00d      	beq.n	f700 <_strtod_r+0xdd0>
    f6e4:	f641 5368 	movw	r3, #7528	; 0x1d68
    f6e8:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    f6ec:	f2c0 0301 	movt	r3, #1
    f6f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    f6f4:	e9d3 2300 	ldrd	r2, r3, [r3]
    f6f8:	f7f7 faae 	bl	6c58 <__aeabi_ddiv>
    f6fc:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    f700:	113f      	asrs	r7, r7, #4
    f702:	d157      	bne.n	f7b4 <_strtod_r+0xe84>
    f704:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    f708:	46ba      	mov	sl, r7
    f70a:	e9cd 2304 	strd	r2, r3, [sp, #16]
    f70e:	f7ff bb13 	b.w	ed38 <_strtod_r+0x408>
    f712:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    f716:	f7fe f94d 	bl	d9b4 <__ulp>
    f71a:	4602      	mov	r2, r0
    f71c:	460b      	mov	r3, r1
    f71e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    f722:	f7f6 ffbb 	bl	669c <__aeabi_dsub>
    f726:	2200      	movs	r2, #0
    f728:	2300      	movs	r3, #0
    f72a:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
    f72e:	f001 fb17 	bl	10d60 <__aeabi_dcmpeq>
    f732:	2800      	cmp	r0, #0
    f734:	f43f af02 	beq.w	f53c <_strtod_r+0xc0c>
    f738:	e5dc      	b.n	f2f4 <_strtod_r+0x9c4>
    f73a:	f101 7154 	add.w	r1, r1, #55574528	; 0x3500000
    f73e:	9119      	str	r1, [sp, #100]	; 0x64
    f740:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    f744:	f04f 0a00 	mov.w	sl, #0
    f748:	e9cd 2304 	strd	r2, r3, [sp, #16]
    f74c:	f7ff baf4 	b.w	ed38 <_strtod_r+0x408>
    f750:	1c53      	adds	r3, r2, #1
    f752:	931f      	str	r3, [sp, #124]	; 0x7c
    f754:	7853      	ldrb	r3, [r2, #1]
    f756:	2b28      	cmp	r3, #40	; 0x28
    f758:	f000 8084 	beq.w	f864 <_strtod_r+0xf34>
    f75c:	f240 0200 	movw	r2, #0
    f760:	2300      	movs	r3, #0
    f762:	f6cf 72f8 	movt	r2, #65528	; 0xfff8
    f766:	f7ff b9aa 	b.w	eabe <_strtod_r+0x18e>
    f76a:	f5a5 1380 	sub.w	r3, r5, #1048576	; 0x100000
    f76e:	f04f 32ff 	mov.w	r2, #4294967295
    f772:	9218      	str	r2, [sp, #96]	; 0x60
    f774:	ea6f 5313 	mvn.w	r3, r3, lsr #20
    f778:	ea6f 5303 	mvn.w	r3, r3, lsl #20
    f77c:	9319      	str	r3, [sp, #100]	; 0x64
    f77e:	e6dd      	b.n	f53c <_strtod_r+0xc0c>
    f780:	4845      	ldr	r0, [pc, #276]	; (f898 <_strtod_r+0xf68>)
    f782:	4611      	mov	r1, r2
    f784:	921f      	str	r2, [sp, #124]	; 0x7c
    f786:	f810 4c01 	ldrb.w	r4, [r0, #-1]
    f78a:	3001      	adds	r0, #1
    f78c:	2c00      	cmp	r4, #0
    f78e:	d066      	beq.n	f85e <_strtod_r+0xf2e>
    f790:	784b      	ldrb	r3, [r1, #1]
    f792:	3101      	adds	r1, #1
    f794:	2b40      	cmp	r3, #64	; 0x40
    f796:	dd02      	ble.n	f79e <_strtod_r+0xe6e>
    f798:	2b5a      	cmp	r3, #90	; 0x5a
    f79a:	bfd8      	it	le
    f79c:	3320      	addle	r3, #32
    f79e:	42a3      	cmp	r3, r4
    f7a0:	d0f1      	beq.n	f786 <_strtod_r+0xe56>
    f7a2:	3201      	adds	r2, #1
    f7a4:	921f      	str	r2, [sp, #124]	; 0x7c
    f7a6:	f240 0200 	movw	r2, #0
    f7aa:	2300      	movs	r3, #0
    f7ac:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
    f7b0:	f7ff b985 	b.w	eabe <_strtod_r+0x18e>
    f7b4:	2f1f      	cmp	r7, #31
    f7b6:	dc49      	bgt.n	f84c <_strtod_r+0xf1c>
    f7b8:	f017 0a10 	ands.w	sl, r7, #16
    f7bc:	bf18      	it	ne
    f7be:	f04f 0a6a 	movne.w	sl, #106	; 0x6a
    f7c2:	2f00      	cmp	r7, #0
    f7c4:	dd16      	ble.n	f7f4 <_strtod_r+0xec4>
    f7c6:	f641 6890 	movw	r8, #7824	; 0x1e90
    f7ca:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
    f7ce:	f2c0 0801 	movt	r8, #1
    f7d2:	f017 0f01 	tst.w	r7, #1
    f7d6:	4610      	mov	r0, r2
    f7d8:	4619      	mov	r1, r3
    f7da:	d005      	beq.n	f7e8 <_strtod_r+0xeb8>
    f7dc:	e9d8 2300 	ldrd	r2, r3, [r8]
    f7e0:	f7f7 f910 	bl	6a04 <__aeabi_dmul>
    f7e4:	4602      	mov	r2, r0
    f7e6:	460b      	mov	r3, r1
    f7e8:	107f      	asrs	r7, r7, #1
    f7ea:	f108 0808 	add.w	r8, r8, #8
    f7ee:	d1f0      	bne.n	f7d2 <_strtod_r+0xea2>
    f7f0:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
    f7f4:	f1ba 0f00 	cmp.w	sl, #0
    f7f8:	d01d      	beq.n	f836 <_strtod_r+0xf06>
    f7fa:	9a19      	ldr	r2, [sp, #100]	; 0x64
    f7fc:	f240 0300 	movw	r3, #0
    f800:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    f804:	ea02 0303 	and.w	r3, r2, r3
    f808:	0d1b      	lsrs	r3, r3, #20
    f80a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
    f80e:	2b00      	cmp	r3, #0
    f810:	dd11      	ble.n	f836 <_strtod_r+0xf06>
    f812:	2b1f      	cmp	r3, #31
    f814:	dd36      	ble.n	f884 <_strtod_r+0xf54>
    f816:	2100      	movs	r1, #0
    f818:	2b34      	cmp	r3, #52	; 0x34
    f81a:	bfc8      	it	gt
    f81c:	f04f 735c 	movgt.w	r3, #57671680	; 0x3700000
    f820:	9118      	str	r1, [sp, #96]	; 0x60
    f822:	bfc8      	it	gt
    f824:	9319      	strgt	r3, [sp, #100]	; 0x64
    f826:	dc06      	bgt.n	f836 <_strtod_r+0xf06>
    f828:	f04f 31ff 	mov.w	r1, #4294967295
    f82c:	3b20      	subs	r3, #32
    f82e:	fa11 f303 	lsls.w	r3, r1, r3
    f832:	401a      	ands	r2, r3
    f834:	9219      	str	r2, [sp, #100]	; 0x64
    f836:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
    f83a:	2200      	movs	r2, #0
    f83c:	2300      	movs	r3, #0
    f83e:	e9cd 0104 	strd	r0, r1, [sp, #16]
    f842:	f001 fa8d 	bl	10d60 <__aeabi_dcmpeq>
    f846:	2800      	cmp	r0, #0
    f848:	f43f aa76 	beq.w	ed38 <_strtod_r+0x408>
    f84c:	2300      	movs	r3, #0
    f84e:	2222      	movs	r2, #34	; 0x22
    f850:	6022      	str	r2, [r4, #0]
    f852:	461a      	mov	r2, r3
    f854:	f7ff b933 	b.w	eabe <_strtod_r+0x18e>
    f858:	f04f 31ff 	mov.w	r1, #4294967295
    f85c:	e661      	b.n	f522 <_strtod_r+0xbf2>
    f85e:	3101      	adds	r1, #1
    f860:	911f      	str	r1, [sp, #124]	; 0x7c
    f862:	e7a0      	b.n	f7a6 <_strtod_r+0xe76>
    f864:	a81f      	add	r0, sp, #124	; 0x7c
    f866:	490d      	ldr	r1, [pc, #52]	; (f89c <_strtod_r+0xf6c>)
    f868:	aa14      	add	r2, sp, #80	; 0x50
    f86a:	f000 ff3f 	bl	106ec <__hexnan>
    f86e:	2805      	cmp	r0, #5
    f870:	f47f af74 	bne.w	f75c <_strtod_r+0xe2c>
    f874:	9a15      	ldr	r2, [sp, #84]	; 0x54
    f876:	9b14      	ldr	r3, [sp, #80]	; 0x50
    f878:	f042 42fe 	orr.w	r2, r2, #2130706432	; 0x7f000000
    f87c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
    f880:	f7ff b91d 	b.w	eabe <_strtod_r+0x18e>
    f884:	f04f 32ff 	mov.w	r2, #4294967295
    f888:	fa12 f303 	lsls.w	r3, r2, r3
    f88c:	9a18      	ldr	r2, [sp, #96]	; 0x60
    f88e:	ea02 0303 	and.w	r3, r2, r3
    f892:	9318      	str	r3, [sp, #96]	; 0x60
    f894:	e7cf      	b.n	f836 <_strtod_r+0xf06>
    f896:	bf00      	nop
    f898:	00011ebd 	.word	0x00011ebd
    f89c:	2000059c 	.word	0x2000059c

0000f8a0 <strtof>:
    f8a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    f8a2:	f240 046c 	movw	r4, #108	; 0x6c
    f8a6:	f2c2 0400 	movt	r4, #8192	; 0x2000
    f8aa:	460a      	mov	r2, r1
    f8ac:	4601      	mov	r1, r0
    f8ae:	6820      	ldr	r0, [r4, #0]
    f8b0:	f7ff f83e 	bl	e930 <_strtod_r>
    f8b4:	460f      	mov	r7, r1
    f8b6:	4606      	mov	r6, r0
    f8b8:	f001 faa4 	bl	10e04 <__aeabi_d2f>
    f8bc:	2100      	movs	r1, #0
    f8be:	4605      	mov	r5, r0
    f8c0:	f001 fb34 	bl	10f2c <__aeabi_fcmpeq>
    f8c4:	b158      	cbz	r0, f8de <strtof+0x3e>
    f8c6:	4630      	mov	r0, r6
    f8c8:	4639      	mov	r1, r7
    f8ca:	2200      	movs	r2, #0
    f8cc:	2300      	movs	r3, #0
    f8ce:	f001 fa47 	bl	10d60 <__aeabi_dcmpeq>
    f8d2:	b920      	cbnz	r0, f8de <strtof+0x3e>
    f8d4:	6823      	ldr	r3, [r4, #0]
    f8d6:	2222      	movs	r2, #34	; 0x22
    f8d8:	601a      	str	r2, [r3, #0]
    f8da:	4628      	mov	r0, r5
    f8dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    f8de:	f64f 71ff 	movw	r1, #65535	; 0xffff
    f8e2:	4628      	mov	r0, r5
    f8e4:	f6c7 717f 	movt	r1, #32639	; 0x7f7f
    f8e8:	f001 fb48 	bl	10f7c <__aeabi_fcmpgt>
    f8ec:	b158      	cbz	r0, f906 <strtof+0x66>
    f8ee:	f64f 73ff 	movw	r3, #65535	; 0xffff
    f8f2:	4630      	mov	r0, r6
    f8f4:	4639      	mov	r1, r7
    f8f6:	f04f 32ff 	mov.w	r2, #4294967295
    f8fa:	f6c7 73ef 	movt	r3, #32751	; 0x7fef
    f8fe:	f001 fa57 	bl	10db0 <__aeabi_dcmpgt>
    f902:	2800      	cmp	r0, #0
    f904:	d0e6      	beq.n	f8d4 <strtof+0x34>
    f906:	4628      	mov	r0, r5
    f908:	f46f 0100 	mvn.w	r1, #8388608	; 0x800000
    f90c:	f001 fb18 	bl	10f40 <__aeabi_fcmplt>
    f910:	2800      	cmp	r0, #0
    f912:	d0e2      	beq.n	f8da <strtof+0x3a>
    f914:	4630      	mov	r0, r6
    f916:	4639      	mov	r1, r7
    f918:	f04f 32ff 	mov.w	r2, #4294967295
    f91c:	f46f 1380 	mvn.w	r3, #1048576	; 0x100000
    f920:	f001 fa28 	bl	10d74 <__aeabi_dcmplt>
    f924:	2800      	cmp	r0, #0
    f926:	d0d5      	beq.n	f8d4 <strtof+0x34>
    f928:	4628      	mov	r0, r5
    f92a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0000f92c <strtod>:
    f92c:	f240 036c 	movw	r3, #108	; 0x6c
    f930:	460a      	mov	r2, r1
    f932:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f936:	4601      	mov	r1, r0
    f938:	6818      	ldr	r0, [r3, #0]
    f93a:	f7fe bff9 	b.w	e930 <_strtod_r>
    f93e:	bf00      	nop

0000f940 <_strtol_r>:
    f940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    f944:	f240 1564 	movw	r5, #356	; 0x164
    f948:	f2c2 0500 	movt	r5, #8192	; 0x2000
    f94c:	b083      	sub	sp, #12
    f94e:	460c      	mov	r4, r1
    f950:	461f      	mov	r7, r3
    f952:	f8d5 8000 	ldr.w	r8, [r5]
    f956:	460e      	mov	r6, r1
    f958:	9001      	str	r0, [sp, #4]
    f95a:	9200      	str	r2, [sp, #0]
    f95c:	f816 5b01 	ldrb.w	r5, [r6], #1
    f960:	eb08 0305 	add.w	r3, r8, r5
    f964:	f893 b001 	ldrb.w	fp, [r3, #1]
    f968:	f01b 0b08 	ands.w	fp, fp, #8
    f96c:	d1f6      	bne.n	f95c <_strtol_r+0x1c>
    f96e:	2d2d      	cmp	r5, #45	; 0x2d
    f970:	d065      	beq.n	fa3e <_strtol_r+0xfe>
    f972:	2d2b      	cmp	r5, #43	; 0x2b
    f974:	bf08      	it	eq
    f976:	f816 5b01 	ldrbeq.w	r5, [r6], #1
    f97a:	f1d7 0301 	rsbs	r3, r7, #1
    f97e:	bf38      	it	cc
    f980:	2300      	movcc	r3, #0
    f982:	2f10      	cmp	r7, #16
    f984:	bf14      	ite	ne
    f986:	461a      	movne	r2, r3
    f988:	f043 0201 	orreq.w	r2, r3, #1
    f98c:	b132      	cbz	r2, f99c <_strtol_r+0x5c>
    f98e:	2d30      	cmp	r5, #48	; 0x30
    f990:	d066      	beq.n	fa60 <_strtol_r+0x120>
    f992:	b11b      	cbz	r3, f99c <_strtol_r+0x5c>
    f994:	2d30      	cmp	r5, #48	; 0x30
    f996:	bf0c      	ite	eq
    f998:	2708      	moveq	r7, #8
    f99a:	270a      	movne	r7, #10
    f99c:	f1bb 0f00 	cmp.w	fp, #0
    f9a0:	4639      	mov	r1, r7
    f9a2:	bf14      	ite	ne
    f9a4:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
    f9a8:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
    f9ac:	4648      	mov	r0, r9
    f9ae:	f001 f971 	bl	10c94 <__aeabi_uidivmod>
    f9b2:	4648      	mov	r0, r9
    f9b4:	468a      	mov	sl, r1
    f9b6:	4639      	mov	r1, r7
    f9b8:	f001 f83e 	bl	10a38 <__aeabi_uidiv>
    f9bc:	2100      	movs	r1, #0
    f9be:	468c      	mov	ip, r1
    f9c0:	eb08 0205 	add.w	r2, r8, r5
    f9c4:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
    f9c8:	7852      	ldrb	r2, [r2, #1]
    f9ca:	f012 0f04 	tst.w	r2, #4
    f9ce:	d108      	bne.n	f9e2 <_strtol_r+0xa2>
    f9d0:	f012 0f03 	tst.w	r2, #3
    f9d4:	d020      	beq.n	fa18 <_strtol_r+0xd8>
    f9d6:	f012 0f01 	tst.w	r2, #1
    f9da:	bf14      	ite	ne
    f9dc:	2337      	movne	r3, #55	; 0x37
    f9de:	2357      	moveq	r3, #87	; 0x57
    f9e0:	1aeb      	subs	r3, r5, r3
    f9e2:	429f      	cmp	r7, r3
    f9e4:	dd18      	ble.n	fa18 <_strtol_r+0xd8>
    f9e6:	4584      	cmp	ip, r0
    f9e8:	bf94      	ite	ls
    f9ea:	2200      	movls	r2, #0
    f9ec:	2201      	movhi	r2, #1
    f9ee:	ea52 71d1 	orrs.w	r1, r2, r1, lsr #31
    f9f2:	f04f 31ff 	mov.w	r1, #4294967295
    f9f6:	d10c      	bne.n	fa12 <_strtol_r+0xd2>
    f9f8:	4584      	cmp	ip, r0
    f9fa:	bf14      	ite	ne
    f9fc:	2200      	movne	r2, #0
    f9fe:	2201      	moveq	r2, #1
    fa00:	4553      	cmp	r3, sl
    fa02:	bfd4      	ite	le
    fa04:	2200      	movle	r2, #0
    fa06:	f002 0201 	andgt.w	r2, r2, #1
    fa0a:	b912      	cbnz	r2, fa12 <_strtol_r+0xd2>
    fa0c:	fb07 3c0c 	mla	ip, r7, ip, r3
    fa10:	2101      	movs	r1, #1
    fa12:	f816 5b01 	ldrb.w	r5, [r6], #1
    fa16:	e7d3      	b.n	f9c0 <_strtol_r+0x80>
    fa18:	f1b1 3fff 	cmp.w	r1, #4294967295
    fa1c:	d014      	beq.n	fa48 <_strtol_r+0x108>
    fa1e:	f1bb 0f00 	cmp.w	fp, #0
    fa22:	d109      	bne.n	fa38 <_strtol_r+0xf8>
    fa24:	4660      	mov	r0, ip
    fa26:	9b00      	ldr	r3, [sp, #0]
    fa28:	b11b      	cbz	r3, fa32 <_strtol_r+0xf2>
    fa2a:	b101      	cbz	r1, fa2e <_strtol_r+0xee>
    fa2c:	1e74      	subs	r4, r6, #1
    fa2e:	9a00      	ldr	r2, [sp, #0]
    fa30:	6014      	str	r4, [r2, #0]
    fa32:	b003      	add	sp, #12
    fa34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fa38:	f1cc 0000 	rsb	r0, ip, #0
    fa3c:	e7f3      	b.n	fa26 <_strtol_r+0xe6>
    fa3e:	f816 5b01 	ldrb.w	r5, [r6], #1
    fa42:	f04f 0b01 	mov.w	fp, #1
    fa46:	e798      	b.n	f97a <_strtol_r+0x3a>
    fa48:	9a01      	ldr	r2, [sp, #4]
    fa4a:	f1bb 0f00 	cmp.w	fp, #0
    fa4e:	f04f 0322 	mov.w	r3, #34	; 0x22
    fa52:	bf14      	ite	ne
    fa54:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
    fa58:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    fa5c:	6013      	str	r3, [r2, #0]
    fa5e:	e7e2      	b.n	fa26 <_strtol_r+0xe6>
    fa60:	7832      	ldrb	r2, [r6, #0]
    fa62:	2a78      	cmp	r2, #120	; 0x78
    fa64:	bf14      	ite	ne
    fa66:	2100      	movne	r1, #0
    fa68:	2101      	moveq	r1, #1
    fa6a:	2a58      	cmp	r2, #88	; 0x58
    fa6c:	bf14      	ite	ne
    fa6e:	460a      	movne	r2, r1
    fa70:	f041 0201 	orreq.w	r2, r1, #1
    fa74:	2a00      	cmp	r2, #0
    fa76:	d08c      	beq.n	f992 <_strtol_r+0x52>
    fa78:	7875      	ldrb	r5, [r6, #1]
    fa7a:	2710      	movs	r7, #16
    fa7c:	3602      	adds	r6, #2
    fa7e:	e78d      	b.n	f99c <_strtol_r+0x5c>

0000fa80 <strtol>:
    fa80:	b410      	push	{r4}
    fa82:	f240 046c 	movw	r4, #108	; 0x6c
    fa86:	f2c2 0400 	movt	r4, #8192	; 0x2000
    fa8a:	468c      	mov	ip, r1
    fa8c:	4613      	mov	r3, r2
    fa8e:	4601      	mov	r1, r0
    fa90:	4662      	mov	r2, ip
    fa92:	6820      	ldr	r0, [r4, #0]
    fa94:	bc10      	pop	{r4}
    fa96:	e753      	b.n	f940 <_strtol_r>

0000fa98 <_strtoll_r>:
    fa98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fa9c:	f240 1464 	movw	r4, #356	; 0x164
    faa0:	f2c2 0400 	movt	r4, #8192	; 0x2000
    faa4:	b08b      	sub	sp, #44	; 0x2c
    faa6:	469a      	mov	sl, r3
    faa8:	460d      	mov	r5, r1
    faaa:	6826      	ldr	r6, [r4, #0]
    faac:	9106      	str	r1, [sp, #24]
    faae:	9009      	str	r0, [sp, #36]	; 0x24
    fab0:	9208      	str	r2, [sp, #32]
    fab2:	f815 4b01 	ldrb.w	r4, [r5], #1
    fab6:	1933      	adds	r3, r6, r4
    fab8:	785b      	ldrb	r3, [r3, #1]
    faba:	f013 0308 	ands.w	r3, r3, #8
    fabe:	d1f8      	bne.n	fab2 <_strtoll_r+0x1a>
    fac0:	2c2d      	cmp	r4, #45	; 0x2d
    fac2:	f000 80aa 	beq.w	fc1a <_strtoll_r+0x182>
    fac6:	2c2b      	cmp	r4, #43	; 0x2b
    fac8:	bf08      	it	eq
    faca:	f815 4b01 	ldrbeq.w	r4, [r5], #1
    face:	9307      	str	r3, [sp, #28]
    fad0:	f1da 0301 	rsbs	r3, sl, #1
    fad4:	bf38      	it	cc
    fad6:	2300      	movcc	r3, #0
    fad8:	f1ba 0f10 	cmp.w	sl, #16
    fadc:	bf14      	ite	ne
    fade:	461a      	movne	r2, r3
    fae0:	f043 0201 	orreq.w	r2, r3, #1
    fae4:	b1aa      	cbz	r2, fb12 <_strtoll_r+0x7a>
    fae6:	2c30      	cmp	r4, #48	; 0x30
    fae8:	f000 80a5 	beq.w	fc36 <_strtoll_r+0x19e>
    faec:	2b00      	cmp	r3, #0
    faee:	f000 80c5 	beq.w	fc7c <_strtoll_r+0x1e4>
    faf2:	2c30      	cmp	r4, #48	; 0x30
    faf4:	f000 80b9 	beq.w	fc6a <_strtoll_r+0x1d2>
    faf8:	9807      	ldr	r0, [sp, #28]
    fafa:	220a      	movs	r2, #10
    fafc:	2300      	movs	r3, #0
    fafe:	f04f 0a0a 	mov.w	sl, #10
    fb02:	e9cd 2304 	strd	r2, r3, [sp, #16]
    fb06:	b160      	cbz	r0, fb22 <_strtoll_r+0x8a>
    fb08:	f04f 0800 	mov.w	r8, #0
    fb0c:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
    fb10:	e00b      	b.n	fb2a <_strtoll_r+0x92>
    fb12:	4652      	mov	r2, sl
    fb14:	ea4f 73e2 	mov.w	r3, r2, asr #31
    fb18:	e9cd 2304 	strd	r2, r3, [sp, #16]
    fb1c:	9807      	ldr	r0, [sp, #28]
    fb1e:	2800      	cmp	r0, #0
    fb20:	d1f2      	bne.n	fb08 <_strtoll_r+0x70>
    fb22:	f04f 38ff 	mov.w	r8, #4294967295
    fb26:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
    fb2a:	4640      	mov	r0, r8
    fb2c:	4649      	mov	r1, r9
    fb2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    fb32:	2700      	movs	r7, #0
    fb34:	f001 fa2c 	bl	10f90 <__aeabi_uldivmod>
    fb38:	4640      	mov	r0, r8
    fb3a:	4649      	mov	r1, r9
    fb3c:	4693      	mov	fp, r2
    fb3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    fb42:	f001 fa25 	bl	10f90 <__aeabi_uldivmod>
    fb46:	2200      	movs	r2, #0
    fb48:	2300      	movs	r3, #0
    fb4a:	f8cd b004 	str.w	fp, [sp, #4]
    fb4e:	f8cd a000 	str.w	sl, [sp]
    fb52:	4680      	mov	r8, r0
    fb54:	4689      	mov	r9, r1
    fb56:	1930      	adds	r0, r6, r4
    fb58:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
    fb5c:	7840      	ldrb	r0, [r0, #1]
    fb5e:	f010 0f04 	tst.w	r0, #4
    fb62:	d108      	bne.n	fb76 <_strtoll_r+0xde>
    fb64:	f010 0f03 	tst.w	r0, #3
    fb68:	d040      	beq.n	fbec <_strtoll_r+0x154>
    fb6a:	f010 0f01 	tst.w	r0, #1
    fb6e:	bf14      	ite	ne
    fb70:	2137      	movne	r1, #55	; 0x37
    fb72:	2157      	moveq	r1, #87	; 0x57
    fb74:	1a61      	subs	r1, r4, r1
    fb76:	ea83 0b09 	eor.w	fp, r3, r9
    fb7a:	ea82 0a08 	eor.w	sl, r2, r8
    fb7e:	e9cd ab02 	strd	sl, fp, [sp, #8]
    fb82:	f8dd b000 	ldr.w	fp, [sp]
    fb86:	458b      	cmp	fp, r1
    fb88:	dd30      	ble.n	fbec <_strtoll_r+0x154>
    fb8a:	4590      	cmp	r8, r2
    fb8c:	eb79 0003 	sbcs.w	r0, r9, r3
    fb90:	bf2c      	ite	cs
    fb92:	2000      	movcs	r0, #0
    fb94:	2001      	movcc	r0, #1
    fb96:	ea50 77d7 	orrs.w	r7, r0, r7, lsr #31
    fb9a:	f04f 37ff 	mov.w	r7, #4294967295
    fb9e:	d122      	bne.n	fbe6 <_strtoll_r+0x14e>
    fba0:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    fba4:	9805      	ldr	r0, [sp, #20]
    fba6:	9c04      	ldr	r4, [sp, #16]
    fba8:	ea5a 0b0b 	orrs.w	fp, sl, fp
    fbac:	f8dd a004 	ldr.w	sl, [sp, #4]
    fbb0:	fb02 fc00 	mul.w	ip, r2, r0
    fbb4:	bf14      	ite	ne
    fbb6:	2000      	movne	r0, #0
    fbb8:	2001      	moveq	r0, #1
    fbba:	4551      	cmp	r1, sl
    fbbc:	bfd4      	ite	le
    fbbe:	2000      	movle	r0, #0
    fbc0:	f000 0001 	andgt.w	r0, r0, #1
    fbc4:	fba2 ab04 	umull	sl, fp, r2, r4
    fbc8:	fb04 cc03 	mla	ip, r4, r3, ip
    fbcc:	e9cd ab02 	strd	sl, fp, [sp, #8]
    fbd0:	b948      	cbnz	r0, fbe6 <_strtoll_r+0x14e>
    fbd2:	44e3      	add	fp, ip
    fbd4:	f8cd b00c 	str.w	fp, [sp, #12]
    fbd8:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    fbdc:	2701      	movs	r7, #1
    fbde:	eb1a 0201 	adds.w	r2, sl, r1
    fbe2:	eb4b 73e1 	adc.w	r3, fp, r1, asr #31
    fbe6:	f815 4b01 	ldrb.w	r4, [r5], #1
    fbea:	e7b4      	b.n	fb56 <_strtoll_r+0xbe>
    fbec:	f1b7 3fff 	cmp.w	r7, #4294967295
    fbf0:	9807      	ldr	r0, [sp, #28]
    fbf2:	d017      	beq.n	fc24 <_strtoll_r+0x18c>
    fbf4:	b968      	cbnz	r0, fc12 <_strtoll_r+0x17a>
    fbf6:	9908      	ldr	r1, [sp, #32]
    fbf8:	b119      	cbz	r1, fc02 <_strtoll_r+0x16a>
    fbfa:	b93f      	cbnz	r7, fc0c <_strtoll_r+0x174>
    fbfc:	9806      	ldr	r0, [sp, #24]
    fbfe:	9c08      	ldr	r4, [sp, #32]
    fc00:	6020      	str	r0, [r4, #0]
    fc02:	4619      	mov	r1, r3
    fc04:	4610      	mov	r0, r2
    fc06:	b00b      	add	sp, #44	; 0x2c
    fc08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fc0c:	3d01      	subs	r5, #1
    fc0e:	9506      	str	r5, [sp, #24]
    fc10:	e7f4      	b.n	fbfc <_strtoll_r+0x164>
    fc12:	4252      	negs	r2, r2
    fc14:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    fc18:	e7ed      	b.n	fbf6 <_strtoll_r+0x15e>
    fc1a:	f815 4b01 	ldrb.w	r4, [r5], #1
    fc1e:	2001      	movs	r0, #1
    fc20:	9007      	str	r0, [sp, #28]
    fc22:	e755      	b.n	fad0 <_strtoll_r+0x38>
    fc24:	b9e8      	cbnz	r0, fc62 <_strtoll_r+0x1ca>
    fc26:	f04f 32ff 	mov.w	r2, #4294967295
    fc2a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
    fc2e:	9c09      	ldr	r4, [sp, #36]	; 0x24
    fc30:	2122      	movs	r1, #34	; 0x22
    fc32:	6021      	str	r1, [r4, #0]
    fc34:	e7df      	b.n	fbf6 <_strtoll_r+0x15e>
    fc36:	782a      	ldrb	r2, [r5, #0]
    fc38:	2a78      	cmp	r2, #120	; 0x78
    fc3a:	bf14      	ite	ne
    fc3c:	2100      	movne	r1, #0
    fc3e:	2101      	moveq	r1, #1
    fc40:	2a58      	cmp	r2, #88	; 0x58
    fc42:	bf14      	ite	ne
    fc44:	460a      	movne	r2, r1
    fc46:	f041 0201 	orreq.w	r2, r1, #1
    fc4a:	2a00      	cmp	r2, #0
    fc4c:	f43f af4e 	beq.w	faec <_strtoll_r+0x54>
    fc50:	786c      	ldrb	r4, [r5, #1]
    fc52:	2210      	movs	r2, #16
    fc54:	2300      	movs	r3, #0
    fc56:	3502      	adds	r5, #2
    fc58:	e9cd 2304 	strd	r2, r3, [sp, #16]
    fc5c:	f04f 0a10 	mov.w	sl, #16
    fc60:	e75c      	b.n	fb1c <_strtoll_r+0x84>
    fc62:	2200      	movs	r2, #0
    fc64:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    fc68:	e7e1      	b.n	fc2e <_strtoll_r+0x196>
    fc6a:	f04f 0a08 	mov.w	sl, #8
    fc6e:	f04f 0b00 	mov.w	fp, #0
    fc72:	e9cd ab04 	strd	sl, fp, [sp, #16]
    fc76:	f04f 0a08 	mov.w	sl, #8
    fc7a:	e74f      	b.n	fb1c <_strtoll_r+0x84>
    fc7c:	4650      	mov	r0, sl
    fc7e:	ea4f 71e0 	mov.w	r1, r0, asr #31
    fc82:	e9cd 0104 	strd	r0, r1, [sp, #16]
    fc86:	e749      	b.n	fb1c <_strtoll_r+0x84>

0000fc88 <_strtoul_r>:
    fc88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fc8c:	f240 1664 	movw	r6, #356	; 0x164
    fc90:	f2c2 0600 	movt	r6, #8192	; 0x2000
    fc94:	b083      	sub	sp, #12
    fc96:	460c      	mov	r4, r1
    fc98:	4615      	mov	r5, r2
    fc9a:	f8d6 a000 	ldr.w	sl, [r6]
    fc9e:	4698      	mov	r8, r3
    fca0:	460f      	mov	r7, r1
    fca2:	9001      	str	r0, [sp, #4]
    fca4:	f817 6b01 	ldrb.w	r6, [r7], #1
    fca8:	eb0a 0306 	add.w	r3, sl, r6
    fcac:	f893 b001 	ldrb.w	fp, [r3, #1]
    fcb0:	f01b 0b08 	ands.w	fp, fp, #8
    fcb4:	d1f6      	bne.n	fca4 <_strtoul_r+0x1c>
    fcb6:	2e2d      	cmp	r6, #45	; 0x2d
    fcb8:	d06c      	beq.n	fd94 <_strtoul_r+0x10c>
    fcba:	2e2b      	cmp	r6, #43	; 0x2b
    fcbc:	bf08      	it	eq
    fcbe:	f817 6b01 	ldrbeq.w	r6, [r7], #1
    fcc2:	f1d8 0301 	rsbs	r3, r8, #1
    fcc6:	bf38      	it	cc
    fcc8:	2300      	movcc	r3, #0
    fcca:	f1b8 0f10 	cmp.w	r8, #16
    fcce:	bf14      	ite	ne
    fcd0:	461a      	movne	r2, r3
    fcd2:	f043 0201 	orreq.w	r2, r3, #1
    fcd6:	b172      	cbz	r2, fcf6 <_strtoul_r+0x6e>
    fcd8:	2e30      	cmp	r6, #48	; 0x30
    fcda:	d060      	beq.n	fd9e <_strtoul_r+0x116>
    fcdc:	b15b      	cbz	r3, fcf6 <_strtoul_r+0x6e>
    fcde:	2e30      	cmp	r6, #48	; 0x30
    fce0:	bf0c      	ite	eq
    fce2:	f04f 0808 	moveq.w	r8, #8
    fce6:	f04f 080a 	movne.w	r8, #10
    fcea:	bf0c      	ite	eq
    fcec:	f04f 0907 	moveq.w	r9, #7
    fcf0:	f04f 0905 	movne.w	r9, #5
    fcf4:	e005      	b.n	fd02 <_strtoul_r+0x7a>
    fcf6:	f04f 30ff 	mov.w	r0, #4294967295
    fcfa:	4641      	mov	r1, r8
    fcfc:	f000 ffca 	bl	10c94 <__aeabi_uidivmod>
    fd00:	4689      	mov	r9, r1
    fd02:	4641      	mov	r1, r8
    fd04:	f04f 30ff 	mov.w	r0, #4294967295
    fd08:	f000 fe96 	bl	10a38 <__aeabi_uidiv>
    fd0c:	2100      	movs	r1, #0
    fd0e:	4684      	mov	ip, r0
    fd10:	4608      	mov	r0, r1
    fd12:	eb0a 0206 	add.w	r2, sl, r6
    fd16:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
    fd1a:	7852      	ldrb	r2, [r2, #1]
    fd1c:	f012 0f04 	tst.w	r2, #4
    fd20:	d108      	bne.n	fd34 <_strtoul_r+0xac>
    fd22:	f012 0f03 	tst.w	r2, #3
    fd26:	d020      	beq.n	fd6a <_strtoul_r+0xe2>
    fd28:	f012 0f01 	tst.w	r2, #1
    fd2c:	bf14      	ite	ne
    fd2e:	2337      	movne	r3, #55	; 0x37
    fd30:	2357      	moveq	r3, #87	; 0x57
    fd32:	1af3      	subs	r3, r6, r3
    fd34:	4598      	cmp	r8, r3
    fd36:	dd18      	ble.n	fd6a <_strtoul_r+0xe2>
    fd38:	4560      	cmp	r0, ip
    fd3a:	bf94      	ite	ls
    fd3c:	2200      	movls	r2, #0
    fd3e:	2201      	movhi	r2, #1
    fd40:	ea52 71d1 	orrs.w	r1, r2, r1, lsr #31
    fd44:	f04f 31ff 	mov.w	r1, #4294967295
    fd48:	d10c      	bne.n	fd64 <_strtoul_r+0xdc>
    fd4a:	4560      	cmp	r0, ip
    fd4c:	bf14      	ite	ne
    fd4e:	2200      	movne	r2, #0
    fd50:	2201      	moveq	r2, #1
    fd52:	454b      	cmp	r3, r9
    fd54:	bfd4      	ite	le
    fd56:	2200      	movle	r2, #0
    fd58:	f002 0201 	andgt.w	r2, r2, #1
    fd5c:	b912      	cbnz	r2, fd64 <_strtoul_r+0xdc>
    fd5e:	fb08 3000 	mla	r0, r8, r0, r3
    fd62:	2101      	movs	r1, #1
    fd64:	f817 6b01 	ldrb.w	r6, [r7], #1
    fd68:	e7d3      	b.n	fd12 <_strtoul_r+0x8a>
    fd6a:	f1b1 3fff 	cmp.w	r1, #4294967295
    fd6e:	d00c      	beq.n	fd8a <_strtoul_r+0x102>
    fd70:	f1bb 0f00 	cmp.w	fp, #0
    fd74:	d107      	bne.n	fd86 <_strtoul_r+0xfe>
    fd76:	b10d      	cbz	r5, fd7c <_strtoul_r+0xf4>
    fd78:	b919      	cbnz	r1, fd82 <_strtoul_r+0xfa>
    fd7a:	602c      	str	r4, [r5, #0]
    fd7c:	b003      	add	sp, #12
    fd7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    fd82:	1e7c      	subs	r4, r7, #1
    fd84:	e7f9      	b.n	fd7a <_strtoul_r+0xf2>
    fd86:	4240      	negs	r0, r0
    fd88:	e7f5      	b.n	fd76 <_strtoul_r+0xee>
    fd8a:	9a01      	ldr	r2, [sp, #4]
    fd8c:	2322      	movs	r3, #34	; 0x22
    fd8e:	4608      	mov	r0, r1
    fd90:	6013      	str	r3, [r2, #0]
    fd92:	e7f0      	b.n	fd76 <_strtoul_r+0xee>
    fd94:	f817 6b01 	ldrb.w	r6, [r7], #1
    fd98:	f04f 0b01 	mov.w	fp, #1
    fd9c:	e791      	b.n	fcc2 <_strtoul_r+0x3a>
    fd9e:	783a      	ldrb	r2, [r7, #0]
    fda0:	2a78      	cmp	r2, #120	; 0x78
    fda2:	bf14      	ite	ne
    fda4:	2100      	movne	r1, #0
    fda6:	2101      	moveq	r1, #1
    fda8:	2a58      	cmp	r2, #88	; 0x58
    fdaa:	bf14      	ite	ne
    fdac:	460a      	movne	r2, r1
    fdae:	f041 0201 	orreq.w	r2, r1, #1
    fdb2:	2a00      	cmp	r2, #0
    fdb4:	d092      	beq.n	fcdc <_strtoul_r+0x54>
    fdb6:	787e      	ldrb	r6, [r7, #1]
    fdb8:	f04f 090f 	mov.w	r9, #15
    fdbc:	3702      	adds	r7, #2
    fdbe:	f04f 0810 	mov.w	r8, #16
    fdc2:	e79e      	b.n	fd02 <_strtoul_r+0x7a>

0000fdc4 <strtoul>:
    fdc4:	b410      	push	{r4}
    fdc6:	f240 046c 	movw	r4, #108	; 0x6c
    fdca:	f2c2 0400 	movt	r4, #8192	; 0x2000
    fdce:	468c      	mov	ip, r1
    fdd0:	4613      	mov	r3, r2
    fdd2:	4601      	mov	r1, r0
    fdd4:	4662      	mov	r2, ip
    fdd6:	6820      	ldr	r0, [r4, #0]
    fdd8:	bc10      	pop	{r4}
    fdda:	e755      	b.n	fc88 <_strtoul_r>

0000fddc <_strtoull_r>:
    fddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    fde0:	f240 1464 	movw	r4, #356	; 0x164
    fde4:	f2c2 0400 	movt	r4, #8192	; 0x2000
    fde8:	b08b      	sub	sp, #44	; 0x2c
    fdea:	469a      	mov	sl, r3
    fdec:	460d      	mov	r5, r1
    fdee:	6826      	ldr	r6, [r4, #0]
    fdf0:	9106      	str	r1, [sp, #24]
    fdf2:	9009      	str	r0, [sp, #36]	; 0x24
    fdf4:	9207      	str	r2, [sp, #28]
    fdf6:	f815 4b01 	ldrb.w	r4, [r5], #1
    fdfa:	1933      	adds	r3, r6, r4
    fdfc:	785b      	ldrb	r3, [r3, #1]
    fdfe:	f013 0308 	ands.w	r3, r3, #8
    fe02:	d1f8      	bne.n	fdf6 <_strtoull_r+0x1a>
    fe04:	2c2d      	cmp	r4, #45	; 0x2d
    fe06:	f000 80a9 	beq.w	ff5c <_strtoull_r+0x180>
    fe0a:	2c2b      	cmp	r4, #43	; 0x2b
    fe0c:	bf08      	it	eq
    fe0e:	f815 4b01 	ldrbeq.w	r4, [r5], #1
    fe12:	9308      	str	r3, [sp, #32]
    fe14:	f1da 0301 	rsbs	r3, sl, #1
    fe18:	bf38      	it	cc
    fe1a:	2300      	movcc	r3, #0
    fe1c:	f1ba 0f10 	cmp.w	sl, #16
    fe20:	bf14      	ite	ne
    fe22:	461a      	movne	r2, r3
    fe24:	f043 0201 	orreq.w	r2, r3, #1
    fe28:	b18a      	cbz	r2, fe4e <_strtoull_r+0x72>
    fe2a:	2c30      	cmp	r4, #48	; 0x30
    fe2c:	f000 809b 	beq.w	ff66 <_strtoull_r+0x18a>
    fe30:	2b00      	cmp	r3, #0
    fe32:	f000 80b9 	beq.w	ffa8 <_strtoull_r+0x1cc>
    fe36:	2c30      	cmp	r4, #48	; 0x30
    fe38:	f000 80ad 	beq.w	ff96 <_strtoull_r+0x1ba>
    fe3c:	220a      	movs	r2, #10
    fe3e:	2300      	movs	r3, #0
    fe40:	f04f 0b05 	mov.w	fp, #5
    fe44:	e9cd 2304 	strd	r2, r3, [sp, #16]
    fe48:	f04f 0a0a 	mov.w	sl, #10
    fe4c:	e00b      	b.n	fe66 <_strtoull_r+0x8a>
    fe4e:	4652      	mov	r2, sl
    fe50:	ea4f 73e2 	mov.w	r3, r2, asr #31
    fe54:	f04f 30ff 	mov.w	r0, #4294967295
    fe58:	f04f 31ff 	mov.w	r1, #4294967295
    fe5c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    fe60:	f001 f896 	bl	10f90 <__aeabi_uldivmod>
    fe64:	4693      	mov	fp, r2
    fe66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    fe6a:	f04f 30ff 	mov.w	r0, #4294967295
    fe6e:	f04f 31ff 	mov.w	r1, #4294967295
    fe72:	2700      	movs	r7, #0
    fe74:	f001 f88c 	bl	10f90 <__aeabi_uldivmod>
    fe78:	2200      	movs	r2, #0
    fe7a:	2300      	movs	r3, #0
    fe7c:	f8cd b004 	str.w	fp, [sp, #4]
    fe80:	f8cd a000 	str.w	sl, [sp]
    fe84:	4680      	mov	r8, r0
    fe86:	4689      	mov	r9, r1
    fe88:	1930      	adds	r0, r6, r4
    fe8a:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
    fe8e:	7840      	ldrb	r0, [r0, #1]
    fe90:	f010 0f04 	tst.w	r0, #4
    fe94:	d108      	bne.n	fea8 <_strtoull_r+0xcc>
    fe96:	f010 0f03 	tst.w	r0, #3
    fe9a:	d040      	beq.n	ff1e <_strtoull_r+0x142>
    fe9c:	f010 0f01 	tst.w	r0, #1
    fea0:	bf14      	ite	ne
    fea2:	2137      	movne	r1, #55	; 0x37
    fea4:	2157      	moveq	r1, #87	; 0x57
    fea6:	1a61      	subs	r1, r4, r1
    fea8:	ea83 0b09 	eor.w	fp, r3, r9
    feac:	ea82 0a08 	eor.w	sl, r2, r8
    feb0:	e9cd ab02 	strd	sl, fp, [sp, #8]
    feb4:	f8dd b000 	ldr.w	fp, [sp]
    feb8:	458b      	cmp	fp, r1
    feba:	dd30      	ble.n	ff1e <_strtoull_r+0x142>
    febc:	4590      	cmp	r8, r2
    febe:	eb79 0003 	sbcs.w	r0, r9, r3
    fec2:	bf2c      	ite	cs
    fec4:	2000      	movcs	r0, #0
    fec6:	2001      	movcc	r0, #1
    fec8:	ea50 77d7 	orrs.w	r7, r0, r7, lsr #31
    fecc:	f04f 37ff 	mov.w	r7, #4294967295
    fed0:	d122      	bne.n	ff18 <_strtoull_r+0x13c>
    fed2:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    fed6:	9805      	ldr	r0, [sp, #20]
    fed8:	9c04      	ldr	r4, [sp, #16]
    feda:	ea5a 0b0b 	orrs.w	fp, sl, fp
    fede:	f8dd a004 	ldr.w	sl, [sp, #4]
    fee2:	fb02 fc00 	mul.w	ip, r2, r0
    fee6:	bf14      	ite	ne
    fee8:	2000      	movne	r0, #0
    feea:	2001      	moveq	r0, #1
    feec:	4551      	cmp	r1, sl
    feee:	bfd4      	ite	le
    fef0:	2000      	movle	r0, #0
    fef2:	f000 0001 	andgt.w	r0, r0, #1
    fef6:	fba2 ab04 	umull	sl, fp, r2, r4
    fefa:	fb04 cc03 	mla	ip, r4, r3, ip
    fefe:	e9cd ab02 	strd	sl, fp, [sp, #8]
    ff02:	b948      	cbnz	r0, ff18 <_strtoull_r+0x13c>
    ff04:	44e3      	add	fp, ip
    ff06:	f8cd b00c 	str.w	fp, [sp, #12]
    ff0a:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
    ff0e:	2701      	movs	r7, #1
    ff10:	eb1a 0201 	adds.w	r2, sl, r1
    ff14:	eb4b 73e1 	adc.w	r3, fp, r1, asr #31
    ff18:	f815 4b01 	ldrb.w	r4, [r5], #1
    ff1c:	e7b4      	b.n	fe88 <_strtoull_r+0xac>
    ff1e:	f1b7 3fff 	cmp.w	r7, #4294967295
    ff22:	d013      	beq.n	ff4c <_strtoull_r+0x170>
    ff24:	9908      	ldr	r1, [sp, #32]
    ff26:	b969      	cbnz	r1, ff44 <_strtoull_r+0x168>
    ff28:	9c07      	ldr	r4, [sp, #28]
    ff2a:	b11c      	cbz	r4, ff34 <_strtoull_r+0x158>
    ff2c:	b93f      	cbnz	r7, ff3e <_strtoull_r+0x162>
    ff2e:	9906      	ldr	r1, [sp, #24]
    ff30:	9807      	ldr	r0, [sp, #28]
    ff32:	6001      	str	r1, [r0, #0]
    ff34:	4619      	mov	r1, r3
    ff36:	4610      	mov	r0, r2
    ff38:	b00b      	add	sp, #44	; 0x2c
    ff3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ff3e:	3d01      	subs	r5, #1
    ff40:	9506      	str	r5, [sp, #24]
    ff42:	e7f4      	b.n	ff2e <_strtoull_r+0x152>
    ff44:	4252      	negs	r2, r2
    ff46:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    ff4a:	e7ed      	b.n	ff28 <_strtoull_r+0x14c>
    ff4c:	9809      	ldr	r0, [sp, #36]	; 0x24
    ff4e:	2322      	movs	r3, #34	; 0x22
    ff50:	f04f 32ff 	mov.w	r2, #4294967295
    ff54:	6003      	str	r3, [r0, #0]
    ff56:	f04f 33ff 	mov.w	r3, #4294967295
    ff5a:	e7e5      	b.n	ff28 <_strtoull_r+0x14c>
    ff5c:	f815 4b01 	ldrb.w	r4, [r5], #1
    ff60:	2001      	movs	r0, #1
    ff62:	9008      	str	r0, [sp, #32]
    ff64:	e756      	b.n	fe14 <_strtoull_r+0x38>
    ff66:	782a      	ldrb	r2, [r5, #0]
    ff68:	2a78      	cmp	r2, #120	; 0x78
    ff6a:	bf14      	ite	ne
    ff6c:	2100      	movne	r1, #0
    ff6e:	2101      	moveq	r1, #1
    ff70:	2a58      	cmp	r2, #88	; 0x58
    ff72:	bf14      	ite	ne
    ff74:	460a      	movne	r2, r1
    ff76:	f041 0201 	orreq.w	r2, r1, #1
    ff7a:	2a00      	cmp	r2, #0
    ff7c:	f43f af58 	beq.w	fe30 <_strtoull_r+0x54>
    ff80:	786c      	ldrb	r4, [r5, #1]
    ff82:	2210      	movs	r2, #16
    ff84:	2300      	movs	r3, #0
    ff86:	3502      	adds	r5, #2
    ff88:	f04f 0b0f 	mov.w	fp, #15
    ff8c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    ff90:	f04f 0a10 	mov.w	sl, #16
    ff94:	e767      	b.n	fe66 <_strtoull_r+0x8a>
    ff96:	2008      	movs	r0, #8
    ff98:	2100      	movs	r1, #0
    ff9a:	f04f 0b07 	mov.w	fp, #7
    ff9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
    ffa2:	f04f 0a08 	mov.w	sl, #8
    ffa6:	e75e      	b.n	fe66 <_strtoull_r+0x8a>
    ffa8:	4650      	mov	r0, sl
    ffaa:	ea4f 71e0 	mov.w	r1, r0, asr #31
    ffae:	e9cd 0104 	strd	r0, r1, [sp, #16]
    ffb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    ffb6:	f04f 30ff 	mov.w	r0, #4294967295
    ffba:	f04f 31ff 	mov.w	r1, #4294967295
    ffbe:	f000 ffe7 	bl	10f90 <__aeabi_uldivmod>
    ffc2:	4693      	mov	fp, r2
    ffc4:	e74f      	b.n	fe66 <_strtoull_r+0x8a>
    ffc6:	bf00      	nop

0000ffc8 <_calloc_r>:
    ffc8:	b538      	push	{r3, r4, r5, lr}
    ffca:	fb01 f102 	mul.w	r1, r1, r2
    ffce:	f7fc ff97 	bl	cf00 <_malloc_r>
    ffd2:	4604      	mov	r4, r0
    ffd4:	b1f8      	cbz	r0, 10016 <RAM_SIZE+0x16>
    ffd6:	f850 2c04 	ldr.w	r2, [r0, #-4]
    ffda:	f022 0203 	bic.w	r2, r2, #3
    ffde:	3a04      	subs	r2, #4
    ffe0:	2a24      	cmp	r2, #36	; 0x24
    ffe2:	d81a      	bhi.n	1001a <RAM_SIZE+0x1a>
    ffe4:	2a13      	cmp	r2, #19
    ffe6:	4603      	mov	r3, r0
    ffe8:	d90f      	bls.n	1000a <RAM_SIZE+0xa>
    ffea:	2100      	movs	r1, #0
    ffec:	f840 1b04 	str.w	r1, [r0], #4
    fff0:	1d03      	adds	r3, r0, #4
    fff2:	2a1b      	cmp	r2, #27
    fff4:	6061      	str	r1, [r4, #4]
    fff6:	d908      	bls.n	1000a <RAM_SIZE+0xa>
    fff8:	1d1d      	adds	r5, r3, #4
    fffa:	6041      	str	r1, [r0, #4]
    fffc:	6059      	str	r1, [r3, #4]
    fffe:	1d2b      	adds	r3, r5, #4
   10000:	2a24      	cmp	r2, #36	; 0x24
   10002:	bf02      	ittt	eq
   10004:	6069      	streq	r1, [r5, #4]
   10006:	6059      	streq	r1, [r3, #4]
   10008:	3308      	addeq	r3, #8
   1000a:	461a      	mov	r2, r3
   1000c:	2100      	movs	r1, #0
   1000e:	f842 1b04 	str.w	r1, [r2], #4
   10012:	6059      	str	r1, [r3, #4]
   10014:	6051      	str	r1, [r2, #4]
   10016:	4620      	mov	r0, r4
   10018:	bd38      	pop	{r3, r4, r5, pc}
   1001a:	2100      	movs	r1, #0
   1001c:	f7fd fbea 	bl	d7f4 <memset>
   10020:	4620      	mov	r0, r4
   10022:	bd38      	pop	{r3, r4, r5, pc}

00010024 <_close_r>:
   10024:	b538      	push	{r3, r4, r5, lr}
   10026:	f240 748c 	movw	r4, #1932	; 0x78c
   1002a:	f2c2 0400 	movt	r4, #8192	; 0x2000
   1002e:	4605      	mov	r5, r0
   10030:	4608      	mov	r0, r1
   10032:	2300      	movs	r3, #0
   10034:	6023      	str	r3, [r4, #0]
   10036:	f7f6 f9cd 	bl	63d4 <_close>
   1003a:	f1b0 3fff 	cmp.w	r0, #4294967295
   1003e:	d000      	beq.n	10042 <_close_r+0x1e>
   10040:	bd38      	pop	{r3, r4, r5, pc}
   10042:	6823      	ldr	r3, [r4, #0]
   10044:	2b00      	cmp	r3, #0
   10046:	d0fb      	beq.n	10040 <_close_r+0x1c>
   10048:	602b      	str	r3, [r5, #0]
   1004a:	bd38      	pop	{r3, r4, r5, pc}

0001004c <_fclose_r>:
   1004c:	b570      	push	{r4, r5, r6, lr}
   1004e:	4605      	mov	r5, r0
   10050:	460c      	mov	r4, r1
   10052:	2900      	cmp	r1, #0
   10054:	d04b      	beq.n	100ee <_fclose_r+0xa2>
   10056:	f7fc fa8b 	bl	c570 <__sfp_lock_acquire>
   1005a:	b115      	cbz	r5, 10062 <_fclose_r+0x16>
   1005c:	69ab      	ldr	r3, [r5, #24]
   1005e:	2b00      	cmp	r3, #0
   10060:	d048      	beq.n	100f4 <_fclose_r+0xa8>
   10062:	f641 43c4 	movw	r3, #7364	; 0x1cc4
   10066:	f2c0 0301 	movt	r3, #1
   1006a:	429c      	cmp	r4, r3
   1006c:	bf08      	it	eq
   1006e:	686c      	ldreq	r4, [r5, #4]
   10070:	d00e      	beq.n	10090 <_fclose_r+0x44>
   10072:	f641 43e4 	movw	r3, #7396	; 0x1ce4
   10076:	f2c0 0301 	movt	r3, #1
   1007a:	429c      	cmp	r4, r3
   1007c:	bf08      	it	eq
   1007e:	68ac      	ldreq	r4, [r5, #8]
   10080:	d006      	beq.n	10090 <_fclose_r+0x44>
   10082:	f641 5304 	movw	r3, #7428	; 0x1d04
   10086:	f2c0 0301 	movt	r3, #1
   1008a:	429c      	cmp	r4, r3
   1008c:	bf08      	it	eq
   1008e:	68ec      	ldreq	r4, [r5, #12]
   10090:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
   10094:	b33e      	cbz	r6, 100e6 <_fclose_r+0x9a>
   10096:	4628      	mov	r0, r5
   10098:	4621      	mov	r1, r4
   1009a:	f7fc f9ad 	bl	c3f8 <_fflush_r>
   1009e:	6b23      	ldr	r3, [r4, #48]	; 0x30
   100a0:	4606      	mov	r6, r0
   100a2:	b13b      	cbz	r3, 100b4 <_fclose_r+0x68>
   100a4:	4628      	mov	r0, r5
   100a6:	6a21      	ldr	r1, [r4, #32]
   100a8:	4798      	blx	r3
   100aa:	ea36 0620 	bics.w	r6, r6, r0, asr #32
   100ae:	bf28      	it	cs
   100b0:	f04f 36ff 	movcs.w	r6, #4294967295
   100b4:	89a3      	ldrh	r3, [r4, #12]
   100b6:	f013 0f80 	tst.w	r3, #128	; 0x80
   100ba:	d11f      	bne.n	100fc <_fclose_r+0xb0>
   100bc:	6b61      	ldr	r1, [r4, #52]	; 0x34
   100be:	b141      	cbz	r1, 100d2 <_fclose_r+0x86>
   100c0:	f104 0344 	add.w	r3, r4, #68	; 0x44
   100c4:	4299      	cmp	r1, r3
   100c6:	d002      	beq.n	100ce <_fclose_r+0x82>
   100c8:	4628      	mov	r0, r5
   100ca:	f7fc fb89 	bl	c7e0 <_free_r>
   100ce:	2300      	movs	r3, #0
   100d0:	6363      	str	r3, [r4, #52]	; 0x34
   100d2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   100d4:	b121      	cbz	r1, 100e0 <_fclose_r+0x94>
   100d6:	4628      	mov	r0, r5
   100d8:	f7fc fb82 	bl	c7e0 <_free_r>
   100dc:	2300      	movs	r3, #0
   100de:	64a3      	str	r3, [r4, #72]	; 0x48
   100e0:	f04f 0300 	mov.w	r3, #0
   100e4:	81a3      	strh	r3, [r4, #12]
   100e6:	f7fc fa45 	bl	c574 <__sfp_lock_release>
   100ea:	4630      	mov	r0, r6
   100ec:	bd70      	pop	{r4, r5, r6, pc}
   100ee:	460e      	mov	r6, r1
   100f0:	4630      	mov	r0, r6
   100f2:	bd70      	pop	{r4, r5, r6, pc}
   100f4:	4628      	mov	r0, r5
   100f6:	f7fc faef 	bl	c6d8 <__sinit>
   100fa:	e7b2      	b.n	10062 <_fclose_r+0x16>
   100fc:	4628      	mov	r0, r5
   100fe:	6921      	ldr	r1, [r4, #16]
   10100:	f7fc fb6e 	bl	c7e0 <_free_r>
   10104:	e7da      	b.n	100bc <_fclose_r+0x70>
   10106:	bf00      	nop

00010108 <fclose>:
   10108:	f240 036c 	movw	r3, #108	; 0x6c
   1010c:	4601      	mov	r1, r0
   1010e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10112:	6818      	ldr	r0, [r3, #0]
   10114:	e79a      	b.n	1004c <_fclose_r>
   10116:	bf00      	nop

00010118 <_fstat_r>:
   10118:	b538      	push	{r3, r4, r5, lr}
   1011a:	f240 748c 	movw	r4, #1932	; 0x78c
   1011e:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10122:	4605      	mov	r5, r0
   10124:	4608      	mov	r0, r1
   10126:	4611      	mov	r1, r2
   10128:	2300      	movs	r3, #0
   1012a:	6023      	str	r3, [r4, #0]
   1012c:	f7f6 f984 	bl	6438 <_fstat>
   10130:	f1b0 3fff 	cmp.w	r0, #4294967295
   10134:	d000      	beq.n	10138 <_fstat_r+0x20>
   10136:	bd38      	pop	{r3, r4, r5, pc}
   10138:	6823      	ldr	r3, [r4, #0]
   1013a:	2b00      	cmp	r3, #0
   1013c:	d0fb      	beq.n	10136 <_fstat_r+0x1e>
   1013e:	602b      	str	r3, [r5, #0]
   10140:	bd38      	pop	{r3, r4, r5, pc}
   10142:	bf00      	nop

00010144 <__hexdig_init>:
   10144:	f641 60d8 	movw	r0, #7896	; 0x1ed8
   10148:	f240 638c 	movw	r3, #1676	; 0x68c
   1014c:	f2c0 0001 	movt	r0, #1
   10150:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10154:	2110      	movs	r1, #16
   10156:	2230      	movs	r2, #48	; 0x30
   10158:	54d1      	strb	r1, [r2, r3]
   1015a:	3101      	adds	r1, #1
   1015c:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   10160:	b2c9      	uxtb	r1, r1
   10162:	2a00      	cmp	r2, #0
   10164:	d1f8      	bne.n	10158 <__hexdig_init+0x14>
   10166:	f641 60d0 	movw	r0, #7888	; 0x1ed0
   1016a:	211a      	movs	r1, #26
   1016c:	f2c0 0001 	movt	r0, #1
   10170:	2261      	movs	r2, #97	; 0x61
   10172:	54d1      	strb	r1, [r2, r3]
   10174:	3101      	adds	r1, #1
   10176:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   1017a:	b2c9      	uxtb	r1, r1
   1017c:	2a00      	cmp	r2, #0
   1017e:	d1f8      	bne.n	10172 <__hexdig_init+0x2e>
   10180:	f641 60c8 	movw	r0, #7880	; 0x1ec8
   10184:	211a      	movs	r1, #26
   10186:	f2c0 0001 	movt	r0, #1
   1018a:	2241      	movs	r2, #65	; 0x41
   1018c:	54d1      	strb	r1, [r2, r3]
   1018e:	3101      	adds	r1, #1
   10190:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   10194:	b2c9      	uxtb	r1, r1
   10196:	2a00      	cmp	r2, #0
   10198:	d1f8      	bne.n	1018c <__hexdig_init+0x48>
   1019a:	4770      	bx	lr

0001019c <rshift>:
   1019c:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
   101a0:	6904      	ldr	r4, [r0, #16]
   101a2:	114b      	asrs	r3, r1, #5
   101a4:	f100 0214 	add.w	r2, r0, #20
   101a8:	42a3      	cmp	r3, r4
   101aa:	4617      	mov	r7, r2
   101ac:	da27      	bge.n	101fe <rshift+0x62>
   101ae:	3304      	adds	r3, #4
   101b0:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   101b4:	3414      	adds	r4, #20
   101b6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   101ba:	1d1d      	adds	r5, r3, #4
   101bc:	f011 011f 	ands.w	r1, r1, #31
   101c0:	d025      	beq.n	1020e <rshift+0x72>
   101c2:	685e      	ldr	r6, [r3, #4]
   101c4:	1d2b      	adds	r3, r5, #4
   101c6:	f1c1 0820 	rsb	r8, r1, #32
   101ca:	40ce      	lsrs	r6, r1
   101cc:	429c      	cmp	r4, r3
   101ce:	d914      	bls.n	101fa <rshift+0x5e>
   101d0:	f04f 0c00 	mov.w	ip, #0
   101d4:	681f      	ldr	r7, [r3, #0]
   101d6:	fa07 f708 	lsl.w	r7, r7, r8
   101da:	433e      	orrs	r6, r7
   101dc:	f842 600c 	str.w	r6, [r2, ip]
   101e0:	f853 6b04 	ldr.w	r6, [r3], #4
   101e4:	f10c 0c04 	add.w	ip, ip, #4
   101e8:	40ce      	lsrs	r6, r1
   101ea:	429c      	cmp	r4, r3
   101ec:	d8f2      	bhi.n	101d4 <rshift+0x38>
   101ee:	1b67      	subs	r7, r4, r5
   101f0:	3f05      	subs	r7, #5
   101f2:	f027 0703 	bic.w	r7, r7, #3
   101f6:	19c7      	adds	r7, r0, r7
   101f8:	3718      	adds	r7, #24
   101fa:	603e      	str	r6, [r7, #0]
   101fc:	b9b6      	cbnz	r6, 1022c <rshift+0x90>
   101fe:	1aba      	subs	r2, r7, r2
   10200:	1092      	asrs	r2, r2, #2
   10202:	6102      	str	r2, [r0, #16]
   10204:	b902      	cbnz	r2, 10208 <rshift+0x6c>
   10206:	6142      	str	r2, [r0, #20]
   10208:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
   1020c:	4770      	bx	lr
   1020e:	42ac      	cmp	r4, r5
   10210:	d9f5      	bls.n	101fe <rshift+0x62>
   10212:	586b      	ldr	r3, [r5, r1]
   10214:	5053      	str	r3, [r2, r1]
   10216:	3104      	adds	r1, #4
   10218:	194b      	adds	r3, r1, r5
   1021a:	429c      	cmp	r4, r3
   1021c:	d8f9      	bhi.n	10212 <rshift+0x76>
   1021e:	43ef      	mvns	r7, r5
   10220:	193f      	adds	r7, r7, r4
   10222:	f027 0703 	bic.w	r7, r7, #3
   10226:	19c7      	adds	r7, r0, r7
   10228:	3718      	adds	r7, #24
   1022a:	e7e8      	b.n	101fe <rshift+0x62>
   1022c:	3704      	adds	r7, #4
   1022e:	e7e6      	b.n	101fe <rshift+0x62>

00010230 <__gethex>:
   10230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10234:	f240 648c 	movw	r4, #1676	; 0x68c
   10238:	b085      	sub	sp, #20
   1023a:	f2c2 0400 	movt	r4, #8192	; 0x2000
   1023e:	4693      	mov	fp, r2
   10240:	9302      	str	r3, [sp, #8]
   10242:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   10246:	9001      	str	r0, [sp, #4]
   10248:	2b00      	cmp	r3, #0
   1024a:	f000 8105 	beq.w	10458 <__gethex+0x228>
   1024e:	680b      	ldr	r3, [r1, #0]
   10250:	1c9e      	adds	r6, r3, #2
   10252:	f893 c002 	ldrb.w	ip, [r3, #2]
   10256:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
   1025a:	f040 81cc 	bne.w	105f6 <__gethex+0x3c6>
   1025e:	3303      	adds	r3, #3
   10260:	2000      	movs	r0, #0
   10262:	461e      	mov	r6, r3
   10264:	f813 cb01 	ldrb.w	ip, [r3], #1
   10268:	3001      	adds	r0, #1
   1026a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
   1026e:	d0f8      	beq.n	10262 <__gethex+0x32>
   10270:	f814 500c 	ldrb.w	r5, [r4, ip]
   10274:	f240 628c 	movw	r2, #1676	; 0x68c
   10278:	f2c2 0200 	movt	r2, #8192	; 0x2000
   1027c:	2d00      	cmp	r5, #0
   1027e:	d03a      	beq.n	102f6 <__gethex+0xc6>
   10280:	f04f 0800 	mov.w	r8, #0
   10284:	4633      	mov	r3, r6
   10286:	4645      	mov	r5, r8
   10288:	7832      	ldrb	r2, [r6, #0]
   1028a:	e001      	b.n	10290 <__gethex+0x60>
   1028c:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   10290:	5ca7      	ldrb	r7, [r4, r2]
   10292:	2f00      	cmp	r7, #0
   10294:	d1fa      	bne.n	1028c <__gethex+0x5c>
   10296:	f1d5 0c01 	rsbs	ip, r5, #1
   1029a:	bf38      	it	cc
   1029c:	f04f 0c00 	movcc.w	ip, #0
   102a0:	2a2e      	cmp	r2, #46	; 0x2e
   102a2:	bf14      	ite	ne
   102a4:	2200      	movne	r2, #0
   102a6:	f00c 0201 	andeq.w	r2, ip, #1
   102aa:	b162      	cbz	r2, 102c6 <__gethex+0x96>
   102ac:	785a      	ldrb	r2, [r3, #1]
   102ae:	1c5f      	adds	r7, r3, #1
   102b0:	5ca3      	ldrb	r3, [r4, r2]
   102b2:	2b00      	cmp	r3, #0
   102b4:	f000 81e0 	beq.w	10678 <__gethex+0x448>
   102b8:	463b      	mov	r3, r7
   102ba:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   102be:	5ca2      	ldrb	r2, [r4, r2]
   102c0:	2a00      	cmp	r2, #0
   102c2:	d1fa      	bne.n	102ba <__gethex+0x8a>
   102c4:	463d      	mov	r5, r7
   102c6:	461f      	mov	r7, r3
   102c8:	2d00      	cmp	r5, #0
   102ca:	f000 8159 	beq.w	10580 <__gethex+0x350>
   102ce:	1bed      	subs	r5, r5, r7
   102d0:	783b      	ldrb	r3, [r7, #0]
   102d2:	00ad      	lsls	r5, r5, #2
   102d4:	2b50      	cmp	r3, #80	; 0x50
   102d6:	d018      	beq.n	1030a <__gethex+0xda>
   102d8:	2b70      	cmp	r3, #112	; 0x70
   102da:	d016      	beq.n	1030a <__gethex+0xda>
   102dc:	463a      	mov	r2, r7
   102de:	600a      	str	r2, [r1, #0]
   102e0:	f1b8 0f00 	cmp.w	r8, #0
   102e4:	d04d      	beq.n	10382 <__gethex+0x152>
   102e6:	2800      	cmp	r0, #0
   102e8:	bf0c      	ite	eq
   102ea:	2406      	moveq	r4, #6
   102ec:	2400      	movne	r4, #0
   102ee:	4620      	mov	r0, r4
   102f0:	b005      	add	sp, #20
   102f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   102f6:	f1bc 0f2e 	cmp.w	ip, #46	; 0x2e
   102fa:	f000 812c 	beq.w	10556 <__gethex+0x326>
   102fe:	7833      	ldrb	r3, [r6, #0]
   10300:	4637      	mov	r7, r6
   10302:	f04f 0801 	mov.w	r8, #1
   10306:	2b50      	cmp	r3, #80	; 0x50
   10308:	d1e6      	bne.n	102d8 <__gethex+0xa8>
   1030a:	787b      	ldrb	r3, [r7, #1]
   1030c:	f107 0901 	add.w	r9, r7, #1
   10310:	2b2b      	cmp	r3, #43	; 0x2b
   10312:	f000 8149 	beq.w	105a8 <__gethex+0x378>
   10316:	2b2d      	cmp	r3, #45	; 0x2d
   10318:	f000 8141 	beq.w	1059e <__gethex+0x36e>
   1031c:	2200      	movs	r2, #0
   1031e:	9203      	str	r2, [sp, #12]
   10320:	f814 c003 	ldrb.w	ip, [r4, r3]
   10324:	f240 638c 	movw	r3, #1676	; 0x68c
   10328:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1032c:	f1bc 0f00 	cmp.w	ip, #0
   10330:	d0d4      	beq.n	102dc <__gethex+0xac>
   10332:	f1bc 0f19 	cmp.w	ip, #25
   10336:	dcd1      	bgt.n	102dc <__gethex+0xac>
   10338:	f899 a001 	ldrb.w	sl, [r9, #1]
   1033c:	f1ac 0c10 	sub.w	ip, ip, #16
   10340:	f109 0201 	add.w	r2, r9, #1
   10344:	f813 300a 	ldrb.w	r3, [r3, sl]
   10348:	b193      	cbz	r3, 10370 <__gethex+0x140>
   1034a:	2b19      	cmp	r3, #25
   1034c:	dc10      	bgt.n	10370 <__gethex+0x140>
   1034e:	46a9      	mov	r9, r5
   10350:	e001      	b.n	10356 <__gethex+0x126>
   10352:	2b19      	cmp	r3, #25
   10354:	dc0b      	bgt.n	1036e <__gethex+0x13e>
   10356:	f812 af01 	ldrb.w	sl, [r2, #1]!
   1035a:	f1a3 0510 	sub.w	r5, r3, #16
   1035e:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
   10362:	f814 300a 	ldrb.w	r3, [r4, sl]
   10366:	eb05 0c4c 	add.w	ip, r5, ip, lsl #1
   1036a:	2b00      	cmp	r3, #0
   1036c:	d1f1      	bne.n	10352 <__gethex+0x122>
   1036e:	464d      	mov	r5, r9
   10370:	9b03      	ldr	r3, [sp, #12]
   10372:	b10b      	cbz	r3, 10378 <__gethex+0x148>
   10374:	f1cc 0c00 	rsb	ip, ip, #0
   10378:	4465      	add	r5, ip
   1037a:	600a      	str	r2, [r1, #0]
   1037c:	f1b8 0f00 	cmp.w	r8, #0
   10380:	d1b1      	bne.n	102e6 <__gethex+0xb6>
   10382:	1e7b      	subs	r3, r7, #1
   10384:	4641      	mov	r1, r8
   10386:	1b9b      	subs	r3, r3, r6
   10388:	2b07      	cmp	r3, #7
   1038a:	dd03      	ble.n	10394 <__gethex+0x164>
   1038c:	105b      	asrs	r3, r3, #1
   1038e:	3101      	adds	r1, #1
   10390:	2b07      	cmp	r3, #7
   10392:	dcfb      	bgt.n	1038c <__gethex+0x15c>
   10394:	9801      	ldr	r0, [sp, #4]
   10396:	f7fd fc43 	bl	dc20 <_Balloc>
   1039a:	42be      	cmp	r6, r7
   1039c:	4680      	mov	r8, r0
   1039e:	f100 0a14 	add.w	sl, r0, #20
   103a2:	f080 8164 	bcs.w	1066e <__gethex+0x43e>
   103a6:	2300      	movs	r3, #0
   103a8:	46ac      	mov	ip, r5
   103aa:	461a      	mov	r2, r3
   103ac:	4655      	mov	r5, sl
   103ae:	e009      	b.n	103c4 <__gethex+0x194>
   103b0:	5c61      	ldrb	r1, [r4, r1]
   103b2:	f001 010f 	and.w	r1, r1, #15
   103b6:	fa11 f202 	lsls.w	r2, r1, r2
   103ba:	4313      	orrs	r3, r2
   103bc:	3f01      	subs	r7, #1
   103be:	4602      	mov	r2, r0
   103c0:	42be      	cmp	r6, r7
   103c2:	d210      	bcs.n	103e6 <__gethex+0x1b6>
   103c4:	f817 1c01 	ldrb.w	r1, [r7, #-1]
   103c8:	1d10      	adds	r0, r2, #4
   103ca:	292e      	cmp	r1, #46	; 0x2e
   103cc:	bf08      	it	eq
   103ce:	4610      	moveq	r0, r2
   103d0:	d0f4      	beq.n	103bc <__gethex+0x18c>
   103d2:	2a20      	cmp	r2, #32
   103d4:	d1ec      	bne.n	103b0 <__gethex+0x180>
   103d6:	f845 3b04 	str.w	r3, [r5], #4
   103da:	2300      	movs	r3, #0
   103dc:	f817 1c01 	ldrb.w	r1, [r7, #-1]
   103e0:	461a      	mov	r2, r3
   103e2:	2004      	movs	r0, #4
   103e4:	e7e4      	b.n	103b0 <__gethex+0x180>
   103e6:	462a      	mov	r2, r5
   103e8:	4665      	mov	r5, ip
   103ea:	4694      	mov	ip, r2
   103ec:	4662      	mov	r2, ip
   103ee:	4618      	mov	r0, r3
   103f0:	f842 3b04 	str.w	r3, [r2], #4
   103f4:	ebca 0402 	rsb	r4, sl, r2
   103f8:	10a4      	asrs	r4, r4, #2
   103fa:	f8c8 4010 	str.w	r4, [r8, #16]
   103fe:	f7fd fa67 	bl	d8d0 <__hi0bits>
   10402:	f8db 6000 	ldr.w	r6, [fp]
   10406:	0164      	lsls	r4, r4, #5
   10408:	1a24      	subs	r4, r4, r0
   1040a:	42b4      	cmp	r4, r6
   1040c:	f300 80d1 	bgt.w	105b2 <__gethex+0x382>
   10410:	f2c0 80ab 	blt.w	1056a <__gethex+0x33a>
   10414:	2700      	movs	r7, #0
   10416:	f8db 3008 	ldr.w	r3, [fp, #8]
   1041a:	429d      	cmp	r5, r3
   1041c:	f300 8092 	bgt.w	10544 <__gethex+0x314>
   10420:	f8db 3004 	ldr.w	r3, [fp, #4]
   10424:	429d      	cmp	r5, r3
   10426:	f280 809e 	bge.w	10566 <__gethex+0x336>
   1042a:	1b5c      	subs	r4, r3, r5
   1042c:	42a6      	cmp	r6, r4
   1042e:	dc18      	bgt.n	10462 <__gethex+0x232>
   10430:	f8db 200c 	ldr.w	r2, [fp, #12]
   10434:	2a02      	cmp	r2, #2
   10436:	f000 80f9 	beq.w	1062c <__gethex+0x3fc>
   1043a:	2a03      	cmp	r2, #3
   1043c:	f000 8135 	beq.w	106aa <__gethex+0x47a>
   10440:	2a01      	cmp	r2, #1
   10442:	f000 8123 	beq.w	1068c <__gethex+0x45c>
   10446:	9801      	ldr	r0, [sp, #4]
   10448:	4641      	mov	r1, r8
   1044a:	f7fd fbcd 	bl	dbe8 <_Bfree>
   1044e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   10450:	2300      	movs	r3, #0
   10452:	2450      	movs	r4, #80	; 0x50
   10454:	6013      	str	r3, [r2, #0]
   10456:	e74a      	b.n	102ee <__gethex+0xbe>
   10458:	9100      	str	r1, [sp, #0]
   1045a:	f7ff fe73 	bl	10144 <__hexdig_init>
   1045e:	9900      	ldr	r1, [sp, #0]
   10460:	e6f5      	b.n	1024e <__gethex+0x1e>
   10462:	1e65      	subs	r5, r4, #1
   10464:	2f00      	cmp	r7, #0
   10466:	f040 80d9 	bne.w	1061c <__gethex+0x3ec>
   1046a:	2d00      	cmp	r5, #0
   1046c:	dd04      	ble.n	10478 <__gethex+0x248>
   1046e:	4640      	mov	r0, r8
   10470:	4629      	mov	r1, r5
   10472:	f7fd fb8d 	bl	db90 <__any_on>
   10476:	4607      	mov	r7, r0
   10478:	116b      	asrs	r3, r5, #5
   1047a:	2201      	movs	r2, #1
   1047c:	f005 051f 	and.w	r5, r5, #31
   10480:	4621      	mov	r1, r4
   10482:	f85a 3023 	ldr.w	r3, [sl, r3, lsl #2]
   10486:	40aa      	lsls	r2, r5
   10488:	4640      	mov	r0, r8
   1048a:	421a      	tst	r2, r3
   1048c:	bf18      	it	ne
   1048e:	f047 0702 	orrne.w	r7, r7, #2
   10492:	f7ff fe83 	bl	1019c <rshift>
   10496:	f8db 5004 	ldr.w	r5, [fp, #4]
   1049a:	1b36      	subs	r6, r6, r4
   1049c:	2402      	movs	r4, #2
   1049e:	2f00      	cmp	r7, #0
   104a0:	d077      	beq.n	10592 <__gethex+0x362>
   104a2:	f8db 300c 	ldr.w	r3, [fp, #12]
   104a6:	2b02      	cmp	r3, #2
   104a8:	d06c      	beq.n	10584 <__gethex+0x354>
   104aa:	2b03      	cmp	r3, #3
   104ac:	f000 80e9 	beq.w	10682 <__gethex+0x452>
   104b0:	2b01      	cmp	r3, #1
   104b2:	d16c      	bne.n	1058e <__gethex+0x35e>
   104b4:	f017 0f02 	tst.w	r7, #2
   104b8:	d069      	beq.n	1058e <__gethex+0x35e>
   104ba:	f8da 3000 	ldr.w	r3, [sl]
   104be:	431f      	orrs	r7, r3
   104c0:	f017 0f01 	tst.w	r7, #1
   104c4:	d063      	beq.n	1058e <__gethex+0x35e>
   104c6:	f8d8 7010 	ldr.w	r7, [r8, #16]
   104ca:	4653      	mov	r3, sl
   104cc:	2000      	movs	r0, #0
   104ce:	eb08 0187 	add.w	r1, r8, r7, lsl #2
   104d2:	3114      	adds	r1, #20
   104d4:	681a      	ldr	r2, [r3, #0]
   104d6:	f1b2 3fff 	cmp.w	r2, #4294967295
   104da:	f040 80ed 	bne.w	106b8 <__gethex+0x488>
   104de:	f843 0b04 	str.w	r0, [r3], #4
   104e2:	4299      	cmp	r1, r3
   104e4:	d8f6      	bhi.n	104d4 <__gethex+0x2a4>
   104e6:	f8d8 2008 	ldr.w	r2, [r8, #8]
   104ea:	463b      	mov	r3, r7
   104ec:	4297      	cmp	r7, r2
   104ee:	bfb8      	it	lt
   104f0:	46c2      	movlt	sl, r8
   104f2:	f280 80e4 	bge.w	106be <__gethex+0x48e>
   104f6:	eb0a 0283 	add.w	r2, sl, r3, lsl #2
   104fa:	46d0      	mov	r8, sl
   104fc:	3301      	adds	r3, #1
   104fe:	f8ca 3010 	str.w	r3, [sl, #16]
   10502:	2301      	movs	r3, #1
   10504:	6153      	str	r3, [r2, #20]
   10506:	2c02      	cmp	r4, #2
   10508:	f000 80a0 	beq.w	1064c <__gethex+0x41c>
   1050c:	f8d8 3010 	ldr.w	r3, [r8, #16]
   10510:	429f      	cmp	r7, r3
   10512:	db0d      	blt.n	10530 <__gethex+0x300>
   10514:	f016 061f 	ands.w	r6, r6, #31
   10518:	f000 80a7 	beq.w	1066a <__gethex+0x43a>
   1051c:	eb08 0787 	add.w	r7, r8, r7, lsl #2
   10520:	f1c6 0620 	rsb	r6, r6, #32
   10524:	6938      	ldr	r0, [r7, #16]
   10526:	f7fd f9d3 	bl	d8d0 <__hi0bits>
   1052a:	42b0      	cmp	r0, r6
   1052c:	f280 809d 	bge.w	1066a <__gethex+0x43a>
   10530:	2101      	movs	r1, #1
   10532:	4640      	mov	r0, r8
   10534:	f7ff fe32 	bl	1019c <rshift>
   10538:	f8db 3008 	ldr.w	r3, [fp, #8]
   1053c:	3501      	adds	r5, #1
   1053e:	429d      	cmp	r5, r3
   10540:	f340 8093 	ble.w	1066a <__gethex+0x43a>
   10544:	9801      	ldr	r0, [sp, #4]
   10546:	4641      	mov	r1, r8
   10548:	f7fd fb4e 	bl	dbe8 <_Bfree>
   1054c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   1054e:	2300      	movs	r3, #0
   10550:	24a3      	movs	r4, #163	; 0xa3
   10552:	6013      	str	r3, [r2, #0]
   10554:	e6cb      	b.n	102ee <__gethex+0xbe>
   10556:	7873      	ldrb	r3, [r6, #1]
   10558:	1c77      	adds	r7, r6, #1
   1055a:	5cd5      	ldrb	r5, [r2, r3]
   1055c:	2d00      	cmp	r5, #0
   1055e:	d14c      	bne.n	105fa <__gethex+0x3ca>
   10560:	f04f 0801 	mov.w	r8, #1
   10564:	e6b6      	b.n	102d4 <__gethex+0xa4>
   10566:	2401      	movs	r4, #1
   10568:	e799      	b.n	1049e <__gethex+0x26e>
   1056a:	1b34      	subs	r4, r6, r4
   1056c:	4641      	mov	r1, r8
   1056e:	9801      	ldr	r0, [sp, #4]
   10570:	4622      	mov	r2, r4
   10572:	f7fd fc6f 	bl	de54 <__lshift>
   10576:	1b2d      	subs	r5, r5, r4
   10578:	4680      	mov	r8, r0
   1057a:	f100 0a14 	add.w	sl, r0, #20
   1057e:	e749      	b.n	10414 <__gethex+0x1e4>
   10580:	783b      	ldrb	r3, [r7, #0]
   10582:	e6a7      	b.n	102d4 <__gethex+0xa4>
   10584:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   10586:	f1c2 0301 	rsb	r3, r2, #1
   1058a:	2b00      	cmp	r3, #0
   1058c:	d19b      	bne.n	104c6 <__gethex+0x296>
   1058e:	f044 0410 	orr.w	r4, r4, #16
   10592:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   10594:	9a02      	ldr	r2, [sp, #8]
   10596:	f8c3 8000 	str.w	r8, [r3]
   1059a:	6015      	str	r5, [r2, #0]
   1059c:	e6a7      	b.n	102ee <__gethex+0xbe>
   1059e:	2201      	movs	r2, #1
   105a0:	9203      	str	r2, [sp, #12]
   105a2:	f819 3f01 	ldrb.w	r3, [r9, #1]!
   105a6:	e6bb      	b.n	10320 <__gethex+0xf0>
   105a8:	2300      	movs	r3, #0
   105aa:	9303      	str	r3, [sp, #12]
   105ac:	f819 3f01 	ldrb.w	r3, [r9, #1]!
   105b0:	e6b6      	b.n	10320 <__gethex+0xf0>
   105b2:	1ba4      	subs	r4, r4, r6
   105b4:	4640      	mov	r0, r8
   105b6:	4621      	mov	r1, r4
   105b8:	f7fd faea 	bl	db90 <__any_on>
   105bc:	4607      	mov	r7, r0
   105be:	b1a0      	cbz	r0, 105ea <__gethex+0x3ba>
   105c0:	1e61      	subs	r1, r4, #1
   105c2:	2701      	movs	r7, #1
   105c4:	f001 021f 	and.w	r2, r1, #31
   105c8:	114b      	asrs	r3, r1, #5
   105ca:	fa17 f202 	lsls.w	r2, r7, r2
   105ce:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   105d2:	695b      	ldr	r3, [r3, #20]
   105d4:	421a      	tst	r2, r3
   105d6:	d008      	beq.n	105ea <__gethex+0x3ba>
   105d8:	42b9      	cmp	r1, r7
   105da:	dd4b      	ble.n	10674 <__gethex+0x444>
   105dc:	3901      	subs	r1, #1
   105de:	4640      	mov	r0, r8
   105e0:	f7fd fad6 	bl	db90 <__any_on>
   105e4:	2800      	cmp	r0, #0
   105e6:	d045      	beq.n	10674 <__gethex+0x444>
   105e8:	3702      	adds	r7, #2
   105ea:	4640      	mov	r0, r8
   105ec:	4621      	mov	r1, r4
   105ee:	f7ff fdd5 	bl	1019c <rshift>
   105f2:	192d      	adds	r5, r5, r4
   105f4:	e70f      	b.n	10416 <__gethex+0x1e6>
   105f6:	2000      	movs	r0, #0
   105f8:	e63a      	b.n	10270 <__gethex+0x40>
   105fa:	2b30      	cmp	r3, #48	; 0x30
   105fc:	463b      	mov	r3, r7
   105fe:	bf18      	it	ne
   10600:	783a      	ldrbne	r2, [r7, #0]
   10602:	d10d      	bne.n	10620 <__gethex+0x3f0>
   10604:	f813 2f01 	ldrb.w	r2, [r3, #1]!
   10608:	2a30      	cmp	r2, #48	; 0x30
   1060a:	d0fb      	beq.n	10604 <__gethex+0x3d4>
   1060c:	5ca0      	ldrb	r0, [r4, r2]
   1060e:	b938      	cbnz	r0, 10620 <__gethex+0x3f0>
   10610:	f04f 0801 	mov.w	r8, #1
   10614:	463d      	mov	r5, r7
   10616:	461e      	mov	r6, r3
   10618:	4640      	mov	r0, r8
   1061a:	e639      	b.n	10290 <__gethex+0x60>
   1061c:	2701      	movs	r7, #1
   1061e:	e72b      	b.n	10478 <__gethex+0x248>
   10620:	463d      	mov	r5, r7
   10622:	461e      	mov	r6, r3
   10624:	f04f 0800 	mov.w	r8, #0
   10628:	2001      	movs	r0, #1
   1062a:	e631      	b.n	10290 <__gethex+0x60>
   1062c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   1062e:	2a00      	cmp	r2, #0
   10630:	f47f af09 	bne.w	10446 <__gethex+0x216>
   10634:	9a02      	ldr	r2, [sp, #8]
   10636:	2462      	movs	r4, #98	; 0x62
   10638:	6013      	str	r3, [r2, #0]
   1063a:	2301      	movs	r3, #1
   1063c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   1063e:	f8ca 3000 	str.w	r3, [sl]
   10642:	f8c8 3010 	str.w	r3, [r8, #16]
   10646:	f8c2 8000 	str.w	r8, [r2]
   1064a:	e650      	b.n	102ee <__gethex+0xbe>
   1064c:	f8db 3000 	ldr.w	r3, [fp]
   10650:	3b01      	subs	r3, #1
   10652:	42b3      	cmp	r3, r6
   10654:	d12e      	bne.n	106b4 <__gethex+0x484>
   10656:	1173      	asrs	r3, r6, #5
   10658:	2201      	movs	r2, #1
   1065a:	f006 061f 	and.w	r6, r6, #31
   1065e:	eb08 0383 	add.w	r3, r8, r3, lsl #2
   10662:	40b2      	lsls	r2, r6
   10664:	695b      	ldr	r3, [r3, #20]
   10666:	421a      	tst	r2, r3
   10668:	d024      	beq.n	106b4 <__gethex+0x484>
   1066a:	2421      	movs	r4, #33	; 0x21
   1066c:	e791      	b.n	10592 <__gethex+0x362>
   1066e:	46d4      	mov	ip, sl
   10670:	2300      	movs	r3, #0
   10672:	e6bb      	b.n	103ec <__gethex+0x1bc>
   10674:	2702      	movs	r7, #2
   10676:	e7b8      	b.n	105ea <__gethex+0x3ba>
   10678:	463d      	mov	r5, r7
   1067a:	2d00      	cmp	r5, #0
   1067c:	f47f ae27 	bne.w	102ce <__gethex+0x9e>
   10680:	e77e      	b.n	10580 <__gethex+0x350>
   10682:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   10684:	2b00      	cmp	r3, #0
   10686:	f47f af1e 	bne.w	104c6 <__gethex+0x296>
   1068a:	e780      	b.n	1058e <__gethex+0x35e>
   1068c:	42b4      	cmp	r4, r6
   1068e:	f47f aeda 	bne.w	10446 <__gethex+0x216>
   10692:	2e01      	cmp	r6, #1
   10694:	ddce      	ble.n	10634 <__gethex+0x404>
   10696:	1e71      	subs	r1, r6, #1
   10698:	4640      	mov	r0, r8
   1069a:	f7fd fa79 	bl	db90 <__any_on>
   1069e:	2800      	cmp	r0, #0
   106a0:	f43f aed1 	beq.w	10446 <__gethex+0x216>
   106a4:	f8db 3004 	ldr.w	r3, [fp, #4]
   106a8:	e7c4      	b.n	10634 <__gethex+0x404>
   106aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   106ac:	2a00      	cmp	r2, #0
   106ae:	f43f aeca 	beq.w	10446 <__gethex+0x216>
   106b2:	e7bf      	b.n	10634 <__gethex+0x404>
   106b4:	2422      	movs	r4, #34	; 0x22
   106b6:	e76c      	b.n	10592 <__gethex+0x362>
   106b8:	3201      	adds	r2, #1
   106ba:	601a      	str	r2, [r3, #0]
   106bc:	e723      	b.n	10506 <__gethex+0x2d6>
   106be:	f8d8 1004 	ldr.w	r1, [r8, #4]
   106c2:	9801      	ldr	r0, [sp, #4]
   106c4:	3101      	adds	r1, #1
   106c6:	f7fd faab 	bl	dc20 <_Balloc>
   106ca:	f8d8 2010 	ldr.w	r2, [r8, #16]
   106ce:	f108 010c 	add.w	r1, r8, #12
   106d2:	3202      	adds	r2, #2
   106d4:	0092      	lsls	r2, r2, #2
   106d6:	4682      	mov	sl, r0
   106d8:	300c      	adds	r0, #12
   106da:	f7fc ff67 	bl	d5ac <memcpy>
   106de:	9801      	ldr	r0, [sp, #4]
   106e0:	4641      	mov	r1, r8
   106e2:	f7fd fa81 	bl	dbe8 <_Bfree>
   106e6:	f8da 3010 	ldr.w	r3, [sl, #16]
   106ea:	e704      	b.n	104f6 <__gethex+0x2c6>

000106ec <__hexnan>:
   106ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   106f0:	f240 648c 	movw	r4, #1676	; 0x68c
   106f4:	f2c2 0400 	movt	r4, #8192	; 0x2000
   106f8:	b085      	sub	sp, #20
   106fa:	460d      	mov	r5, r1
   106fc:	4691      	mov	r9, r2
   106fe:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
   10702:	9002      	str	r0, [sp, #8]
   10704:	2b00      	cmp	r3, #0
   10706:	f000 80af 	beq.w	10868 <__hexnan+0x17c>
   1070a:	682a      	ldr	r2, [r5, #0]
   1070c:	9902      	ldr	r1, [sp, #8]
   1070e:	1153      	asrs	r3, r2, #5
   10710:	f012 021f 	ands.w	r2, r2, #31
   10714:	9203      	str	r2, [sp, #12]
   10716:	eb09 0383 	add.w	r3, r9, r3, lsl #2
   1071a:	680e      	ldr	r6, [r1, #0]
   1071c:	bf18      	it	ne
   1071e:	3304      	addne	r3, #4
   10720:	2200      	movs	r2, #0
   10722:	1f18      	subs	r0, r3, #4
   10724:	4692      	mov	sl, r2
   10726:	4680      	mov	r8, r0
   10728:	4601      	mov	r1, r0
   1072a:	4693      	mov	fp, r2
   1072c:	4617      	mov	r7, r2
   1072e:	9001      	str	r0, [sp, #4]
   10730:	f843 2c04 	str.w	r2, [r3, #-4]
   10734:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   10738:	2b00      	cmp	r3, #0
   1073a:	d035      	beq.n	107a8 <__hexnan+0xbc>
   1073c:	5ce2      	ldrb	r2, [r4, r3]
   1073e:	2a00      	cmp	r2, #0
   10740:	d175      	bne.n	1082e <__hexnan+0x142>
   10742:	2b20      	cmp	r3, #32
   10744:	f200 808a 	bhi.w	1085c <__hexnan+0x170>
   10748:	455f      	cmp	r7, fp
   1074a:	ddf3      	ble.n	10734 <__hexnan+0x48>
   1074c:	4541      	cmp	r1, r8
   1074e:	bf2c      	ite	cs
   10750:	2300      	movcs	r3, #0
   10752:	2301      	movcc	r3, #1
   10754:	f1ba 0f07 	cmp.w	sl, #7
   10758:	bfcc      	ite	gt
   1075a:	2300      	movgt	r3, #0
   1075c:	f003 0301 	andle.w	r3, r3, #1
   10760:	b19b      	cbz	r3, 1078a <__hexnan+0x9e>
   10762:	f1ca 0508 	rsb	r5, sl, #8
   10766:	680a      	ldr	r2, [r1, #0]
   10768:	460b      	mov	r3, r1
   1076a:	468c      	mov	ip, r1
   1076c:	00ad      	lsls	r5, r5, #2
   1076e:	f1c5 0a20 	rsb	sl, r5, #32
   10772:	6859      	ldr	r1, [r3, #4]
   10774:	fa01 f00a 	lsl.w	r0, r1, sl
   10778:	4302      	orrs	r2, r0
   1077a:	601a      	str	r2, [r3, #0]
   1077c:	fa31 f205 	lsrs.w	r2, r1, r5
   10780:	f843 2f04 	str.w	r2, [r3, #4]!
   10784:	4598      	cmp	r8, r3
   10786:	d8f4      	bhi.n	10772 <__hexnan+0x86>
   10788:	4661      	mov	r1, ip
   1078a:	4549      	cmp	r1, r9
   1078c:	bf98      	it	ls
   1078e:	f04f 0a08 	movls.w	sl, #8
   10792:	d9cf      	bls.n	10734 <__hexnan+0x48>
   10794:	2200      	movs	r2, #0
   10796:	f841 2d04 	str.w	r2, [r1, #-4]!
   1079a:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   1079e:	46bb      	mov	fp, r7
   107a0:	4688      	mov	r8, r1
   107a2:	4692      	mov	sl, r2
   107a4:	2b00      	cmp	r3, #0
   107a6:	d1c9      	bne.n	1073c <__hexnan+0x50>
   107a8:	2f00      	cmp	r7, #0
   107aa:	d059      	beq.n	10860 <__hexnan+0x174>
   107ac:	4541      	cmp	r1, r8
   107ae:	bf2c      	ite	cs
   107b0:	2300      	movcs	r3, #0
   107b2:	2301      	movcc	r3, #1
   107b4:	f1ba 0f07 	cmp.w	sl, #7
   107b8:	bfcc      	ite	gt
   107ba:	2300      	movgt	r3, #0
   107bc:	f003 0301 	andle.w	r3, r3, #1
   107c0:	b19b      	cbz	r3, 107ea <__hexnan+0xfe>
   107c2:	f1ca 0a08 	rsb	sl, sl, #8
   107c6:	680a      	ldr	r2, [r1, #0]
   107c8:	460b      	mov	r3, r1
   107ca:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
   107ce:	f1ca 0420 	rsb	r4, sl, #32
   107d2:	6858      	ldr	r0, [r3, #4]
   107d4:	fa00 fc04 	lsl.w	ip, r0, r4
   107d8:	ea42 020c 	orr.w	r2, r2, ip
   107dc:	601a      	str	r2, [r3, #0]
   107de:	fa20 f20a 	lsr.w	r2, r0, sl
   107e2:	f843 2f04 	str.w	r2, [r3, #4]!
   107e6:	4598      	cmp	r8, r3
   107e8:	d8f3      	bhi.n	107d2 <__hexnan+0xe6>
   107ea:	4589      	cmp	r9, r1
   107ec:	d23f      	bcs.n	1086e <__hexnan+0x182>
   107ee:	9801      	ldr	r0, [sp, #4]
   107f0:	464b      	mov	r3, r9
   107f2:	f851 2b04 	ldr.w	r2, [r1], #4
   107f6:	4288      	cmp	r0, r1
   107f8:	f843 2b04 	str.w	r2, [r3], #4
   107fc:	d2f9      	bcs.n	107f2 <__hexnan+0x106>
   107fe:	9901      	ldr	r1, [sp, #4]
   10800:	2200      	movs	r2, #0
   10802:	f843 2b04 	str.w	r2, [r3], #4
   10806:	4299      	cmp	r1, r3
   10808:	d2fb      	bcs.n	10802 <__hexnan+0x116>
   1080a:	9801      	ldr	r0, [sp, #4]
   1080c:	6803      	ldr	r3, [r0, #0]
   1080e:	b963      	cbnz	r3, 1082a <__hexnan+0x13e>
   10810:	9901      	ldr	r1, [sp, #4]
   10812:	4589      	cmp	r9, r1
   10814:	bf18      	it	ne
   10816:	9b01      	ldrne	r3, [sp, #4]
   10818:	d102      	bne.n	10820 <__hexnan+0x134>
   1081a:	e037      	b.n	1088c <__hexnan+0x1a0>
   1081c:	4599      	cmp	r9, r3
   1081e:	d035      	beq.n	1088c <__hexnan+0x1a0>
   10820:	f853 2c04 	ldr.w	r2, [r3, #-4]
   10824:	3b04      	subs	r3, #4
   10826:	2a00      	cmp	r2, #0
   10828:	d0f8      	beq.n	1081c <__hexnan+0x130>
   1082a:	2005      	movs	r0, #5
   1082c:	e019      	b.n	10862 <__hexnan+0x176>
   1082e:	f10a 0a01 	add.w	sl, sl, #1
   10832:	3701      	adds	r7, #1
   10834:	f1ba 0f08 	cmp.w	sl, #8
   10838:	dc07      	bgt.n	1084a <__hexnan+0x15e>
   1083a:	680b      	ldr	r3, [r1, #0]
   1083c:	011b      	lsls	r3, r3, #4
   1083e:	f002 020f 	and.w	r2, r2, #15
   10842:	ea43 0202 	orr.w	r2, r3, r2
   10846:	600a      	str	r2, [r1, #0]
   10848:	e774      	b.n	10734 <__hexnan+0x48>
   1084a:	4549      	cmp	r1, r9
   1084c:	f67f af72 	bls.w	10734 <__hexnan+0x48>
   10850:	2300      	movs	r3, #0
   10852:	f04f 0a01 	mov.w	sl, #1
   10856:	f841 3d04 	str.w	r3, [r1, #-4]!
   1085a:	e7f0      	b.n	1083e <__hexnan+0x152>
   1085c:	2b29      	cmp	r3, #41	; 0x29
   1085e:	d01d      	beq.n	1089c <__hexnan+0x1b0>
   10860:	2004      	movs	r0, #4
   10862:	b005      	add	sp, #20
   10864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10868:	f7ff fc6c 	bl	10144 <__hexdig_init>
   1086c:	e74d      	b.n	1070a <__hexnan+0x1e>
   1086e:	9903      	ldr	r1, [sp, #12]
   10870:	b189      	cbz	r1, 10896 <__hexnan+0x1aa>
   10872:	9801      	ldr	r0, [sp, #4]
   10874:	f04f 31ff 	mov.w	r1, #4294967295
   10878:	9b03      	ldr	r3, [sp, #12]
   1087a:	f1c3 0220 	rsb	r2, r3, #32
   1087e:	6803      	ldr	r3, [r0, #0]
   10880:	fa31 f202 	lsrs.w	r2, r1, r2
   10884:	ea02 0303 	and.w	r3, r2, r3
   10888:	6003      	str	r3, [r0, #0]
   1088a:	e7c0      	b.n	1080e <__hexnan+0x122>
   1088c:	2301      	movs	r3, #1
   1088e:	2005      	movs	r0, #5
   10890:	f8c9 3000 	str.w	r3, [r9]
   10894:	e7e5      	b.n	10862 <__hexnan+0x176>
   10896:	9a01      	ldr	r2, [sp, #4]
   10898:	6813      	ldr	r3, [r2, #0]
   1089a:	e7b8      	b.n	1080e <__hexnan+0x122>
   1089c:	9b02      	ldr	r3, [sp, #8]
   1089e:	3601      	adds	r6, #1
   108a0:	601e      	str	r6, [r3, #0]
   108a2:	2f00      	cmp	r7, #0
   108a4:	d182      	bne.n	107ac <__hexnan+0xc0>
   108a6:	e7db      	b.n	10860 <__hexnan+0x174>

000108a8 <_isatty_r>:
   108a8:	b538      	push	{r3, r4, r5, lr}
   108aa:	f240 748c 	movw	r4, #1932	; 0x78c
   108ae:	f2c2 0400 	movt	r4, #8192	; 0x2000
   108b2:	4605      	mov	r5, r0
   108b4:	4608      	mov	r0, r1
   108b6:	2300      	movs	r3, #0
   108b8:	6023      	str	r3, [r4, #0]
   108ba:	f7f5 fdd7 	bl	646c <_isatty>
   108be:	f1b0 3fff 	cmp.w	r0, #4294967295
   108c2:	d000      	beq.n	108c6 <_isatty_r+0x1e>
   108c4:	bd38      	pop	{r3, r4, r5, pc}
   108c6:	6823      	ldr	r3, [r4, #0]
   108c8:	2b00      	cmp	r3, #0
   108ca:	d0fb      	beq.n	108c4 <_isatty_r+0x1c>
   108cc:	602b      	str	r3, [r5, #0]
   108ce:	bd38      	pop	{r3, r4, r5, pc}

000108d0 <_lseek_r>:
   108d0:	b538      	push	{r3, r4, r5, lr}
   108d2:	f240 748c 	movw	r4, #1932	; 0x78c
   108d6:	f2c2 0400 	movt	r4, #8192	; 0x2000
   108da:	4605      	mov	r5, r0
   108dc:	4608      	mov	r0, r1
   108de:	4611      	mov	r1, r2
   108e0:	461a      	mov	r2, r3
   108e2:	2300      	movs	r3, #0
   108e4:	6023      	str	r3, [r4, #0]
   108e6:	f7f5 fdf1 	bl	64cc <_lseek>
   108ea:	f1b0 3fff 	cmp.w	r0, #4294967295
   108ee:	d000      	beq.n	108f2 <_lseek_r+0x22>
   108f0:	bd38      	pop	{r3, r4, r5, pc}
   108f2:	6823      	ldr	r3, [r4, #0]
   108f4:	2b00      	cmp	r3, #0
   108f6:	d0fb      	beq.n	108f0 <_lseek_r+0x20>
   108f8:	602b      	str	r3, [r5, #0]
   108fa:	bd38      	pop	{r3, r4, r5, pc}

000108fc <_read_r>:
   108fc:	b538      	push	{r3, r4, r5, lr}
   108fe:	f240 748c 	movw	r4, #1932	; 0x78c
   10902:	f2c2 0400 	movt	r4, #8192	; 0x2000
   10906:	4605      	mov	r5, r0
   10908:	4608      	mov	r0, r1
   1090a:	4611      	mov	r1, r2
   1090c:	461a      	mov	r2, r3
   1090e:	2300      	movs	r3, #0
   10910:	6023      	str	r3, [r4, #0]
   10912:	f7f5 fdf7 	bl	6504 <_read>
   10916:	f1b0 3fff 	cmp.w	r0, #4294967295
   1091a:	d000      	beq.n	1091e <_read_r+0x22>
   1091c:	bd38      	pop	{r3, r4, r5, pc}
   1091e:	6823      	ldr	r3, [r4, #0]
   10920:	2b00      	cmp	r3, #0
   10922:	d0fb      	beq.n	1091c <_read_r+0x20>
   10924:	602b      	str	r3, [r5, #0]
   10926:	bd38      	pop	{r3, r4, r5, pc}

00010928 <_wrapup_reent>:
   10928:	b570      	push	{r4, r5, r6, lr}
   1092a:	4604      	mov	r4, r0
   1092c:	b188      	cbz	r0, 10952 <_wrapup_reent+0x2a>
   1092e:	f104 0248 	add.w	r2, r4, #72	; 0x48
   10932:	6853      	ldr	r3, [r2, #4]
   10934:	1e5d      	subs	r5, r3, #1
   10936:	d407      	bmi.n	10948 <_wrapup_reent+0x20>
   10938:	3302      	adds	r3, #2
   1093a:	eb02 0683 	add.w	r6, r2, r3, lsl #2
   1093e:	f856 3d04 	ldr.w	r3, [r6, #-4]!
   10942:	4798      	blx	r3
   10944:	3d01      	subs	r5, #1
   10946:	d5fa      	bpl.n	1093e <_wrapup_reent+0x16>
   10948:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   1094a:	b10b      	cbz	r3, 10950 <_wrapup_reent+0x28>
   1094c:	4620      	mov	r0, r4
   1094e:	4798      	blx	r3
   10950:	bd70      	pop	{r4, r5, r6, pc}
   10952:	f240 036c 	movw	r3, #108	; 0x6c
   10956:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1095a:	681c      	ldr	r4, [r3, #0]
   1095c:	e7e7      	b.n	1092e <_wrapup_reent+0x6>
   1095e:	bf00      	nop

00010960 <cleanup_glue>:
   10960:	b570      	push	{r4, r5, r6, lr}
   10962:	460c      	mov	r4, r1
   10964:	6809      	ldr	r1, [r1, #0]
   10966:	4605      	mov	r5, r0
   10968:	b109      	cbz	r1, 1096e <cleanup_glue+0xe>
   1096a:	f7ff fff9 	bl	10960 <cleanup_glue>
   1096e:	4628      	mov	r0, r5
   10970:	4621      	mov	r1, r4
   10972:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   10976:	f7fb bf33 	b.w	c7e0 <_free_r>
   1097a:	bf00      	nop

0001097c <_reclaim_reent>:
   1097c:	f240 036c 	movw	r3, #108	; 0x6c
   10980:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10984:	b570      	push	{r4, r5, r6, lr}
   10986:	681b      	ldr	r3, [r3, #0]
   10988:	4605      	mov	r5, r0
   1098a:	4298      	cmp	r0, r3
   1098c:	d046      	beq.n	10a1c <_reclaim_reent+0xa0>
   1098e:	6a43      	ldr	r3, [r0, #36]	; 0x24
   10990:	4619      	mov	r1, r3
   10992:	b1bb      	cbz	r3, 109c4 <_reclaim_reent+0x48>
   10994:	68da      	ldr	r2, [r3, #12]
   10996:	b1aa      	cbz	r2, 109c4 <_reclaim_reent+0x48>
   10998:	2600      	movs	r6, #0
   1099a:	5991      	ldr	r1, [r2, r6]
   1099c:	b141      	cbz	r1, 109b0 <_reclaim_reent+0x34>
   1099e:	680c      	ldr	r4, [r1, #0]
   109a0:	4628      	mov	r0, r5
   109a2:	f7fb ff1d 	bl	c7e0 <_free_r>
   109a6:	4621      	mov	r1, r4
   109a8:	2c00      	cmp	r4, #0
   109aa:	d1f8      	bne.n	1099e <_reclaim_reent+0x22>
   109ac:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   109ae:	68da      	ldr	r2, [r3, #12]
   109b0:	3604      	adds	r6, #4
   109b2:	2e3c      	cmp	r6, #60	; 0x3c
   109b4:	d001      	beq.n	109ba <_reclaim_reent+0x3e>
   109b6:	68da      	ldr	r2, [r3, #12]
   109b8:	e7ef      	b.n	1099a <_reclaim_reent+0x1e>
   109ba:	4611      	mov	r1, r2
   109bc:	4628      	mov	r0, r5
   109be:	f7fb ff0f 	bl	c7e0 <_free_r>
   109c2:	6a69      	ldr	r1, [r5, #36]	; 0x24
   109c4:	6809      	ldr	r1, [r1, #0]
   109c6:	b111      	cbz	r1, 109ce <_reclaim_reent+0x52>
   109c8:	4628      	mov	r0, r5
   109ca:	f7fb ff09 	bl	c7e0 <_free_r>
   109ce:	6969      	ldr	r1, [r5, #20]
   109d0:	b111      	cbz	r1, 109d8 <_reclaim_reent+0x5c>
   109d2:	4628      	mov	r0, r5
   109d4:	f7fb ff04 	bl	c7e0 <_free_r>
   109d8:	6a69      	ldr	r1, [r5, #36]	; 0x24
   109da:	b111      	cbz	r1, 109e2 <_reclaim_reent+0x66>
   109dc:	4628      	mov	r0, r5
   109de:	f7fb feff 	bl	c7e0 <_free_r>
   109e2:	6ba9      	ldr	r1, [r5, #56]	; 0x38
   109e4:	b111      	cbz	r1, 109ec <_reclaim_reent+0x70>
   109e6:	4628      	mov	r0, r5
   109e8:	f7fb fefa 	bl	c7e0 <_free_r>
   109ec:	6be9      	ldr	r1, [r5, #60]	; 0x3c
   109ee:	b111      	cbz	r1, 109f6 <_reclaim_reent+0x7a>
   109f0:	4628      	mov	r0, r5
   109f2:	f7fb fef5 	bl	c7e0 <_free_r>
   109f6:	6c29      	ldr	r1, [r5, #64]	; 0x40
   109f8:	b111      	cbz	r1, 10a00 <_reclaim_reent+0x84>
   109fa:	4628      	mov	r0, r5
   109fc:	f7fb fef0 	bl	c7e0 <_free_r>
   10a00:	6cab      	ldr	r3, [r5, #72]	; 0x48
   10a02:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
   10a06:	b111      	cbz	r1, 10a0e <_reclaim_reent+0x92>
   10a08:	4628      	mov	r0, r5
   10a0a:	f7fb fee9 	bl	c7e0 <_free_r>
   10a0e:	6b69      	ldr	r1, [r5, #52]	; 0x34
   10a10:	b111      	cbz	r1, 10a18 <_reclaim_reent+0x9c>
   10a12:	4628      	mov	r0, r5
   10a14:	f7fb fee4 	bl	c7e0 <_free_r>
   10a18:	69ab      	ldr	r3, [r5, #24]
   10a1a:	b903      	cbnz	r3, 10a1e <_reclaim_reent+0xa2>
   10a1c:	bd70      	pop	{r4, r5, r6, pc}
   10a1e:	6aab      	ldr	r3, [r5, #40]	; 0x28
   10a20:	4628      	mov	r0, r5
   10a22:	4798      	blx	r3
   10a24:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
   10a28:	2900      	cmp	r1, #0
   10a2a:	d0f7      	beq.n	10a1c <_reclaim_reent+0xa0>
   10a2c:	4628      	mov	r0, r5
   10a2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   10a32:	e795      	b.n	10960 <cleanup_glue>
   10a34:	0000      	lsls	r0, r0, #0
	...

00010a38 <__aeabi_uidiv>:
   10a38:	1e4a      	subs	r2, r1, #1
   10a3a:	bf08      	it	eq
   10a3c:	4770      	bxeq	lr
   10a3e:	f0c0 8124 	bcc.w	10c8a <__aeabi_uidiv+0x252>
   10a42:	4288      	cmp	r0, r1
   10a44:	f240 8116 	bls.w	10c74 <__aeabi_uidiv+0x23c>
   10a48:	4211      	tst	r1, r2
   10a4a:	f000 8117 	beq.w	10c7c <__aeabi_uidiv+0x244>
   10a4e:	fab0 f380 	clz	r3, r0
   10a52:	fab1 f281 	clz	r2, r1
   10a56:	eba2 0303 	sub.w	r3, r2, r3
   10a5a:	f1c3 031f 	rsb	r3, r3, #31
   10a5e:	a204      	add	r2, pc, #16	; (adr r2, 10a70 <__aeabi_uidiv+0x38>)
   10a60:	eb02 1303 	add.w	r3, r2, r3, lsl #4
   10a64:	f04f 0200 	mov.w	r2, #0
   10a68:	469f      	mov	pc, r3
   10a6a:	bf00      	nop
   10a6c:	f3af 8000 	nop.w
   10a70:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
   10a74:	bf00      	nop
   10a76:	eb42 0202 	adc.w	r2, r2, r2
   10a7a:	bf28      	it	cs
   10a7c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
   10a80:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
   10a84:	bf00      	nop
   10a86:	eb42 0202 	adc.w	r2, r2, r2
   10a8a:	bf28      	it	cs
   10a8c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
   10a90:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
   10a94:	bf00      	nop
   10a96:	eb42 0202 	adc.w	r2, r2, r2
   10a9a:	bf28      	it	cs
   10a9c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
   10aa0:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
   10aa4:	bf00      	nop
   10aa6:	eb42 0202 	adc.w	r2, r2, r2
   10aaa:	bf28      	it	cs
   10aac:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
   10ab0:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
   10ab4:	bf00      	nop
   10ab6:	eb42 0202 	adc.w	r2, r2, r2
   10aba:	bf28      	it	cs
   10abc:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
   10ac0:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
   10ac4:	bf00      	nop
   10ac6:	eb42 0202 	adc.w	r2, r2, r2
   10aca:	bf28      	it	cs
   10acc:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
   10ad0:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
   10ad4:	bf00      	nop
   10ad6:	eb42 0202 	adc.w	r2, r2, r2
   10ada:	bf28      	it	cs
   10adc:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
   10ae0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
   10ae4:	bf00      	nop
   10ae6:	eb42 0202 	adc.w	r2, r2, r2
   10aea:	bf28      	it	cs
   10aec:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
   10af0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
   10af4:	bf00      	nop
   10af6:	eb42 0202 	adc.w	r2, r2, r2
   10afa:	bf28      	it	cs
   10afc:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
   10b00:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
   10b04:	bf00      	nop
   10b06:	eb42 0202 	adc.w	r2, r2, r2
   10b0a:	bf28      	it	cs
   10b0c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
   10b10:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
   10b14:	bf00      	nop
   10b16:	eb42 0202 	adc.w	r2, r2, r2
   10b1a:	bf28      	it	cs
   10b1c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
   10b20:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
   10b24:	bf00      	nop
   10b26:	eb42 0202 	adc.w	r2, r2, r2
   10b2a:	bf28      	it	cs
   10b2c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
   10b30:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
   10b34:	bf00      	nop
   10b36:	eb42 0202 	adc.w	r2, r2, r2
   10b3a:	bf28      	it	cs
   10b3c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
   10b40:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
   10b44:	bf00      	nop
   10b46:	eb42 0202 	adc.w	r2, r2, r2
   10b4a:	bf28      	it	cs
   10b4c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
   10b50:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
   10b54:	bf00      	nop
   10b56:	eb42 0202 	adc.w	r2, r2, r2
   10b5a:	bf28      	it	cs
   10b5c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
   10b60:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
   10b64:	bf00      	nop
   10b66:	eb42 0202 	adc.w	r2, r2, r2
   10b6a:	bf28      	it	cs
   10b6c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
   10b70:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
   10b74:	bf00      	nop
   10b76:	eb42 0202 	adc.w	r2, r2, r2
   10b7a:	bf28      	it	cs
   10b7c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
   10b80:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
   10b84:	bf00      	nop
   10b86:	eb42 0202 	adc.w	r2, r2, r2
   10b8a:	bf28      	it	cs
   10b8c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
   10b90:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
   10b94:	bf00      	nop
   10b96:	eb42 0202 	adc.w	r2, r2, r2
   10b9a:	bf28      	it	cs
   10b9c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
   10ba0:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
   10ba4:	bf00      	nop
   10ba6:	eb42 0202 	adc.w	r2, r2, r2
   10baa:	bf28      	it	cs
   10bac:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
   10bb0:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
   10bb4:	bf00      	nop
   10bb6:	eb42 0202 	adc.w	r2, r2, r2
   10bba:	bf28      	it	cs
   10bbc:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
   10bc0:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
   10bc4:	bf00      	nop
   10bc6:	eb42 0202 	adc.w	r2, r2, r2
   10bca:	bf28      	it	cs
   10bcc:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
   10bd0:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
   10bd4:	bf00      	nop
   10bd6:	eb42 0202 	adc.w	r2, r2, r2
   10bda:	bf28      	it	cs
   10bdc:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
   10be0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
   10be4:	bf00      	nop
   10be6:	eb42 0202 	adc.w	r2, r2, r2
   10bea:	bf28      	it	cs
   10bec:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
   10bf0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
   10bf4:	bf00      	nop
   10bf6:	eb42 0202 	adc.w	r2, r2, r2
   10bfa:	bf28      	it	cs
   10bfc:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
   10c00:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
   10c04:	bf00      	nop
   10c06:	eb42 0202 	adc.w	r2, r2, r2
   10c0a:	bf28      	it	cs
   10c0c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
   10c10:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
   10c14:	bf00      	nop
   10c16:	eb42 0202 	adc.w	r2, r2, r2
   10c1a:	bf28      	it	cs
   10c1c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
   10c20:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
   10c24:	bf00      	nop
   10c26:	eb42 0202 	adc.w	r2, r2, r2
   10c2a:	bf28      	it	cs
   10c2c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
   10c30:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
   10c34:	bf00      	nop
   10c36:	eb42 0202 	adc.w	r2, r2, r2
   10c3a:	bf28      	it	cs
   10c3c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
   10c40:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
   10c44:	bf00      	nop
   10c46:	eb42 0202 	adc.w	r2, r2, r2
   10c4a:	bf28      	it	cs
   10c4c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
   10c50:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
   10c54:	bf00      	nop
   10c56:	eb42 0202 	adc.w	r2, r2, r2
   10c5a:	bf28      	it	cs
   10c5c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
   10c60:	ebb0 0f01 	cmp.w	r0, r1
   10c64:	bf00      	nop
   10c66:	eb42 0202 	adc.w	r2, r2, r2
   10c6a:	bf28      	it	cs
   10c6c:	eba0 0001 	subcs.w	r0, r0, r1
   10c70:	4610      	mov	r0, r2
   10c72:	4770      	bx	lr
   10c74:	bf0c      	ite	eq
   10c76:	2001      	moveq	r0, #1
   10c78:	2000      	movne	r0, #0
   10c7a:	4770      	bx	lr
   10c7c:	fab1 f281 	clz	r2, r1
   10c80:	f1c2 021f 	rsb	r2, r2, #31
   10c84:	fa20 f002 	lsr.w	r0, r0, r2
   10c88:	4770      	bx	lr
   10c8a:	b108      	cbz	r0, 10c90 <__aeabi_uidiv+0x258>
   10c8c:	f04f 30ff 	mov.w	r0, #4294967295
   10c90:	f000 b80e 	b.w	10cb0 <__aeabi_idiv0>

00010c94 <__aeabi_uidivmod>:
   10c94:	2900      	cmp	r1, #0
   10c96:	d0f8      	beq.n	10c8a <__aeabi_uidiv+0x252>
   10c98:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
   10c9c:	f7ff fecc 	bl	10a38 <__aeabi_uidiv>
   10ca0:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
   10ca4:	fb02 f300 	mul.w	r3, r2, r0
   10ca8:	eba1 0103 	sub.w	r1, r1, r3
   10cac:	4770      	bx	lr
   10cae:	bf00      	nop

00010cb0 <__aeabi_idiv0>:
   10cb0:	4770      	bx	lr
   10cb2:	bf00      	nop

00010cb4 <__gedf2>:
   10cb4:	f04f 3cff 	mov.w	ip, #4294967295
   10cb8:	e006      	b.n	10cc8 <__cmpdf2+0x4>
   10cba:	bf00      	nop

00010cbc <__ledf2>:
   10cbc:	f04f 0c01 	mov.w	ip, #1
   10cc0:	e002      	b.n	10cc8 <__cmpdf2+0x4>
   10cc2:	bf00      	nop

00010cc4 <__cmpdf2>:
   10cc4:	f04f 0c01 	mov.w	ip, #1
   10cc8:	f84d cd04 	str.w	ip, [sp, #-4]!
   10ccc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   10cd0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   10cd4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   10cd8:	bf18      	it	ne
   10cda:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   10cde:	d01b      	beq.n	10d18 <__cmpdf2+0x54>
   10ce0:	b001      	add	sp, #4
   10ce2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   10ce6:	bf0c      	ite	eq
   10ce8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   10cec:	ea91 0f03 	teqne	r1, r3
   10cf0:	bf02      	ittt	eq
   10cf2:	ea90 0f02 	teqeq	r0, r2
   10cf6:	2000      	moveq	r0, #0
   10cf8:	4770      	bxeq	lr
   10cfa:	f110 0f00 	cmn.w	r0, #0
   10cfe:	ea91 0f03 	teq	r1, r3
   10d02:	bf58      	it	pl
   10d04:	4299      	cmppl	r1, r3
   10d06:	bf08      	it	eq
   10d08:	4290      	cmpeq	r0, r2
   10d0a:	bf2c      	ite	cs
   10d0c:	17d8      	asrcs	r0, r3, #31
   10d0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   10d12:	f040 0001 	orr.w	r0, r0, #1
   10d16:	4770      	bx	lr
   10d18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   10d1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   10d20:	d102      	bne.n	10d28 <__cmpdf2+0x64>
   10d22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   10d26:	d107      	bne.n	10d38 <__cmpdf2+0x74>
   10d28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   10d2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   10d30:	d1d6      	bne.n	10ce0 <__cmpdf2+0x1c>
   10d32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   10d36:	d0d3      	beq.n	10ce0 <__cmpdf2+0x1c>
   10d38:	f85d 0b04 	ldr.w	r0, [sp], #4
   10d3c:	4770      	bx	lr
   10d3e:	bf00      	nop

00010d40 <__aeabi_cdrcmple>:
   10d40:	4684      	mov	ip, r0
   10d42:	4610      	mov	r0, r2
   10d44:	4662      	mov	r2, ip
   10d46:	468c      	mov	ip, r1
   10d48:	4619      	mov	r1, r3
   10d4a:	4663      	mov	r3, ip
   10d4c:	e000      	b.n	10d50 <__aeabi_cdcmpeq>
   10d4e:	bf00      	nop

00010d50 <__aeabi_cdcmpeq>:
   10d50:	b501      	push	{r0, lr}
   10d52:	f7ff ffb7 	bl	10cc4 <__cmpdf2>
   10d56:	2800      	cmp	r0, #0
   10d58:	bf48      	it	mi
   10d5a:	f110 0f00 	cmnmi.w	r0, #0
   10d5e:	bd01      	pop	{r0, pc}

00010d60 <__aeabi_dcmpeq>:
   10d60:	f84d ed08 	str.w	lr, [sp, #-8]!
   10d64:	f7ff fff4 	bl	10d50 <__aeabi_cdcmpeq>
   10d68:	bf0c      	ite	eq
   10d6a:	2001      	moveq	r0, #1
   10d6c:	2000      	movne	r0, #0
   10d6e:	f85d fb08 	ldr.w	pc, [sp], #8
   10d72:	bf00      	nop

00010d74 <__aeabi_dcmplt>:
   10d74:	f84d ed08 	str.w	lr, [sp, #-8]!
   10d78:	f7ff ffea 	bl	10d50 <__aeabi_cdcmpeq>
   10d7c:	bf34      	ite	cc
   10d7e:	2001      	movcc	r0, #1
   10d80:	2000      	movcs	r0, #0
   10d82:	f85d fb08 	ldr.w	pc, [sp], #8
   10d86:	bf00      	nop

00010d88 <__aeabi_dcmple>:
   10d88:	f84d ed08 	str.w	lr, [sp, #-8]!
   10d8c:	f7ff ffe0 	bl	10d50 <__aeabi_cdcmpeq>
   10d90:	bf94      	ite	ls
   10d92:	2001      	movls	r0, #1
   10d94:	2000      	movhi	r0, #0
   10d96:	f85d fb08 	ldr.w	pc, [sp], #8
   10d9a:	bf00      	nop

00010d9c <__aeabi_dcmpge>:
   10d9c:	f84d ed08 	str.w	lr, [sp, #-8]!
   10da0:	f7ff ffce 	bl	10d40 <__aeabi_cdrcmple>
   10da4:	bf94      	ite	ls
   10da6:	2001      	movls	r0, #1
   10da8:	2000      	movhi	r0, #0
   10daa:	f85d fb08 	ldr.w	pc, [sp], #8
   10dae:	bf00      	nop

00010db0 <__aeabi_dcmpgt>:
   10db0:	f84d ed08 	str.w	lr, [sp, #-8]!
   10db4:	f7ff ffc4 	bl	10d40 <__aeabi_cdrcmple>
   10db8:	bf34      	ite	cc
   10dba:	2001      	movcc	r0, #1
   10dbc:	2000      	movcs	r0, #0
   10dbe:	f85d fb08 	ldr.w	pc, [sp], #8
   10dc2:	bf00      	nop

00010dc4 <__aeabi_d2uiz>:
   10dc4:	004a      	lsls	r2, r1, #1
   10dc6:	d211      	bcs.n	10dec <__aeabi_d2uiz+0x28>
   10dc8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   10dcc:	d211      	bcs.n	10df2 <__aeabi_d2uiz+0x2e>
   10dce:	d50d      	bpl.n	10dec <__aeabi_d2uiz+0x28>
   10dd0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   10dd4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   10dd8:	d40e      	bmi.n	10df8 <__aeabi_d2uiz+0x34>
   10dda:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   10dde:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   10de2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   10de6:	fa23 f002 	lsr.w	r0, r3, r2
   10dea:	4770      	bx	lr
   10dec:	f04f 0000 	mov.w	r0, #0
   10df0:	4770      	bx	lr
   10df2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   10df6:	d102      	bne.n	10dfe <__aeabi_d2uiz+0x3a>
   10df8:	f04f 30ff 	mov.w	r0, #4294967295
   10dfc:	4770      	bx	lr
   10dfe:	f04f 0000 	mov.w	r0, #0
   10e02:	4770      	bx	lr

00010e04 <__aeabi_d2f>:
   10e04:	ea4f 0241 	mov.w	r2, r1, lsl #1
   10e08:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   10e0c:	bf24      	itt	cs
   10e0e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   10e12:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   10e16:	d90d      	bls.n	10e34 <__aeabi_d2f+0x30>
   10e18:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   10e1c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   10e20:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   10e24:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   10e28:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   10e2c:	bf08      	it	eq
   10e2e:	f020 0001 	biceq.w	r0, r0, #1
   10e32:	4770      	bx	lr
   10e34:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   10e38:	d121      	bne.n	10e7e <__aeabi_d2f+0x7a>
   10e3a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   10e3e:	bfbc      	itt	lt
   10e40:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   10e44:	4770      	bxlt	lr
   10e46:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   10e4a:	ea4f 5252 	mov.w	r2, r2, lsr #21
   10e4e:	f1c2 0218 	rsb	r2, r2, #24
   10e52:	f1c2 0c20 	rsb	ip, r2, #32
   10e56:	fa10 f30c 	lsls.w	r3, r0, ip
   10e5a:	fa20 f002 	lsr.w	r0, r0, r2
   10e5e:	bf18      	it	ne
   10e60:	f040 0001 	orrne.w	r0, r0, #1
   10e64:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   10e68:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   10e6c:	fa03 fc0c 	lsl.w	ip, r3, ip
   10e70:	ea40 000c 	orr.w	r0, r0, ip
   10e74:	fa23 f302 	lsr.w	r3, r3, r2
   10e78:	ea4f 0343 	mov.w	r3, r3, lsl #1
   10e7c:	e7cc      	b.n	10e18 <__aeabi_d2f+0x14>
   10e7e:	ea7f 5362 	mvns.w	r3, r2, asr #21
   10e82:	d107      	bne.n	10e94 <__aeabi_d2f+0x90>
   10e84:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   10e88:	bf1e      	ittt	ne
   10e8a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   10e8e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   10e92:	4770      	bxne	lr
   10e94:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   10e98:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   10e9c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   10ea0:	4770      	bx	lr
   10ea2:	bf00      	nop

00010ea4 <__gesf2>:
   10ea4:	f04f 3cff 	mov.w	ip, #4294967295
   10ea8:	e006      	b.n	10eb8 <__cmpsf2+0x4>
   10eaa:	bf00      	nop

00010eac <__lesf2>:
   10eac:	f04f 0c01 	mov.w	ip, #1
   10eb0:	e002      	b.n	10eb8 <__cmpsf2+0x4>
   10eb2:	bf00      	nop

00010eb4 <__cmpsf2>:
   10eb4:	f04f 0c01 	mov.w	ip, #1
   10eb8:	f84d cd04 	str.w	ip, [sp, #-4]!
   10ebc:	ea4f 0240 	mov.w	r2, r0, lsl #1
   10ec0:	ea4f 0341 	mov.w	r3, r1, lsl #1
   10ec4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   10ec8:	bf18      	it	ne
   10eca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   10ece:	d011      	beq.n	10ef4 <__cmpsf2+0x40>
   10ed0:	b001      	add	sp, #4
   10ed2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
   10ed6:	bf18      	it	ne
   10ed8:	ea90 0f01 	teqne	r0, r1
   10edc:	bf58      	it	pl
   10ede:	ebb2 0003 	subspl.w	r0, r2, r3
   10ee2:	bf88      	it	hi
   10ee4:	17c8      	asrhi	r0, r1, #31
   10ee6:	bf38      	it	cc
   10ee8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
   10eec:	bf18      	it	ne
   10eee:	f040 0001 	orrne.w	r0, r0, #1
   10ef2:	4770      	bx	lr
   10ef4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   10ef8:	d102      	bne.n	10f00 <__cmpsf2+0x4c>
   10efa:	ea5f 2c40 	movs.w	ip, r0, lsl #9
   10efe:	d105      	bne.n	10f0c <__cmpsf2+0x58>
   10f00:	ea7f 6c23 	mvns.w	ip, r3, asr #24
   10f04:	d1e4      	bne.n	10ed0 <__cmpsf2+0x1c>
   10f06:	ea5f 2c41 	movs.w	ip, r1, lsl #9
   10f0a:	d0e1      	beq.n	10ed0 <__cmpsf2+0x1c>
   10f0c:	f85d 0b04 	ldr.w	r0, [sp], #4
   10f10:	4770      	bx	lr
   10f12:	bf00      	nop

00010f14 <__aeabi_cfrcmple>:
   10f14:	4684      	mov	ip, r0
   10f16:	4608      	mov	r0, r1
   10f18:	4661      	mov	r1, ip
   10f1a:	e7ff      	b.n	10f1c <__aeabi_cfcmpeq>

00010f1c <__aeabi_cfcmpeq>:
   10f1c:	b50f      	push	{r0, r1, r2, r3, lr}
   10f1e:	f7ff ffc9 	bl	10eb4 <__cmpsf2>
   10f22:	2800      	cmp	r0, #0
   10f24:	bf48      	it	mi
   10f26:	f110 0f00 	cmnmi.w	r0, #0
   10f2a:	bd0f      	pop	{r0, r1, r2, r3, pc}

00010f2c <__aeabi_fcmpeq>:
   10f2c:	f84d ed08 	str.w	lr, [sp, #-8]!
   10f30:	f7ff fff4 	bl	10f1c <__aeabi_cfcmpeq>
   10f34:	bf0c      	ite	eq
   10f36:	2001      	moveq	r0, #1
   10f38:	2000      	movne	r0, #0
   10f3a:	f85d fb08 	ldr.w	pc, [sp], #8
   10f3e:	bf00      	nop

00010f40 <__aeabi_fcmplt>:
   10f40:	f84d ed08 	str.w	lr, [sp, #-8]!
   10f44:	f7ff ffea 	bl	10f1c <__aeabi_cfcmpeq>
   10f48:	bf34      	ite	cc
   10f4a:	2001      	movcc	r0, #1
   10f4c:	2000      	movcs	r0, #0
   10f4e:	f85d fb08 	ldr.w	pc, [sp], #8
   10f52:	bf00      	nop

00010f54 <__aeabi_fcmple>:
   10f54:	f84d ed08 	str.w	lr, [sp, #-8]!
   10f58:	f7ff ffe0 	bl	10f1c <__aeabi_cfcmpeq>
   10f5c:	bf94      	ite	ls
   10f5e:	2001      	movls	r0, #1
   10f60:	2000      	movhi	r0, #0
   10f62:	f85d fb08 	ldr.w	pc, [sp], #8
   10f66:	bf00      	nop

00010f68 <__aeabi_fcmpge>:
   10f68:	f84d ed08 	str.w	lr, [sp, #-8]!
   10f6c:	f7ff ffd2 	bl	10f14 <__aeabi_cfrcmple>
   10f70:	bf94      	ite	ls
   10f72:	2001      	movls	r0, #1
   10f74:	2000      	movhi	r0, #0
   10f76:	f85d fb08 	ldr.w	pc, [sp], #8
   10f7a:	bf00      	nop

00010f7c <__aeabi_fcmpgt>:
   10f7c:	f84d ed08 	str.w	lr, [sp, #-8]!
   10f80:	f7ff ffc8 	bl	10f14 <__aeabi_cfrcmple>
   10f84:	bf34      	ite	cc
   10f86:	2001      	movcc	r0, #1
   10f88:	2000      	movcs	r0, #0
   10f8a:	f85d fb08 	ldr.w	pc, [sp], #8
   10f8e:	bf00      	nop

00010f90 <__aeabi_uldivmod>:
   10f90:	b94b      	cbnz	r3, 10fa6 <__aeabi_uldivmod+0x16>
   10f92:	b942      	cbnz	r2, 10fa6 <__aeabi_uldivmod+0x16>
   10f94:	2900      	cmp	r1, #0
   10f96:	bf08      	it	eq
   10f98:	2800      	cmpeq	r0, #0
   10f9a:	d002      	beq.n	10fa2 <__aeabi_uldivmod+0x12>
   10f9c:	f04f 31ff 	mov.w	r1, #4294967295
   10fa0:	4608      	mov	r0, r1
   10fa2:	f7ff be85 	b.w	10cb0 <__aeabi_idiv0>
   10fa6:	b082      	sub	sp, #8
   10fa8:	46ec      	mov	ip, sp
   10faa:	e92d 5000 	stmdb	sp!, {ip, lr}
   10fae:	f000 f805 	bl	10fbc <__gnu_uldivmod_helper>
   10fb2:	f8dd e004 	ldr.w	lr, [sp, #4]
   10fb6:	b002      	add	sp, #8
   10fb8:	bc0c      	pop	{r2, r3}
   10fba:	4770      	bx	lr

00010fbc <__gnu_uldivmod_helper>:
   10fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10fbe:	4614      	mov	r4, r2
   10fc0:	461d      	mov	r5, r3
   10fc2:	4606      	mov	r6, r0
   10fc4:	460f      	mov	r7, r1
   10fc6:	f000 f9d7 	bl	11378 <__udivdi3>
   10fca:	fb00 f505 	mul.w	r5, r0, r5
   10fce:	fba0 2304 	umull	r2, r3, r0, r4
   10fd2:	fb04 5401 	mla	r4, r4, r1, r5
   10fd6:	18e3      	adds	r3, r4, r3
   10fd8:	1ab6      	subs	r6, r6, r2
   10fda:	eb67 0703 	sbc.w	r7, r7, r3
   10fde:	9b06      	ldr	r3, [sp, #24]
   10fe0:	e9c3 6700 	strd	r6, r7, [r3]
   10fe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10fe6:	bf00      	nop

00010fe8 <__gnu_ldivmod_helper>:
   10fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10fea:	4614      	mov	r4, r2
   10fec:	461d      	mov	r5, r3
   10fee:	4606      	mov	r6, r0
   10ff0:	460f      	mov	r7, r1
   10ff2:	f000 f80f 	bl	11014 <__divdi3>
   10ff6:	fb00 f505 	mul.w	r5, r0, r5
   10ffa:	fba0 2304 	umull	r2, r3, r0, r4
   10ffe:	fb04 5401 	mla	r4, r4, r1, r5
   11002:	18e3      	adds	r3, r4, r3
   11004:	1ab6      	subs	r6, r6, r2
   11006:	eb67 0703 	sbc.w	r7, r7, r3
   1100a:	9b06      	ldr	r3, [sp, #24]
   1100c:	e9c3 6700 	strd	r6, r7, [r3]
   11010:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   11012:	bf00      	nop

00011014 <__divdi3>:
   11014:	2900      	cmp	r1, #0
   11016:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1101a:	b085      	sub	sp, #20
   1101c:	f2c0 80c8 	blt.w	111b0 <__divdi3+0x19c>
   11020:	2600      	movs	r6, #0
   11022:	2b00      	cmp	r3, #0
   11024:	f2c0 80bf 	blt.w	111a6 <__divdi3+0x192>
   11028:	4689      	mov	r9, r1
   1102a:	4614      	mov	r4, r2
   1102c:	4605      	mov	r5, r0
   1102e:	469b      	mov	fp, r3
   11030:	2b00      	cmp	r3, #0
   11032:	d14a      	bne.n	110ca <__divdi3+0xb6>
   11034:	428a      	cmp	r2, r1
   11036:	d957      	bls.n	110e8 <__divdi3+0xd4>
   11038:	fab2 f382 	clz	r3, r2
   1103c:	b153      	cbz	r3, 11054 <__divdi3+0x40>
   1103e:	f1c3 0020 	rsb	r0, r3, #32
   11042:	fa01 f903 	lsl.w	r9, r1, r3
   11046:	fa25 f800 	lsr.w	r8, r5, r0
   1104a:	fa12 f403 	lsls.w	r4, r2, r3
   1104e:	409d      	lsls	r5, r3
   11050:	ea48 0909 	orr.w	r9, r8, r9
   11054:	0c27      	lsrs	r7, r4, #16
   11056:	4648      	mov	r0, r9
   11058:	4639      	mov	r1, r7
   1105a:	fa1f fb84 	uxth.w	fp, r4
   1105e:	f7ff fceb 	bl	10a38 <__aeabi_uidiv>
   11062:	4639      	mov	r1, r7
   11064:	4682      	mov	sl, r0
   11066:	4648      	mov	r0, r9
   11068:	f7ff fe14 	bl	10c94 <__aeabi_uidivmod>
   1106c:	0c2a      	lsrs	r2, r5, #16
   1106e:	fb0b f30a 	mul.w	r3, fp, sl
   11072:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
   11076:	454b      	cmp	r3, r9
   11078:	d909      	bls.n	1108e <__divdi3+0x7a>
   1107a:	eb19 0904 	adds.w	r9, r9, r4
   1107e:	f10a 3aff 	add.w	sl, sl, #4294967295
   11082:	d204      	bcs.n	1108e <__divdi3+0x7a>
   11084:	454b      	cmp	r3, r9
   11086:	bf84      	itt	hi
   11088:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1108c:	44a1      	addhi	r9, r4
   1108e:	ebc3 0909 	rsb	r9, r3, r9
   11092:	4639      	mov	r1, r7
   11094:	4648      	mov	r0, r9
   11096:	b2ad      	uxth	r5, r5
   11098:	f7ff fcce 	bl	10a38 <__aeabi_uidiv>
   1109c:	4639      	mov	r1, r7
   1109e:	4680      	mov	r8, r0
   110a0:	4648      	mov	r0, r9
   110a2:	f7ff fdf7 	bl	10c94 <__aeabi_uidivmod>
   110a6:	fb0b fb08 	mul.w	fp, fp, r8
   110aa:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   110ae:	45ab      	cmp	fp, r5
   110b0:	d907      	bls.n	110c2 <__divdi3+0xae>
   110b2:	192d      	adds	r5, r5, r4
   110b4:	f108 38ff 	add.w	r8, r8, #4294967295
   110b8:	d203      	bcs.n	110c2 <__divdi3+0xae>
   110ba:	45ab      	cmp	fp, r5
   110bc:	bf88      	it	hi
   110be:	f108 38ff 	addhi.w	r8, r8, #4294967295
   110c2:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   110c6:	2700      	movs	r7, #0
   110c8:	e003      	b.n	110d2 <__divdi3+0xbe>
   110ca:	428b      	cmp	r3, r1
   110cc:	d957      	bls.n	1117e <__divdi3+0x16a>
   110ce:	2700      	movs	r7, #0
   110d0:	46b8      	mov	r8, r7
   110d2:	4642      	mov	r2, r8
   110d4:	463b      	mov	r3, r7
   110d6:	b116      	cbz	r6, 110de <__divdi3+0xca>
   110d8:	4252      	negs	r2, r2
   110da:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   110de:	4619      	mov	r1, r3
   110e0:	4610      	mov	r0, r2
   110e2:	b005      	add	sp, #20
   110e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   110e8:	b922      	cbnz	r2, 110f4 <__divdi3+0xe0>
   110ea:	4611      	mov	r1, r2
   110ec:	2001      	movs	r0, #1
   110ee:	f7ff fca3 	bl	10a38 <__aeabi_uidiv>
   110f2:	4604      	mov	r4, r0
   110f4:	fab4 f884 	clz	r8, r4
   110f8:	f1b8 0f00 	cmp.w	r8, #0
   110fc:	d15e      	bne.n	111bc <__divdi3+0x1a8>
   110fe:	ebc4 0809 	rsb	r8, r4, r9
   11102:	0c27      	lsrs	r7, r4, #16
   11104:	fa1f f984 	uxth.w	r9, r4
   11108:	2101      	movs	r1, #1
   1110a:	9102      	str	r1, [sp, #8]
   1110c:	4639      	mov	r1, r7
   1110e:	4640      	mov	r0, r8
   11110:	f7ff fc92 	bl	10a38 <__aeabi_uidiv>
   11114:	4639      	mov	r1, r7
   11116:	4682      	mov	sl, r0
   11118:	4640      	mov	r0, r8
   1111a:	f7ff fdbb 	bl	10c94 <__aeabi_uidivmod>
   1111e:	ea4f 4815 	mov.w	r8, r5, lsr #16
   11122:	fb09 f30a 	mul.w	r3, r9, sl
   11126:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
   1112a:	455b      	cmp	r3, fp
   1112c:	d909      	bls.n	11142 <__divdi3+0x12e>
   1112e:	eb1b 0b04 	adds.w	fp, fp, r4
   11132:	f10a 3aff 	add.w	sl, sl, #4294967295
   11136:	d204      	bcs.n	11142 <__divdi3+0x12e>
   11138:	455b      	cmp	r3, fp
   1113a:	bf84      	itt	hi
   1113c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   11140:	44a3      	addhi	fp, r4
   11142:	ebc3 0b0b 	rsb	fp, r3, fp
   11146:	4639      	mov	r1, r7
   11148:	4658      	mov	r0, fp
   1114a:	b2ad      	uxth	r5, r5
   1114c:	f7ff fc74 	bl	10a38 <__aeabi_uidiv>
   11150:	4639      	mov	r1, r7
   11152:	4680      	mov	r8, r0
   11154:	4658      	mov	r0, fp
   11156:	f7ff fd9d 	bl	10c94 <__aeabi_uidivmod>
   1115a:	fb09 f908 	mul.w	r9, r9, r8
   1115e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   11162:	45a9      	cmp	r9, r5
   11164:	d907      	bls.n	11176 <__divdi3+0x162>
   11166:	192d      	adds	r5, r5, r4
   11168:	f108 38ff 	add.w	r8, r8, #4294967295
   1116c:	d203      	bcs.n	11176 <__divdi3+0x162>
   1116e:	45a9      	cmp	r9, r5
   11170:	bf88      	it	hi
   11172:	f108 38ff 	addhi.w	r8, r8, #4294967295
   11176:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   1117a:	9f02      	ldr	r7, [sp, #8]
   1117c:	e7a9      	b.n	110d2 <__divdi3+0xbe>
   1117e:	fab3 f783 	clz	r7, r3
   11182:	2f00      	cmp	r7, #0
   11184:	d168      	bne.n	11258 <__divdi3+0x244>
   11186:	428b      	cmp	r3, r1
   11188:	bf2c      	ite	cs
   1118a:	f04f 0900 	movcs.w	r9, #0
   1118e:	f04f 0901 	movcc.w	r9, #1
   11192:	4282      	cmp	r2, r0
   11194:	bf8c      	ite	hi
   11196:	464c      	movhi	r4, r9
   11198:	f049 0401 	orrls.w	r4, r9, #1
   1119c:	2c00      	cmp	r4, #0
   1119e:	d096      	beq.n	110ce <__divdi3+0xba>
   111a0:	f04f 0801 	mov.w	r8, #1
   111a4:	e795      	b.n	110d2 <__divdi3+0xbe>
   111a6:	4252      	negs	r2, r2
   111a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   111ac:	43f6      	mvns	r6, r6
   111ae:	e73b      	b.n	11028 <__divdi3+0x14>
   111b0:	4240      	negs	r0, r0
   111b2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   111b6:	f04f 36ff 	mov.w	r6, #4294967295
   111ba:	e732      	b.n	11022 <__divdi3+0xe>
   111bc:	fa04 f408 	lsl.w	r4, r4, r8
   111c0:	f1c8 0720 	rsb	r7, r8, #32
   111c4:	fa35 f307 	lsrs.w	r3, r5, r7
   111c8:	fa29 fa07 	lsr.w	sl, r9, r7
   111cc:	0c27      	lsrs	r7, r4, #16
   111ce:	fa09 fb08 	lsl.w	fp, r9, r8
   111d2:	4639      	mov	r1, r7
   111d4:	4650      	mov	r0, sl
   111d6:	ea43 020b 	orr.w	r2, r3, fp
   111da:	9202      	str	r2, [sp, #8]
   111dc:	f7ff fc2c 	bl	10a38 <__aeabi_uidiv>
   111e0:	4639      	mov	r1, r7
   111e2:	fa1f f984 	uxth.w	r9, r4
   111e6:	4683      	mov	fp, r0
   111e8:	4650      	mov	r0, sl
   111ea:	f7ff fd53 	bl	10c94 <__aeabi_uidivmod>
   111ee:	9802      	ldr	r0, [sp, #8]
   111f0:	fb09 f20b 	mul.w	r2, r9, fp
   111f4:	0c03      	lsrs	r3, r0, #16
   111f6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   111fa:	429a      	cmp	r2, r3
   111fc:	d904      	bls.n	11208 <__divdi3+0x1f4>
   111fe:	191b      	adds	r3, r3, r4
   11200:	f10b 3bff 	add.w	fp, fp, #4294967295
   11204:	f0c0 80b1 	bcc.w	1136a <__divdi3+0x356>
   11208:	1a9b      	subs	r3, r3, r2
   1120a:	4639      	mov	r1, r7
   1120c:	4618      	mov	r0, r3
   1120e:	9301      	str	r3, [sp, #4]
   11210:	f7ff fc12 	bl	10a38 <__aeabi_uidiv>
   11214:	9901      	ldr	r1, [sp, #4]
   11216:	4682      	mov	sl, r0
   11218:	4608      	mov	r0, r1
   1121a:	4639      	mov	r1, r7
   1121c:	f7ff fd3a 	bl	10c94 <__aeabi_uidivmod>
   11220:	f8dd c008 	ldr.w	ip, [sp, #8]
   11224:	fb09 f30a 	mul.w	r3, r9, sl
   11228:	fa1f f08c 	uxth.w	r0, ip
   1122c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
   11230:	4293      	cmp	r3, r2
   11232:	d908      	bls.n	11246 <__divdi3+0x232>
   11234:	1912      	adds	r2, r2, r4
   11236:	f10a 3aff 	add.w	sl, sl, #4294967295
   1123a:	d204      	bcs.n	11246 <__divdi3+0x232>
   1123c:	4293      	cmp	r3, r2
   1123e:	bf84      	itt	hi
   11240:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   11244:	1912      	addhi	r2, r2, r4
   11246:	fa05 f508 	lsl.w	r5, r5, r8
   1124a:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
   1124e:	ebc3 0802 	rsb	r8, r3, r2
   11252:	f8cd e008 	str.w	lr, [sp, #8]
   11256:	e759      	b.n	1110c <__divdi3+0xf8>
   11258:	f1c7 0020 	rsb	r0, r7, #32
   1125c:	fa03 fa07 	lsl.w	sl, r3, r7
   11260:	40c2      	lsrs	r2, r0
   11262:	fa35 f300 	lsrs.w	r3, r5, r0
   11266:	ea42 0b0a 	orr.w	fp, r2, sl
   1126a:	fa21 f800 	lsr.w	r8, r1, r0
   1126e:	fa01 f907 	lsl.w	r9, r1, r7
   11272:	4640      	mov	r0, r8
   11274:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
   11278:	ea43 0109 	orr.w	r1, r3, r9
   1127c:	9102      	str	r1, [sp, #8]
   1127e:	4651      	mov	r1, sl
   11280:	fa1f f28b 	uxth.w	r2, fp
   11284:	9203      	str	r2, [sp, #12]
   11286:	f7ff fbd7 	bl	10a38 <__aeabi_uidiv>
   1128a:	4651      	mov	r1, sl
   1128c:	4681      	mov	r9, r0
   1128e:	4640      	mov	r0, r8
   11290:	f7ff fd00 	bl	10c94 <__aeabi_uidivmod>
   11294:	9b03      	ldr	r3, [sp, #12]
   11296:	f8dd c008 	ldr.w	ip, [sp, #8]
   1129a:	fb03 f209 	mul.w	r2, r3, r9
   1129e:	ea4f 401c 	mov.w	r0, ip, lsr #16
   112a2:	fa14 f307 	lsls.w	r3, r4, r7
   112a6:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
   112aa:	42a2      	cmp	r2, r4
   112ac:	d904      	bls.n	112b8 <__divdi3+0x2a4>
   112ae:	eb14 040b 	adds.w	r4, r4, fp
   112b2:	f109 39ff 	add.w	r9, r9, #4294967295
   112b6:	d352      	bcc.n	1135e <__divdi3+0x34a>
   112b8:	1aa4      	subs	r4, r4, r2
   112ba:	4651      	mov	r1, sl
   112bc:	4620      	mov	r0, r4
   112be:	9301      	str	r3, [sp, #4]
   112c0:	f7ff fbba 	bl	10a38 <__aeabi_uidiv>
   112c4:	4651      	mov	r1, sl
   112c6:	4680      	mov	r8, r0
   112c8:	4620      	mov	r0, r4
   112ca:	f7ff fce3 	bl	10c94 <__aeabi_uidivmod>
   112ce:	9803      	ldr	r0, [sp, #12]
   112d0:	f8dd c008 	ldr.w	ip, [sp, #8]
   112d4:	fb00 f208 	mul.w	r2, r0, r8
   112d8:	fa1f f38c 	uxth.w	r3, ip
   112dc:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
   112e0:	9b01      	ldr	r3, [sp, #4]
   112e2:	4282      	cmp	r2, r0
   112e4:	d904      	bls.n	112f0 <__divdi3+0x2dc>
   112e6:	eb10 000b 	adds.w	r0, r0, fp
   112ea:	f108 38ff 	add.w	r8, r8, #4294967295
   112ee:	d330      	bcc.n	11352 <__divdi3+0x33e>
   112f0:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
   112f4:	fa1f fc83 	uxth.w	ip, r3
   112f8:	0c1b      	lsrs	r3, r3, #16
   112fa:	1a80      	subs	r0, r0, r2
   112fc:	fa1f fe88 	uxth.w	lr, r8
   11300:	ea4f 4a18 	mov.w	sl, r8, lsr #16
   11304:	fb0c f90e 	mul.w	r9, ip, lr
   11308:	fb0c fc0a 	mul.w	ip, ip, sl
   1130c:	fb03 c10e 	mla	r1, r3, lr, ip
   11310:	fb03 f20a 	mul.w	r2, r3, sl
   11314:	eb01 4119 	add.w	r1, r1, r9, lsr #16
   11318:	458c      	cmp	ip, r1
   1131a:	bf88      	it	hi
   1131c:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
   11320:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
   11324:	4570      	cmp	r0, lr
   11326:	d310      	bcc.n	1134a <__divdi3+0x336>
   11328:	fa1f f989 	uxth.w	r9, r9
   1132c:	fa05 f707 	lsl.w	r7, r5, r7
   11330:	eb09 4001 	add.w	r0, r9, r1, lsl #16
   11334:	bf14      	ite	ne
   11336:	2200      	movne	r2, #0
   11338:	2201      	moveq	r2, #1
   1133a:	4287      	cmp	r7, r0
   1133c:	bf2c      	ite	cs
   1133e:	2700      	movcs	r7, #0
   11340:	f002 0701 	andcc.w	r7, r2, #1
   11344:	2f00      	cmp	r7, #0
   11346:	f43f aec4 	beq.w	110d2 <__divdi3+0xbe>
   1134a:	f108 38ff 	add.w	r8, r8, #4294967295
   1134e:	2700      	movs	r7, #0
   11350:	e6bf      	b.n	110d2 <__divdi3+0xbe>
   11352:	4282      	cmp	r2, r0
   11354:	bf84      	itt	hi
   11356:	4458      	addhi	r0, fp
   11358:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1135c:	e7c8      	b.n	112f0 <__divdi3+0x2dc>
   1135e:	42a2      	cmp	r2, r4
   11360:	bf84      	itt	hi
   11362:	f109 39ff 	addhi.w	r9, r9, #4294967295
   11366:	445c      	addhi	r4, fp
   11368:	e7a6      	b.n	112b8 <__divdi3+0x2a4>
   1136a:	429a      	cmp	r2, r3
   1136c:	bf84      	itt	hi
   1136e:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   11372:	191b      	addhi	r3, r3, r4
   11374:	e748      	b.n	11208 <__divdi3+0x1f4>
   11376:	bf00      	nop

00011378 <__udivdi3>:
   11378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1137c:	460c      	mov	r4, r1
   1137e:	b083      	sub	sp, #12
   11380:	4680      	mov	r8, r0
   11382:	4616      	mov	r6, r2
   11384:	4689      	mov	r9, r1
   11386:	461f      	mov	r7, r3
   11388:	4615      	mov	r5, r2
   1138a:	468a      	mov	sl, r1
   1138c:	2b00      	cmp	r3, #0
   1138e:	d14b      	bne.n	11428 <__udivdi3+0xb0>
   11390:	428a      	cmp	r2, r1
   11392:	d95c      	bls.n	1144e <__udivdi3+0xd6>
   11394:	fab2 f382 	clz	r3, r2
   11398:	b15b      	cbz	r3, 113b2 <__udivdi3+0x3a>
   1139a:	f1c3 0020 	rsb	r0, r3, #32
   1139e:	fa01 fa03 	lsl.w	sl, r1, r3
   113a2:	fa28 f200 	lsr.w	r2, r8, r0
   113a6:	fa16 f503 	lsls.w	r5, r6, r3
   113aa:	fa08 f803 	lsl.w	r8, r8, r3
   113ae:	ea42 0a0a 	orr.w	sl, r2, sl
   113b2:	0c2e      	lsrs	r6, r5, #16
   113b4:	4650      	mov	r0, sl
   113b6:	4631      	mov	r1, r6
   113b8:	b2af      	uxth	r7, r5
   113ba:	f7ff fb3d 	bl	10a38 <__aeabi_uidiv>
   113be:	4631      	mov	r1, r6
   113c0:	ea4f 4418 	mov.w	r4, r8, lsr #16
   113c4:	4681      	mov	r9, r0
   113c6:	4650      	mov	r0, sl
   113c8:	f7ff fc64 	bl	10c94 <__aeabi_uidivmod>
   113cc:	fb07 f309 	mul.w	r3, r7, r9
   113d0:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
   113d4:	4553      	cmp	r3, sl
   113d6:	d909      	bls.n	113ec <__udivdi3+0x74>
   113d8:	eb1a 0a05 	adds.w	sl, sl, r5
   113dc:	f109 39ff 	add.w	r9, r9, #4294967295
   113e0:	d204      	bcs.n	113ec <__udivdi3+0x74>
   113e2:	4553      	cmp	r3, sl
   113e4:	bf84      	itt	hi
   113e6:	f109 39ff 	addhi.w	r9, r9, #4294967295
   113ea:	44aa      	addhi	sl, r5
   113ec:	ebc3 0a0a 	rsb	sl, r3, sl
   113f0:	4631      	mov	r1, r6
   113f2:	4650      	mov	r0, sl
   113f4:	fa1f f888 	uxth.w	r8, r8
   113f8:	f7ff fb1e 	bl	10a38 <__aeabi_uidiv>
   113fc:	4631      	mov	r1, r6
   113fe:	4604      	mov	r4, r0
   11400:	4650      	mov	r0, sl
   11402:	f7ff fc47 	bl	10c94 <__aeabi_uidivmod>
   11406:	fb07 f704 	mul.w	r7, r7, r4
   1140a:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   1140e:	4547      	cmp	r7, r8
   11410:	d906      	bls.n	11420 <__udivdi3+0xa8>
   11412:	3c01      	subs	r4, #1
   11414:	eb18 0805 	adds.w	r8, r8, r5
   11418:	d202      	bcs.n	11420 <__udivdi3+0xa8>
   1141a:	4547      	cmp	r7, r8
   1141c:	bf88      	it	hi
   1141e:	3c01      	subhi	r4, #1
   11420:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   11424:	2600      	movs	r6, #0
   11426:	e05c      	b.n	114e2 <__udivdi3+0x16a>
   11428:	428b      	cmp	r3, r1
   1142a:	d858      	bhi.n	114de <__udivdi3+0x166>
   1142c:	fab3 f683 	clz	r6, r3
   11430:	2e00      	cmp	r6, #0
   11432:	d15b      	bne.n	114ec <__udivdi3+0x174>
   11434:	428b      	cmp	r3, r1
   11436:	bf2c      	ite	cs
   11438:	2200      	movcs	r2, #0
   1143a:	2201      	movcc	r2, #1
   1143c:	4285      	cmp	r5, r0
   1143e:	bf8c      	ite	hi
   11440:	4615      	movhi	r5, r2
   11442:	f042 0501 	orrls.w	r5, r2, #1
   11446:	2d00      	cmp	r5, #0
   11448:	d049      	beq.n	114de <__udivdi3+0x166>
   1144a:	2401      	movs	r4, #1
   1144c:	e049      	b.n	114e2 <__udivdi3+0x16a>
   1144e:	b922      	cbnz	r2, 1145a <__udivdi3+0xe2>
   11450:	4611      	mov	r1, r2
   11452:	2001      	movs	r0, #1
   11454:	f7ff faf0 	bl	10a38 <__aeabi_uidiv>
   11458:	4605      	mov	r5, r0
   1145a:	fab5 f685 	clz	r6, r5
   1145e:	2e00      	cmp	r6, #0
   11460:	f040 80ba 	bne.w	115d8 <__udivdi3+0x260>
   11464:	1b64      	subs	r4, r4, r5
   11466:	0c2f      	lsrs	r7, r5, #16
   11468:	fa1f fa85 	uxth.w	sl, r5
   1146c:	2601      	movs	r6, #1
   1146e:	4639      	mov	r1, r7
   11470:	4620      	mov	r0, r4
   11472:	f7ff fae1 	bl	10a38 <__aeabi_uidiv>
   11476:	4639      	mov	r1, r7
   11478:	ea4f 4b18 	mov.w	fp, r8, lsr #16
   1147c:	4681      	mov	r9, r0
   1147e:	4620      	mov	r0, r4
   11480:	f7ff fc08 	bl	10c94 <__aeabi_uidivmod>
   11484:	fb0a f309 	mul.w	r3, sl, r9
   11488:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
   1148c:	455b      	cmp	r3, fp
   1148e:	d909      	bls.n	114a4 <__udivdi3+0x12c>
   11490:	eb1b 0b05 	adds.w	fp, fp, r5
   11494:	f109 39ff 	add.w	r9, r9, #4294967295
   11498:	d204      	bcs.n	114a4 <__udivdi3+0x12c>
   1149a:	455b      	cmp	r3, fp
   1149c:	bf84      	itt	hi
   1149e:	f109 39ff 	addhi.w	r9, r9, #4294967295
   114a2:	44ab      	addhi	fp, r5
   114a4:	ebc3 0b0b 	rsb	fp, r3, fp
   114a8:	4639      	mov	r1, r7
   114aa:	4658      	mov	r0, fp
   114ac:	fa1f f888 	uxth.w	r8, r8
   114b0:	f7ff fac2 	bl	10a38 <__aeabi_uidiv>
   114b4:	4639      	mov	r1, r7
   114b6:	4604      	mov	r4, r0
   114b8:	4658      	mov	r0, fp
   114ba:	f7ff fbeb 	bl	10c94 <__aeabi_uidivmod>
   114be:	fb0a fa04 	mul.w	sl, sl, r4
   114c2:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   114c6:	45c2      	cmp	sl, r8
   114c8:	d906      	bls.n	114d8 <__udivdi3+0x160>
   114ca:	3c01      	subs	r4, #1
   114cc:	eb18 0805 	adds.w	r8, r8, r5
   114d0:	d202      	bcs.n	114d8 <__udivdi3+0x160>
   114d2:	45c2      	cmp	sl, r8
   114d4:	bf88      	it	hi
   114d6:	3c01      	subhi	r4, #1
   114d8:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   114dc:	e001      	b.n	114e2 <__udivdi3+0x16a>
   114de:	2600      	movs	r6, #0
   114e0:	4634      	mov	r4, r6
   114e2:	4631      	mov	r1, r6
   114e4:	4620      	mov	r0, r4
   114e6:	b003      	add	sp, #12
   114e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   114ec:	f1c6 0020 	rsb	r0, r6, #32
   114f0:	40b3      	lsls	r3, r6
   114f2:	fa32 f700 	lsrs.w	r7, r2, r0
   114f6:	fa21 fb00 	lsr.w	fp, r1, r0
   114fa:	431f      	orrs	r7, r3
   114fc:	fa14 f206 	lsls.w	r2, r4, r6
   11500:	fa28 f100 	lsr.w	r1, r8, r0
   11504:	4658      	mov	r0, fp
   11506:	ea4f 4a17 	mov.w	sl, r7, lsr #16
   1150a:	4311      	orrs	r1, r2
   1150c:	9100      	str	r1, [sp, #0]
   1150e:	4651      	mov	r1, sl
   11510:	b2bb      	uxth	r3, r7
   11512:	9301      	str	r3, [sp, #4]
   11514:	f7ff fa90 	bl	10a38 <__aeabi_uidiv>
   11518:	4651      	mov	r1, sl
   1151a:	40b5      	lsls	r5, r6
   1151c:	4681      	mov	r9, r0
   1151e:	4658      	mov	r0, fp
   11520:	f7ff fbb8 	bl	10c94 <__aeabi_uidivmod>
   11524:	9c01      	ldr	r4, [sp, #4]
   11526:	9800      	ldr	r0, [sp, #0]
   11528:	fb04 f309 	mul.w	r3, r4, r9
   1152c:	ea4f 4c10 	mov.w	ip, r0, lsr #16
   11530:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
   11534:	455b      	cmp	r3, fp
   11536:	d905      	bls.n	11544 <__udivdi3+0x1cc>
   11538:	eb1b 0b07 	adds.w	fp, fp, r7
   1153c:	f109 39ff 	add.w	r9, r9, #4294967295
   11540:	f0c0 808e 	bcc.w	11660 <__udivdi3+0x2e8>
   11544:	ebc3 0b0b 	rsb	fp, r3, fp
   11548:	4651      	mov	r1, sl
   1154a:	4658      	mov	r0, fp
   1154c:	f7ff fa74 	bl	10a38 <__aeabi_uidiv>
   11550:	4651      	mov	r1, sl
   11552:	4604      	mov	r4, r0
   11554:	4658      	mov	r0, fp
   11556:	f7ff fb9d 	bl	10c94 <__aeabi_uidivmod>
   1155a:	9801      	ldr	r0, [sp, #4]
   1155c:	9a00      	ldr	r2, [sp, #0]
   1155e:	fb00 f304 	mul.w	r3, r0, r4
   11562:	fa1f fc82 	uxth.w	ip, r2
   11566:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
   1156a:	4293      	cmp	r3, r2
   1156c:	d906      	bls.n	1157c <__udivdi3+0x204>
   1156e:	3c01      	subs	r4, #1
   11570:	19d2      	adds	r2, r2, r7
   11572:	d203      	bcs.n	1157c <__udivdi3+0x204>
   11574:	4293      	cmp	r3, r2
   11576:	d901      	bls.n	1157c <__udivdi3+0x204>
   11578:	19d2      	adds	r2, r2, r7
   1157a:	3c01      	subs	r4, #1
   1157c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   11580:	b2a8      	uxth	r0, r5
   11582:	1ad2      	subs	r2, r2, r3
   11584:	0c2d      	lsrs	r5, r5, #16
   11586:	fa1f fc84 	uxth.w	ip, r4
   1158a:	0c23      	lsrs	r3, r4, #16
   1158c:	fb00 f70c 	mul.w	r7, r0, ip
   11590:	fb00 fe03 	mul.w	lr, r0, r3
   11594:	fb05 e10c 	mla	r1, r5, ip, lr
   11598:	fb05 f503 	mul.w	r5, r5, r3
   1159c:	eb01 4117 	add.w	r1, r1, r7, lsr #16
   115a0:	458e      	cmp	lr, r1
   115a2:	bf88      	it	hi
   115a4:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
   115a8:	eb05 4511 	add.w	r5, r5, r1, lsr #16
   115ac:	42aa      	cmp	r2, r5
   115ae:	d310      	bcc.n	115d2 <__udivdi3+0x25a>
   115b0:	b2bf      	uxth	r7, r7
   115b2:	fa08 f606 	lsl.w	r6, r8, r6
   115b6:	eb07 4201 	add.w	r2, r7, r1, lsl #16
   115ba:	bf14      	ite	ne
   115bc:	f04f 0e00 	movne.w	lr, #0
   115c0:	f04f 0e01 	moveq.w	lr, #1
   115c4:	4296      	cmp	r6, r2
   115c6:	bf2c      	ite	cs
   115c8:	2600      	movcs	r6, #0
   115ca:	f00e 0601 	andcc.w	r6, lr, #1
   115ce:	2e00      	cmp	r6, #0
   115d0:	d087      	beq.n	114e2 <__udivdi3+0x16a>
   115d2:	3c01      	subs	r4, #1
   115d4:	2600      	movs	r6, #0
   115d6:	e784      	b.n	114e2 <__udivdi3+0x16a>
   115d8:	40b5      	lsls	r5, r6
   115da:	f1c6 0120 	rsb	r1, r6, #32
   115de:	fa24 f901 	lsr.w	r9, r4, r1
   115e2:	fa28 f201 	lsr.w	r2, r8, r1
   115e6:	0c2f      	lsrs	r7, r5, #16
   115e8:	40b4      	lsls	r4, r6
   115ea:	4639      	mov	r1, r7
   115ec:	4648      	mov	r0, r9
   115ee:	4322      	orrs	r2, r4
   115f0:	9200      	str	r2, [sp, #0]
   115f2:	f7ff fa21 	bl	10a38 <__aeabi_uidiv>
   115f6:	4639      	mov	r1, r7
   115f8:	fa1f fa85 	uxth.w	sl, r5
   115fc:	4683      	mov	fp, r0
   115fe:	4648      	mov	r0, r9
   11600:	f7ff fb48 	bl	10c94 <__aeabi_uidivmod>
   11604:	9b00      	ldr	r3, [sp, #0]
   11606:	0c1a      	lsrs	r2, r3, #16
   11608:	fb0a f30b 	mul.w	r3, sl, fp
   1160c:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
   11610:	42a3      	cmp	r3, r4
   11612:	d903      	bls.n	1161c <__udivdi3+0x2a4>
   11614:	1964      	adds	r4, r4, r5
   11616:	f10b 3bff 	add.w	fp, fp, #4294967295
   1161a:	d327      	bcc.n	1166c <__udivdi3+0x2f4>
   1161c:	1ae4      	subs	r4, r4, r3
   1161e:	4639      	mov	r1, r7
   11620:	4620      	mov	r0, r4
   11622:	f7ff fa09 	bl	10a38 <__aeabi_uidiv>
   11626:	4639      	mov	r1, r7
   11628:	4681      	mov	r9, r0
   1162a:	4620      	mov	r0, r4
   1162c:	f7ff fb32 	bl	10c94 <__aeabi_uidivmod>
   11630:	9800      	ldr	r0, [sp, #0]
   11632:	fb0a f309 	mul.w	r3, sl, r9
   11636:	fa1f fc80 	uxth.w	ip, r0
   1163a:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
   1163e:	42a3      	cmp	r3, r4
   11640:	d908      	bls.n	11654 <__udivdi3+0x2dc>
   11642:	1964      	adds	r4, r4, r5
   11644:	f109 39ff 	add.w	r9, r9, #4294967295
   11648:	d204      	bcs.n	11654 <__udivdi3+0x2dc>
   1164a:	42a3      	cmp	r3, r4
   1164c:	bf84      	itt	hi
   1164e:	f109 39ff 	addhi.w	r9, r9, #4294967295
   11652:	1964      	addhi	r4, r4, r5
   11654:	fa08 f806 	lsl.w	r8, r8, r6
   11658:	1ae4      	subs	r4, r4, r3
   1165a:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
   1165e:	e706      	b.n	1146e <__udivdi3+0xf6>
   11660:	455b      	cmp	r3, fp
   11662:	bf84      	itt	hi
   11664:	f109 39ff 	addhi.w	r9, r9, #4294967295
   11668:	44bb      	addhi	fp, r7
   1166a:	e76b      	b.n	11544 <__udivdi3+0x1cc>
   1166c:	42a3      	cmp	r3, r4
   1166e:	bf84      	itt	hi
   11670:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   11674:	1964      	addhi	r4, r4, r5
   11676:	e7d1      	b.n	1161c <__udivdi3+0x2a4>

00011678 <g_pwm_id_mask_lut>:
   11678:	0100 0402 1008 4020 0180 0402 1008 4020     ...... @...... @
   11688:	0080 0000                                   ....

0001168c <g_pwm_tach_id_mask_lut>:
   1168c:	0000 0001 0002 0004 0008 0010 0020 0040     ............ .@.
   1169c:	0080 0100 0200 0400 0800 1000 2000 4000     ............. .@
   116ac:	8000 0000                                   ....

000116b0 <g_pwm_posedge_offset_lut>:
   116b0:	0000 0000 0010 0000 0018 0000 0020 0000     ............ ...
   116c0:	0028 0000 0030 0000 0038 0000 0040 0000     (...0...8...@...
   116d0:	0048 0000 0050 0000 0058 0000 0060 0000     H...P...X...`...
   116e0:	0068 0000 0070 0000 0078 0000 0080 0000     h...p...x.......
   116f0:	0088 0000                                   ....

000116f4 <g_pwm_negedge_offset_lut>:
   116f4:	0000 0000 0014 0000 001c 0000 0024 0000     ............$...
   11704:	002c 0000 0034 0000 003c 0000 0044 0000     ,...4...<...D...
   11714:	004c 0000 0054 0000 005c 0000 0064 0000     L...T...\...d...
   11724:	006c 0000 0074 0000 007c 0000 0084 0000     l...t...|.......
   11734:	008c 0000                                   ....

00011738 <g_tachpulsedur_offset_lut>:
   11738:	0000 0000 00a4 0000 00a8 0000 00ac 0000     ................
   11748:	00b0 0000 00b4 0000 00b8 0000 00bc 0000     ................
   11758:	00c0 0000 00c4 0000 00c8 0000 00cc 0000     ................
   11768:	00d0 0000 00d4 0000 00d8 0000 00dc 0000     ................
   11778:	00e0 0000 4441 4443 7269 6365 4974 706e     ....ADCDirectInp
   11788:	7475 305f 0000 0000 6425 2520 2064 6425     ut_0....%d %d %d
   11798:	2520 2064 6425 2520 0064 0000 6f4a 5879      %d %d %d...JoyX
   117a8:	203a 3425 2c64 4a20 796f 3a59 2520 6434     : %4d, JoyY: %4d
   117b8:	202c 5843 203a 3425 2c64 4320 3a59 2520     , CX: %4d, CY: %
   117c8:	6434 202c 6946 6572 203a 6425 202c 7453     4d, Fire: %d, St
   117d8:	7261 3a74 2520 2c64 5220 6e61 6567 203a     art: %d, Range: 
   117e8:	6425 0d0a 0000 0000 2540 6434 2520 6434     %d......@%4d %4d
   117f8:	2520 6434 2520 6434 0000 0000                %4d %4d....

00011804 <g_ace_current_resistors>:
   11804:	0001 0001 0001 0001                         ........

0001180c <g_ace_external_varef_used>:
   1180c:	0000 0000                                   ....

00011810 <g_ace_channel_0_name>:
   11810:	4441 4443 7269 6365 4974 706e 7475 305f     ADCDirectInput_0
   11820:	0000 0000                                   ....

00011824 <g_ace_ppe_transforms_desc_table>:
   11824:	0010 0011 4000 0000                         .....@..

0001182c <g_ace_sse_proc_0_name>:
   1182c:	4441 3043 4d5f 4941 004e 0000               ADC0_MAIN...

00011838 <g_ace_sse_proc_0_sequence>:
   11838:	1705 1602 1200 0000                         ........

00011840 <g_ace_sse_proc_1_name>:
   11840:	4441 3143 4d5f 4941 004e 0000               ADC1_MAIN...

0001184c <g_ace_sse_proc_1_sequence>:
   1184c:	2705 2602 2551 24ca 0000 23ff 0000 23ff     .'.&Q%.$...#...#
   1185c:	0000 23ff 0000 23ff 0000 23ff 0000 23a3     ...#...#...#...#
   1186c:	0000 2005                                   ... 

00011870 <g_config_reg_lut>:
   11870:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
   11880:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
   11890:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
   118a0:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
   118b0:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
   118c0:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
   118d0:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
   118e0:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

000118f0 <g_gpio_irqn_lut>:
   118f0:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
   11900:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
   11910:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
   11920:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.

00011930 <channel_type_lut>:
   11930:	0000 0100 0002 0100 0002 0000 ff00 00ff     ................
   11940:	0000 0100 0002 0100 0002 0000 ff00 00ff     ................
   11950:	0000 0100 ff02 ffff 00ff 0000 ff00 00ff     ................

00011960 <channel_quad_lut>:
   11960:	00ff 0000 0100 0101 ff01 ffff ffff ffff     ................
   11970:	02ff 0202 0302 0303 ff03 ffff ffff ffff     ................
   11980:	04ff 0404 ff04 ffff ffff ffff ffff ffff     ................

00011990 <abps_channel_lut>:
   11990:	00ff ff00 01ff ff01 ffff ffff ffff ffff     ................
   119a0:	02ff ff02 03ff ff03 ffff ffff ffff ffff     ................
   119b0:	04ff ff04 ffff ffff ffff ffff ffff ffff     ................

000119c0 <abps_idx_lut>:
   119c0:	00ff ff01 02ff ff03 ffff ffff ffff ffff     ................
   119d0:	04ff ff05 06ff ff07 ffff ffff ffff ffff     ................
   119e0:	08ff ff09 ffff ffff ffff ffff ffff ffff     ................

000119f0 <apbs_gain_lut>:
   119f0:	080c 0204                                   ....

000119f4 <apbs_range>:
   119f4:	3c00 2800 1400 0a00                         .<.(....

000119fc <sse_pc_ctrl_lut>:
   119fc:	0048 4002 0088 4002 00c8 4002               H..@...@...@

00011a08 <sse_pc_lo_lut>:
   11a08:	0040 4002 0080 4002 00c0 4002               @..@...@...@

00011a14 <sse_pc_hi_lut>:
   11a14:	0044 4002 0084 4002 00c4 4002               D..@...@...@

00011a20 <p_mtd_data>:
   11a20:	0010 6008                                   ...`

00011a24 <C.24.3275>:
   11a24:	0006 0201 0003 0201 0403 0404 0604 0506     ................

00011a34 <C.36.3339>:
	...
   11a5c:	0001 0000 0002 0000 0003 0000 0000 0000     ................
	...

00011a74 <C.18.3185>:
   11a74:	4000 4000 0000 0000                         .@.@....

00011a7c <adc_status_reg_lut>:
   11a7c:	1000 4002 1004 4002 1008 4002               ...@...@...@

00011a88 <dac_ctrl_reg_lut>:
   11a88:	0060 4002 00a0 4002 00e0 4002               `..@...@...@

00011a94 <dac_enable_masks_lut>:
   11a94:	0010 0000 0020 0000 0040 0000               .... ...@...

00011aa0 <dac_byte01_reg_lut>:
   11aa0:	0500 4002 0504 4002 0508 4002               ...@...@...@

00011aac <dac_byte2_reg_lut>:
   11aac:	006c 4002 00ac 4002 00ec 4002               l..@...@...@

00011ab8 <p_mtd_data>:
   11ab8:	0010 6008                                   ...`

00011abc <comp_id_2_scb_lut>:
   11abc:	0000 0101 0202 0303 0404 0000               ............

00011ac8 <C.18.3510>:
   11ac8:	0200 0004                                   ....

00011acc <C.18.2576>:
   11acc:	0001 0000 0002 0000 0004 0000 0001 0000     ................
   11adc:	6548 7061 6120 646e 7320 6174 6b63 6320     Heap and stack c
   11aec:	6c6f 696c 6973 6e6f 000a 0000               ollision....

00011af8 <_global_impure_ptr>:
   11af8:	0070 2000 0043 0000                         p.. C...

00011b00 <blanks.3595>:
   11b00:	2020 2020 2020 2020 2020 2020 2020 2020                     

00011b10 <zeroes.3596>:
   11b10:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
   11b20:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
   11b30:	0000 0000 4e49 0046 6e69 0066 414e 004e     ....INF.inf.NAN.
   11b40:	616e 006e 3130 3332 3534 3736 3938 6261     nan.0123456789ab
   11b50:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
   11b60:	0030 0000                                   0...

00011b64 <basefix.3536>:
   11b64:	000a 0001 0002 0003 0004 0005 0006 0007     ................
   11b74:	0008 0009 000a 000b 000c 000d 000e 000f     ................
   11b84:	0010 0000 2565 646c 0000 0000               ....e%ld....

00011b90 <blanks.3577>:
   11b90:	2020 2020 2020 2020 2020 2020 2020 2020                     

00011ba0 <zeroes.3578>:
   11ba0:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00011bb0 <_ctype_>:
   11bb0:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
   11bc0:	2020 2020 2020 2020 2020 2020 2020 2020                     
   11bd0:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
   11be0:	0410 0404 0404 0404 0404 1004 1010 1010     ................
   11bf0:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
   11c00:	0101 0101 0101 0101 0101 0101 1010 1010     ................
   11c10:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
   11c20:	0202 0202 0202 0202 0202 0202 1010 1010     ................
   11c30:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...
   11cb4:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00011cc4 <__sf_fake_stdin>:
	...

00011ce4 <__sf_fake_stdout>:
	...

00011d04 <__sf_fake_stderr>:
	...

00011d24 <charset>:
   11d24:	1d5c 0001                                   \...

00011d28 <lconv>:
   11d28:	1d58 0001 1b30 0001 1b30 0001 1b30 0001     X...0...0...0...
   11d38:	1b30 0001 1b30 0001 1b30 0001 1b30 0001     0...0...0...0...
   11d48:	1b30 0001 1b30 0001 ffff ffff ffff ffff     0...0...........
   11d58:	002e 0000 5349 2d4f 3838 3935 312d 0000     ....ISO-8859-1..

00011d68 <__mprec_tens>:
   11d68:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
   11d78:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
   11d88:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
   11d98:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
   11da8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
   11db8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
   11dc8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
   11dd8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
   11de8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
   11df8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
   11e08:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
   11e18:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
   11e28:	9db4 79d9 7843 44ea                         ...yCx.D

00011e30 <p05.2463>:
   11e30:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

00011e40 <__mprec_bigtens>:
   11e40:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
   11e50:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
   11e60:	bf3c 7f73 4fdd 7515                         <.s..O.u

00011e68 <__mprec_tinytens>:
   11e68:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
   11e78:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
   11e88:	6f43 64ac 0628 0ac8                         Co.d(...

00011e90 <tinytens>:
   11e90:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
   11ea0:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
   11eb0:	6f43 64ac 0628 0e18 666e 0000 6e69 7469     Co.d(...nf..init
   11ec0:	0079 0000 6e61 0000 4241 4443 4645 0000     y...an..ABCDEF..
   11ed0:	6261 6463 6665 0000 3130 3332 3534 3736     abcdef..01234567
   11ee0:	3938 0000                                   89..

00011ee4 <_init>:
   11ee4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11ee6:	bf00      	nop
   11ee8:	bcf8      	pop	{r3, r4, r5, r6, r7}
   11eea:	bc08      	pop	{r3}
   11eec:	469e      	mov	lr, r3
   11eee:	4770      	bx	lr

00011ef0 <_fini>:
   11ef0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11ef2:	bf00      	nop
   11ef4:	bcf8      	pop	{r3, r4, r5, r6, r7}
   11ef6:	bc08      	pop	{r3}
   11ef8:	469e      	mov	lr, r3
   11efa:	4770      	bx	lr

00011efc <__frame_dummy_init_array_entry>:
   11efc:	0485 0000                                   ....

00011f00 <__do_global_dtors_aux_fini_array_entry>:
   11f00:	0471 0000                                   q...
