Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_aes128_ecb_behav xil_defaultlib.tb_aes128_ecb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.s_box
Compiling module xil_defaultlib.subword
Compiling module xil_defaultlib.kexp_word
Compiling module xil_defaultlib.aes128_key_expand
Compiling module xil_defaultlib.sub_byte_default
Compiling module xil_defaultlib.shiftrows
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.aes128_core
Compiling module xil_defaultlib.tb_aes128_ecb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_aes128_ecb_behav
