[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~interVox_Receiver|RWSmem",
    "duplicate":"~interVox_Receiver|interVox_Receiver/clockRec:clock_Recovery/BFR:RWSmem",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~interVox_Receiver|RWSmem_1",
    "duplicate":"~interVox_Receiver|interVox_Receiver/clockRec:clock_Recovery/BFR1:RWSmem",
    "index":0.16666666666666666
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~interVox_Receiver|edgeDetector",
    "duplicate":"~interVox_Receiver|interVox_Receiver/clockRec:clock_Recovery/DATAEDGE:edgeDetector",
    "index":0.3333333333333333
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~interVox_Receiver|edgeDetector_1",
    "duplicate":"~interVox_Receiver|interVox_Receiver/clockRec:clock_Recovery/CLKEDGE:edgeDetector",
    "index":0.5
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]