 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : multStore
Version: J-2014.09-SP2
Date   : Wed Dec 19 17:22:14 2018
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 r
  U708/Y (NOR2X6TS)                                       0.12       1.85 f
  U707/Y (NOR2X4TS)                                       0.11       1.96 r
  U1570/Y (AOI21X4TS)                                     0.13       2.09 f
  U549/Y (OAI21X2TS)                                      0.17       2.26 r
  U1593/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_6__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 r
  U708/Y (NOR2X6TS)                                       0.12       1.85 f
  U707/Y (NOR2X4TS)                                       0.11       1.96 r
  U1570/Y (AOI21X4TS)                                     0.13       2.09 f
  U722/Y (OAI21X2TS)                                      0.17       2.26 r
  U715/Y (XOR2X1TS)                                       0.18       2.43 r
  genblk1_6__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 r
  U1730/Y (XOR2X4TS)                                      0.20       1.46 r
  U1737/Y (XOR2X4TS)                                      0.22       1.68 r
  U1749/Y (NAND2X4TS)                                     0.15       1.82 f
  U1122/Y (OAI21X4TS)                                     0.16       1.99 r
  U1121/Y (AOI21X4TS)                                     0.10       2.09 f
  U1768/Y (OAI21X2TS)                                     0.17       2.26 r
  U1769/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_4__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 r
  U1730/Y (XOR2X4TS)                                      0.20       1.46 r
  U1737/Y (XOR2X4TS)                                      0.22       1.68 r
  U1749/Y (NAND2X4TS)                                     0.15       1.82 f
  U1122/Y (OAI21X4TS)                                     0.16       1.99 r
  U1121/Y (AOI21X4TS)                                     0.10       2.09 f
  U1753/Y (OAI21X2TS)                                     0.17       2.26 r
  U1760/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_4__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 r
  U1730/Y (XOR2X4TS)                                      0.20       1.46 r
  U1737/Y (XOR2X4TS)                                      0.22       1.68 r
  U1749/Y (NAND2X4TS)                                     0.15       1.82 f
  U1122/Y (OAI21X4TS)                                     0.16       1.99 r
  U1121/Y (AOI21X4TS)                                     0.10       2.09 f
  U1761/Y (OAI21X2TS)                                     0.17       2.26 r
  U1246/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_4__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 f
  U708/Y (NOR2X6TS)                                       0.14       1.87 r
  U707/Y (NOR2X4TS)                                       0.09       1.95 f
  U1570/Y (AOI21X4TS)                                     0.18       2.13 r
  U1688/Y (OAI21X2TS)                                     0.13       2.26 f
  U1694/Y (XNOR2X1TS)                                     0.15       2.41 r
  genblk1_6__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U1262/Y (NAND2X4TS)                                     0.09       0.59 f
  U1051/Y (XOR2X4TS)                                      0.14       0.73 r
  U1492/Y (XOR2X4TS)                                      0.21       0.94 r
  U1516/Y (XOR2X4TS)                                      0.27       1.21 r
  U1517/Y (XOR2X4TS)                                      0.19       1.40 r
  U1518/Y (XOR2X4TS)                                      0.28       1.69 r
  U1525/Y (NAND2X4TS)                                     0.15       1.84 f
  U1527/Y (OAI21X4TS)                                     0.15       1.98 r
  U1528/Y (AOI21X4TS)                                     0.10       2.09 f
  U513/Y (OAI21X2TS)                                      0.17       2.25 r
  U1631/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_2__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U1262/Y (NAND2X4TS)                                     0.09       0.59 f
  U1051/Y (XOR2X4TS)                                      0.14       0.73 r
  U1492/Y (XOR2X4TS)                                      0.21       0.94 r
  U1516/Y (XOR2X4TS)                                      0.27       1.21 r
  U1517/Y (XOR2X4TS)                                      0.19       1.40 r
  U1518/Y (XOR2X4TS)                                      0.28       1.69 r
  U1525/Y (NAND2X4TS)                                     0.15       1.84 f
  U1527/Y (OAI21X4TS)                                     0.15       1.98 r
  U1528/Y (AOI21X4TS)                                     0.10       2.09 f
  U1530/Y (OAI21X2TS)                                     0.17       2.25 r
  U1533/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_2__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U1262/Y (NAND2X4TS)                                     0.09       0.59 f
  U1051/Y (XOR2X4TS)                                      0.14       0.73 r
  U1492/Y (XOR2X4TS)                                      0.21       0.94 r
  U1516/Y (XOR2X4TS)                                      0.27       1.21 r
  U1517/Y (XOR2X4TS)                                      0.19       1.40 r
  U1518/Y (XOR2X4TS)                                      0.28       1.69 r
  U1525/Y (NAND2X4TS)                                     0.15       1.84 f
  U1527/Y (OAI21X4TS)                                     0.15       1.98 r
  U1528/Y (AOI21X4TS)                                     0.10       2.09 f
  U1027/Y (OAI21X2TS)                                     0.17       2.25 r
  U1064/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_2__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U1002/Y (AND2X8TS)                                      0.16       0.63 r
  U1645/Y (XOR2X4TS)                                      0.13       0.77 r
  U1646/Y (XOR2X4TS)                                      0.20       0.97 r
  U1222/Y (XOR2X4TS)                                      0.30       1.27 r
  U1663/Y (XOR2X4TS)                                      0.23       1.50 r
  U652/Y (XOR2X4TS)                                       0.22       1.73 f
  U530/Y (NOR2X6TS)                                       0.13       1.86 r
  U736/Y (NOR2X4TS)                                       0.08       1.93 f
  U1674/Y (AOI21X4TS)                                     0.20       2.13 r
  U1970/Y (OAI21X2TS)                                     0.14       2.27 f
  U565/Y (XOR2X1TS)                                       0.15       2.43 r
  genblk1_1__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U1002/Y (AND2X8TS)                                      0.16       0.63 r
  U1645/Y (XOR2X4TS)                                      0.13       0.77 r
  U1646/Y (XOR2X4TS)                                      0.20       0.97 r
  U1222/Y (XOR2X4TS)                                      0.30       1.27 r
  U1663/Y (XOR2X4TS)                                      0.23       1.50 r
  U652/Y (XOR2X4TS)                                       0.22       1.73 f
  U530/Y (NOR2X6TS)                                       0.13       1.86 r
  U736/Y (NOR2X4TS)                                       0.08       1.93 f
  U1674/Y (AOI21X4TS)                                     0.20       2.13 r
  U1945/Y (OAI21X2TS)                                     0.14       2.27 f
  U566/Y (XOR2X1TS)                                       0.15       2.43 r
  genblk1_1__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U311/Y (INVX6TS)                                        0.09       0.57 f
  U269/Y (NOR2X4TS)                                       0.14       0.70 r
  U1169/S (ADDFHX4TS)                                     0.53       1.23 r
  U523/Y (OAI21X4TS)                                      0.09       1.33 f
  U522/Y (OAI2BB1X4TS)                                    0.10       1.43 r
  U1299/Y (XOR2X4TS)                                      0.24       1.67 r
  U1897/Y (NAND2X4TS)                                     0.15       1.82 f
  U479/Y (OAI21X4TS)                                      0.16       1.98 r
  U478/Y (AOI21X4TS)                                      0.10       2.09 f
  U1905/Y (OAI21X2TS)                                     0.17       2.25 r
  U1909/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_3__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U311/Y (INVX6TS)                                        0.09       0.57 f
  U269/Y (NOR2X4TS)                                       0.14       0.70 r
  U1169/S (ADDFHX4TS)                                     0.53       1.23 r
  U523/Y (OAI21X4TS)                                      0.09       1.33 f
  U522/Y (OAI2BB1X4TS)                                    0.10       1.43 r
  U1299/Y (XOR2X4TS)                                      0.24       1.67 r
  U1897/Y (NAND2X4TS)                                     0.15       1.82 f
  U479/Y (OAI21X4TS)                                      0.16       1.98 r
  U478/Y (AOI21X4TS)                                      0.10       2.09 f
  U1900/Y (OAI21X2TS)                                     0.17       2.25 r
  U1904/Y (XOR2X1TS)                                      0.18       2.43 r
  genblk1_3__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U659/Y (BUFX12TS)                                       0.15       0.45 r
  U658/Y (INVX8TS)                                        0.06       0.52 f
  U675/Y (NOR2X6TS)                                       0.11       0.63 r
  U1239/S (ADDFHX2TS)                                     0.54       1.17 f
  U1146/Y (OAI21X4TS)                                     0.16       1.33 r
  U377/Y (OAI2BB1X2TS)                                    0.14       1.47 f
  U1919/Y (XOR2X4TS)                                      0.22       1.69 r
  U1921/Y (NAND2X4TS)                                     0.13       1.82 f
  U556/Y (OAI21X4TS)                                      0.16       1.98 r
  U586/Y (AOI21X4TS)                                      0.10       2.08 f
  U591/Y (OAI21X2TS)                                      0.17       2.25 r
  U590/Y (XOR2X1TS)                                       0.18       2.42 r
  genblk1_0__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U659/Y (BUFX12TS)                                       0.15       0.45 r
  U658/Y (INVX8TS)                                        0.06       0.52 f
  U675/Y (NOR2X6TS)                                       0.11       0.63 r
  U1239/S (ADDFHX2TS)                                     0.54       1.17 f
  U1146/Y (OAI21X4TS)                                     0.16       1.33 r
  U377/Y (OAI2BB1X2TS)                                    0.14       1.47 f
  U1919/Y (XOR2X4TS)                                      0.22       1.69 r
  U1921/Y (NAND2X4TS)                                     0.13       1.82 f
  U556/Y (OAI21X4TS)                                      0.16       1.98 r
  U586/Y (AOI21X4TS)                                      0.10       2.08 f
  U561/Y (OAI21X2TS)                                      0.17       2.25 r
  U1989/Y (XOR2X1TS)                                      0.18       2.42 r
  genblk1_0__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U659/Y (BUFX12TS)                                       0.15       0.45 r
  U658/Y (INVX8TS)                                        0.06       0.52 f
  U675/Y (NOR2X6TS)                                       0.11       0.63 r
  U1239/S (ADDFHX2TS)                                     0.54       1.17 f
  U1146/Y (OAI21X4TS)                                     0.16       1.33 r
  U377/Y (OAI2BB1X2TS)                                    0.14       1.47 f
  U1919/Y (XOR2X4TS)                                      0.22       1.69 r
  U1921/Y (NAND2X4TS)                                     0.13       1.82 f
  U556/Y (OAI21X4TS)                                      0.16       1.98 r
  U586/Y (AOI21X4TS)                                      0.10       2.08 f
  U503/Y (OAI21X2TS)                                      0.17       2.25 r
  U544/Y (XOR2X1TS)                                       0.18       2.42 r
  genblk1_0__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U529/Y (INVX6TS)                                        0.09       0.49 r
  U813/Y (NAND2X2TS)                                      0.11       0.60 f
  U487/Y (CLKINVX6TS)                                     0.08       0.68 r
  U1011/Y (XOR2X4TS)                                      0.19       0.87 r
  U1010/Y (XOR2X4TS)                                      0.20       1.08 r
  U206/Y (OAI2BB1X2TS)                                    0.17       1.25 f
  U893/Y (NAND2X4TS)                                      0.12       1.37 r
  U774/Y (XNOR2X4TS)                                      0.16       1.53 r
  U773/Y (XOR2X4TS)                                       0.22       1.75 r
  U1007/Y (NAND2X4TS)                                     0.15       1.89 f
  U1951/Y (OAI21X4TS)                                     0.15       2.04 r
  U519/Y (AOI21X2TS)                                      0.12       2.16 f
  U518/Y (OAI21X2TS)                                      0.09       2.25 r
  U1149/Y (XOR2X1TS)                                      0.18       2.42 r
  genblk1_7__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U743/Y (NAND2X2TS)                                      0.12       0.62 f
  U279/Y (INVX2TS)                                        0.09       0.71 r
  U266/Y (AND2X4TS)                                       0.18       0.89 r
  U1999/Y (XOR2X4TS)                                      0.25       1.14 r
  U1247/Y (OAI2BB1X4TS)                                   0.31       1.46 r
  U2020/Y (XOR2X4TS)                                      0.22       1.68 r
  U2021/Y (NAND2X4TS)                                     0.13       1.81 f
  U1108/Y (OAI21X4TS)                                     0.16       1.97 r
  U2024/Y (AOI21X4TS)                                     0.11       2.08 f
  U392/Y (OAI21X2TS)                                      0.17       2.25 r
  U391/Y (XOR2X1TS)                                       0.18       2.42 r
  genblk1_8__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U762/Y (AND2X4TS)                                       0.19       0.66 r
  U1057/CO (ADDFHX4TS)                                    0.48       1.14 r
  U1058/Y (INVX2TS)                                       0.09       1.23 f
  U769/Y (XNOR2X4TS)                                      0.23       1.46 r
  U768/Y (XOR2X4TS)                                       0.21       1.67 r
  U1434/Y (NAND2X4TS)                                     0.13       1.80 f
  U470/Y (OAI21X4TS)                                      0.16       1.97 r
  U1802/Y (AOI21X4TS)                                     0.10       2.07 f
  U389/Y (OAI21X2TS)                                      0.16       2.23 r
  U388/Y (XNOR2X1TS)                                      0.17       2.41 r
  genblk1_9__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U311/Y (INVX6TS)                                        0.09       0.57 f
  U1248/Y (NOR2X8TS)                                      0.13       0.69 r
  U599/Y (XOR2X4TS)                                       0.22       0.91 r
  U598/Y (XNOR2X4TS)                                      0.24       1.15 r
  U1000/Y (XOR2X4TS)                                      0.29       1.44 r
  U609/Y (XOR2X4TS)                                       0.28       1.72 r
  U608/Y (NAND2X4TS)                                      0.15       1.87 f
  U2034/Y (OAI21X4TS)                                     0.18       2.05 r
  U2122/Y (AOI21X4TS)                                     0.12       2.17 f
  U472/Y (OAI21X2TS)                                      0.08       2.25 r
  U402/Y (XOR2X1TS)                                       0.18       2.42 r
  genblk1_5__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U345/Y (NAND2X4TS)                                      0.09       0.60 f
  U871/Y (INVX3TS)                                        0.09       0.68 r
  U569/Y (NAND2X4TS)                                      0.07       0.76 f
  U570/Y (CLKINVX6TS)                                     0.06       0.82 r
  U1238/S (ADDFHX2TS)                                     0.35       1.16 r
  U170/Y (XOR2X2TS)                                       0.19       1.36 r
  U1931/Y (XOR2X4TS)                                      0.24       1.59 r
  U1295/Y (NOR2X4TS)                                      0.13       1.72 f
  U1294/Y (OAI21X4TS)                                     0.17       1.89 r
  U1932/Y (INVX2TS)                                       0.12       2.01 f
  U1390/Y (OAI21X2TS)                                     0.13       2.14 r
  U1389/Y (XNOR2X1TS)                                     0.22       2.37 f
  genblk1_0__mac_S_reg_5_/D (DFFSRX4TS)                   0.00       2.37 f
  data arrival time                                                  2.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U529/Y (INVX6TS)                                        0.09       0.49 r
  U813/Y (NAND2X2TS)                                      0.11       0.60 f
  U487/Y (CLKINVX6TS)                                     0.08       0.68 r
  U1011/Y (XOR2X4TS)                                      0.19       0.87 r
  U1010/Y (XOR2X4TS)                                      0.20       1.08 r
  U1830/Y (XOR2X4TS)                                      0.27       1.35 r
  U1831/Y (XOR2X4TS)                                      0.29       1.64 r
  U1101/Y (NOR2X6TS)                                      0.14       1.79 f
  U979/Y (OAI21X4TS)                                      0.16       1.94 r
  U978/Y (AOI21X4TS)                                      0.10       2.04 f
  U400/Y (OAI21X1TS)                                      0.19       2.23 r
  U399/Y (XOR2X1TS)                                       0.19       2.42 r
  genblk1_7__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U406/Y (INVX8TS)                                        0.08       0.43 f
  U473/Y (INVX6TS)                                        0.08       0.52 r
  U474/Y (NAND2X6TS)                                      0.08       0.59 f
  U385/Y (NOR2X2TS)                                       0.16       0.75 r
  U1057/S (ADDFHX4TS)                                     0.41       1.16 f
  U210/Y (XOR2X2TS)                                       0.18       1.34 r
  U1141/Y (XOR2X4TS)                                      0.23       1.57 r
  U496/Y (INVX4TS)                                        0.12       1.68 f
  U497/Y (NAND2X4TS)                                      0.08       1.76 r
  U1427/Y (NAND2X4TS)                                     0.08       1.84 f
  U775/Y (NAND2X4TS)                                      0.09       1.93 r
  U129/Y (INVX2TS)                                        0.08       2.01 f
  U1282/Y (OAI21X2TS)                                     0.13       2.14 r
  U703/Y (XNOR2X1TS)                                      0.22       2.37 f
  genblk1_9__mac_S_reg_5_/D (DFFSRX4TS)                   0.00       2.37 f
  data arrival time                                                  2.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U1002/Y (AND2X8TS)                                      0.16       0.63 r
  U1645/Y (XOR2X4TS)                                      0.13       0.77 r
  U1646/Y (XOR2X4TS)                                      0.20       0.97 r
  U1222/Y (XOR2X4TS)                                      0.30       1.27 r
  U1663/Y (XOR2X4TS)                                      0.23       1.50 r
  U652/Y (XOR2X4TS)                                       0.22       1.73 f
  U530/Y (NOR2X6TS)                                       0.13       1.86 r
  U736/Y (NOR2X4TS)                                       0.08       1.93 f
  U1674/Y (AOI21X4TS)                                     0.20       2.13 r
  U2079/Y (XOR2X1TS)                                      0.29       2.42 r
  genblk1_1__mac_S_reg_6_/D (DFFSRHQX4TS)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U406/Y (INVX8TS)                                        0.08       0.43 f
  U452/Y (INVX6TS)                                        0.08       0.51 r
  U320/Y (AND2X4TS)                                       0.21       0.72 r
  U1605/Y (XOR2X4TS)                                      0.23       0.95 r
  U1090/Y (OAI2BB1X4TS)                                   0.29       1.23 r
  U1089/Y (OAI21X4TS)                                     0.10       1.33 f
  U602/Y (OAI2BB1X4TS)                                    0.10       1.43 r
  U601/Y (XOR2X4TS)                                       0.24       1.68 r
  U1624/Y (NAND2X4TS)                                     0.15       1.83 f
  U1626/Y (OAI21X4TS)                                     0.14       1.97 r
  U604/Y (AOI21X4TS)                                      0.10       2.08 f
  U603/Y (OAI21X2TS)                                      0.17       2.24 r
  U2038/Y (XOR2X1TS)                                      0.18       2.42 r
  genblk1_5__mac_S_reg_8_/D (DFFSRHQX4TS)                 0.00       2.42 r
  data arrival time                                                  2.42

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U529/Y (INVX6TS)                                        0.09       0.49 r
  U814/Y (NAND2X4TS)                                      0.08       0.58 f
  U407/Y (CLKINVX6TS)                                     0.07       0.65 r
  U1020/Y (XOR2X4TS)                                      0.19       0.84 r
  U1913/Y (XOR2X4TS)                                      0.20       1.04 r
  U1313/Y (NAND2X2TS)                                     0.15       1.20 f
  U1018/Y (NAND2X4TS)                                     0.10       1.30 r
  U1041/Y (XOR2X4TS)                                      0.14       1.44 r
  U1940/Y (XOR2X4TS)                                      0.22       1.66 f
  U557/Y (NOR2X8TS)                                       0.16       1.82 r
  U556/Y (OAI21X4TS)                                      0.11       1.93 f
  U586/Y (AOI21X4TS)                                      0.17       2.10 r
  U2067/Y (XOR2X1TS)                                      0.26       2.36 r
  genblk1_0__mac_S_reg_6_/D (DFFSRX4TS)                   0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_6_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.41       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U684/Y (INVX4TS)                                        0.11       0.41 f
  U477/Y (INVX6TS)                                        0.11       0.52 r
  U1777/Y (NAND2X2TS)                                     0.12       0.64 f
  U1210/Y (XOR2X2TS)                                      0.26       0.89 r
  U1778/Y (XOR2X4TS)                                      0.24       1.13 r
  U1779/Y (XOR2X4TS)                                      0.29       1.42 r
  U1780/Y (XOR2X4TS)                                      0.28       1.70 f
  U1783/Y (NOR2X2TS)                                      0.23       1.93 r
  U765/Y (CLKINVX1TS)                                     0.16       2.10 f
  U1378/Y (NAND2X1TS)                                     0.11       2.20 r
  U2163/Y (XOR2X1TS)                                      0.22       2.43 f
  genblk1_9__mac_S_reg_6_/D (DFFSRHQX2TS)                 0.00       2.43 f
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       1.00 r
  library setup time                                     -0.34       0.66
  data required time                                                 0.66
  --------------------------------------------------------------------------
  data required time                                                 0.66
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U659/Y (BUFX12TS)                                       0.15       0.45 r
  U658/Y (INVX8TS)                                        0.06       0.52 f
  U1317/Y (BUFX8TS)                                       0.15       0.67 f
  U1316/Y (NOR2X4TS)                                      0.12       0.78 r
  U197/Y (XOR2X2TS)                                       0.20       0.98 r
  U1837/Y (NOR2X2TS)                                      0.15       1.13 f
  U1839/Y (OAI21X1TS)                                     0.32       1.45 r
  U1841/Y (AOI21X4TS)                                     0.23       1.68 f
  U1842/Y (OAI21X4TS)                                     0.18       1.87 r
  U1866/Y (INVX2TS)                                       0.10       1.97 f
  U1384/Y (OAI21X1TS)                                     0.15       2.12 r
  U1254/Y (XNOR2X1TS)                                     0.24       2.36 f
  genblk1_7__mac_S_reg_5_/D (DFFSRX4TS)                   0.00       2.36 f
  data arrival time                                                  2.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U684/Y (INVX4TS)                                        0.11       0.41 f
  U477/Y (INVX6TS)                                        0.11       0.52 r
  U1777/Y (NAND2X2TS)                                     0.12       0.64 f
  U1335/Y (INVX2TS)                                       0.15       0.78 r
  U1788/Y (NAND2X4TS)                                     0.12       0.90 f
  U1789/Y (NAND2X4TS)                                     0.09       0.99 r
  U1790/Y (NAND2BX4TS)                                    0.09       1.08 f
  U1791/Y (XOR2X4TS)                                      0.21       1.29 r
  U1792/Y (XOR2X4TS)                                      0.20       1.49 r
  U1794/Y (XNOR2X4TS)                                     0.24       1.73 r
  U1116/Y (NOR2X8TS)                                      0.15       1.88 f
  U1115/Y (NOR2X4TS)                                      0.13       2.01 r
  U1799/Y (NAND2X2TS)                                     0.10       2.11 f
  U1804/Y (OAI21X2TS)                                     0.13       2.24 r
  U469/Y (XOR2X1TS)                                       0.18       2.41 r
  genblk1_9__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 f
  U650/Y (CLKBUFX2TS)                                     0.21       1.46 f
  U1124/Y (OAI2BB1X4TS)                                   0.22       1.67 f
  U1209/Y (NOR2X6TS)                                      0.16       1.83 r
  U1122/Y (OAI21X4TS)                                     0.12       1.96 f
  U1121/Y (AOI21X4TS)                                     0.17       2.12 r
  U1865/Y (XOR2X1TS)                                      0.26       2.39 r
  genblk1_4__mac_S_reg_6_/D (DFFSRHQX2TS)                 0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[3] (in)                                        0.03       0.08 f
  U778/Y (BUFX6TS)                                        0.19       0.28 f
  U649/Y (BUFX12TS)                                       0.18       0.46 f
  U430/Y (INVX12TS)                                       0.10       0.56 r
  U578/Y (INVX8TS)                                        0.07       0.63 f
  U959/Y (NAND2X4TS)                                      0.07       0.70 r
  U424/Y (CLKINVX6TS)                                     0.08       0.77 f
  U749/Y (XOR2X4TS)                                       0.13       0.90 r
  U1664/Y (XOR2X4TS)                                      0.23       1.13 r
  U393/Y (XOR2X4TS)                                       0.22       1.36 r
  U1005/Y (XOR2X4TS)                                      0.21       1.56 r
  U789/Y (NOR2X4TS)                                       0.12       1.68 f
  U134/Y (OAI21X2TS)                                      0.22       1.90 r
  U1946/Y (INVX2TS)                                       0.15       2.05 f
  U1289/Y (OAI21X1TS)                                     0.16       2.21 r
  U1367/Y (XNOR2X1TS)                                     0.19       2.40 r
  genblk1_1__mac_S_reg_5_/D (DFFSRHQX4TS)                 0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U529/Y (INVX6TS)                                        0.09       0.49 r
  U813/Y (NAND2X2TS)                                      0.11       0.60 f
  U487/Y (CLKINVX6TS)                                     0.08       0.68 r
  U1011/Y (XOR2X4TS)                                      0.19       0.87 r
  U1010/Y (XOR2X4TS)                                      0.20       1.08 r
  U206/Y (OAI2BB1X2TS)                                    0.17       1.25 f
  U893/Y (NAND2X4TS)                                      0.12       1.37 r
  U774/Y (XNOR2X4TS)                                      0.16       1.53 r
  U773/Y (XOR2X4TS)                                       0.22       1.75 r
  U1007/Y (NAND2X4TS)                                     0.15       1.89 f
  U422/Y (BUFX3TS)                                        0.18       2.08 f
  U884/Y (NAND2BX2TS)                                     0.08       2.15 r
  U751/Y (XOR2X1TS)                                       0.21       2.36 f
  genblk1_7__mac_S_reg_6_/D (DFFSRX4TS)                   0.00       2.36 f
  data arrival time                                                  2.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_6_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U762/Y (AND2X4TS)                                       0.19       0.66 r
  U1057/CO (ADDFHX4TS)                                    0.48       1.14 r
  U1058/Y (INVX2TS)                                       0.09       1.23 f
  U769/Y (XNOR2X4TS)                                      0.23       1.46 r
  U768/Y (XOR2X4TS)                                       0.21       1.67 r
  U1434/Y (NAND2X4TS)                                     0.13       1.80 f
  U470/Y (OAI21X4TS)                                      0.16       1.97 r
  U1802/Y (AOI21X4TS)                                     0.10       2.07 f
  U1140/Y (OAI21X2TS)                                     0.17       2.24 r
  U468/Y (XOR2X1TS)                                       0.18       2.41 r
  genblk1_9__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[2] (in)                                        0.04       0.09 r
  U520/Y (INVX2TS)                                        0.12       0.21 f
  U548/Y (INVX6TS)                                        0.11       0.32 r
  U693/Y (BUFX8TS)                                        0.18       0.50 r
  U463/Y (INVX6TS)                                        0.11       0.61 f
  U1120/Y (NOR2X8TS)                                      0.10       0.72 r
  U1118/Y (AND2X8TS)                                      0.17       0.89 r
  U663/Y (XNOR2X4TS)                                      0.13       1.02 r
  U1996/Y (XNOR2X4TS)                                     0.22       1.24 f
  U183/Y (BUFX6TS)                                        0.19       1.43 f
  U2003/Y (OAI21X4TS)                                     0.13       1.56 r
  U1076/Y (OAI2BB1X4TS)                                   0.13       1.69 f
  U1074/Y (NOR2X8TS)                                      0.13       1.81 r
  U1108/Y (OAI21X4TS)                                     0.11       1.92 f
  U2024/Y (AOI21X4TS)                                     0.19       2.11 r
  U2031/Y (XOR2X1TS)                                      0.28       2.39 r
  genblk1_8__mac_S_reg_6_/D (DFFSRHQX2TS)                 0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U688/Y (AND2X8TS)                                       0.18       0.67 f
  U524/Y (XNOR2X4TS)                                      0.16       0.82 f
  U415/Y (OAI21X2TS)                                      0.19       1.01 r
  U175/Y (OAI2BB1X4TS)                                    0.15       1.16 f
  U523/Y (OAI21X4TS)                                      0.15       1.30 r
  U522/Y (OAI2BB1X4TS)                                    0.11       1.42 f
  U413/Y (OAI21X2TS)                                      0.11       1.53 r
  U1896/Y (OAI2BB1X4TS)                                   0.15       1.68 f
  U456/Y (NOR2X8TS)                                       0.15       1.83 r
  U479/Y (OAI21X4TS)                                      0.12       1.95 f
  U478/Y (AOI21X4TS)                                      0.17       2.12 r
  U2094/Y (XOR2X1TS)                                      0.27       2.38 r
  genblk1_3__mac_S_reg_6_/D (DFFSRHQX2TS)                 0.00       2.38 r
  data arrival time                                                  2.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U1044/Y (INVX4TS)                                       0.10       0.60 f
  U295/Y (OR2X4TS)                                        0.25       0.85 f
  U378/Y (OAI21X4TS)                                      0.09       0.94 r
  U2027/Y (OAI2BB1X4TS)                                   0.12       1.06 f
  U759/Y (XNOR2X4TS)                                      0.15       1.21 r
  U758/Y (XNOR2X4TS)                                      0.22       1.43 f
  U163/Y (OAI21X2TS)                                      0.19       1.62 r
  U2046/Y (OAI2BB1X4TS)                                   0.14       1.76 f
  U1204/Y (NOR2X6TS)                                      0.16       1.92 r
  U624/Y (OAI21X4TS)                                      0.13       2.04 f
  U623/Y (AOI21X4TS)                                      0.16       2.20 r
  U1125/Y (OAI21X4TS)                                     0.11       2.31 f
  U1126/Y (XOR2X4TS)                                      0.12       2.44 r
  genblk1_8__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.44 r
  data arrival time                                                  2.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -2.44
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[1] (in)                                        0.05       0.10 f
  U465/Y (INVX4TS)                                        0.14       0.24 r
  U396/Y (INVX6TS)                                        0.09       0.33 f
  U368/Y (BUFX6TS)                                        0.16       0.49 f
  U840/Y (AND2X4TS)                                       0.18       0.67 f
  U1491/Y (AND2X8TS)                                      0.16       0.83 f
  U1515/Y (XOR2X4TS)                                      0.14       0.97 r
  U790/Y (XOR2X1TS)                                       0.28       1.25 f
  U554/Y (INVX1TS)                                        0.12       1.37 r
  U1520/Y (OAI2BB1X4TS)                                   0.21       1.58 r
  U1521/Y (OAI2BB1X4TS)                                   0.12       1.70 f
  U1523/Y (NOR2X8TS)                                      0.13       1.83 r
  U1527/Y (OAI21X4TS)                                     0.12       1.95 f
  U1528/Y (AOI21X4TS)                                     0.17       2.12 r
  U1871/Y (XOR2X1TS)                                      0.26       2.38 r
  genblk1_2__mac_S_reg_6_/D (DFFSRHQX2TS)                 0.00       2.38 r
  data arrival time                                                  2.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U649/Y (BUFX12TS)                                       0.18       0.49 r
  U430/Y (INVX12TS)                                       0.08       0.57 f
  U514/Y (INVX12TS)                                       0.06       0.63 r
  U326/Y (NAND2X6TS)                                      0.07       0.70 f
  U1638/Y (XOR2X4TS)                                      0.19       0.89 r
  U1640/Y (XNOR2X4TS)                                     0.21       1.11 f
  U1288/Y (OAI21X2TS)                                     0.13       1.24 r
  U713/Y (OAI2BB1X2TS)                                    0.15       1.38 f
  U1641/Y (XOR2X4TS)                                      0.15       1.54 r
  U1644/Y (XOR2X4TS)                                      0.21       1.75 r
  U1675/Y (NAND2X4TS)                                     0.16       1.91 f
  U1677/Y (OAI21X4TS)                                     0.17       2.07 r
  U581/Y (AOI21X4TS)                                      0.13       2.20 f
  U629/Y (OAI21X4TS)                                      0.09       2.29 r
  U630/Y (XOR2X4TS)                                       0.15       2.43 r
  genblk1_1__mac_S_reg_9_/D (DFFSRHQX4TS)                 0.00       2.43 r
  data arrival time                                                  2.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.32       0.68
  data required time                                                 0.68
  --------------------------------------------------------------------------
  data required time                                                 0.68
  data arrival time                                                 -2.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1549/Y (XOR2X4TS)                                      0.23       1.73 f
  U708/Y (NOR2X6TS)                                       0.14       1.87 r
  U707/Y (NOR2X4TS)                                       0.09       1.95 f
  U1570/Y (AOI21X4TS)                                     0.18       2.13 r
  U1974/Y (XOR2X1TS)                                      0.27       2.41 r
  genblk1_6__mac_S_reg_6_/D (DFFSRHQX4TS)                 0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[2] (in)                                        0.04       0.09 r
  U520/Y (INVX2TS)                                        0.12       0.21 f
  U548/Y (INVX6TS)                                        0.11       0.32 r
  U693/Y (BUFX8TS)                                        0.18       0.50 r
  U463/Y (INVX6TS)                                        0.11       0.61 f
  U1120/Y (NOR2X8TS)                                      0.10       0.72 r
  U1118/Y (AND2X8TS)                                      0.17       0.89 r
  U663/Y (XNOR2X4TS)                                      0.13       1.02 r
  U1996/Y (XNOR2X4TS)                                     0.22       1.24 f
  U183/Y (BUFX6TS)                                        0.19       1.43 f
  U2003/Y (OAI21X4TS)                                     0.13       1.56 r
  U1076/Y (OAI2BB1X4TS)                                   0.13       1.69 f
  U1074/Y (NOR2X8TS)                                      0.13       1.81 r
  U1108/Y (OAI21X4TS)                                     0.11       1.92 f
  U2024/Y (AOI21X4TS)                                     0.19       2.11 r
  U2045/Y (OAI21X2TS)                                     0.14       2.25 f
  U380/Y (XOR2X1TS)                                       0.15       2.41 r
  genblk1_8__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U311/Y (INVX6TS)                                        0.09       0.57 f
  U269/Y (NOR2X4TS)                                       0.14       0.70 r
  U1169/S (ADDFHX4TS)                                     0.53       1.23 r
  U523/Y (OAI21X4TS)                                      0.09       1.33 f
  U522/Y (OAI2BB1X4TS)                                    0.10       1.43 r
  U1299/Y (XOR2X4TS)                                      0.24       1.67 r
  U1897/Y (NAND2X4TS)                                     0.15       1.82 f
  U479/Y (OAI21X4TS)                                      0.16       1.98 r
  U478/Y (AOI21X4TS)                                      0.10       2.09 f
  U2062/Y (OAI21X2TS)                                     0.15       2.23 r
  U398/Y (XOR2X1TS)                                       0.18       2.41 r
  genblk1_3__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.41 r
  data arrival time                                                  2.41

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U642/Y (BUFX6TS)                                        0.15       0.46 r
  U991/Y (INVX4TS)                                        0.09       0.55 f
  U332/Y (NOR2X1TS)                                       0.19       0.74 r
  U1266/Y (AND2X4TS)                                      0.26       0.99 r
  U1052/Y (XOR2X4TS)                                      0.15       1.14 r
  U1612/Y (XOR2X4TS)                                      0.20       1.34 f
  U1613/Y (OR2X4TS)                                       0.26       1.60 f
  U1621/Y (AOI21X4TS)                                     0.17       1.77 r
  U1623/Y (OAI21X4TS)                                     0.15       1.92 f
  U604/Y (AOI21X4TS)                                      0.19       2.11 r
  U1629/Y (XNOR2X1TS)                                     0.28       2.39 r
  genblk1_5__mac_S_reg_6_/D (DFFSRHQX4TS)                 0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U743/Y (NAND2X2TS)                                      0.12       0.62 f
  U279/Y (INVX2TS)                                        0.09       0.71 r
  U266/Y (AND2X4TS)                                       0.18       0.89 r
  U1999/Y (XOR2X4TS)                                      0.25       1.14 r
  U1247/Y (OAI2BB1X4TS)                                   0.31       1.46 r
  U2020/Y (XOR2X4TS)                                      0.22       1.68 r
  U2021/Y (NAND2X4TS)                                     0.13       1.81 f
  U2149/Y (CLKBUFX2TS)                                    0.21       2.01 f
  U375/Y (NAND2X1TS)                                      0.11       2.12 r
  U2151/Y (XOR2X1TS)                                      0.22       2.34 r
  genblk1_8__mac_S_reg_4_/D (DFFSRX4TS)                   0.00       2.34 r
  data arrival time                                                  2.34

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.41       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U529/Y (INVX6TS)                                        0.09       0.49 r
  U813/Y (NAND2X2TS)                                      0.11       0.60 f
  U487/Y (CLKINVX6TS)                                     0.08       0.68 r
  U1011/Y (XOR2X4TS)                                      0.19       0.87 r
  U1010/Y (XOR2X4TS)                                      0.20       1.08 r
  U1830/Y (XOR2X4TS)                                      0.27       1.35 r
  U1831/Y (XOR2X4TS)                                      0.29       1.64 r
  U1101/Y (NOR2X6TS)                                      0.14       1.79 f
  U979/Y (OAI21X4TS)                                      0.16       1.94 r
  U978/Y (AOI21X4TS)                                      0.10       2.04 f
  U681/Y (OAI21X1TS)                                      0.17       2.21 r
  U1102/Y (XOR2X1TS)                                      0.19       2.40 r
  genblk1_7__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U642/Y (BUFX6TS)                                        0.15       0.46 r
  U991/Y (INVX4TS)                                        0.09       0.55 f
  U332/Y (NOR2X1TS)                                       0.19       0.74 r
  U1266/Y (AND2X4TS)                                      0.26       0.99 r
  U1052/Y (XOR2X4TS)                                      0.15       1.14 r
  U1612/Y (XOR2X4TS)                                      0.20       1.34 f
  U1613/Y (OR2X4TS)                                       0.26       1.60 f
  U1621/Y (AOI21X4TS)                                     0.17       1.77 r
  U1623/Y (OAI21X4TS)                                     0.15       1.92 f
  U604/Y (AOI21X4TS)                                      0.19       2.11 r
  U990/Y (OAI21X2TS)                                      0.13       2.24 f
  U397/Y (XOR2X1TS)                                       0.15       2.40 r
  genblk1_5__mac_S_reg_7_/D (DFFSRHQX4TS)                 0.00       2.40 r
  data arrival time                                                  2.40

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.35       0.65
  data required time                                                 0.65
  --------------------------------------------------------------------------
  data required time                                                 0.65
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U517/Y (INVX16TS)                                       0.08       0.57 r
  U770/Y (NOR2X8TS)                                       0.05       0.63 f
  U262/Y (CLKBUFX2TS)                                     0.22       0.85 f
  U1510/Y (XOR2X4TS)                                      0.27       1.12 r
  U1511/Y (XOR2X4TS)                                      0.28       1.40 r
  U1512/Y (XOR2X4TS)                                      0.21       1.61 r
  U1513/Y (NOR2X4TS)                                      0.13       1.74 f
  U1763/Y (OA21X4TS)                                      0.30       2.04 f
  U648/Y (OAI21X4TS)                                      0.13       2.17 r
  U1098/Y (XNOR2X2TS)                                     0.19       2.35 f
  genblk1_2__mac_S_reg_5_/D (DFFSRX4TS)                   0.00       2.35 f
  data arrival time                                                  2.35

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.39       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 f
  U650/Y (CLKBUFX2TS)                                     0.21       1.46 f
  U1124/Y (OAI2BB1X4TS)                                   0.22       1.67 f
  U1203/Y (OR2X2TS)                                       0.31       1.98 f
  U1863/Y (NAND2X1TS)                                     0.11       2.09 r
  U1386/Y (XNOR2X1TS)                                     0.23       2.32 r
  genblk1_4__mac_S_reg_5_/D (DFFSRX4TS)                   0.00       2.32 r
  data arrival time                                                  2.32

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.74


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U1002/Y (AND2X8TS)                                      0.16       0.63 r
  U1645/Y (XOR2X4TS)                                      0.13       0.77 r
  U1646/Y (XOR2X4TS)                                      0.20       0.97 r
  U1222/Y (XOR2X4TS)                                      0.30       1.27 r
  U1663/Y (XOR2X4TS)                                      0.23       1.50 r
  U1093/Y (XOR2X4TS)                                      0.21       1.71 r
  U732/Y (NAND2X4TS)                                      0.13       1.84 f
  U128/Y (CLKBUFX2TS)                                     0.22       2.06 f
  U2039/Y (NAND2X2TS)                                     0.11       2.17 r
  U1391/Y (XOR2X2TS)                                      0.18       2.35 f
  genblk1_1__mac_S_reg_4_/D (DFFSRX4TS)                   0.00       2.35 f
  data arrival time                                                  2.35

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.39       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.74


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U1262/Y (NAND2X4TS)                                     0.09       0.59 f
  U1051/Y (XOR2X4TS)                                      0.14       0.73 r
  U1492/Y (XOR2X4TS)                                      0.21       0.94 r
  U1516/Y (XOR2X4TS)                                      0.27       1.21 r
  U1517/Y (XOR2X4TS)                                      0.19       1.40 r
  U1518/Y (XOR2X4TS)                                      0.28       1.69 r
  U1525/Y (NAND2X4TS)                                     0.15       1.84 f
  U1095/Y (BUFX3TS)                                       0.20       2.03 f
  U401/Y (NAND2X2TS)                                      0.08       2.11 r
  U2086/Y (XOR2X1TS)                                      0.21       2.32 r
  genblk1_2__mac_S_reg_4_/D (DFFSRX4TS)                   0.00       2.32 r
  data arrival time                                                  2.32

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.41       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.73


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U406/Y (INVX8TS)                                        0.08       0.43 f
  U452/Y (INVX6TS)                                        0.08       0.51 r
  U320/Y (AND2X4TS)                                       0.21       0.72 r
  U1605/Y (XOR2X4TS)                                      0.23       0.95 r
  U1090/Y (OAI2BB1X4TS)                                   0.29       1.23 r
  U1089/Y (OAI21X4TS)                                     0.10       1.33 f
  U602/Y (OAI2BB1X4TS)                                    0.10       1.43 r
  U601/Y (XOR2X4TS)                                       0.24       1.67 f
  U1624/Y (NAND2X4TS)                                     0.11       1.78 r
  U1859/Y (CLKINVX1TS)                                    0.11       1.90 f
  U1861/Y (NAND2BX2TS)                                    0.20       2.10 f
  U879/Y (XOR2X1TS)                                       0.15       2.25 r
  genblk1_5__mac_S_reg_4_/D (DFFSRX2TS)                   0.00       2.25 r
  data arrival time                                                  2.25

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_4_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.48       0.52
  data required time                                                 0.52
  --------------------------------------------------------------------------
  data required time                                                 0.52
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.72


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U649/Y (BUFX12TS)                                       0.18       0.49 r
  U481/Y (INVX6TS)                                        0.10       0.59 f
  U1540/Y (NOR2X4TS)                                      0.14       0.73 r
  U1541/Y (XOR2X4TS)                                      0.19       0.92 r
  U1542/Y (XOR2X4TS)                                      0.21       1.12 r
  U551/Y (XOR2X4TS)                                       0.19       1.31 r
  U1556/Y (XOR2X4TS)                                      0.20       1.51 r
  U140/Y (NAND2X1TS)                                      0.18       1.69 f
  U1566/Y (OAI21X2TS)                                     0.17       1.86 r
  U2130/Y (INVX2TS)                                       0.14       2.00 f
  U2134/Y (OAI21X1TS)                                     0.16       2.16 r
  U2137/Y (XNOR2X1TS)                                     0.19       2.35 r
  genblk1_6__mac_S_reg_5_/D (DFFSRHQX4TS)                 0.00       2.35 r
  data arrival time                                                  2.35

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.71


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U311/Y (INVX6TS)                                        0.09       0.57 f
  U269/Y (NOR2X4TS)                                       0.14       0.70 r
  U1169/S (ADDFHX4TS)                                     0.53       1.23 r
  U523/Y (OAI21X4TS)                                      0.09       1.33 f
  U522/Y (OAI2BB1X4TS)                                    0.10       1.43 r
  U1299/Y (XOR2X4TS)                                      0.24       1.67 r
  U1897/Y (NAND2X4TS)                                     0.15       1.82 f
  U1260/Y (CLKINVX1TS)                                    0.10       1.92 r
  U1261/Y (INVX2TS)                                       0.07       2.00 f
  U2097/Y (NAND2X1TS)                                     0.09       2.08 r
  U2098/Y (XOR2X1TS)                                      0.22       2.31 r
  genblk1_3__mac_S_reg_4_/D (DFFSRX4TS)                   0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.41       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.71


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U743/Y (NAND2X2TS)                                      0.12       0.62 f
  U279/Y (INVX2TS)                                        0.09       0.71 r
  U266/Y (AND2X4TS)                                       0.18       0.89 r
  U1999/Y (XOR2X4TS)                                      0.25       1.14 r
  U2015/Y (XOR2X4TS)                                      0.22       1.36 r
  U2016/Y (XNOR2X4TS)                                     0.21       1.57 r
  U2017/Y (NOR2X4TS)                                      0.13       1.70 f
  U2019/Y (OAI21X4TS)                                     0.17       1.87 r
  U1353/Y (INVX2TS)                                       0.10       1.98 f
  U2154/Y (OAI21X1TS)                                     0.15       2.13 r
  U2156/Y (XNOR2X1TS)                                     0.24       2.37 f
  genblk1_8__mac_S_reg_5_/D (DFFSRHQX2TS)                 0.00       2.37 f
  data arrival time                                                  2.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_5_/CK (DFFSRHQX2TS)                0.00       1.00 r
  library setup time                                     -0.34       0.66
  data required time                                                 0.66
  --------------------------------------------------------------------------
  data required time                                                 0.66
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.71


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U868/Y (INVX3TS)                                        0.13       1.01 f
  U572/Y (NAND2X4TS)                                      0.08       1.09 r
  U571/Y (NAND2X4TS)                                      0.07       1.16 f
  U1546/Y (OAI2BB1X4TS)                                   0.11       1.27 r
  U1547/Y (OAI21X4TS)                                     0.11       1.38 f
  U667/Y (NAND2X6TS)                                      0.12       1.50 r
  U1567/Y (XOR2X4TS)                                      0.22       1.72 f
  U846/Y (NAND2X4TS)                                      0.10       1.82 r
  U700/Y (CLKINVX1TS)                                     0.11       1.93 f
  U701/Y (INVX2TS)                                        0.10       2.03 r
  U386/Y (NAND2X2TS)                                      0.07       2.10 f
  U2131/Y (XOR2X1TS)                                      0.20       2.30 r
  genblk1_6__mac_S_reg_4_/D (DFFSRX4TS)                   0.00       2.30 r
  data arrival time                                                  2.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.41       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.71


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U677/Y (BUFX8TS)                                        0.16       0.47 r
  U582/Y (INVX8TS)                                        0.10       0.57 f
  U1918/Y (NOR2X2TS)                                      0.14       0.71 r
  U508/Y (NOR2BX4TS)                                      0.23       0.93 r
  U865/Y (OAI21X2TS)                                      0.12       1.05 f
  U224/Y (OAI2BB1X2TS)                                    0.16       1.21 r
  U1146/Y (OAI21X4TS)                                     0.14       1.34 f
  U641/Y (OAI2BB1X4TS)                                    0.12       1.46 r
  U737/Y (XOR2X4TS)                                       0.23       1.69 f
  U636/Y (NOR2X4TS)                                       0.14       1.82 r
  U132/Y (BUFX3TS)                                        0.18       2.00 r
  U1920/Y (INVX2TS)                                       0.07       2.07 f
  U1924/Y (NAND2X2TS)                                     0.07       2.14 r
  U1933/Y (XOR2X2TS)                                      0.18       2.32 f
  genblk1_0__mac_S_reg_4_/D (DFFSRX4TS)                   0.00       2.32 f
  data arrival time                                                  2.32

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.39       0.61
  data required time                                                 0.61
  --------------------------------------------------------------------------
  data required time                                                 0.61
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.71


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U356/Y (INVX8TS)                                        0.08       0.60 f
  U300/Y (NOR2X6TS)                                       0.12       0.72 r
  U531/Y (XNOR2X4TS)                                      0.25       0.97 r
  U1185/Y (XOR2X4TS)                                      0.28       1.25 r
  U1730/Y (XOR2X4TS)                                      0.20       1.46 r
  U1737/Y (XOR2X4TS)                                      0.22       1.67 f
  U1749/Y (NAND2X4TS)                                     0.11       1.78 r
  U2107/Y (CLKINVX1TS)                                    0.11       1.89 f
  U2109/Y (NAND2BX2TS)                                    0.20       2.09 f
  U2110/Y (XOR2X1TS)                                      0.21       2.30 r
  genblk1_4__mac_S_reg_4_/D (DFFSRX4TS)                   0.00       2.30 r
  data arrival time                                                  2.30

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.41       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.71


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U311/Y (INVX6TS)                                        0.09       0.57 f
  U269/Y (NOR2X4TS)                                       0.14       0.70 r
  U1169/S (ADDFHX4TS)                                     0.53       1.23 r
  U1887/Y (XOR2X4TS)                                      0.15       1.38 r
  U1298/Y (XOR2X4TS)                                      0.21       1.59 r
  U1240/Y (NOR2X4TS)                                      0.12       1.71 f
  U501/Y (OAI21X4TS)                                      0.17       1.88 r
  U2095/Y (INVX2TS)                                       0.10       1.99 f
  U2101/Y (OAI21X1TS)                                     0.15       2.14 r
  U2103/Y (XNOR2X1TS)                                     0.19       2.33 r
  genblk1_3__mac_S_reg_5_/D (DFFSRHQX4TS)                 0.00       2.33 r
  data arrival time                                                  2.33

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.69


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[3] (in)                                        0.03       0.08 f
  U778/Y (BUFX6TS)                                        0.19       0.28 f
  U485/Y (INVX8TS)                                        0.11       0.38 r
  U486/Y (INVX8TS)                                        0.07       0.45 f
  U1265/Y (NAND2X1TS)                                     0.11       0.57 r
  U492/Y (CLKINVX3TS)                                     0.13       0.70 f
  U1264/Y (XOR2X4TS)                                      0.21       0.91 r
  U1604/Y (XOR2X4TS)                                      0.22       1.13 r
  U607/Y (XOR2X4TS)                                       0.22       1.35 r
  U606/Y (XOR2X4TS)                                       0.27       1.62 r
  U1622/Y (NAND2X2TS)                                     0.17       1.79 f
  U1623/Y (OAI21X4TS)                                     0.12       1.91 r
  U1862/Y (INVX2TS)                                       0.11       2.02 f
  U384/Y (OAI21X2TS)                                      0.13       2.15 r
  U2120/Y (XNOR2X1TS)                                     0.17       2.32 r
  genblk1_5__mac_S_reg_5_/D (DFFSRHQX4TS)                 0.00       2.32 r
  data arrival time                                                  2.32

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.69


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U762/Y (AND2X4TS)                                       0.19       0.66 r
  U1057/CO (ADDFHX4TS)                                    0.48       1.14 r
  U1058/Y (INVX2TS)                                       0.09       1.23 f
  U769/Y (XNOR2X4TS)                                      0.23       1.46 r
  U768/Y (XOR2X4TS)                                       0.21       1.67 r
  U1434/Y (NAND2X4TS)                                     0.13       1.80 f
  U1435/Y (INVX2TS)                                       0.08       1.88 r
  U1436/Y (INVX2TS)                                       0.07       1.95 f
  U382/Y (NAND2X2TS)                                      0.08       2.03 r
  U2160/Y (XOR2X1TS)                                      0.21       2.24 r
  genblk1_9__mac_S_reg_4_/D (DFFSRX4TS)                   0.00       2.24 r
  data arrival time                                                  2.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.41       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.65


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U406/Y (INVX8TS)                                        0.08       0.43 f
  U473/Y (INVX6TS)                                        0.08       0.52 r
  U474/Y (NAND2X6TS)                                      0.08       0.59 f
  U385/Y (NOR2X2TS)                                       0.16       0.75 r
  U1057/S (ADDFHX4TS)                                     0.41       1.16 f
  U210/Y (XOR2X2TS)                                       0.18       1.34 r
  U1141/Y (XOR2X4TS)                                      0.23       1.57 f
  U496/Y (INVX4TS)                                        0.09       1.66 r
  U497/Y (NAND2X4TS)                                      0.07       1.74 f
  U661/Y (CLKBUFX2TS)                                     0.18       1.92 f
  U2161/Y (NAND2X1TS)                                     0.10       2.02 r
  U2162/Y (XOR2X1TS)                                      0.22       2.24 f
  genblk1_9__mac_S_reg_3_/D (DFFSRX4TS)                   0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.64


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U677/Y (BUFX8TS)                                        0.16       0.47 r
  U585/Y (NAND2X4TS)                                      0.09       0.55 f
  U1103/Y (XOR2X4TS)                                      0.20       0.75 r
  U1811/Y (XOR2X4TS)                                      0.23       0.98 r
  U1812/Y (XOR2X4TS)                                      0.30       1.28 r
  U719/Y (XOR2X4TS)                                       0.20       1.48 r
  U718/Y (XOR2X4TS)                                       0.20       1.68 f
  U679/Y (NOR2X4TS)                                       0.15       1.83 r
  U1867/Y (INVX2TS)                                       0.09       1.92 f
  U2140/Y (NAND2X1TS)                                     0.09       2.01 r
  U2141/Y (XOR2X1TS)                                      0.22       2.23 r
  genblk1_7__mac_S_reg_4_/D (DFFSRX4TS)                   0.00       2.23 r
  data arrival time                                                  2.23

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.41       0.59
  data required time                                                 0.59
  --------------------------------------------------------------------------
  data required time                                                 0.59
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.64


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U517/Y (INVX16TS)                                       0.08       0.57 r
  U770/Y (NOR2X8TS)                                       0.05       0.63 f
  U262/Y (CLKBUFX2TS)                                     0.22       0.85 f
  U1510/Y (XOR2X4TS)                                      0.27       1.12 r
  U1511/Y (XOR2X4TS)                                      0.28       1.40 r
  U1512/Y (XOR2X4TS)                                      0.21       1.61 f
  U1513/Y (NOR2X4TS)                                      0.15       1.76 r
  U2083/Y (CLKINVX1TS)                                    0.12       1.88 f
  U2084/Y (NAND2X1TS)                                     0.10       1.97 r
  U1398/Y (XOR2XLTS)                                      0.17       2.14 r
  genblk1_2__mac_S_reg_3_/D (DFFSRX4TS)                   0.00       2.14 r
  data arrival time                                                  2.14

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.46       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.60


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U649/Y (BUFX12TS)                                       0.18       0.49 r
  U481/Y (INVX6TS)                                        0.10       0.59 f
  U1540/Y (NOR2X4TS)                                      0.14       0.73 r
  U1541/Y (XOR2X4TS)                                      0.19       0.92 r
  U1542/Y (XOR2X4TS)                                      0.21       1.12 r
  U551/Y (XOR2X4TS)                                       0.19       1.31 r
  U1556/Y (XOR2X4TS)                                      0.21       1.52 f
  U1557/Y (NOR2X2TS)                                      0.15       1.67 r
  U2132/Y (CLKINVX1TS)                                    0.12       1.78 f
  U2133/Y (NAND2X1TS)                                     0.11       1.89 r
  U1395/Y (XOR2XLTS)                                      0.18       2.06 r
  genblk1_6__mac_S_reg_3_/D (DFFSRX2TS)                   0.00       2.06 r
  data arrival time                                                  2.06

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_3_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.53       0.47
  data required time                                                 0.47
  --------------------------------------------------------------------------
  data required time                                                 0.47
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.59


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[3] (in)                                        0.03       0.08 f
  U778/Y (BUFX6TS)                                        0.19       0.28 f
  U485/Y (INVX8TS)                                        0.11       0.38 r
  U486/Y (INVX8TS)                                        0.07       0.45 f
  U1265/Y (NAND2X1TS)                                     0.11       0.57 r
  U492/Y (CLKINVX3TS)                                     0.13       0.70 f
  U1264/Y (XOR2X4TS)                                      0.21       0.91 r
  U1604/Y (XOR2X4TS)                                      0.22       1.13 r
  U607/Y (XOR2X4TS)                                       0.22       1.35 r
  U606/Y (XOR2X4TS)                                       0.27       1.62 f
  U1611/Y (NOR2X4TS)                                      0.15       1.76 r
  U855/Y (CLKINVX2TS)                                     0.10       1.87 f
  U2115/Y (NAND2X1TS)                                     0.10       1.96 r
  U2116/Y (XOR2X1TS)                                      0.22       2.18 f
  genblk1_5__mac_S_reg_3_/D (DFFSRX4TS)                   0.00       2.18 f
  data arrival time                                                  2.18

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.58


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U649/Y (BUFX12TS)                                       0.18       0.49 r
  U431/Y (AND2X8TS)                                       0.17       0.65 r
  U643/Y (XOR2X4TS)                                       0.20       0.85 r
  U644/Y (XOR2X4TS)                                       0.28       1.13 r
  U1256/Y (XOR2X2TS)                                      0.25       1.38 r
  U1741/Y (XOR2X4TS)                                      0.24       1.61 f
  U1742/Y (NOR2X4TS)                                      0.14       1.76 r
  U849/Y (INVX1TS)                                        0.09       1.85 f
  U2111/Y (NAND2X1TS)                                     0.10       1.95 r
  U1396/Y (XOR2XLTS)                                      0.17       2.12 r
  genblk1_4__mac_S_reg_3_/D (DFFSRX4TS)                   0.00       2.12 r
  data arrival time                                                  2.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.46       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.57


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U485/Y (INVX8TS)                                        0.10       0.40 f
  U486/Y (INVX8TS)                                        0.07       0.47 r
  U311/Y (INVX6TS)                                        0.09       0.57 f
  U269/Y (NOR2X4TS)                                       0.14       0.70 r
  U1169/S (ADDFHX4TS)                                     0.53       1.23 r
  U1887/Y (XOR2X4TS)                                      0.15       1.38 r
  U1298/Y (XOR2X4TS)                                      0.21       1.59 f
  U1240/Y (NOR2X4TS)                                      0.14       1.73 r
  U2099/Y (CLKINVX1TS)                                    0.11       1.83 f
  U2100/Y (NAND2X1TS)                                     0.11       1.94 r
  U1397/Y (XOR2XLTS)                                      0.17       2.11 r
  genblk1_3__mac_S_reg_3_/D (DFFSRX4TS)                   0.00       2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.46       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.57


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U345/Y (NAND2X4TS)                                      0.09       0.60 f
  U871/Y (INVX3TS)                                        0.09       0.68 r
  U569/Y (NAND2X4TS)                                      0.07       0.76 f
  U570/Y (CLKINVX6TS)                                     0.06       0.82 r
  U1238/S (ADDFHX2TS)                                     0.35       1.16 r
  U170/Y (XOR2X2TS)                                       0.19       1.36 r
  U1931/Y (XOR2X4TS)                                      0.24       1.59 f
  U1295/Y (NOR2X4TS)                                      0.14       1.74 r
  U848/Y (CLKINVX2TS)                                     0.10       1.84 f
  U2068/Y (NAND2X1TS)                                     0.09       1.93 r
  U1171/Y (XOR2X1TS)                                      0.16       2.09 r
  genblk1_0__mac_S_reg_3_/D (DFFSRX2TS)                   0.00       2.09 r
  data arrival time                                                  2.09

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_3_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.48       0.52
  data required time                                                 0.52
  --------------------------------------------------------------------------
  data required time                                                 0.52
  data arrival time                                                 -2.09
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.57


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[3] (in)                                        0.05       0.10 r
  U778/Y (BUFX6TS)                                        0.20       0.30 r
  U491/Y (BUFX16TS)                                       0.16       0.46 r
  U1245/Y (INVX4TS)                                       0.09       0.56 f
  U1814/Y (NOR2X4TS)                                      0.16       0.72 r
  U1819/Y (XOR2X4TS)                                      0.18       0.90 r
  U1820/Y (XOR2X4TS)                                      0.23       1.12 r
  U1832/Y (XOR2X4TS)                                      0.22       1.34 r
  U1833/Y (XOR2X4TS)                                      0.21       1.55 f
  U1034/Y (NOR2X4TS)                                      0.14       1.69 r
  U2142/Y (CLKINVX1TS)                                    0.11       1.80 f
  U2143/Y (NAND2X1TS)                                     0.10       1.90 r
  U1394/Y (XOR2XLTS)                                      0.17       2.07 r
  genblk1_7__mac_S_reg_3_/D (DFFSRX4TS)                   0.00       2.07 r
  data arrival time                                                  2.07

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.46       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.53


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U743/Y (NAND2X2TS)                                      0.12       0.62 f
  U279/Y (INVX2TS)                                        0.09       0.71 r
  U266/Y (AND2X4TS)                                       0.18       0.89 r
  U1999/Y (XOR2X4TS)                                      0.25       1.14 r
  U2015/Y (XOR2X4TS)                                      0.22       1.36 r
  U2016/Y (XNOR2X4TS)                                     0.21       1.58 f
  U2017/Y (NOR2X4TS)                                      0.15       1.73 r
  U2152/Y (INVX2TS)                                       0.08       1.81 f
  U2153/Y (NAND2X1TS)                                     0.08       1.89 r
  U1393/Y (XOR2XLTS)                                      0.17       2.06 r
  genblk1_8__mac_S_reg_3_/D (DFFSRX4TS)                   0.00       2.06 r
  data arrival time                                                  2.06

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.46       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.52


  Startpoint: layer2In[3]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[3] (in)                                        0.03       0.08 f
  U778/Y (BUFX6TS)                                        0.19       0.28 f
  U649/Y (BUFX12TS)                                       0.18       0.46 f
  U430/Y (INVX12TS)                                       0.10       0.56 r
  U578/Y (INVX8TS)                                        0.07       0.63 f
  U959/Y (NAND2X4TS)                                      0.07       0.70 r
  U424/Y (CLKINVX6TS)                                     0.08       0.77 f
  U749/Y (XOR2X4TS)                                       0.13       0.90 r
  U1664/Y (XOR2X4TS)                                      0.23       1.13 r
  U393/Y (XOR2X4TS)                                       0.22       1.36 r
  U1005/Y (XOR2X4TS)                                      0.21       1.57 f
  U789/Y (NOR2X4TS)                                       0.12       1.69 r
  U2075/Y (CLKINVX1TS)                                    0.10       1.78 f
  U2076/Y (NAND2X1TS)                                     0.11       1.89 r
  U1399/Y (XOR2XLTS)                                      0.17       2.06 r
  genblk1_1__mac_S_reg_3_/D (DFFSRX4TS)                   0.00       2.06 r
  data arrival time                                                  2.06

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.46       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -2.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.52


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U642/Y (BUFX6TS)                                        0.15       0.46 r
  U991/Y (INVX4TS)                                        0.09       0.55 f
  U332/Y (NOR2X1TS)                                       0.19       0.74 r
  U1266/Y (AND2X4TS)                                      0.26       0.99 r
  U1052/Y (XOR2X4TS)                                      0.15       1.14 r
  U1612/Y (XOR2X4TS)                                      0.20       1.34 f
  U1613/Y (OR2X4TS)                                       0.26       1.60 f
  U2112/Y (NAND2X1TS)                                     0.10       1.71 r
  U2113/Y (XNOR2X1TS)                                     0.23       1.93 r
  genblk1_5__mac_S_reg_2_/D (DFFSRX4TS)                   0.00       1.93 r
  data arrival time                                                  1.93

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.35


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[2] (in)                                        0.04       0.09 r
  U520/Y (INVX2TS)                                        0.12       0.21 f
  U548/Y (INVX6TS)                                        0.11       0.32 r
  U693/Y (BUFX8TS)                                        0.18       0.50 r
  U654/Y (NAND2X4TS)                                      0.11       0.62 f
  U1821/Y (XOR2X4TS)                                      0.22       0.84 r
  U1834/Y (XOR2X4TS)                                      0.21       1.05 r
  U1835/Y (XOR2X4TS)                                      0.26       1.31 f
  U1836/Y (OR2X4TS)                                       0.26       1.57 f
  U2138/Y (NAND2X1TS)                                     0.10       1.67 r
  U2139/Y (XNOR2X1TS)                                     0.23       1.90 r
  genblk1_7__mac_S_reg_2_/D (DFFSRX4TS)                   0.00       1.90 r
  data arrival time                                                  1.90

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.32


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U694/Y (INVX6TS)                                        0.09       0.59 f
  U1501/Y (NOR2X2TS)                                      0.12       0.71 r
  U252/Y (AND2X2TS)                                       0.24       0.94 r
  U1024/S (ADDFHX4TS)                                     0.37       1.32 f
  U1505/Y (OR2X4TS)                                       0.25       1.56 f
  U2080/Y (NAND2X1TS)                                     0.10       1.67 r
  U2081/Y (XNOR2X1TS)                                     0.23       1.89 r
  genblk1_2__mac_S_reg_2_/D (DFFSRX4TS)                   0.00       1.89 r
  data arrival time                                                  1.89

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.31


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[1] (in)                                        0.05       0.10 f
  U465/Y (INVX4TS)                                        0.14       0.24 r
  U442/Y (INVX6TS)                                        0.10       0.34 f
  U406/Y (INVX8TS)                                        0.10       0.44 r
  U473/Y (INVX6TS)                                        0.08       0.52 f
  U474/Y (NAND2X6TS)                                      0.08       0.59 r
  U1420/Y (XOR2X4TS)                                      0.23       0.83 r
  U239/Y (XOR2X2TS)                                       0.26       1.08 r
  U1030/Y (XOR2X4TS)                                      0.23       1.32 f
  U550/Y (OR2X8TS)                                        0.22       1.53 f
  U2157/Y (NAND2X1TS)                                     0.10       1.64 r
  U2158/Y (XNOR2X1TS)                                     0.23       1.86 r
  genblk1_9__mac_S_reg_2_/D (DFFSRX4TS)                   0.00       1.86 r
  data arrival time                                                  1.86

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.29


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U677/Y (BUFX8TS)                                        0.16       0.47 r
  U582/Y (INVX8TS)                                        0.10       0.57 f
  U276/Y (NOR2X2TS)                                       0.22       0.79 r
  U1279/Y (XOR2X4TS)                                      0.28       1.07 r
  U1176/Y (XOR2X4TS)                                      0.20       1.27 f
  U1743/Y (OR2X4TS)                                       0.25       1.52 f
  U2104/Y (NAND2X1TS)                                     0.10       1.62 r
  U2105/Y (XNOR2X1TS)                                     0.23       1.84 r
  genblk1_4__mac_S_reg_2_/D (DFFSRX4TS)                   0.00       1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.27


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[2] (in)                                        0.04       0.09 r
  U520/Y (INVX2TS)                                        0.12       0.21 f
  U552/Y (INVX4TS)                                        0.12       0.33 r
  U741/Y (AND2X2TS)                                       0.26       0.59 r
  U1085/Y (XNOR2X4TS)                                     0.26       0.84 r
  U1017/Y (XNOR2X4TS)                                     0.21       1.05 r
  U1016/Y (XNOR2X4TS)                                     0.21       1.26 f
  U1670/Y (NOR2X2TS)                                      0.15       1.41 r
  U1671/Y (INVX2TS)                                       0.10       1.51 f
  U2072/Y (NAND2X1TS)                                     0.10       1.62 r
  U2073/Y (XNOR2X1TS)                                     0.23       1.84 r
  genblk1_1__mac_S_reg_2_/D (DFFSRX4TS)                   0.00       1.84 r
  data arrival time                                                  1.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.26


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U443/Y (BUFX12TS)                                       0.17       0.52 r
  U525/Y (NAND2X8TS)                                      0.10       0.61 f
  U524/Y (XNOR2X4TS)                                      0.22       0.83 r
  U213/Y (XOR2X2TS)                                       0.25       1.08 r
  U1105/Y (XOR2X4TS)                                      0.23       1.31 r
  U181/Y (INVX4TS)                                        0.12       1.42 f
  U154/Y (NAND2X4TS)                                      0.07       1.50 r
  U2090/Y (NAND2X1TS)                                     0.09       1.59 f
  U2091/Y (XNOR2X1TS)                                     0.22       1.81 r
  genblk1_3__mac_S_reg_2_/D (DFFSRX4TS)                   0.00       1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.23


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U345/Y (NAND2X4TS)                                      0.09       0.60 f
  U1069/Y (XNOR2X4TS)                                     0.23       0.83 r
  U1145/Y (XOR2X4TS)                                      0.21       1.04 r
  U1144/Y (XOR2X4TS)                                      0.20       1.23 f
  U1930/Y (OR2X4TS)                                       0.25       1.48 f
  U2064/Y (NAND2X1TS)                                     0.10       1.58 r
  U2065/Y (XNOR2X1TS)                                     0.23       1.80 r
  genblk1_0__mac_S_reg_2_/D (DFFSRX4TS)                   0.00       1.80 r
  data arrival time                                                  1.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.22


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[2] (in)                                        0.04       0.09 r
  U520/Y (INVX2TS)                                        0.12       0.21 f
  U552/Y (INVX4TS)                                        0.12       0.33 r
  U553/Y (INVX8TS)                                        0.09       0.42 f
  U723/Y (NOR2X4TS)                                       0.14       0.56 r
  U1156/Y (XOR2X4TS)                                      0.24       0.81 r
  U2008/Y (XOR2X4TS)                                      0.20       1.01 r
  U1236/Y (XNOR2X4TS)                                     0.20       1.21 f
  U2009/Y (OR2X4TS)                                       0.25       1.46 f
  U2145/Y (NAND2X1TS)                                     0.10       1.56 r
  U2146/Y (XNOR2X1TS)                                     0.23       1.79 r
  genblk1_8__mac_S_reg_2_/D (DFFSRX4TS)                   0.00       1.79 r
  data arrival time                                                  1.79

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.42       0.58
  data required time                                                 0.58
  --------------------------------------------------------------------------
  data required time                                                 0.58
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.21


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U642/Y (BUFX6TS)                                        0.15       0.46 r
  U991/Y (INVX4TS)                                        0.09       0.55 f
  U332/Y (NOR2X1TS)                                       0.19       0.74 r
  U1614/Y (XOR2X1TS)                                      0.29       1.03 f
  U1615/Y (NOR2X1TS)                                      0.26       1.29 r
  U2117/Y (CLKINVX1TS)                                    0.15       1.43 f
  U907/Y (NAND2XLTS)                                      0.13       1.57 r
  U904/Y (XOR2X1TS)                                       0.24       1.80 f
  genblk1_5__mac_S_reg_1_/D (DFFSRX4TS)                   0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.20


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U659/Y (BUFX12TS)                                       0.15       0.45 r
  U658/Y (INVX8TS)                                        0.06       0.52 f
  U1317/Y (BUFX8TS)                                       0.15       0.67 f
  U801/Y (NOR2X4TS)                                       0.10       0.77 r
  U196/Y (XOR2X1TS)                                       0.25       1.02 f
  U1558/Y (NOR2X1TS)                                      0.26       1.28 r
  U861/Y (INVX1TS)                                        0.14       1.42 f
  U912/Y (NAND2XLTS)                                      0.13       1.54 r
  U905/Y (XOR2X1TS)                                       0.18       1.72 r
  genblk1_6__mac_S_reg_1_/D (DFFSRX2TS)                   0.00       1.72 r
  data arrival time                                                  1.72

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.48       0.52
  data required time                                                 0.52
  --------------------------------------------------------------------------
  data required time                                                 0.52
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.20


  Startpoint: layer2In[2]
              (input port clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[2] (in)                                        0.03       0.08 f
  U520/Y (INVX2TS)                                        0.13       0.21 r
  U548/Y (INVX6TS)                                        0.11       0.32 f
  U687/Y (BUFX12TS)                                       0.17       0.49 f
  U689/Y (AND2X8TS)                                       0.17       0.66 f
  U1543/Y (XOR2X4TS)                                      0.21       0.88 r
  U1561/Y (XNOR2X4TS)                                     0.21       1.08 r
  U1562/Y (XOR2X4TS)                                      0.20       1.28 r
  U1563/Y (INVX2TS)                                       0.13       1.41 f
  U383/Y (NAND2X4TS)                                      0.08       1.49 r
  U2127/Y (NAND2X1TS)                                     0.09       1.58 f
  U2128/Y (XNOR2X1TS)                                     0.16       1.74 r
  genblk1_6__mac_S_reg_2_/D (DFFSRHQX4TS)                 0.00       1.74 r
  data arrival time                                                  1.74

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_2_/CK (DFFSRHQX4TS)                0.00       1.00 r
  library setup time                                     -0.37       0.63
  data required time                                                 0.63
  --------------------------------------------------------------------------
  data required time                                                 0.63
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.10


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U396/Y (INVX6TS)                                        0.09       0.34 r
  U440/Y (INVX8TS)                                        0.08       0.42 f
  U441/Y (INVX16TS)                                       0.09       0.51 r
  U695/Y (INVX6TS)                                        0.08       0.59 f
  U2000/Y (NOR2X2TS)                                      0.13       0.72 r
  U2010/Y (XOR2X1TS)                                      0.26       0.97 f
  U2011/Y (NOR2X1TS)                                      0.22       1.19 r
  U864/Y (INVX1TS)                                        0.11       1.31 f
  U906/Y (NAND2XLTS)                                      0.12       1.43 r
  U902/Y (XOR2X1TS)                                       0.18       1.61 r
  genblk1_8__mac_S_reg_1_/D (DFFSRX2TS)                   0.00       1.61 r
  data arrival time                                                  1.61

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.48       0.52
  data required time                                                 0.52
  --------------------------------------------------------------------------
  data required time                                                 0.52
  data arrival time                                                 -1.61
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.08


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U694/Y (INVX6TS)                                        0.09       0.59 f
  U318/Y (NOR2X2TS)                                       0.14       0.73 r
  U241/Y (XOR2X1TS)                                       0.28       1.01 f
  U1284/Y (NOR2X2TS)                                      0.21       1.22 r
  U851/Y (CLKINVX2TS)                                     0.11       1.33 f
  U891/Y (NAND2X1TS)                                      0.10       1.43 r
  U888/Y (XOR2X1TS)                                       0.16       1.59 r
  genblk1_9__mac_S_reg_1_/D (DFFSRX2TS)                   0.00       1.59 r
  data arrival time                                                  1.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.48       0.52
  data required time                                                 0.52
  --------------------------------------------------------------------------
  data required time                                                 0.52
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.07


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U694/Y (INVX6TS)                                        0.09       0.59 f
  U1501/Y (NOR2X2TS)                                      0.12       0.71 r
  U1067/Y (XOR2X1TS)                                      0.25       0.96 f
  U1502/Y (NOR2X1TS)                                      0.22       1.17 r
  U920/Y (INVX1TS)                                        0.11       1.29 f
  U914/Y (NAND2XLTS)                                      0.12       1.41 r
  U900/Y (XOR2X1TS)                                       0.18       1.59 r
  genblk1_2__mac_S_reg_1_/D (DFFSRX2TS)                   0.00       1.59 r
  data arrival time                                                  1.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.48       0.52
  data required time                                                 0.52
  --------------------------------------------------------------------------
  data required time                                                 0.52
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U677/Y (BUFX8TS)                                        0.16       0.47 r
  U582/Y (INVX8TS)                                        0.10       0.57 f
  U1918/Y (NOR2X2TS)                                      0.14       0.71 r
  U509/Y (XOR2X1TS)                                       0.26       0.96 f
  U1925/Y (NOR2X1TS)                                      0.22       1.18 r
  U921/Y (INVX1TS)                                        0.11       1.29 f
  U911/Y (NAND2XLTS)                                      0.11       1.41 r
  U1401/Y (XOR2XLTS)                                      0.18       1.59 r
  genblk1_0__mac_S_reg_1_/D (DFFSRX4TS)                   0.00       1.59 r
  data arrival time                                                  1.59

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.46       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.05


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U694/Y (INVX6TS)                                        0.09       0.59 f
  U1888/Y (NOR2X4TS)                                      0.13       0.72 r
  U467/Y (XOR2X4TS)                                       0.22       0.94 f
  U157/Y (NOR2X1TS)                                       0.23       1.17 r
  U859/Y (INVX1TS)                                        0.14       1.32 f
  U836/Y (NAND2X1TS)                                      0.09       1.41 r
  U1400/Y (XOR2XLTS)                                      0.17       1.58 r
  genblk1_3__mac_S_reg_1_/D (DFFSRX4TS)                   0.00       1.58 r
  data arrival time                                                  1.58

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.46       0.54
  data required time                                                 0.54
  --------------------------------------------------------------------------
  data required time                                                 0.54
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.04


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U461/Y (INVX4TS)                                        0.10       0.36 r
  U419/Y (BUFX20TS)                                       0.15       0.51 r
  U1044/Y (INVX4TS)                                       0.10       0.60 f
  U324/Y (NOR2X2TS)                                       0.15       0.76 r
  U1329/Y (XOR2X1TS)                                      0.27       1.03 f
  U1062/Y (NOR2X2TS)                                      0.18       1.21 r
  U858/Y (CLKINVX1TS)                                     0.10       1.31 f
  U903/Y (NAND2X1TS)                                      0.10       1.41 r
  U897/Y (XOR2X1TS)                                       0.22       1.63 f
  genblk1_4__mac_S_reg_1_/D (DFFSRX4TS)                   0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.03


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U568/Y (INVX6TS)                                        0.10       0.31 r
  U659/Y (BUFX12TS)                                       0.15       0.45 r
  U658/Y (INVX8TS)                                        0.06       0.52 f
  U1317/Y (BUFX8TS)                                       0.15       0.67 f
  U1316/Y (NOR2X4TS)                                      0.12       0.78 r
  U197/Y (XOR2X2TS)                                       0.22       1.00 f
  U1837/Y (NOR2X2TS)                                      0.17       1.17 r
  U857/Y (INVX1TS)                                        0.08       1.25 f
  U2144/Y (NAND2XLTS)                                     0.12       1.37 r
  U892/Y (XOR2X1TS)                                       0.24       1.60 f
  genblk1_7__mac_S_reg_1_/D (DFFSRX4TS)                   0.00       1.60 f
  data arrival time                                                  1.60

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.00


  Startpoint: layer2In[1]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[1] (in)                                        0.08       0.13 r
  U465/Y (INVX4TS)                                        0.13       0.25 f
  U442/Y (INVX6TS)                                        0.10       0.35 r
  U406/Y (INVX8TS)                                        0.08       0.43 f
  U538/Y (INVX8TS)                                        0.10       0.53 r
  U1079/Y (AND2X4TS)                                      0.18       0.72 r
  U195/Y (XNOR2X1TS)                                      0.24       0.96 f
  U156/Y (NOR2X2TS)                                       0.22       1.18 r
  U866/Y (INVX2TS)                                        0.10       1.27 f
  U919/Y (NAND2X1TS)                                      0.09       1.36 r
  U915/Y (XOR2X1TS)                                       0.22       1.58 f
  genblk1_1__mac_S_reg_1_/D (DFFSRX4TS)                   0.00       1.58 f
  data arrival time                                                  1.58

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       1.00 r
  library setup time                                     -0.40       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -1.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_3__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[0] (in)                                        0.03       0.08 f
  U558/Y (INVX2TS)                                        0.12       0.20 r
  U605/Y (CLKINVX3TS)                                     0.14       0.34 f
  U355/Y (INVX6TS)                                        0.12       0.46 r
  U839/Y (BUFX8TS)                                        0.17       0.63 r
  U204/Y (CLKBUFX3TS)                                     0.21       0.84 r
  U1889/Y (NOR2X1TS)                                      0.11       0.95 f
  U2092/Y (OR2X2TS)                                       0.31       1.26 f
  U923/Y (AND2X2TS)                                       0.21       1.47 f
  genblk1_3__mac_S_reg_0_/D (DFFSRX2TS)                   0.00       1.47 f
  data arrival time                                                  1.47

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_3__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.38       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.86


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_4__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[0] (in)                                        0.03       0.08 f
  U558/Y (INVX2TS)                                        0.12       0.20 r
  U605/Y (CLKINVX3TS)                                     0.14       0.34 f
  U355/Y (INVX6TS)                                        0.12       0.46 r
  U839/Y (BUFX8TS)                                        0.17       0.63 r
  U204/Y (CLKBUFX3TS)                                     0.21       0.84 r
  U1744/Y (NOR2X1TS)                                      0.11       0.95 f
  U2106/Y (OR2X2TS)                                       0.31       1.26 f
  U927/Y (AND2X2TS)                                       0.21       1.47 f
  genblk1_4__mac_S_reg_0_/D (DFFSRX2TS)                   0.00       1.47 f
  data arrival time                                                  1.47

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_4__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.38       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.86


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_0__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[0] (in)                                        0.03       0.08 f
  U558/Y (INVX2TS)                                        0.12       0.20 r
  U605/Y (CLKINVX3TS)                                     0.14       0.34 f
  U355/Y (INVX6TS)                                        0.12       0.46 r
  U839/Y (BUFX8TS)                                        0.17       0.63 r
  U204/Y (CLKBUFX3TS)                                     0.21       0.84 r
  U1926/Y (NOR2X1TS)                                      0.09       0.94 f
  U2066/Y (OR2X2TS)                                       0.30       1.24 f
  U926/Y (AND2X2TS)                                       0.21       1.45 f
  genblk1_0__mac_S_reg_0_/D (DFFSRX2TS)                   0.00       1.45 f
  data arrival time                                                  1.45

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_0__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.38       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.84


  Startpoint: genblk1_5__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_5__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_5__mac_S_reg_0_/Q (DFFSRX2TS)                   0.87       0.87 f
  U2114/Y (OR2X2TS)                                       0.30       1.16 f
  U946/Y (AND2X2TS)                                       0.21       1.38 f
  genblk1_5__mac_S_reg_0_/D (DFFSRX2TS)                   0.00       1.38 f
  data arrival time                                                  1.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_5__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.38       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: genblk1_9__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_9__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_9__mac_S_reg_0_/Q (DFFSRX2TS)                   0.87       0.87 f
  U2159/Y (OR2X2TS)                                       0.30       1.16 f
  U955/Y (AND2X2TS)                                       0.21       1.38 f
  genblk1_9__mac_S_reg_0_/D (DFFSRX2TS)                   0.00       1.38 f
  data arrival time                                                  1.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_9__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.38       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: genblk1_6__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_6__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_6__mac_S_reg_0_/Q (DFFSRX2TS)                   0.87       0.87 f
  U2129/Y (OR2X2TS)                                       0.30       1.16 f
  U953/Y (AND2X2TS)                                       0.21       1.38 f
  genblk1_6__mac_S_reg_0_/D (DFFSRX2TS)                   0.00       1.38 f
  data arrival time                                                  1.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_6__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.38       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: genblk1_2__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_2__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_2__mac_S_reg_0_/Q (DFFSRX2TS)                   0.87       0.87 f
  U2082/Y (OR2X2TS)                                       0.30       1.16 f
  U957/Y (AND2X2TS)                                       0.21       1.38 f
  genblk1_2__mac_S_reg_0_/D (DFFSRX2TS)                   0.00       1.38 f
  data arrival time                                                  1.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_2__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.38       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: genblk1_7__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: genblk1_7__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_7__mac_S_reg_0_/Q (DFFSRX2TS)                   0.87       0.87 f
  U952/Y (OR2X2TS)                                        0.30       1.16 f
  U940/Y (AND2X2TS)                                       0.21       1.38 f
  genblk1_7__mac_S_reg_0_/D (DFFSRX2TS)                   0.00       1.38 f
  data arrival time                                                  1.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_7__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       1.00 r
  library setup time                                     -0.38       0.62
  data required time                                                 0.62
  --------------------------------------------------------------------------
  data required time                                                 0.62
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.76


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_1__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  layer2In[0] (in)                                        0.04       0.09 r
  U558/Y (INVX2TS)                                        0.11       0.20 f
  U605/Y (CLKINVX3TS)                                     0.11       0.31 r
  U355/Y (INVX6TS)                                        0.09       0.40 f
  U839/Y (BUFX8TS)                                        0.16       0.57 f
  U204/Y (CLKBUFX3TS)                                     0.23       0.80 f
  U1668/Y (NOR2X1TS)                                      0.18       0.98 r
  U167/Y (NAND2X1TS)                                      0.21       1.20 f
  U121/Y (CLKAND2X2TS)                                    0.24       1.43 f
  genblk1_1__mac_S_reg_0_/D (DFFSRHQX2TS)                 0.00       1.43 f
  data arrival time                                                  1.43

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_1__mac_S_reg_0_/CK (DFFSRHQX2TS)                0.00       1.00 r
  library setup time                                     -0.31       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.74


  Startpoint: layer2In[0]
              (input port clocked by clk)
  Endpoint: genblk1_8__mac_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  layer2In[0] (in)                                        0.03       0.08 f
  U558/Y (INVX2TS)                                        0.12       0.20 r
  U568/Y (INVX6TS)                                        0.10       0.30 f
  U358/Y (BUFX8TS)                                        0.16       0.47 f
  U387/Y (INVX8TS)                                        0.08       0.54 r
  U802/Y (NOR2X2TS)                                       0.06       0.61 f
  U2147/Y (OR2X2TS)                                       0.30       0.90 f
  U2148/Y (AND2X2TS)                                      0.21       1.12 f
  genblk1_8__mac_S_reg_0_/D (DFFSRHQX2TS)                 0.00       1.12 f
  data arrival time                                                  1.12

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  genblk1_8__mac_S_reg_0_/CK (DFFSRHQX2TS)                0.00       1.00 r
  library setup time                                     -0.31       0.69
  data required time                                                 0.69
  --------------------------------------------------------------------------
  data required time                                                 0.69
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.42


  Startpoint: genblk1_5__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[54] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_4_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_5__mac_S_reg_4_/Q (DFFSRX2TS)                   0.92       0.92 f
  sumOut[54] (out)                                        0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: genblk1_0__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_3_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_0__mac_S_reg_3_/Q (DFFSRX2TS)                   0.91       0.91 f
  sumOut[3] (out)                                         0.00       0.91 f
  data arrival time                                                  0.91

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.04


  Startpoint: genblk1_9__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[91] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_9__mac_S_reg_1_/Q (DFFSRX2TS)                   0.88       0.88 f
  sumOut[91] (out)                                        0.00       0.88 f
  data arrival time                                                  0.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: genblk1_6__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[63] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_3_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_6__mac_S_reg_3_/Q (DFFSRX2TS)                   0.88       0.88 f
  sumOut[63] (out)                                        0.00       0.88 f
  data arrival time                                                  0.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: genblk1_4__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[40] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_4__mac_S_reg_0_/Q (DFFSRX2TS)                   0.88       0.88 f
  sumOut[40] (out)                                        0.00       0.88 f
  data arrival time                                                  0.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: genblk1_3__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[30] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_3__mac_S_reg_0_/Q (DFFSRX2TS)                   0.88       0.88 f
  sumOut[30] (out)                                        0.00       0.88 f
  data arrival time                                                  0.88

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: genblk1_8__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[81] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_8__mac_S_reg_1_/Q (DFFSRX2TS)                   0.87       0.87 f
  sumOut[81] (out)                                        0.00       0.87 f
  data arrival time                                                  0.87

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: genblk1_6__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[61] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_6__mac_S_reg_1_/Q (DFFSRX2TS)                   0.87       0.87 f
  sumOut[61] (out)                                        0.00       0.87 f
  data arrival time                                                  0.87

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: genblk1_2__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[21] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_1_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_2__mac_S_reg_1_/Q (DFFSRX2TS)                   0.87       0.87 f
  sumOut[21] (out)                                        0.00       0.87 f
  data arrival time                                                  0.87

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: genblk1_9__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[90] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_9__mac_S_reg_0_/Q (DFFSRX2TS)                   0.87       0.87 f
  sumOut[90] (out)                                        0.00       0.87 f
  data arrival time                                                  0.87

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: genblk1_7__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[70] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_7__mac_S_reg_0_/Q (DFFSRX2TS)                   0.87       0.87 f
  sumOut[70] (out)                                        0.00       0.87 f
  data arrival time                                                  0.87

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: genblk1_6__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[60] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_6__mac_S_reg_0_/Q (DFFSRX2TS)                   0.87       0.87 f
  sumOut[60] (out)                                        0.00       0.87 f
  data arrival time                                                  0.87

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: genblk1_5__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[50] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_5__mac_S_reg_0_/Q (DFFSRX2TS)                   0.87       0.87 f
  sumOut[50] (out)                                        0.00       0.87 f
  data arrival time                                                  0.87

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: genblk1_2__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[20] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_2__mac_S_reg_0_/Q (DFFSRX2TS)                   0.87       0.87 f
  sumOut[20] (out)                                        0.00       0.87 f
  data arrival time                                                  0.87

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: genblk1_0__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_0_/CK (DFFSRX2TS)                  0.00       0.00 r
  genblk1_0__mac_S_reg_0_/Q (DFFSRX2TS)                   0.87       0.87 f
  sumOut[0] (out)                                         0.00       0.87 f
  data arrival time                                                  0.87

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: genblk1_8__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[84] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_8__mac_S_reg_4_/Q (DFFSRX4TS)                   0.86       0.86 r
  sumOut[84] (out)                                        0.00       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: genblk1_6__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[64] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_6__mac_S_reg_4_/Q (DFFSRX4TS)                   0.86       0.86 r
  sumOut[64] (out)                                        0.00       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: genblk1_1__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_1__mac_S_reg_4_/Q (DFFSRX4TS)                   0.86       0.86 r
  sumOut[14] (out)                                        0.00       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: genblk1_9__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[94] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_9__mac_S_reg_4_/Q (DFFSRX4TS)                   0.86       0.86 r
  sumOut[94] (out)                                        0.00       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: genblk1_7__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[74] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_7__mac_S_reg_4_/Q (DFFSRX4TS)                   0.86       0.86 r
  sumOut[74] (out)                                        0.00       0.86 r
  data arrival time                                                  0.86

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.86
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: genblk1_4__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[44] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_4__mac_S_reg_4_/Q (DFFSRX4TS)                   0.85       0.85 r
  sumOut[44] (out)                                        0.00       0.85 r
  data arrival time                                                  0.85

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: genblk1_3__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[34] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_3__mac_S_reg_4_/Q (DFFSRX4TS)                   0.85       0.85 r
  sumOut[34] (out)                                        0.00       0.85 r
  data arrival time                                                  0.85

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: genblk1_2__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[24] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_2__mac_S_reg_4_/Q (DFFSRX4TS)                   0.85       0.85 r
  sumOut[24] (out)                                        0.00       0.85 r
  data arrival time                                                  0.85

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: genblk1_0__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_6_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_0__mac_S_reg_6_/Q (DFFSRX4TS)                   0.84       0.84 r
  sumOut[6] (out)                                         0.00       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: genblk1_0__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_0__mac_S_reg_5_/Q (DFFSRX4TS)                   0.84       0.84 r
  sumOut[5] (out)                                         0.00       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: genblk1_7__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[75] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_7__mac_S_reg_5_/Q (DFFSRX4TS)                   0.84       0.84 r
  sumOut[75] (out)                                        0.00       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: genblk1_8__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[83] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_8__mac_S_reg_3_/Q (DFFSRX4TS)                   0.84       0.84 r
  sumOut[83] (out)                                        0.00       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: genblk1_7__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[73] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_7__mac_S_reg_3_/Q (DFFSRX4TS)                   0.84       0.84 r
  sumOut[73] (out)                                        0.00       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: genblk1_5__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[53] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_5__mac_S_reg_3_/Q (DFFSRX4TS)                   0.84       0.84 r
  sumOut[53] (out)                                        0.00       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: genblk1_4__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[43] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_4__mac_S_reg_3_/Q (DFFSRX4TS)                   0.84       0.84 r
  sumOut[43] (out)                                        0.00       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: genblk1_3__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[33] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_3__mac_S_reg_3_/Q (DFFSRX4TS)                   0.84       0.84 r
  sumOut[33] (out)                                        0.00       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: genblk1_2__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[23] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_2__mac_S_reg_3_/Q (DFFSRX4TS)                   0.84       0.84 r
  sumOut[23] (out)                                        0.00       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: genblk1_1__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_1__mac_S_reg_3_/Q (DFFSRX4TS)                   0.84       0.84 r
  sumOut[13] (out)                                        0.00       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: genblk1_2__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[25] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_2__mac_S_reg_5_/Q (DFFSRX4TS)                   0.84       0.84 r
  sumOut[25] (out)                                        0.00       0.84 r
  data arrival time                                                  0.84

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: genblk1_9__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[92] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_9__mac_S_reg_2_/Q (DFFSRX4TS)                   0.83       0.83 r
  sumOut[92] (out)                                        0.00       0.83 r
  data arrival time                                                  0.83

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: genblk1_9__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[95] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_9__mac_S_reg_5_/Q (DFFSRX4TS)                   0.83       0.83 r
  sumOut[95] (out)                                        0.00       0.83 r
  data arrival time                                                  0.83

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: genblk1_1__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_1__mac_S_reg_2_/Q (DFFSRX4TS)                   0.83       0.83 r
  sumOut[12] (out)                                        0.00       0.83 r
  data arrival time                                                  0.83

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: genblk1_7__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[76] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_6_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_7__mac_S_reg_6_/Q (DFFSRX4TS)                   0.83       0.83 r
  sumOut[76] (out)                                        0.00       0.83 r
  data arrival time                                                  0.83

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: genblk1_0__mac_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_4_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_0__mac_S_reg_4_/Q (DFFSRX4TS)                   0.83       0.83 r
  sumOut[4] (out)                                         0.00       0.83 r
  data arrival time                                                  0.83

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: genblk1_7__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[72] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_7__mac_S_reg_2_/Q (DFFSRX4TS)                   0.82       0.82 r
  sumOut[72] (out)                                        0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: genblk1_7__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[71] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_7__mac_S_reg_1_/Q (DFFSRX4TS)                   0.82       0.82 r
  sumOut[71] (out)                                        0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: genblk1_4__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[41] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_4__mac_S_reg_1_/Q (DFFSRX4TS)                   0.82       0.82 r
  sumOut[41] (out)                                        0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: genblk1_1__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_1__mac_S_reg_1_/Q (DFFSRX4TS)                   0.82       0.82 r
  sumOut[11] (out)                                        0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: genblk1_9__mac_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[93] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_3_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_9__mac_S_reg_3_/Q (DFFSRX4TS)                   0.82       0.82 r
  sumOut[93] (out)                                        0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: genblk1_3__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[32] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_3__mac_S_reg_2_/Q (DFFSRX4TS)                   0.82       0.82 r
  sumOut[32] (out)                                        0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: genblk1_4__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[42] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_4__mac_S_reg_2_/Q (DFFSRX4TS)                   0.82       0.82 r
  sumOut[42] (out)                                        0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: genblk1_8__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[82] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_8__mac_S_reg_2_/Q (DFFSRX4TS)                   0.82       0.82 r
  sumOut[82] (out)                                        0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: genblk1_5__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[52] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_5__mac_S_reg_2_/Q (DFFSRX4TS)                   0.82       0.82 r
  sumOut[52] (out)                                        0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: genblk1_2__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[22] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_2__mac_S_reg_2_/Q (DFFSRX4TS)                   0.82       0.82 r
  sumOut[22] (out)                                        0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: genblk1_0__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_2_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_0__mac_S_reg_2_/Q (DFFSRX4TS)                   0.82       0.82 r
  sumOut[2] (out)                                         0.00       0.82 r
  data arrival time                                                  0.82

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: genblk1_4__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[45] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_5_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_4__mac_S_reg_5_/Q (DFFSRX4TS)                   0.81       0.81 r
  sumOut[45] (out)                                        0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: genblk1_5__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[51] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_5__mac_S_reg_1_/Q (DFFSRX4TS)                   0.81       0.81 r
  sumOut[51] (out)                                        0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: genblk1_3__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[31] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_3__mac_S_reg_1_/Q (DFFSRX4TS)                   0.81       0.81 r
  sumOut[31] (out)                                        0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: genblk1_0__mac_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_1_/CK (DFFSRX4TS)                  0.00       0.00 r
  genblk1_0__mac_S_reg_1_/Q (DFFSRX4TS)                   0.81       0.81 r
  sumOut[1] (out)                                         0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: genblk1_8__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[85] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_5_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_8__mac_S_reg_5_/Q (DFFSRHQX2TS)                 0.49       0.49 f
  sumOut[85] (out)                                        0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: genblk1_3__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[36] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_3__mac_S_reg_6_/Q (DFFSRHQX2TS)                 0.49       0.49 f
  sumOut[36] (out)                                        0.00       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: genblk1_9__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[96] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_9__mac_S_reg_6_/Q (DFFSRHQX2TS)                 0.48       0.48 f
  sumOut[96] (out)                                        0.00       0.48 f
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: genblk1_8__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[86] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_8__mac_S_reg_6_/Q (DFFSRHQX2TS)                 0.48       0.48 f
  sumOut[86] (out)                                        0.00       0.48 f
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: genblk1_2__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[26] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_2__mac_S_reg_6_/Q (DFFSRHQX2TS)                 0.48       0.48 f
  sumOut[26] (out)                                        0.00       0.48 f
  data arrival time                                                  0.48

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: genblk1_4__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[46] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_6_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_4__mac_S_reg_6_/Q (DFFSRHQX2TS)                 0.44       0.44 f
  sumOut[46] (out)                                        0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: genblk1_8__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[80] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_0_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_8__mac_S_reg_0_/Q (DFFSRHQX2TS)                 0.44       0.44 f
  sumOut[80] (out)                                        0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: genblk1_1__mac_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_0_/CK (DFFSRHQX2TS)                0.00       0.00 r
  genblk1_1__mac_S_reg_0_/Q (DFFSRHQX2TS)                 0.44       0.44 f
  sumOut[10] (out)                                        0.00       0.44 f
  data arrival time                                                  0.44

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: genblk1_5__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[57] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_5__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.40       0.40 r
  sumOut[57] (out)                                        0.00       0.40 r
  data arrival time                                                  0.40

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: genblk1_5__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[56] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_5__mac_S_reg_6_/Q (DFFSRHQX4TS)                 0.40       0.40 r
  sumOut[56] (out)                                        0.00       0.40 r
  data arrival time                                                  0.40

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: genblk1_1__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[16] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_1__mac_S_reg_6_/Q (DFFSRHQX4TS)                 0.40       0.40 r
  sumOut[16] (out)                                        0.00       0.40 r
  data arrival time                                                  0.40

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: genblk1_6__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[68] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.39       0.39 r
  sumOut[68] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: genblk1_7__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[77] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_7__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.39       0.39 r
  sumOut[77] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: genblk1_6__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[67] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.39       0.39 r
  sumOut[67] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: genblk1_6__mac_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[66] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_6_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_6_/Q (DFFSRHQX4TS)                 0.39       0.39 r
  sumOut[66] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: genblk1_3__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[37] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_3__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.39       0.39 r
  sumOut[37] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: genblk1_0__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_0__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.39       0.39 r
  sumOut[7] (out)                                         0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: genblk1_1__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_1__mac_S_reg_5_/Q (DFFSRHQX4TS)                 0.39       0.39 r
  sumOut[15] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: genblk1_6__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[65] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_5_/Q (DFFSRHQX4TS)                 0.39       0.39 r
  sumOut[65] (out)                                        0.00       0.39 r
  data arrival time                                                  0.39

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: genblk1_8__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[87] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_8__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.38       0.38 r
  sumOut[87] (out)                                        0.00       0.38 r
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: genblk1_1__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[17] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_1__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.38       0.38 r
  sumOut[17] (out)                                        0.00       0.38 r
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: genblk1_5__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[55] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_5__mac_S_reg_5_/Q (DFFSRHQX4TS)                 0.38       0.38 r
  sumOut[55] (out)                                        0.00       0.38 r
  data arrival time                                                  0.38

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: genblk1_6__mac_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[62] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_2_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_2_/Q (DFFSRHQX4TS)                 0.37       0.37 r
  sumOut[62] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: genblk1_3__mac_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[35] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_5_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_3__mac_S_reg_5_/Q (DFFSRHQX4TS)                 0.37       0.37 r
  sumOut[35] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: genblk1_1__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[19] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_1__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.37       0.37 r
  sumOut[19] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: genblk1_9__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[97] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_9__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.37       0.37 r
  sumOut[97] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: genblk1_4__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[47] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_4__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.37       0.37 r
  sumOut[47] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: genblk1_2__mac_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[27] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_7_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_2__mac_S_reg_7_/Q (DFFSRHQX4TS)                 0.37       0.37 r
  sumOut[27] (out)                                        0.00       0.37 r
  data arrival time                                                  0.37

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: genblk1_5__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[59] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_5__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  sumOut[59] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: genblk1_2__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[29] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_2__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  sumOut[29] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: genblk1_0__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_0__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  sumOut[9] (out)                                         0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: genblk1_9__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[98] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_9__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  sumOut[98] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: genblk1_7__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[79] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_7__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  sumOut[79] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: genblk1_4__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[49] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_4__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  sumOut[49] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: genblk1_8__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[88] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_8__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  sumOut[88] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: genblk1_3__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[38] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_3__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  sumOut[38] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: genblk1_2__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[28] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_2__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_2__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  sumOut[28] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: genblk1_0__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_0__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_0__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  sumOut[8] (out)                                         0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: genblk1_8__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[89] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_8__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_8__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  sumOut[89] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: genblk1_3__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[39] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_3__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_3__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  sumOut[39] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: genblk1_7__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[78] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_7__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_7__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  sumOut[78] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: genblk1_5__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[58] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_5__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_5__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  sumOut[58] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: genblk1_4__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[48] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_4__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_4__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  sumOut[48] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: genblk1_1__mac_S_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[18] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_1__mac_S_reg_8_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_1__mac_S_reg_8_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  sumOut[18] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: genblk1_9__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[99] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_9__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_9__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  sumOut[99] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: genblk1_6__mac_S_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[69] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  genblk1_6__mac_S_reg_9_/CK (DFFSRHQX4TS)                0.00       0.00 r
  genblk1_6__mac_S_reg_9_/Q (DFFSRHQX4TS)                 0.36       0.36 r
  sumOut[69] (out)                                        0.00       0.36 r
  data arrival time                                                  0.36

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  output external delay                                  -0.05       0.95
  data required time                                                 0.95
  --------------------------------------------------------------------------
  data required time                                                 0.95
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


1
