// Seed: 1841939850
module module_0 (
    input uwire id_0,
    input wor id_1,
    output tri id_2,
    input wand id_3,
    input tri0 id_4,
    input wor id_5,
    input supply1 id_6,
    input tri0 id_7,
    input uwire id_8
);
  always
  `define pp_10 0
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    inout tri id_2,
    input uwire id_3,
    input wor id_4,
    input tri0 id_5,
    input tri id_6,
    output wand id_7,
    output tri0 id_8,
    output wand id_9,
    input tri1 id_10,
    input wand id_11,
    input tri0 id_12,
    input tri0 id_13,
    inout supply0 id_14,
    input tri1 id_15,
    output wor id_16,
    id_19,
    input wor id_17
);
  assign id_2 = id_2 == 1;
  supply1 id_20, id_21, id_22 = id_6;
  wire id_23;
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_21,
      id_11,
      id_2,
      id_10,
      id_11,
      id_0,
      id_13,
      id_2,
      id_2
  );
endmodule
