{
  "sha": "039dac293d5df5d933808aa5d946b80fd0a84794",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6MDM5ZGFjMjkzZDVkZjVkOTMzODA4YWE1ZDk0NmI4MGZkMGE4NDc5NA==",
  "commit": {
    "author": {
      "name": "Cooper Qu",
      "email": "cooper.qu@linux.alibaba.com",
      "date": "2020-10-12T14:29:09Z"
    },
    "committer": {
      "name": "Lifang Xia",
      "email": "xlf194833_xia@alibaba-inc.com",
      "date": "2020-10-26T08:13:55Z"
    },
    "message": "CSKY: Fix and add some instructions for VDSPV1.\n\ngas/\n\t* config/tc-csky.c (get_operand_value): Add handler for\n\tOPRND_TYPE_IMM5b_VSH and OPRND_TYPE_VREG_WITH_INDEX.\n\t* testsuite/gas/csky/csky_vdsp.d : Fix the disassembling\n\tfor vector register.\n\nopcodes/\n\t* csky-dis.c (csky_output_operand): Add handler for\n\tOPRND_TYPE_IMM5b_VSH and OPRND_TYPE_VREG_WITH_INDEX.\n\t* csky-opc.h (OPRND_TYPE_VREG_WITH_INDEX): New enum.\n\t(OPRND_TYPE_IMM5b_VSH): New enum.\n\t(csky_v2_opcodes): Fix and add some instructions for VDSPV1.\n\nChange-Id: Ia5675d7b716fe5c331e6121ad8f83061ef6454bb",
    "tree": {
      "sha": "333b7a4b677577707bcb11c8042bf7a4e2945eda",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/333b7a4b677577707bcb11c8042bf7a4e2945eda"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/039dac293d5df5d933808aa5d946b80fd0a84794",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/039dac293d5df5d933808aa5d946b80fd0a84794",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/039dac293d5df5d933808aa5d946b80fd0a84794",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/039dac293d5df5d933808aa5d946b80fd0a84794/comments",
  "author": {
    "login": "Cooper-Qu",
    "id": 68842787,
    "node_id": "MDQ6VXNlcjY4ODQyNzg3",
    "avatar_url": "https://avatars.githubusercontent.com/u/68842787?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/Cooper-Qu",
    "html_url": "https://github.com/Cooper-Qu",
    "followers_url": "https://api.github.com/users/Cooper-Qu/followers",
    "following_url": "https://api.github.com/users/Cooper-Qu/following{/other_user}",
    "gists_url": "https://api.github.com/users/Cooper-Qu/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/Cooper-Qu/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/Cooper-Qu/subscriptions",
    "organizations_url": "https://api.github.com/users/Cooper-Qu/orgs",
    "repos_url": "https://api.github.com/users/Cooper-Qu/repos",
    "events_url": "https://api.github.com/users/Cooper-Qu/events{/privacy}",
    "received_events_url": "https://api.github.com/users/Cooper-Qu/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": null,
  "parents": [
    {
      "sha": "069ef164801ff68e2ce5d24a2601b1fb6d3acedb",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/069ef164801ff68e2ce5d24a2601b1fb6d3acedb",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/069ef164801ff68e2ce5d24a2601b1fb6d3acedb"
    }
  ],
  "stats": {
    "total": 344,
    "additions": 278,
    "deletions": 66
  },
  "files": [
    {
      "sha": "5cd5d5a05105c8390a654a2128f4bb7acffaac0e",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/039dac293d5df5d933808aa5d946b80fd0a84794/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/039dac293d5df5d933808aa5d946b80fd0a84794/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=039dac293d5df5d933808aa5d946b80fd0a84794",
      "patch": "@@ -1,3 +1,11 @@\n+2020-10-26  Cooper Qu <cooper.qu@linux.alibaba.com>\n+\n+\t* config/tc-csky.c (get_operand_value): Add handler for\n+\tOPRND_TYPE_IMM5b_VSH and OPRND_TYPE_VREG_WITH_INDEX.\n+\t* testsuite/gas/csky/csky_vdsp.d : Fix the disassembling for\n+\tvector register.\n+\n+\n 2020-10-26  Lili Cui  <lili.cui@intel.com>\n \n \t* testsuite/gas/i386/avx-vnni.d: Change psuedo prefix from"
    },
    {
      "sha": "23481b838b1cd2c3930a3878a78735b64638a620",
      "filename": "gas/config/tc-csky.c",
      "status": "modified",
      "additions": 12,
      "deletions": 0,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/039dac293d5df5d933808aa5d946b80fd0a84794/gas/config/tc-csky.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/039dac293d5df5d933808aa5d946b80fd0a84794/gas/config/tc-csky.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-csky.c?ref=039dac293d5df5d933808aa5d946b80fd0a84794",
      "patch": "@@ -3673,6 +3673,17 @@ get_operand_value (struct csky_opcode_info *op,\n \t}\n       return TRUE;\n \n+    case OPRND_TYPE_IMM5b_VSH:\n+    /* For vshri.T and vshli.T.  */\n+      if (is_imm_within_range (oper, 0, 31))\n+\t{\n+\t  int val = csky_insn.val[csky_insn.idx - 1];\n+\t  val =  (val << 1) | (val >> 4);\n+\t  val &= 0x1f;\n+\t  csky_insn.val[csky_insn.idx - 1] = val;\n+\t  return TRUE;\n+\t}\n+      return FALSE;\n       case OPRND_TYPE_IMM8b_BMASKI:\n       /* For csky v2 bmask, which will transfer to 16bits movi.  */\n \tif (is_imm_within_range (oper, 1, 8))\n@@ -4240,6 +4251,7 @@ get_operand_value (struct csky_opcode_info *op,\n     case OPRND_TYPE_AREG_WITH_LSHIFT_FPU:\n       return is_reg_lshift_illegal (oper, 1);\n     case OPRND_TYPE_FREG_WITH_INDEX:\n+    case OPRND_TYPE_VREG_WITH_INDEX:\n       if (parse_type_freg (oper, 0))\n \t{\n \t  if (**oper == '[')"
    },
    {
      "sha": "97330b01004fa7a2d511d02f17237e4a06e7fe00",
      "filename": "gas/testsuite/gas/csky/csky_vdsp.d",
      "status": "modified",
      "additions": 27,
      "deletions": 27,
      "changes": 54,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/039dac293d5df5d933808aa5d946b80fd0a84794/gas/testsuite/gas/csky/csky_vdsp.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/039dac293d5df5d933808aa5d946b80fd0a84794/gas/testsuite/gas/csky/csky_vdsp.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/csky/csky_vdsp.d?ref=039dac293d5df5d933808aa5d946b80fd0a84794",
      "patch": "@@ -6,30 +6,30 @@\n \n Disassembly of section \\.text:\n #...\n-\\s*[0-9a-f]*:\\s*f8623c02\\s*vstrq\\.8\\s*fr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n-\\s*[0-9a-f]*:\\s*f8623d02\\s*vstrq\\.16\\s*fr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n-\\s*[0-9a-f]*:\\s*f8623e02\\s*vstrq\\.32\\s*fr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n-\\s*[0-9a-f]*:\\s*f8623402\\s*vldrq\\.8\\s*fr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n-\\s*[0-9a-f]*:\\s*f8623502\\s*vldrq\\.16\\s*fr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n-\\s*[0-9a-f]*:\\s*f8623602\\s*vldrq\\.32\\s*fr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n-\\s*[0-9a-f]*:\\s*f8623802\\s*vstrd\\.8\\s*fr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n-\\s*[0-9a-f]*:\\s*f8623902\\s*vstrd\\.16\\s*fr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n-\\s*[0-9a-f]*:\\s*f8623a02\\s*vstrd\\.32\\s*fr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n-\\s*[0-9a-f]*:\\s*f8623002\\s*vldrd\\.8\\s*fr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n-\\s*[0-9a-f]*:\\s*f8623102\\s*vldrd\\.16\\s*fr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n-\\s*[0-9a-f]*:\\s*f8623202\\s*vldrd\\.32\\s*fr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n-\\s*[0-9a-f]*:\\s*f8022412\\s*vldq\\.8\\s*fr2,\\s*\\(r2,\\s*0x10\\)\n-\\s*[0-9a-f]*:\\s*f8022512\\s*vldq\\.16\\s*fr2,\\s*\\(r2,\\s*0x10\\)\n-\\s*[0-9a-f]*:\\s*f8022612\\s*vldq\\.32\\s*fr2,\\s*\\(r2,\\s*0x10\\)\n-\\s*[0-9a-f]*:\\s*f8022c12\\s*vstq\\.8\\s*fr2,\\s*\\(r2,\\s*0x10\\)\n-\\s*[0-9a-f]*:\\s*f8022d12\\s*vstq\\.16\\s*fr2,\\s*\\(r2,\\s*0x10\\)\n-\\s*[0-9a-f]*:\\s*f8022e12\\s*vstq\\.32\\s*fr2,\\s*\\(r2,\\s*0x10\\)\n-\\s*[0-9a-f]*:\\s*f8022022\\s*vldd\\.8\\s*fr2,\\s*\\(r2,\\s*0x10\\)\n-\\s*[0-9a-f]*:\\s*f8022122\\s*vldd\\.16\\s*fr2,\\s*\\(r2,\\s*0x10\\)\n-\\s*[0-9a-f]*:\\s*f8022222\\s*vldd\\.32\\s*fr2,\\s*\\(r2,\\s*0x10\\)\n-\\s*[0-9a-f]*:\\s*f8022822\\s*vstd\\.8\\s*fr2,\\s*\\(r2,\\s*0x10\\)\n-\\s*[0-9a-f]*:\\s*f8022922\\s*vstd\\.16\\s*fr2,\\s*\\(r2,\\s*0x10\\)\n-\\s*[0-9a-f]*:\\s*f8022a22\\s*vstd\\.32\\s*fr2,\\s*\\(r2,\\s*0x10\\)\n+\\s*[0-9a-f]*:\\s*f8623c02\\s*vstrq\\.8\\s*vr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n+\\s*[0-9a-f]*:\\s*f8623d02\\s*vstrq\\.16\\s*vr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n+\\s*[0-9a-f]*:\\s*f8623e02\\s*vstrq\\.32\\s*vr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n+\\s*[0-9a-f]*:\\s*f8623402\\s*vldrq\\.8\\s*vr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n+\\s*[0-9a-f]*:\\s*f8623502\\s*vldrq\\.16\\s*vr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n+\\s*[0-9a-f]*:\\s*f8623602\\s*vldrq\\.32\\s*vr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n+\\s*[0-9a-f]*:\\s*f8623802\\s*vstrd\\.8\\s*vr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n+\\s*[0-9a-f]*:\\s*f8623902\\s*vstrd\\.16\\s*vr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n+\\s*[0-9a-f]*:\\s*f8623a02\\s*vstrd\\.32\\s*vr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n+\\s*[0-9a-f]*:\\s*f8623002\\s*vldrd\\.8\\s*vr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n+\\s*[0-9a-f]*:\\s*f8623102\\s*vldrd\\.16\\s*vr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n+\\s*[0-9a-f]*:\\s*f8623202\\s*vldrd\\.32\\s*vr2,\\s*\\(r2,\\s*r3\\s*<<\\s*0\\)\n+\\s*[0-9a-f]*:\\s*f8022412\\s*vldq\\.8\\s*vr2,\\s*\\(r2,\\s*0x10\\)\n+\\s*[0-9a-f]*:\\s*f8022512\\s*vldq\\.16\\s*vr2,\\s*\\(r2,\\s*0x10\\)\n+\\s*[0-9a-f]*:\\s*f8022612\\s*vldq\\.32\\s*vr2,\\s*\\(r2,\\s*0x10\\)\n+\\s*[0-9a-f]*:\\s*f8022c12\\s*vstq\\.8\\s*vr2,\\s*\\(r2,\\s*0x10\\)\n+\\s*[0-9a-f]*:\\s*f8022d12\\s*vstq\\.16\\s*vr2,\\s*\\(r2,\\s*0x10\\)\n+\\s*[0-9a-f]*:\\s*f8022e12\\s*vstq\\.32\\s*vr2,\\s*\\(r2,\\s*0x10\\)\n+\\s*[0-9a-f]*:\\s*f8022022\\s*vldd\\.8\\s*vr2,\\s*\\(r2,\\s*0x10\\)\n+\\s*[0-9a-f]*:\\s*f8022122\\s*vldd\\.16\\s*vr2,\\s*\\(r2,\\s*0x10\\)\n+\\s*[0-9a-f]*:\\s*f8022222\\s*vldd\\.32\\s*vr2,\\s*\\(r2,\\s*0x10\\)\n+\\s*[0-9a-f]*:\\s*f8022822\\s*vstd\\.8\\s*vr2,\\s*\\(r2,\\s*0x10\\)\n+\\s*[0-9a-f]*:\\s*f8022922\\s*vstd\\.16\\s*vr2,\\s*\\(r2,\\s*0x10\\)\n+\\s*[0-9a-f]*:\\s*f8022a22\\s*vstd\\.32\\s*vr2,\\s*\\(r2,\\s*0x10\\)\n \\s*[0-9a-f]*:\\s*c43eb020\\s*vmulsh\\s*r30,\\s*r1\n \\s*[0-9a-f]*:\\s*c7e0b040\\s*vmulsha\\s*r0,\\s*r31\n \\s*[0-9a-f]*:\\s*c58cb420\\s*vmulsw\\s*r12,\\s*r12\n@@ -43,9 +43,9 @@ Disassembly of section \\.text:\n \\s*[0-9a-f]*:\\s*f8101305\\s*vmtvr.u8\\s*vr5\\[0\\],\\s*r16\n \\s*[0-9a-f]*:\\s*f8ea1324\\s*vmtvr.u16\\s*vr4\\[7\\],\\s*r10\n \\s*[0-9a-f]*:\\s*f9ea134f\\s*vmtvr.u32\\s*vr15\\[15\\],\\s*r10\n-\\s*[0-9a-f]*:\\s*f94a0e81\\s*vdup.8\\s*fr1,\\s*vr10\\[10\\]\n-\\s*[0-9a-f]*:\\s*f83a0e8f\\s*vdup.16\\s*fr15,\\s*vr10\\[1\\]\n-\\s*[0-9a-f]*:\\s*faaa0e87\\s*vdup.32\\s*fr7,\\s*vr10\\[5\\]\n+\\s*[0-9a-f]*:\\s*f94a0e81\\s*vdup.8\\s*vr1,\\s*vr10\\[10\\]\n+\\s*[0-9a-f]*:\\s*f83a0e8f\\s*vdup.16\\s*vr15,\\s*vr10\\[1\\]\n+\\s*[0-9a-f]*:\\s*faaa0e87\\s*vdup.32\\s*vr7,\\s*vr10\\[5\\]\n \\s*[0-9a-f]*:\\s*f8030c02\\s*vmov\\s*vr2,\\s*vr3\n \\s*[0-9a-f]*:\\s*f8030062\\s*vcadd\\.eu8\\s*vr2,\\s*vr3\n \\s*[0-9a-f]*:\\s*f8130062\\s*vcadd\\.eu16\\s*vr2,\\s*vr3"
    },
    {
      "sha": "5851a641e77f8876e0bf21526354a9e0d181e4ef",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/039dac293d5df5d933808aa5d946b80fd0a84794/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/039dac293d5df5d933808aa5d946b80fd0a84794/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=039dac293d5df5d933808aa5d946b80fd0a84794",
      "patch": "@@ -1,3 +1,11 @@\n+2020-10-26  Cooper Qu <cooper.qu@linux.alibaba.com>\n+\n+\t* csky-dis.c (csky_output_operand): Add handler for\n+\tOPRND_TYPE_IMM5b_VSH and OPRND_TYPE_VREG_WITH_INDEX.\n+\t* csky-opc.h (OPRND_TYPE_VREG_WITH_INDEX): New enum.\n+\t(OPRND_TYPE_IMM5b_VSH): New enum. (csky_v2_opcodes): Fix and add\n+\tsome instructions for VDSPV1.\n+\n 2020-10-26  Lili Cui  <lili.cui@intel.com>\n \n \t* i386-dis.c: Change \"XV\" to print \"{vex}\" pseudo prefix. "
    },
    {
      "sha": "4916bb6c37ae1a364230845f923785067f0541f8",
      "filename": "opcodes/csky-dis.c",
      "status": "modified",
      "additions": 18,
      "deletions": 1,
      "changes": 19,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/039dac293d5df5d933808aa5d946b80fd0a84794/opcodes/csky-dis.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/039dac293d5df5d933808aa5d946b80fd0a84794/opcodes/csky-dis.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/csky-dis.c?ref=039dac293d5df5d933808aa5d946b80fd0a84794",
      "patch": "@@ -415,6 +415,15 @@ csky_output_operand (char *str, struct operand const *oprnd,\n       strcat (str, buf);\n       ret = 0;\n       break;\n+    case OPRND_TYPE_IMM5b_VSH:\n+      {\n+\tchar num[128];\n+\tvalue = ((value & 0x1) << 4) | (value >> 1);\n+\tsprintf (num, \"%d\", (int)value);\n+\tstrcat (str, num);\n+\tret = 0;\n+\tbreak;\n+      }\n     case OPRND_TYPE_MSB2SIZE:\n     case OPRND_TYPE_LSB2SIZE:\n       {\n@@ -837,14 +846,22 @@ csky_output_operand (char *str, struct operand const *oprnd,\n       else if ((value & 0x3) == 0x3)\n \tstrcat (str, \"3\");\n       break;\n-    case OPRND_TYPE_FREG_WITH_INDEX:\n+    case OPRND_TYPE_VREG_WITH_INDEX:\n       {\n \tunsigned freg_val = value & 0xf;\n \tunsigned index_val = (value >> 4) & 0xf;\n \tsprintf (buf, \"vr%d[%d]\", freg_val, index_val);\n \tstrcat(str, buf);\n \tbreak;\n       }\n+    case OPRND_TYPE_FREG_WITH_INDEX:\n+      {\n+\tunsigned freg_val = value & 0xf;\n+\tunsigned index_val = (value >> 4) & 0xf;\n+\tsprintf (buf, \"fr%d[%d]\", freg_val, index_val);\n+\tstrcat(str, buf);\n+\tbreak;\n+      }\n     case OPRND_TYPE_REGr4_r7:\n       if (IS_CSKY_V1 (mach_flag))\n \t{"
    },
    {
      "sha": "e309253a18c2e13fa8112c676c29172ac644306f",
      "filename": "opcodes/csky-opc.h",
      "status": "modified",
      "additions": 205,
      "deletions": 38,
      "changes": 243,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/039dac293d5df5d933808aa5d946b80fd0a84794/opcodes/csky-opc.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/039dac293d5df5d933808aa5d946b80fd0a84794/opcodes/csky-opc.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/csky-opc.h?ref=039dac293d5df5d933808aa5d946b80fd0a84794",
      "patch": "@@ -44,6 +44,7 @@ enum operand_type\n   OPRND_TYPE_AREG_WITH_LSHIFT_FPU,\n \n   OPRND_TYPE_FREG_WITH_INDEX,\n+  OPRND_TYPE_VREG_WITH_INDEX,\n   /* r1 only, for xtrb0(1)(2)(3) in csky v1 ISA.  */\n   OPRND_TYPE_REG_r1a,\n   /* r1 only, for divs/divu in csky v1 ISA.  */\n@@ -133,6 +134,7 @@ enum operand_type\n   OPRND_TYPE_IMM5b_LS,\n   /* Operand type for rori and rotri.  */\n   OPRND_TYPE_IMM5b_RORI,\n+  OPRND_TYPE_IMM5b_VSH,\n   OPRND_TYPE_IMM5b_POWER,\n   OPRND_TYPE_IMM5b_7_31_POWER,\n   OPRND_TYPE_IMM5b_BMASKI,\n@@ -6416,200 +6418,215 @@ const struct csky_opcode csky_v2_opcodes[] =\n     /* The followings are vdsp instructions for ck810.  */\n     OP32 (\"vdup.8\",\n \t  OPCODE_INFO2 (0xf8000e80,\n-\t\t\t(0_3, FREG, OPRND_SHIFT_0_BIT),\n-\t\t\t(16_19or21_24, FREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vdup.16\",\n \t  OPCODE_INFO2 (0xf8100e80,\n-\t\t\t(0_3, FREG, OPRND_SHIFT_0_BIT),\n-\t\t\t(16_19or21_24, FREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vdup.32\",\n \t  OPCODE_INFO2 (0xfa000e80,\n-\t\t\t(0_3, FREG, OPRND_SHIFT_0_BIT),\n-\t\t\t(16_19or21_24, FREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vmfvr.u8\",\n \t  OPCODE_INFO2 (0xf8001200,\n \t\t\t(0_4, AREG, OPRND_SHIFT_0_BIT),\n-\t\t\t(16_19or21_24, FREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),\n+\t\t\t(16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vmfvr.u16\",\n \t  OPCODE_INFO2 (0xf8001220,\n \t\t\t(0_4, AREG, OPRND_SHIFT_0_BIT),\n-\t\t\t(16_19or21_24, FREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),\n+\t\t\t(16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vmfvr.u32\",\n \t  OPCODE_INFO2 (0xf8001240,\n \t\t\t(0_4, AREG, OPRND_SHIFT_0_BIT),\n-\t\t\t(16_19or21_24, FREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),\n+\t\t\t(16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vmfvr.s8\",\n \t  OPCODE_INFO2 (0xf8001280,\n \t\t\t(0_4, AREG, OPRND_SHIFT_0_BIT),\n-\t\t\t(16_19or21_24, FREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),\n+\t\t\t(16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vmfvr.s16\",\n \t  OPCODE_INFO2 (0xf80012a0,\n \t\t\t(0_4, AREG, OPRND_SHIFT_0_BIT),\n-\t\t\t(16_19or21_24, FREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),\n+\t\t\t(16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vmtvr.u8\",\n \t  OPCODE_INFO2 (0xf8001300,\n-\t\t\t(0_3or21_24, FREG_WITH_INDEX, OPRND_SHIFT_0_BIT),\n+\t\t\t(0_3or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT),\n \t\t\t(16_20, AREG, OPRND_SHIFT_0_BIT)),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vmtvr.u16\",\n \t  OPCODE_INFO2 (0xf8001320,\n-\t\t\t(0_3or21_24, FREG_WITH_INDEX, OPRND_SHIFT_0_BIT),\n+\t\t\t(0_3or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT),\n \t\t\t(16_20, AREG, OPRND_SHIFT_0_BIT)),\n \t  CSKY_ISA_VDSP),\n+    OP32 (\"vins.8\",\n+\t  OPCODE_INFO2 (0xf8001400,\n+\t\t\t(0_3or5_8, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vins.16\",\n+\t  OPCODE_INFO2 (0xf8101400,\n+\t\t\t(0_3or5_8, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vins.32\",\n+\t  OPCODE_INFO2 (0xfa001400,\n+\t\t\t(0_3or5_8, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n     OP32 (\"vmtvr.u32\",\n \t  OPCODE_INFO2 (0xf8001340,\n-\t\t\t(0_3or21_24, FREG_WITH_INDEX, OPRND_SHIFT_0_BIT),\n+\t\t\t(0_3or21_24, VREG_WITH_INDEX, OPRND_SHIFT_0_BIT),\n \t\t\t(16_20, AREG, OPRND_SHIFT_0_BIT)),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vldd.8\",\n \t  SOPCODE_INFO2 (0xf8002000,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(4_7or21_24, IMM_FLDST, OPRND_SHIFT_3_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vldd.16\",\n \t  SOPCODE_INFO2 (0xf8002100,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(4_7or21_24, IMM_FLDST, OPRND_SHIFT_3_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vldd.32\",\n \t  SOPCODE_INFO2 (0xf8002200,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(4_7or21_24, IMM_FLDST, OPRND_SHIFT_3_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vldq.8\",\n \t  SOPCODE_INFO2 (0xf8002400,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(4_7or21_24, IMM_FLDST, OPRND_SHIFT_4_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vldq.16\",\n \t  SOPCODE_INFO2 (0xf8002500,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(4_7or21_24, IMM_FLDST, OPRND_SHIFT_4_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vldq.32\",\n \t  SOPCODE_INFO2 (0xf8002600,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(4_7or21_24, IMM_FLDST, OPRND_SHIFT_4_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vstd.8\",\n \t  SOPCODE_INFO2 (0xf8002800,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(4_7or21_24, IMM_FLDST, OPRND_SHIFT_3_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vstd.16\",\n \t  SOPCODE_INFO2 (0xf8002900,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(4_7or21_24, IMM_FLDST, OPRND_SHIFT_3_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vstd.32\",\n \t  SOPCODE_INFO2 (0xf8002a00,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(4_7or21_24, IMM_FLDST, OPRND_SHIFT_3_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vstq.8\",\n \t  SOPCODE_INFO2 (0xf8002c00,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(4_7or21_24, IMM_FLDST, OPRND_SHIFT_4_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vstq.16\",\n \t  SOPCODE_INFO2 (0xf8002d00,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(4_7or21_24, IMM_FLDST, OPRND_SHIFT_4_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vstq.32\",\n \t  SOPCODE_INFO2 (0xf8002e00,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(4_7or21_24, IMM_FLDST, OPRND_SHIFT_4_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vldrd.8\",\n \t  SOPCODE_INFO2 (0xf8003000,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vldrd.16\",\n \t  SOPCODE_INFO2 (0xf8003100,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vldrd.32\",\n \t  SOPCODE_INFO2 (0xf8003200,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vldrq.8\",\n \t  SOPCODE_INFO2 (0xf8003400,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vldrq.16\",\n \t  SOPCODE_INFO2 (0xf8003500,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vldrq.32\",\n \t  SOPCODE_INFO2 (0xf8003600,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vstrd.8\",\n \t  SOPCODE_INFO2 (0xf8003800,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vstrd.16\",\n \t  SOPCODE_INFO2 (0xf8003900,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vstrd.32\",\n \t  SOPCODE_INFO2 (0xf8003a00,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vstrq.8\",\n \t  SOPCODE_INFO2 (0xf8003c00,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vstrq.16\",\n \t  SOPCODE_INFO2 (0xf8003d00,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),\n \t  CSKY_ISA_VDSP),\n     OP32 (\"vstrq.32\",\n \t  SOPCODE_INFO2 (0xf8003e00,\n-\t\t\t (0_3, FREG, OPRND_SHIFT_0_BIT),\n+\t\t\t (0_3, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t BRACKET_OPRND ((16_20, AREG, OPRND_SHIFT_0_BIT),\n \t\t\t\t\t(5_6or21_25, AREG_WITH_LSHIFT_FPU, OPRND_SHIFT_0_BIT))),\n \t  CSKY_ISA_VDSP),\n@@ -7888,6 +7905,84 @@ const struct csky_opcode csky_v2_opcodes[] =\n \t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t(21_24, VREG, OPRND_SHIFT_0_BIT)),\n \t  CSKY_ISA_VDSP),\n+    OP32 (\"vshri.u8\",\n+\t  OPCODE_INFO3 (0xf8000600,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshri.u16\",\n+\t  OPCODE_INFO3 (0xf8100600,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshri.u32\",\n+\t  OPCODE_INFO3 (0xfa000600,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshri.s8\",\n+\t  OPCODE_INFO3 (0xf8000610,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshri.s16\",\n+\t  OPCODE_INFO3 (0xf8100610,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshri.s32\",\n+\t  OPCODE_INFO3 (0xfa000610,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshri.u8.r\",\n+\t  OPCODE_INFO3 (0xf8000640,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshri.u16.r\",\n+\t  OPCODE_INFO3 (0xf8100640,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshri.u32.r\",\n+\t  OPCODE_INFO3 (0xfa000640,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshri.s8.r\",\n+\t  OPCODE_INFO3 (0xf8000650,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshri.s16.r\",\n+\t  OPCODE_INFO3 (0xf8100650,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshri.s32.r\",\n+\t  OPCODE_INFO3 (0xfa000650,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshr.s32.r\",\n+\t  OPCODE_INFO3 (0xfa0006d0,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(21_24, VREG, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n     OP32 (\"vshr.s32.r\",\n \t  OPCODE_INFO3 (0xfa0006d0,\n \t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n@@ -7966,6 +8061,78 @@ const struct csky_opcode csky_v2_opcodes[] =\n \t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n \t\t\t(21_24, VREG, OPRND_SHIFT_0_BIT)),\n \t  CSKY_ISA_VDSP),\n+    OP32 (\"vshli.u8\",\n+\t  OPCODE_INFO3 (0xf8000700,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshli.u16\",\n+\t  OPCODE_INFO3 (0xf8100700,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshli.u32\",\n+\t  OPCODE_INFO3 (0xfa000700,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshli.s8\",\n+\t  OPCODE_INFO3 (0xf8000710,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshli.s16\",\n+\t  OPCODE_INFO3 (0xf8100710,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshli.s32\",\n+\t  OPCODE_INFO3 (0xfa000710,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshli.u8.s\",\n+\t  OPCODE_INFO3 (0xf8000740,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshli.u16.s\",\n+\t  OPCODE_INFO3 (0xf8100740,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshli.u32.s\",\n+\t  OPCODE_INFO3 (0xfa000740,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshli.s8.s\",\n+\t  OPCODE_INFO3 (0xf8000750,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshli.s16.s\",\n+\t  OPCODE_INFO3 (0xf8100750,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n+    OP32 (\"vshli.s32.s\",\n+\t  OPCODE_INFO3 (0xfa000750,\n+\t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(16_19, VREG, OPRND_SHIFT_0_BIT),\n+\t\t\t(5or21_24, IMM5b_VSH, OPRND_SHIFT_0_BIT)),\n+\t  CSKY_ISA_VDSP),\n     OP32 (\"vcmphs.u8\",\n \t  OPCODE_INFO3 (0xf8000800,\n \t\t\t(0_3, VREG, OPRND_SHIFT_0_BIT),"
    }
  ]
}