/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_pm.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/28/11 12:19a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Thu Oct 27 17:18:51 2011
 *                 MD5 Checksum         d0bb3b528cbe25f62f7a44e82cd25af7
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7425/rdb/b1/bchp_pm.h $
 * 
 * Hydra_Software_Devel/1   10/28/11 12:19a vanessah
 * SW7425-1620: add 7425 B0 rdb header file
 *
 ***************************************************************************/

#ifndef BCHP_PM_H__
#define BCHP_PM_H__

/***************************************************************************
 *PM - Peripheral Module Configuration
 ***************************************************************************/
#define BCHP_PM_CONFIG                           0x00406180 /* PERIPHERAL MODULE CONFIGURATION REGISTER */
#define BCHP_PM_CLK_CTRL                         0x00406184 /* UPG Clock control register */
#define BCHP_PM_RST_CTRL                         0x00406188 /* UPG reset control register */

/***************************************************************************
 *CONFIG - PERIPHERAL MODULE CONFIGURATION REGISTER
 ***************************************************************************/
/* PM :: CONFIG :: reserved_for_eco0 [31:26] */
#define BCHP_PM_CONFIG_reserved_for_eco0_MASK                      0xfc000000
#define BCHP_PM_CONFIG_reserved_for_eco0_SHIFT                     26
#define BCHP_PM_CONFIG_reserved_for_eco0_DEFAULT                   0

/* PM :: CONFIG :: testport_sel [25:25] */
#define BCHP_PM_CONFIG_testport_sel_MASK                           0x02000000
#define BCHP_PM_CONFIG_testport_sel_SHIFT                          25
#define BCHP_PM_CONFIG_testport_sel_DEFAULT                        0

/* PM :: CONFIG :: scb_user_sel [24:24] */
#define BCHP_PM_CONFIG_scb_user_sel_MASK                           0x01000000
#define BCHP_PM_CONFIG_scb_user_sel_SHIFT                          24
#define BCHP_PM_CONFIG_scb_user_sel_DEFAULT                        0

/* PM :: CONFIG :: uart_dma_sw_reset [23:23] */
#define BCHP_PM_CONFIG_uart_dma_sw_reset_MASK                      0x00800000
#define BCHP_PM_CONFIG_uart_dma_sw_reset_SHIFT                     23
#define BCHP_PM_CONFIG_uart_dma_sw_reset_DEFAULT                   0

/* PM :: CONFIG :: uart_enable_busy_detect [22:22] */
#define BCHP_PM_CONFIG_uart_enable_busy_detect_MASK                0x00400000
#define BCHP_PM_CONFIG_uart_enable_busy_detect_SHIFT               22
#define BCHP_PM_CONFIG_uart_enable_busy_detect_DEFAULT             0

/* PM :: CONFIG :: uart_disable_busy_wr [21:21] */
#define BCHP_PM_CONFIG_uart_disable_busy_wr_MASK                   0x00200000
#define BCHP_PM_CONFIG_uart_disable_busy_wr_SHIFT                  21
#define BCHP_PM_CONFIG_uart_disable_busy_wr_DEFAULT                0

/* PM :: CONFIG :: reserved1 [20:16] */
#define BCHP_PM_CONFIG_reserved1_MASK                              0x001f0000
#define BCHP_PM_CONFIG_reserved1_SHIFT                             16

/* PM :: CONFIG :: uart_clk_sel [15:15] */
#define BCHP_PM_CONFIG_uart_clk_sel_MASK                           0x00008000
#define BCHP_PM_CONFIG_uart_clk_sel_SHIFT                          15
#define BCHP_PM_CONFIG_uart_clk_sel_DEFAULT                        0

/* PM :: CONFIG :: uart_sw_reset [14:14] */
#define BCHP_PM_CONFIG_uart_sw_reset_MASK                          0x00004000
#define BCHP_PM_CONFIG_uart_sw_reset_SHIFT                         14
#define BCHP_PM_CONFIG_uart_sw_reset_DEFAULT                       0

/* PM :: CONFIG :: reserved2 [13:12] */
#define BCHP_PM_CONFIG_reserved2_MASK                              0x00003000
#define BCHP_PM_CONFIG_reserved2_SHIFT                             12

/* PM :: CONFIG :: uart_dma_sw_init [11:11] */
#define BCHP_PM_CONFIG_uart_dma_sw_init_MASK                       0x00000800
#define BCHP_PM_CONFIG_uart_dma_sw_init_SHIFT                      11
#define BCHP_PM_CONFIG_uart_dma_sw_init_DEFAULT                    0

/* PM :: CONFIG :: mcif_sw_init [10:10] */
#define BCHP_PM_CONFIG_mcif_sw_init_MASK                           0x00000400
#define BCHP_PM_CONFIG_mcif_sw_init_SHIFT                          10
#define BCHP_PM_CONFIG_mcif_sw_init_DEFAULT                        0

/* PM :: CONFIG :: mcif_sw_reset [09:09] */
#define BCHP_PM_CONFIG_mcif_sw_reset_MASK                          0x00000200
#define BCHP_PM_CONFIG_mcif_sw_reset_SHIFT                         9
#define BCHP_PM_CONFIG_mcif_sw_reset_DEFAULT                       0

/* PM :: CONFIG :: sc_late_sw_reset [08:08] */
#define BCHP_PM_CONFIG_sc_late_sw_reset_MASK                       0x00000100
#define BCHP_PM_CONFIG_sc_late_sw_reset_SHIFT                      8
#define BCHP_PM_CONFIG_sc_late_sw_reset_DEFAULT                    0

/* PM :: CONFIG :: sc_sw_reset [07:07] */
#define BCHP_PM_CONFIG_sc_sw_reset_MASK                            0x00000080
#define BCHP_PM_CONFIG_sc_sw_reset_SHIFT                           7
#define BCHP_PM_CONFIG_sc_sw_reset_DEFAULT                         0

/* PM :: CONFIG :: reserved_for_eco3 [06:00] */
#define BCHP_PM_CONFIG_reserved_for_eco3_MASK                      0x0000007f
#define BCHP_PM_CONFIG_reserved_for_eco3_SHIFT                     0
#define BCHP_PM_CONFIG_reserved_for_eco3_DEFAULT                   0

/***************************************************************************
 *CLK_CTRL - UPG Clock control register
 ***************************************************************************/
/* PM :: CLK_CTRL :: reserved0 [31:18] */
#define BCHP_PM_CLK_CTRL_reserved0_MASK                            0xfffc0000
#define BCHP_PM_CLK_CTRL_reserved0_SHIFT                           18

/* PM :: CLK_CTRL :: tmon [17:17] */
#define BCHP_PM_CLK_CTRL_tmon_MASK                                 0x00020000
#define BCHP_PM_CLK_CTRL_tmon_SHIFT                                17
#define BCHP_PM_CLK_CTRL_tmon_DEFAULT                              1

/* PM :: CLK_CTRL :: timers [16:16] */
#define BCHP_PM_CLK_CTRL_timers_MASK                               0x00010000
#define BCHP_PM_CLK_CTRL_timers_SHIFT                              16
#define BCHP_PM_CLK_CTRL_timers_DEFAULT                            1

/* PM :: CLK_CTRL :: gpio [15:15] */
#define BCHP_PM_CLK_CTRL_gpio_MASK                                 0x00008000
#define BCHP_PM_CLK_CTRL_gpio_SHIFT                                15
#define BCHP_PM_CLK_CTRL_gpio_DEFAULT                              1

/* PM :: CLK_CTRL :: reserved_for_eco1 [14:10] */
#define BCHP_PM_CLK_CTRL_reserved_for_eco1_MASK                    0x00007c00
#define BCHP_PM_CLK_CTRL_reserved_for_eco1_SHIFT                   10
#define BCHP_PM_CLK_CTRL_reserved_for_eco1_DEFAULT                 0

/* PM :: CLK_CTRL :: pwmb [09:09] */
#define BCHP_PM_CLK_CTRL_pwmb_MASK                                 0x00000200
#define BCHP_PM_CLK_CTRL_pwmb_SHIFT                                9
#define BCHP_PM_CLK_CTRL_pwmb_DEFAULT                              1

/* PM :: CLK_CTRL :: pwma [08:08] */
#define BCHP_PM_CLK_CTRL_pwma_MASK                                 0x00000100
#define BCHP_PM_CLK_CTRL_pwma_SHIFT                                8
#define BCHP_PM_CLK_CTRL_pwma_DEFAULT                              1

/* PM :: CLK_CTRL :: reserved_for_eco2 [07:05] */
#define BCHP_PM_CLK_CTRL_reserved_for_eco2_MASK                    0x000000e0
#define BCHP_PM_CLK_CTRL_reserved_for_eco2_SHIFT                   5
#define BCHP_PM_CLK_CTRL_reserved_for_eco2_DEFAULT                 0

/* PM :: CLK_CTRL :: bsce [04:04] */
#define BCHP_PM_CLK_CTRL_bsce_MASK                                 0x00000010
#define BCHP_PM_CLK_CTRL_bsce_SHIFT                                4
#define BCHP_PM_CLK_CTRL_bsce_DEFAULT                              1

/* PM :: CLK_CTRL :: bscd [03:03] */
#define BCHP_PM_CLK_CTRL_bscd_MASK                                 0x00000008
#define BCHP_PM_CLK_CTRL_bscd_SHIFT                                3
#define BCHP_PM_CLK_CTRL_bscd_DEFAULT                              1

/* PM :: CLK_CTRL :: bscc [02:02] */
#define BCHP_PM_CLK_CTRL_bscc_MASK                                 0x00000004
#define BCHP_PM_CLK_CTRL_bscc_SHIFT                                2
#define BCHP_PM_CLK_CTRL_bscc_DEFAULT                              1

/* PM :: CLK_CTRL :: reserved_for_eco3 [01:01] */
#define BCHP_PM_CLK_CTRL_reserved_for_eco3_MASK                    0x00000002
#define BCHP_PM_CLK_CTRL_reserved_for_eco3_SHIFT                   1
#define BCHP_PM_CLK_CTRL_reserved_for_eco3_DEFAULT                 0

/* PM :: CLK_CTRL :: irb [00:00] */
#define BCHP_PM_CLK_CTRL_irb_MASK                                  0x00000001
#define BCHP_PM_CLK_CTRL_irb_SHIFT                                 0
#define BCHP_PM_CLK_CTRL_irb_DEFAULT                               1

/***************************************************************************
 *RST_CTRL - UPG reset control register
 ***************************************************************************/
/* PM :: RST_CTRL :: reserved0 [31:18] */
#define BCHP_PM_RST_CTRL_reserved0_MASK                            0xfffc0000
#define BCHP_PM_RST_CTRL_reserved0_SHIFT                           18

/* PM :: RST_CTRL :: tmon [17:17] */
#define BCHP_PM_RST_CTRL_tmon_MASK                                 0x00020000
#define BCHP_PM_RST_CTRL_tmon_SHIFT                                17
#define BCHP_PM_RST_CTRL_tmon_DEFAULT                              0

/* PM :: RST_CTRL :: timer [16:16] */
#define BCHP_PM_RST_CTRL_timer_MASK                                0x00010000
#define BCHP_PM_RST_CTRL_timer_SHIFT                               16
#define BCHP_PM_RST_CTRL_timer_DEFAULT                             0

/* PM :: RST_CTRL :: gpio [15:15] */
#define BCHP_PM_RST_CTRL_gpio_MASK                                 0x00008000
#define BCHP_PM_RST_CTRL_gpio_SHIFT                                15
#define BCHP_PM_RST_CTRL_gpio_DEFAULT                              0

/* PM :: RST_CTRL :: reserved_for_eco1 [14:10] */
#define BCHP_PM_RST_CTRL_reserved_for_eco1_MASK                    0x00007c00
#define BCHP_PM_RST_CTRL_reserved_for_eco1_SHIFT                   10
#define BCHP_PM_RST_CTRL_reserved_for_eco1_DEFAULT                 0

/* PM :: RST_CTRL :: pwmb [09:09] */
#define BCHP_PM_RST_CTRL_pwmb_MASK                                 0x00000200
#define BCHP_PM_RST_CTRL_pwmb_SHIFT                                9
#define BCHP_PM_RST_CTRL_pwmb_DEFAULT                              0

/* PM :: RST_CTRL :: pwma [08:08] */
#define BCHP_PM_RST_CTRL_pwma_MASK                                 0x00000100
#define BCHP_PM_RST_CTRL_pwma_SHIFT                                8
#define BCHP_PM_RST_CTRL_pwma_DEFAULT                              0

/* PM :: RST_CTRL :: reserved_for_eco2 [07:05] */
#define BCHP_PM_RST_CTRL_reserved_for_eco2_MASK                    0x000000e0
#define BCHP_PM_RST_CTRL_reserved_for_eco2_SHIFT                   5
#define BCHP_PM_RST_CTRL_reserved_for_eco2_DEFAULT                 0

/* PM :: RST_CTRL :: bsce [04:04] */
#define BCHP_PM_RST_CTRL_bsce_MASK                                 0x00000010
#define BCHP_PM_RST_CTRL_bsce_SHIFT                                4
#define BCHP_PM_RST_CTRL_bsce_DEFAULT                              0

/* PM :: RST_CTRL :: bscd [03:03] */
#define BCHP_PM_RST_CTRL_bscd_MASK                                 0x00000008
#define BCHP_PM_RST_CTRL_bscd_SHIFT                                3
#define BCHP_PM_RST_CTRL_bscd_DEFAULT                              0

/* PM :: RST_CTRL :: bscc [02:02] */
#define BCHP_PM_RST_CTRL_bscc_MASK                                 0x00000004
#define BCHP_PM_RST_CTRL_bscc_SHIFT                                2
#define BCHP_PM_RST_CTRL_bscc_DEFAULT                              0

/* PM :: RST_CTRL :: reserved_for_eco3 [01:01] */
#define BCHP_PM_RST_CTRL_reserved_for_eco3_MASK                    0x00000002
#define BCHP_PM_RST_CTRL_reserved_for_eco3_SHIFT                   1
#define BCHP_PM_RST_CTRL_reserved_for_eco3_DEFAULT                 0

/* PM :: RST_CTRL :: irb [00:00] */
#define BCHP_PM_RST_CTRL_irb_MASK                                  0x00000001
#define BCHP_PM_RST_CTRL_irb_SHIFT                                 0
#define BCHP_PM_RST_CTRL_irb_DEFAULT                               0

#endif /* #ifndef BCHP_PM_H__ */

/* End of File */
