# #100daysofRTL Day 08 - Shift Register in SystemVerilog
## _ALU_

Shift Register

## Design using SystemVerilog

<p align="center">
   <img alt="srcode" title="sr" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/008_SHIFT_REGISTER/images/sr_code.PNG" width="550">
</p>

## Testbench

<p align="center">
   <img alt="sr_tb" title="sr" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/008_SHIFT_REGISTER/images/sr_tb.PNG" width="950">
</p>

## Simulation Results

<p align="center">
   <img alt="waveformsr" title="sr" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/008_SHIFT_REGISTER/images/Waveform.PNG" width="1150">
</p>

<p align="center">
   <img alt="simusr" title="sr" src="https://raw.githubusercontent.com/Marcotronics/100daysofRTL/main/008_SHIFT_REGISTER/images/Simulation.PNG" width=" 650">
</p>

_"It is during our darkest moments that we must focus to see the light."_

*Day 08 Completed*
