<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/arm/insts/branch.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_9e929c73feaf15d3695ce4c76b483065.html">arm</a></li><li class="navelem"><a class="el" href="dir_412cb1e3c3e0b307fb4e20a3bc9a2471.html">insts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">branch.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arm_2insts_2branch_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2010,2018 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Copyright (c) 2007-2008 The Florida State University</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * Authors: Stephen Hines</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_INSTS_BRANCH_HH__</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define __ARCH_ARM_INSTS_BRANCH_HH__</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="pred__inst_8hh.html">arch/arm/insts/pred_inst.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceArmISA.html">ArmISA</a></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;{</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">// Branch to a target computed with an immediate</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchImm.html">   50</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1BranchImm.html">BranchImm</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;{</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchImm.html#a18bfa504d38764fe8f5b6c44fa1a24b6">   53</a></span>&#160;    int32_t <a class="code" href="classArmISA_1_1BranchImm.html#a18bfa504d38764fe8f5b6c44fa1a24b6">imm</a>;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchImm.html#a5161861aa3d9eead497246e555e6aebe">   56</a></span>&#160;    <a class="code" href="classArmISA_1_1BranchImm.html#a5161861aa3d9eead497246e555e6aebe">BranchImm</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;              int32_t _imm) :</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass), imm(_imm)</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    {}</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    std::string <a class="code" href="classArmISA_1_1BranchImm.html#a55cb248fa59897514c1c1040869d409d">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;};</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// Conditionally Branch to a target computed with an immediate</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchImmCond.html">   65</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1BranchImmCond.html">BranchImmCond</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1BranchImm.html">BranchImm</a></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;{</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchImmCond.html#aeeb33b07ed679d53be5d3ce63d9a59e9">   68</a></span>&#160;    <a class="code" href="classArmISA_1_1BranchImmCond.html#aeeb33b07ed679d53be5d3ce63d9a59e9">BranchImmCond</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                  int32_t _imm, <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a> _condCode) :</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;        <a class="code" href="classArmISA_1_1BranchImm.html">BranchImm</a>(mnem, _machInst, __opClass, _imm)</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;        <span class="comment">// Only update if this isn&#39;t part of an IT block</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>.itstateMask)</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;            <a class="code" href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">condCode</a> = _condCode;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    }</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;};</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">// Branch to a target computed with a register</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchReg.html">   79</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1BranchReg.html">BranchReg</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;{</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchReg.html#af219fdb1bf3a0d217265f658f9c25715">   82</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1BranchReg.html#af219fdb1bf3a0d217265f658f9c25715">op1</a>;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchReg.html#a8dd9730f3e9f13a76749f7d40fab4fa5">   85</a></span>&#160;    <a class="code" href="classArmISA_1_1BranchReg.html#a8dd9730f3e9f13a76749f7d40fab4fa5">BranchReg</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;              <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1) :</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass), op1(_op1)</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    {}</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    std::string <a class="code" href="classArmISA_1_1BranchImm.html#a55cb248fa59897514c1c1040869d409d">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;};</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">// Conditionally Branch to a target computed with a register</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchRegCond.html">   94</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1BranchRegCond.html">BranchRegCond</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1BranchReg.html">BranchReg</a></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;{</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchRegCond.html#aaed6fa694e99a3efd32e0363dc625723">   97</a></span>&#160;    <a class="code" href="classArmISA_1_1BranchRegCond.html#aaed6fa694e99a3efd32e0363dc625723">BranchRegCond</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                  <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1, <a class="code" href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ConditionCode</a> _condCode) :</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        <a class="code" href="classArmISA_1_1BranchReg.html">BranchReg</a>(mnem, _machInst, __opClass, _op1)</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    {</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        <span class="comment">// Only update if this isn&#39;t part of an IT block</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>.itstateMask)</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;            <a class="code" href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">condCode</a> = _condCode;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    }</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;};</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">// Branch to a target computed with two registers</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchRegReg.html">  108</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1BranchRegReg.html">BranchRegReg</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;{</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchRegReg.html#a31f1adb935938cdde4b202ea352e55ed">  111</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1BranchRegReg.html#a31f1adb935938cdde4b202ea352e55ed">op1</a>;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchRegReg.html#ad626a354fbb85a43165316368777fe33">  112</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1BranchRegReg.html#ad626a354fbb85a43165316368777fe33">op2</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchRegReg.html#af2031840154fe64d2ab3be74ecb1616e">  115</a></span>&#160;    <a class="code" href="classArmISA_1_1BranchRegReg.html#af2031840154fe64d2ab3be74ecb1616e">BranchRegReg</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                 <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op2) :</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass), op1(_op1), op2(_op2)</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    {}</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    std::string <a class="code" href="classArmISA_1_1BranchImm.html#a55cb248fa59897514c1c1040869d409d">generateDisassembly</a>(<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>, <span class="keyword">const</span> <a class="code" href="classSymbolTable.html">SymbolTable</a> *symtab) <span class="keyword">const</span>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;};</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">// Branch to a target computed with an immediate and a register</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchImmReg.html">  124</a></span>&#160;<span class="keyword">class </span><a class="code" href="classArmISA_1_1BranchImmReg.html">BranchImmReg</a> : <span class="keyword">public</span> <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;{</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchImmReg.html#ade092744199dc4cc3d0d55eb341f4759">  127</a></span>&#160;    int32_t <a class="code" href="classArmISA_1_1BranchImmReg.html#ade092744199dc4cc3d0d55eb341f4759">imm</a>;</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchImmReg.html#a5132be0cbef61c3a9e4d329abbd24912">  128</a></span>&#160;    <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> <a class="code" href="classArmISA_1_1BranchImmReg.html#a5132be0cbef61c3a9e4d329abbd24912">op1</a>;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="classArmISA_1_1BranchImmReg.html#a370ba36d6bcf7112c2e9a202a6ae3ed2">  131</a></span>&#160;    <a class="code" href="classArmISA_1_1BranchImmReg.html#a370ba36d6bcf7112c2e9a202a6ae3ed2">BranchImmReg</a>(<span class="keyword">const</span> <span class="keywordtype">char</span> *mnem, <a class="code" href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">ExtMachInst</a> _machInst, OpClass __opClass,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                 int32_t _imm, <a class="code" href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">IntRegIndex</a> _op1) :</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        <a class="code" href="classArmISA_1_1PredOp.html">PredOp</a>(mnem, _machInst, __opClass), imm(_imm), op1(_op1)</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    {}</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;};</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;}</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#endif //__ARCH_ARM_INSTS_BRANCH_HH__</span></div><div class="ttc" id="namespaceArmISA_html_a28f9c55fc1ae496fd36bca4b09be4a5f"><div class="ttname"><a href="namespaceArmISA.html#a28f9c55fc1ae496fd36bca4b09be4a5f">ArmISA::IntRegIndex</a></div><div class="ttdeci">IntRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="intregs_8hh_source.html#l00053">intregs.hh:53</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchImm_html"><div class="ttname"><a href="classArmISA_1_1BranchImm.html">ArmISA::BranchImm</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2branch_8hh_source.html#l00050">branch.hh:50</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchImm_html_a18bfa504d38764fe8f5b6c44fa1a24b6"><div class="ttname"><a href="classArmISA_1_1BranchImm.html#a18bfa504d38764fe8f5b6c44fa1a24b6">ArmISA::BranchImm::imm</a></div><div class="ttdeci">int32_t imm</div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2branch_8hh_source.html#l00053">branch.hh:53</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchReg_html"><div class="ttname"><a href="classArmISA_1_1BranchReg.html">ArmISA::BranchReg</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2branch_8hh_source.html#l00079">branch.hh:79</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchRegReg_html_a31f1adb935938cdde4b202ea352e55ed"><div class="ttname"><a href="classArmISA_1_1BranchRegReg.html#a31f1adb935938cdde4b202ea352e55ed">ArmISA::BranchRegReg::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2branch_8hh_source.html#l00111">branch.hh:111</a></div></div>
<div class="ttc" id="classArmISA_1_1PredOp_html"><div class="ttname"><a href="classArmISA_1_1PredOp.html">ArmISA::PredOp</a></div><div class="ttdoc">Base class for predicated integer operations. </div><div class="ttdef"><b>Definition:</b> <a href="pred__inst_8hh_source.html#l00211">pred_inst.hh:211</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchImm_html_a55cb248fa59897514c1c1040869d409d"><div class="ttname"><a href="classArmISA_1_1BranchImm.html#a55cb248fa59897514c1c1040869d409d">ArmISA::BranchImm::generateDisassembly</a></div><div class="ttdeci">std::string generateDisassembly(Addr pc, const SymbolTable *symtab) const</div><div class="ttdoc">Internal function to generate disassembly string. </div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2branch_8cc_source.html#l00056">branch.cc:56</a></div></div>
<div class="ttc" id="classSymbolTable_html"><div class="ttname"><a href="classSymbolTable.html">SymbolTable</a></div><div class="ttdef"><b>Definition:</b> <a href="symtab_8hh_source.html#l00042">symtab.hh:42</a></div></div>
<div class="ttc" id="namespaceArmISA_html"><div class="ttname"><a href="namespaceArmISA.html">ArmISA</a></div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00042">ccregs.hh:42</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchImmReg_html_a370ba36d6bcf7112c2e9a202a6ae3ed2"><div class="ttname"><a href="classArmISA_1_1BranchImmReg.html#a370ba36d6bcf7112c2e9a202a6ae3ed2">ArmISA::BranchImmReg::BranchImmReg</a></div><div class="ttdeci">BranchImmReg(const char *mnem, ExtMachInst _machInst, OpClass __opClass, int32_t _imm, IntRegIndex _op1)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2branch_8hh_source.html#l00131">branch.hh:131</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a579034b38a29d99f94233b886eaeca64"><div class="ttname"><a href="namespaceArmISA.html#a579034b38a29d99f94233b886eaeca64">ArmISA::ConditionCode</a></div><div class="ttdeci">ConditionCode</div><div class="ttdef"><b>Definition:</b> <a href="ccregs_8hh_source.html#l00064">ccregs.hh:64</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchImmReg_html_ade092744199dc4cc3d0d55eb341f4759"><div class="ttname"><a href="classArmISA_1_1BranchImmReg.html#ade092744199dc4cc3d0d55eb341f4759">ArmISA::BranchImmReg::imm</a></div><div class="ttdeci">int32_t imm</div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2branch_8hh_source.html#l00127">branch.hh:127</a></div></div>
<div class="ttc" id="classStaticInst_html_ad2f509501cc362e01bc189bc49566761"><div class="ttname"><a href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">StaticInst::machInst</a></div><div class="ttdeci">const ExtMachInst machInst</div><div class="ttdoc">The binary machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00229">static_inst.hh:229</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchImmReg_html_a5132be0cbef61c3a9e4d329abbd24912"><div class="ttname"><a href="classArmISA_1_1BranchImmReg.html#a5132be0cbef61c3a9e4d329abbd24912">ArmISA::BranchImmReg::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2branch_8hh_source.html#l00128">branch.hh:128</a></div></div>
<div class="ttc" id="classArmISA_1_1PredOp_html_a778983f9b03ee29ef358303a41530fb6"><div class="ttname"><a href="classArmISA_1_1PredOp.html#a778983f9b03ee29ef358303a41530fb6">ArmISA::PredOp::condCode</a></div><div class="ttdeci">ConditionCode condCode</div><div class="ttdef"><b>Definition:</b> <a href="pred__inst_8hh_source.html#l00215">pred_inst.hh:215</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchRegReg_html_af2031840154fe64d2ab3be74ecb1616e"><div class="ttname"><a href="classArmISA_1_1BranchRegReg.html#af2031840154fe64d2ab3be74ecb1616e">ArmISA::BranchRegReg::BranchRegReg</a></div><div class="ttdeci">BranchRegReg(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _op1, IntRegIndex _op2)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2branch_8hh_source.html#l00115">branch.hh:115</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchRegReg_html_ad626a354fbb85a43165316368777fe33"><div class="ttname"><a href="classArmISA_1_1BranchRegReg.html#ad626a354fbb85a43165316368777fe33">ArmISA::BranchRegReg::op2</a></div><div class="ttdeci">IntRegIndex op2</div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2branch_8hh_source.html#l00112">branch.hh:112</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchReg_html_a8dd9730f3e9f13a76749f7d40fab4fa5"><div class="ttname"><a href="classArmISA_1_1BranchReg.html#a8dd9730f3e9f13a76749f7d40fab4fa5">ArmISA::BranchReg::BranchReg</a></div><div class="ttdeci">BranchReg(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _op1)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2branch_8hh_source.html#l00085">branch.hh:85</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchRegCond_html_aaed6fa694e99a3efd32e0363dc625723"><div class="ttname"><a href="classArmISA_1_1BranchRegCond.html#aaed6fa694e99a3efd32e0363dc625723">ArmISA::BranchRegCond::BranchRegCond</a></div><div class="ttdeci">BranchRegCond(const char *mnem, ExtMachInst _machInst, OpClass __opClass, IntRegIndex _op1, ConditionCode _condCode)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2branch_8hh_source.html#l00097">branch.hh:97</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchReg_html_af219fdb1bf3a0d217265f658f9c25715"><div class="ttname"><a href="classArmISA_1_1BranchReg.html#af219fdb1bf3a0d217265f658f9c25715">ArmISA::BranchReg::op1</a></div><div class="ttdeci">IntRegIndex op1</div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2branch_8hh_source.html#l00082">branch.hh:82</a></div></div>
<div class="ttc" id="pred__inst_8hh_html"><div class="ttname"><a href="pred__inst_8hh.html">pred_inst.hh</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchImmCond_html_aeeb33b07ed679d53be5d3ce63d9a59e9"><div class="ttname"><a href="classArmISA_1_1BranchImmCond.html#aeeb33b07ed679d53be5d3ce63d9a59e9">ArmISA::BranchImmCond::BranchImmCond</a></div><div class="ttdeci">BranchImmCond(const char *mnem, ExtMachInst _machInst, OpClass __opClass, int32_t _imm, ConditionCode _condCode)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2branch_8hh_source.html#l00068">branch.hh:68</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchImm_html_a5161861aa3d9eead497246e555e6aebe"><div class="ttname"><a href="classArmISA_1_1BranchImm.html#a5161861aa3d9eead497246e555e6aebe">ArmISA::BranchImm::BranchImm</a></div><div class="ttdeci">BranchImm(const char *mnem, ExtMachInst _machInst, OpClass __opClass, int32_t _imm)</div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2branch_8hh_source.html#l00056">branch.hh:56</a></div></div>
<div class="ttc" id="classStaticInst_html_a4ce6d46a678e2cb90b5baf6fd09028e3"><div class="ttname"><a href="classStaticInst.html#a4ce6d46a678e2cb90b5baf6fd09028e3">StaticInst::ExtMachInst</a></div><div class="ttdeci">TheISA::ExtMachInst ExtMachInst</div><div class="ttdoc">Binary extended machine instruction type. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00087">static_inst.hh:87</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchRegCond_html"><div class="ttname"><a href="classArmISA_1_1BranchRegCond.html">ArmISA::BranchRegCond</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2branch_8hh_source.html#l00094">branch.hh:94</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchImmReg_html"><div class="ttname"><a href="classArmISA_1_1BranchImmReg.html">ArmISA::BranchImmReg</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2branch_8hh_source.html#l00124">branch.hh:124</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchRegReg_html"><div class="ttname"><a href="classArmISA_1_1BranchRegReg.html">ArmISA::BranchRegReg</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2branch_8hh_source.html#l00108">branch.hh:108</a></div></div>
<div class="ttc" id="classArmISA_1_1BranchImmCond_html"><div class="ttname"><a href="classArmISA_1_1BranchImmCond.html">ArmISA::BranchImmCond</a></div><div class="ttdef"><b>Definition:</b> <a href="arm_2insts_2branch_8hh_source.html#l00065">branch.hh:65</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
