
LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f08  0800018c  0800018c  0001018c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08002094  08002094  00012094  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080020f4  080020f4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080020f4  080020f4  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080020f4  080020f4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080020f4  080020f4  000120f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080020f8  080020f8  000120f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080020fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  2000000c  08002108  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  08002108  00020078  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ad87  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017ea  00000000  00000000  0002adc3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000af0  00000000  00000000  0002c5b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a28  00000000  00000000  0002d0a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f5f8  00000000  00000000  0002dac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b515  00000000  00000000  0004d0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c1a07  00000000  00000000  000585d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00119fdc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ce0  00000000  00000000  0011a030  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	; (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	0800207c 	.word	0x0800207c

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	; (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	; (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	; (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	0800207c 	.word	0x0800207c

080001cc <LCD_PutNibble>:
#define LCD_D4 5 	// GPIO pin for DB 4
#define LCD_D5 6 	// GPIO pin for DB 5
#define LCD_D6 7 	// GPIO pin for DB 6
#define LCD_D7 2 	// GPIO pin for DB 7

void LCD_PutNibble(uint8_t c) {
 80001cc:	b480      	push	{r7}
 80001ce:	b083      	sub	sp, #12
 80001d0:	af00      	add	r7, sp, #0
 80001d2:	4603      	mov	r3, r0
 80001d4:	71fb      	strb	r3, [r7, #7]

	if (c & 0x08)
 80001d6:	79fb      	ldrb	r3, [r7, #7]
 80001d8:	f003 0308 	and.w	r3, r3, #8
 80001dc:	2b00      	cmp	r3, #0
 80001de:	d008      	beq.n	80001f2 <LCD_PutNibble+0x26>
		LCD_Port->ODR |= 1<<LCD_D7;
 80001e0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80001e4:	695b      	ldr	r3, [r3, #20]
 80001e6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80001ea:	f043 0304 	orr.w	r3, r3, #4
 80001ee:	6153      	str	r3, [r2, #20]
 80001f0:	e007      	b.n	8000202 <LCD_PutNibble+0x36>
	else
		LCD_Port->ODR &= ~(1<<LCD_D7);
 80001f2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80001f6:	695b      	ldr	r3, [r3, #20]
 80001f8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80001fc:	f023 0304 	bic.w	r3, r3, #4
 8000200:	6153      	str	r3, [r2, #20]

	if (c & 0x04)
 8000202:	79fb      	ldrb	r3, [r7, #7]
 8000204:	f003 0304 	and.w	r3, r3, #4
 8000208:	2b00      	cmp	r3, #0
 800020a:	d008      	beq.n	800021e <LCD_PutNibble+0x52>
		LCD_Port->ODR |= 1<<LCD_D6;
 800020c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000210:	695b      	ldr	r3, [r3, #20]
 8000212:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000216:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800021a:	6153      	str	r3, [r2, #20]
 800021c:	e007      	b.n	800022e <LCD_PutNibble+0x62>
	else
		LCD_Port->ODR &= ~(1<<LCD_D6);
 800021e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000222:	695b      	ldr	r3, [r3, #20]
 8000224:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000228:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800022c:	6153      	str	r3, [r2, #20]

	if (c & 0x02)
 800022e:	79fb      	ldrb	r3, [r7, #7]
 8000230:	f003 0302 	and.w	r3, r3, #2
 8000234:	2b00      	cmp	r3, #0
 8000236:	d008      	beq.n	800024a <LCD_PutNibble+0x7e>
		LCD_Port->ODR |= 1<<LCD_D5;
 8000238:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800023c:	695b      	ldr	r3, [r3, #20]
 800023e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000242:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000246:	6153      	str	r3, [r2, #20]
 8000248:	e007      	b.n	800025a <LCD_PutNibble+0x8e>
	else
		LCD_Port->ODR &= ~(1<<LCD_D5);
 800024a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800024e:	695b      	ldr	r3, [r3, #20]
 8000250:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000254:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000258:	6153      	str	r3, [r2, #20]

	if (c & 0x01)
 800025a:	79fb      	ldrb	r3, [r7, #7]
 800025c:	f003 0301 	and.w	r3, r3, #1
 8000260:	2b00      	cmp	r3, #0
 8000262:	d008      	beq.n	8000276 <LCD_PutNibble+0xaa>
		LCD_Port->ODR |= 1<<LCD_D4;
 8000264:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000268:	695b      	ldr	r3, [r3, #20]
 800026a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800026e:	f043 0320 	orr.w	r3, r3, #32
 8000272:	6153      	str	r3, [r2, #20]
	else
		LCD_Port->ODR &= ~(1<<LCD_D4);

}
 8000274:	e007      	b.n	8000286 <LCD_PutNibble+0xba>
		LCD_Port->ODR &= ~(1<<LCD_D4);
 8000276:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800027a:	695b      	ldr	r3, [r3, #20]
 800027c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000280:	f023 0320 	bic.w	r3, r3, #32
 8000284:	6153      	str	r3, [r2, #20]
}
 8000286:	bf00      	nop
 8000288:	370c      	adds	r7, #12
 800028a:	46bd      	mov	sp, r7
 800028c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000290:	4770      	bx	lr

08000292 <LCD_Pulse>:

void LCD_Pulse(void) {
 8000292:	b580      	push	{r7, lr}
 8000294:	af00      	add	r7, sp, #0

	LCD_Port->ODR |= 1<<LCD_EN;
 8000296:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800029a:	695b      	ldr	r3, [r3, #20]
 800029c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002a0:	f043 0310 	orr.w	r3, r3, #16
 80002a4:	6153      	str	r3, [r2, #20]
	HAL_Delay(4);
 80002a6:	2004      	movs	r0, #4
 80002a8:	f000 fb5c 	bl	8000964 <HAL_Delay>
	LCD_Port->ODR &= ~(1<<LCD_EN);
 80002ac:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002b0:	695b      	ldr	r3, [r3, #20]
 80002b2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002b6:	f023 0310 	bic.w	r3, r3, #16
 80002ba:	6153      	str	r3, [r2, #20]
	HAL_Delay(4);
 80002bc:	2004      	movs	r0, #4
 80002be:	f000 fb51 	bl	8000964 <HAL_Delay>
}
 80002c2:	bf00      	nop
 80002c4:	bd80      	pop	{r7, pc}

080002c6 <LCD_SendCmd>:

void LCD_SendCmd(char c) {
 80002c6:	b580      	push	{r7, lr}
 80002c8:	b082      	sub	sp, #8
 80002ca:	af00      	add	r7, sp, #0
 80002cc:	4603      	mov	r3, r0
 80002ce:	71fb      	strb	r3, [r7, #7]

	// RS: 0 = command, 1 = data
	LCD_Port->ODR &= ~(1<<LCD_RS);
 80002d0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002d4:	695b      	ldr	r3, [r3, #20]
 80002d6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002da:	f023 0302 	bic.w	r3, r3, #2
 80002de:	6153      	str	r3, [r2, #20]

	// Send Upper 4 bits
	LCD_PutNibble( c >> 4 );
 80002e0:	79fb      	ldrb	r3, [r7, #7]
 80002e2:	091b      	lsrs	r3, r3, #4
 80002e4:	b2db      	uxtb	r3, r3
 80002e6:	4618      	mov	r0, r3
 80002e8:	f7ff ff70 	bl	80001cc <LCD_PutNibble>
	LCD_Pulse();
 80002ec:	f7ff ffd1 	bl	8000292 <LCD_Pulse>

	// Send Lower 4 bits
	LCD_PutNibble( c & 0x0F );
 80002f0:	79fb      	ldrb	r3, [r7, #7]
 80002f2:	f003 030f 	and.w	r3, r3, #15
 80002f6:	b2db      	uxtb	r3, r3
 80002f8:	4618      	mov	r0, r3
 80002fa:	f7ff ff67 	bl	80001cc <LCD_PutNibble>
	LCD_Pulse();
 80002fe:	f7ff ffc8 	bl	8000292 <LCD_Pulse>

	// Return to default
	LCD_Port->ODR |= 1<<LCD_RS;
 8000302:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000306:	695b      	ldr	r3, [r3, #20]
 8000308:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800030c:	f043 0302 	orr.w	r3, r3, #2
 8000310:	6153      	str	r3, [r2, #20]
}
 8000312:	bf00      	nop
 8000314:	3708      	adds	r7, #8
 8000316:	46bd      	mov	sp, r7
 8000318:	bd80      	pop	{r7, pc}

0800031a <LCD_SendData>:

void LCD_SendData(char c) {
 800031a:	b580      	push	{r7, lr}
 800031c:	b082      	sub	sp, #8
 800031e:	af00      	add	r7, sp, #0
 8000320:	4603      	mov	r3, r0
 8000322:	71fb      	strb	r3, [r7, #7]

	// RS defaults to 1
	// No need to change RS

	// Send Upper 4 bits
	LCD_PutNibble( c >> 4 );
 8000324:	79fb      	ldrb	r3, [r7, #7]
 8000326:	091b      	lsrs	r3, r3, #4
 8000328:	b2db      	uxtb	r3, r3
 800032a:	4618      	mov	r0, r3
 800032c:	f7ff ff4e 	bl	80001cc <LCD_PutNibble>
	LCD_Pulse();
 8000330:	f7ff ffaf 	bl	8000292 <LCD_Pulse>

	// Send Lower 4 bits
	LCD_PutNibble( c & 0x0F );
 8000334:	79fb      	ldrb	r3, [r7, #7]
 8000336:	f003 030f 	and.w	r3, r3, #15
 800033a:	b2db      	uxtb	r3, r3
 800033c:	4618      	mov	r0, r3
 800033e:	f7ff ff45 	bl	80001cc <LCD_PutNibble>
	LCD_Pulse();
 8000342:	f7ff ffa6 	bl	8000292 <LCD_Pulse>


}
 8000346:	bf00      	nop
 8000348:	3708      	adds	r7, #8
 800034a:	46bd      	mov	sp, r7
 800034c:	bd80      	pop	{r7, pc}

0800034e <LCD_Init>:

void LCD_Init(void) {
 800034e:	b580      	push	{r7, lr}
 8000350:	af00      	add	r7, sp, #0

	HAL_Delay(50);
 8000352:	2032      	movs	r0, #50	; 0x32
 8000354:	f000 fb06 	bl	8000964 <HAL_Delay>
	GPIOA->ODR |= 1 << 5;
 8000358:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800035c:	695b      	ldr	r3, [r3, #20]
 800035e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000362:	f043 0320 	orr.w	r3, r3, #32
 8000366:	6153      	str	r3, [r2, #20]
	GPIOA->ODR |= 1 << 6;
 8000368:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800036c:	695b      	ldr	r3, [r3, #20]
 800036e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000372:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000376:	6153      	str	r3, [r2, #20]
	LCD_Pulse();
 8000378:	f7ff ff8b 	bl	8000292 <LCD_Pulse>
	GPIOA->ODR &= ~( 1<< 5);
 800037c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000380:	695b      	ldr	r3, [r3, #20]
 8000382:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000386:	f023 0320 	bic.w	r3, r3, #32
 800038a:	6153      	str	r3, [r2, #20]
	GPIOA->ODR &= ~( 1<< 6);
 800038c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000390:	695b      	ldr	r3, [r3, #20]
 8000392:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000396:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800039a:	6153      	str	r3, [r2, #20]
	HAL_Delay(5);
 800039c:	2005      	movs	r0, #5
 800039e:	f000 fae1 	bl	8000964 <HAL_Delay>
	GPIOA->ODR |= 1 << 5;
 80003a2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003a6:	695b      	ldr	r3, [r3, #20]
 80003a8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80003ac:	f043 0320 	orr.w	r3, r3, #32
 80003b0:	6153      	str	r3, [r2, #20]
	GPIOA->ODR |= 1 << 6;
 80003b2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003b6:	695b      	ldr	r3, [r3, #20]
 80003b8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80003bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80003c0:	6153      	str	r3, [r2, #20]
	LCD_Pulse();
 80003c2:	f7ff ff66 	bl	8000292 <LCD_Pulse>
	GPIOA->ODR &= ~( 1<< 5);
 80003c6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003ca:	695b      	ldr	r3, [r3, #20]
 80003cc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80003d0:	f023 0320 	bic.w	r3, r3, #32
 80003d4:	6153      	str	r3, [r2, #20]
	GPIOA->ODR &= ~( 1<< 6);
 80003d6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003da:	695b      	ldr	r3, [r3, #20]
 80003dc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80003e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80003e4:	6153      	str	r3, [r2, #20]
	HAL_Delay(1);
 80003e6:	2001      	movs	r0, #1
 80003e8:	f000 fabc 	bl	8000964 <HAL_Delay>
	GPIOA->ODR |= 1 << 5;
 80003ec:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80003f0:	695b      	ldr	r3, [r3, #20]
 80003f2:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80003f6:	f043 0320 	orr.w	r3, r3, #32
 80003fa:	6153      	str	r3, [r2, #20]
	GPIOA->ODR |= 1 << 6;
 80003fc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000400:	695b      	ldr	r3, [r3, #20]
 8000402:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000406:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800040a:	6153      	str	r3, [r2, #20]
	LCD_Pulse();
 800040c:	f7ff ff41 	bl	8000292 <LCD_Pulse>
	GPIOA->ODR &= ~( 1<< 5);
 8000410:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000414:	695b      	ldr	r3, [r3, #20]
 8000416:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800041a:	f023 0320 	bic.w	r3, r3, #32
 800041e:	6153      	str	r3, [r2, #20]
	GPIOA->ODR &= ~( 1<< 6);
 8000420:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000424:	695b      	ldr	r3, [r3, #20]
 8000426:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800042a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800042e:	6153      	str	r3, [r2, #20]

	// 4 bit mode
	HAL_Delay(1);
 8000430:	2001      	movs	r0, #1
 8000432:	f000 fa97 	bl	8000964 <HAL_Delay>
	GPIOA->ODR |= 1 << 6;
 8000436:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800043a:	695b      	ldr	r3, [r3, #20]
 800043c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000440:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000444:	6153      	str	r3, [r2, #20]
	LCD_Pulse();
 8000446:	f7ff ff24 	bl	8000292 <LCD_Pulse>
	GPIOA->ODR &= ~( 1<< 6);
 800044a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800044e:	695b      	ldr	r3, [r3, #20]
 8000450:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000454:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000458:	6153      	str	r3, [r2, #20]

	// Initialisation
	HAL_Delay(1);
 800045a:	2001      	movs	r0, #1
 800045c:	f000 fa82 	bl	8000964 <HAL_Delay>
	LCD_SendCmd(0x2C);
 8000460:	202c      	movs	r0, #44	; 0x2c
 8000462:	f7ff ff30 	bl	80002c6 <LCD_SendCmd>
	HAL_Delay(5);
 8000466:	2005      	movs	r0, #5
 8000468:	f000 fa7c 	bl	8000964 <HAL_Delay>
	LCD_SendCmd(0x08);
 800046c:	2008      	movs	r0, #8
 800046e:	f7ff ff2a 	bl	80002c6 <LCD_SendCmd>
	HAL_Delay(5);
 8000472:	2005      	movs	r0, #5
 8000474:	f000 fa76 	bl	8000964 <HAL_Delay>
	LCD_SendCmd(0x01);
 8000478:	2001      	movs	r0, #1
 800047a:	f7ff ff24 	bl	80002c6 <LCD_SendCmd>
	HAL_Delay(5);
 800047e:	2005      	movs	r0, #5
 8000480:	f000 fa70 	bl	8000964 <HAL_Delay>
	LCD_SendCmd(0x06);
 8000484:	2006      	movs	r0, #6
 8000486:	f7ff ff1e 	bl	80002c6 <LCD_SendCmd>
	HAL_Delay(5);
 800048a:	2005      	movs	r0, #5
 800048c:	f000 fa6a 	bl	8000964 <HAL_Delay>

	// Turn display on
	LCD_SendCmd(0x0C);
 8000490:	200c      	movs	r0, #12
 8000492:	f7ff ff18 	bl	80002c6 <LCD_SendCmd>

}
 8000496:	bf00      	nop
 8000498:	bd80      	pop	{r7, pc}

0800049a <LCD_SendString>:

void LCD_SendString (char *str) {
 800049a:	b580      	push	{r7, lr}
 800049c:	b082      	sub	sp, #8
 800049e:	af00      	add	r7, sp, #0
 80004a0:	6078      	str	r0, [r7, #4]
	while (*str) LCD_SendData(*str++);
 80004a2:	e006      	b.n	80004b2 <LCD_SendString+0x18>
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	1c5a      	adds	r2, r3, #1
 80004a8:	607a      	str	r2, [r7, #4]
 80004aa:	781b      	ldrb	r3, [r3, #0]
 80004ac:	4618      	mov	r0, r3
 80004ae:	f7ff ff34 	bl	800031a <LCD_SendData>
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	781b      	ldrb	r3, [r3, #0]
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d1f4      	bne.n	80004a4 <LCD_SendString+0xa>
}
 80004ba:	bf00      	nop
 80004bc:	bf00      	nop
 80004be:	3708      	adds	r7, #8
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bd80      	pop	{r7, pc}

080004c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004c8:	f000 f9d7 	bl	800087a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004cc:	f000 f83c 	bl	8000548 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004d0:	f000 f8d4 	bl	800067c <MX_GPIO_Init>
  MX_TIM1_Init();
 80004d4:	f000 f87e 	bl	80005d4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  LCD_Init();
 80004d8:	f7ff ff39 	bl	800034e <LCD_Init>

  LCD_SendString("EMBEDDED PROJECT");
 80004dc:	4818      	ldr	r0, [pc, #96]	; (8000540 <main+0x7c>)
 80004de:	f7ff ffdc 	bl	800049a <LCD_SendString>

  // Select CG-RAM and set address to 0x00
  LCD_SendCmd(0x40 + 0x00);
 80004e2:	2040      	movs	r0, #64	; 0x40
 80004e4:	f7ff feef 	bl	80002c6 <LCD_SendCmd>
  HAL_Delay(4);
 80004e8:	2004      	movs	r0, #4
 80004ea:	f000 fa3b 	bl	8000964 <HAL_Delay>

  // Define smile face
  LCD_SendData(0x00);
 80004ee:	2000      	movs	r0, #0
 80004f0:	f7ff ff13 	bl	800031a <LCD_SendData>
  LCD_SendData(0x0A);
 80004f4:	200a      	movs	r0, #10
 80004f6:	f7ff ff10 	bl	800031a <LCD_SendData>
  LCD_SendData(0x0A);
 80004fa:	200a      	movs	r0, #10
 80004fc:	f7ff ff0d 	bl	800031a <LCD_SendData>
  LCD_SendData(0x0A);
 8000500:	200a      	movs	r0, #10
 8000502:	f7ff ff0a 	bl	800031a <LCD_SendData>
  LCD_SendData(0x00);
 8000506:	2000      	movs	r0, #0
 8000508:	f7ff ff07 	bl	800031a <LCD_SendData>
  LCD_SendData(0x11);
 800050c:	2011      	movs	r0, #17
 800050e:	f7ff ff04 	bl	800031a <LCD_SendData>
  LCD_SendData(0x0E);
 8000512:	200e      	movs	r0, #14
 8000514:	f7ff ff01 	bl	800031a <LCD_SendData>
  LCD_SendData(0x00);
 8000518:	2000      	movs	r0, #0
 800051a:	f7ff fefe 	bl	800031a <LCD_SendData>

  // Select display RAM & set address to 0
  LCD_SendCmd(0x8A);
 800051e:	208a      	movs	r0, #138	; 0x8a
 8000520:	f7ff fed1 	bl	80002c6 <LCD_SendCmd>
  HAL_Delay(4);
 8000524:	2004      	movs	r0, #4
 8000526:	f000 fa1d 	bl	8000964 <HAL_Delay>

  // Display smile face
  // LCD_SendData(0x00);

  HAL_Delay(3000);
 800052a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 800052e:	f000 fa19 	bl	8000964 <HAL_Delay>

  LCD_SendCmd(0x01);
 8000532:	2001      	movs	r0, #1
 8000534:	f7ff fec7 	bl	80002c6 <LCD_SendCmd>
  LCD_SendString("LCD SCREEN!");
 8000538:	4802      	ldr	r0, [pc, #8]	; (8000544 <main+0x80>)
 800053a:	f7ff ffae 	bl	800049a <LCD_SendString>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800053e:	e7fe      	b.n	800053e <main+0x7a>
 8000540:	08002094 	.word	0x08002094
 8000544:	080020a8 	.word	0x080020a8

08000548 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	b096      	sub	sp, #88	; 0x58
 800054c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800054e:	f107 0314 	add.w	r3, r7, #20
 8000552:	2244      	movs	r2, #68	; 0x44
 8000554:	2100      	movs	r1, #0
 8000556:	4618      	mov	r0, r3
 8000558:	f001 fd88 	bl	800206c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800055c:	463b      	mov	r3, r7
 800055e:	2200      	movs	r2, #0
 8000560:	601a      	str	r2, [r3, #0]
 8000562:	605a      	str	r2, [r3, #4]
 8000564:	609a      	str	r2, [r3, #8]
 8000566:	60da      	str	r2, [r3, #12]
 8000568:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800056a:	2310      	movs	r3, #16
 800056c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800056e:	2301      	movs	r3, #1
 8000570:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000572:	2300      	movs	r3, #0
 8000574:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000576:	2360      	movs	r3, #96	; 0x60
 8000578:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800057a:	2300      	movs	r3, #0
 800057c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800057e:	f107 0314 	add.w	r3, r7, #20
 8000582:	4618      	mov	r0, r3
 8000584:	f000 fcde 	bl	8000f44 <HAL_RCC_OscConfig>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <SystemClock_Config+0x4a>
  {
    Error_Handler();
 800058e:	f000 f8a5 	bl	80006dc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000592:	230f      	movs	r3, #15
 8000594:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000596:	2300      	movs	r3, #0
 8000598:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800059a:	2300      	movs	r3, #0
 800059c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800059e:	2300      	movs	r3, #0
 80005a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005a2:	2300      	movs	r3, #0
 80005a4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80005a6:	463b      	mov	r3, r7
 80005a8:	2100      	movs	r1, #0
 80005aa:	4618      	mov	r0, r3
 80005ac:	f001 f8ea 	bl	8001784 <HAL_RCC_ClockConfig>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d001      	beq.n	80005ba <SystemClock_Config+0x72>
  {
    Error_Handler();
 80005b6:	f000 f891 	bl	80006dc <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80005ba:	f44f 7000 	mov.w	r0, #512	; 0x200
 80005be:	f000 fc6b 	bl	8000e98 <HAL_PWREx_ControlVoltageScaling>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d001      	beq.n	80005cc <SystemClock_Config+0x84>
  {
    Error_Handler();
 80005c8:	f000 f888 	bl	80006dc <Error_Handler>
  }
}
 80005cc:	bf00      	nop
 80005ce:	3758      	adds	r7, #88	; 0x58
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}

080005d4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b088      	sub	sp, #32
 80005d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80005da:	f107 0310 	add.w	r3, r7, #16
 80005de:	2200      	movs	r2, #0
 80005e0:	601a      	str	r2, [r3, #0]
 80005e2:	605a      	str	r2, [r3, #4]
 80005e4:	609a      	str	r2, [r3, #8]
 80005e6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	2200      	movs	r2, #0
 80005ec:	601a      	str	r2, [r3, #0]
 80005ee:	605a      	str	r2, [r3, #4]
 80005f0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80005f2:	4b20      	ldr	r3, [pc, #128]	; (8000674 <MX_TIM1_Init+0xa0>)
 80005f4:	4a20      	ldr	r2, [pc, #128]	; (8000678 <MX_TIM1_Init+0xa4>)
 80005f6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80005f8:	4b1e      	ldr	r3, [pc, #120]	; (8000674 <MX_TIM1_Init+0xa0>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80005fe:	4b1d      	ldr	r3, [pc, #116]	; (8000674 <MX_TIM1_Init+0xa0>)
 8000600:	2200      	movs	r2, #0
 8000602:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000604:	4b1b      	ldr	r3, [pc, #108]	; (8000674 <MX_TIM1_Init+0xa0>)
 8000606:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800060a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800060c:	4b19      	ldr	r3, [pc, #100]	; (8000674 <MX_TIM1_Init+0xa0>)
 800060e:	2200      	movs	r2, #0
 8000610:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000612:	4b18      	ldr	r3, [pc, #96]	; (8000674 <MX_TIM1_Init+0xa0>)
 8000614:	2200      	movs	r2, #0
 8000616:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000618:	4b16      	ldr	r3, [pc, #88]	; (8000674 <MX_TIM1_Init+0xa0>)
 800061a:	2200      	movs	r2, #0
 800061c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800061e:	4815      	ldr	r0, [pc, #84]	; (8000674 <MX_TIM1_Init+0xa0>)
 8000620:	f001 fa7e 	bl	8001b20 <HAL_TIM_Base_Init>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800062a:	f000 f857 	bl	80006dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800062e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000632:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000634:	f107 0310 	add.w	r3, r7, #16
 8000638:	4619      	mov	r1, r3
 800063a:	480e      	ldr	r0, [pc, #56]	; (8000674 <MX_TIM1_Init+0xa0>)
 800063c:	f001 fac7 	bl	8001bce <HAL_TIM_ConfigClockSource>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000646:	f000 f849 	bl	80006dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800064a:	2300      	movs	r3, #0
 800064c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800064e:	2300      	movs	r3, #0
 8000650:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000652:	2300      	movs	r3, #0
 8000654:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000656:	1d3b      	adds	r3, r7, #4
 8000658:	4619      	mov	r1, r3
 800065a:	4806      	ldr	r0, [pc, #24]	; (8000674 <MX_TIM1_Init+0xa0>)
 800065c:	f001 fc7c 	bl	8001f58 <HAL_TIMEx_MasterConfigSynchronization>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000666:	f000 f839 	bl	80006dc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800066a:	bf00      	nop
 800066c:	3720      	adds	r7, #32
 800066e:	46bd      	mov	sp, r7
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	20000028 	.word	0x20000028
 8000678:	40012c00 	.word	0x40012c00

0800067c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b086      	sub	sp, #24
 8000680:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000682:	1d3b      	adds	r3, r7, #4
 8000684:	2200      	movs	r2, #0
 8000686:	601a      	str	r2, [r3, #0]
 8000688:	605a      	str	r2, [r3, #4]
 800068a:	609a      	str	r2, [r3, #8]
 800068c:	60da      	str	r2, [r3, #12]
 800068e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000690:	4b11      	ldr	r3, [pc, #68]	; (80006d8 <MX_GPIO_Init+0x5c>)
 8000692:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000694:	4a10      	ldr	r2, [pc, #64]	; (80006d8 <MX_GPIO_Init+0x5c>)
 8000696:	f043 0301 	orr.w	r3, r3, #1
 800069a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800069c:	4b0e      	ldr	r3, [pc, #56]	; (80006d8 <MX_GPIO_Init+0x5c>)
 800069e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006a0:	f003 0301 	and.w	r3, r3, #1
 80006a4:	603b      	str	r3, [r7, #0]
 80006a6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 80006a8:	2200      	movs	r2, #0
 80006aa:	21fe      	movs	r1, #254	; 0xfe
 80006ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006b0:	f000 fbcc 	bl	8000e4c <HAL_GPIO_WritePin>
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA1 PA2 PA3 PA4
                           PA5 PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 80006b4:	23fe      	movs	r3, #254	; 0xfe
 80006b6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b8:	2301      	movs	r3, #1
 80006ba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006bc:	2300      	movs	r3, #0
 80006be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c0:	2300      	movs	r3, #0
 80006c2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006c4:	1d3b      	adds	r3, r7, #4
 80006c6:	4619      	mov	r1, r3
 80006c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006cc:	f000 fa54 	bl	8000b78 <HAL_GPIO_Init>

}
 80006d0:	bf00      	nop
 80006d2:	3718      	adds	r7, #24
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	40021000 	.word	0x40021000

080006dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006e0:	b672      	cpsid	i
}
 80006e2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006e4:	e7fe      	b.n	80006e4 <Error_Handler+0x8>
	...

080006e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b083      	sub	sp, #12
 80006ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006ee:	4b0f      	ldr	r3, [pc, #60]	; (800072c <HAL_MspInit+0x44>)
 80006f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80006f2:	4a0e      	ldr	r2, [pc, #56]	; (800072c <HAL_MspInit+0x44>)
 80006f4:	f043 0301 	orr.w	r3, r3, #1
 80006f8:	6613      	str	r3, [r2, #96]	; 0x60
 80006fa:	4b0c      	ldr	r3, [pc, #48]	; (800072c <HAL_MspInit+0x44>)
 80006fc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80006fe:	f003 0301 	and.w	r3, r3, #1
 8000702:	607b      	str	r3, [r7, #4]
 8000704:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000706:	4b09      	ldr	r3, [pc, #36]	; (800072c <HAL_MspInit+0x44>)
 8000708:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800070a:	4a08      	ldr	r2, [pc, #32]	; (800072c <HAL_MspInit+0x44>)
 800070c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000710:	6593      	str	r3, [r2, #88]	; 0x58
 8000712:	4b06      	ldr	r3, [pc, #24]	; (800072c <HAL_MspInit+0x44>)
 8000714:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800071a:	603b      	str	r3, [r7, #0]
 800071c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800071e:	bf00      	nop
 8000720:	370c      	adds	r7, #12
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	40021000 	.word	0x40021000

08000730 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000730:	b480      	push	{r7}
 8000732:	b085      	sub	sp, #20
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	4a0a      	ldr	r2, [pc, #40]	; (8000768 <HAL_TIM_Base_MspInit+0x38>)
 800073e:	4293      	cmp	r3, r2
 8000740:	d10b      	bne.n	800075a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000742:	4b0a      	ldr	r3, [pc, #40]	; (800076c <HAL_TIM_Base_MspInit+0x3c>)
 8000744:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000746:	4a09      	ldr	r2, [pc, #36]	; (800076c <HAL_TIM_Base_MspInit+0x3c>)
 8000748:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800074c:	6613      	str	r3, [r2, #96]	; 0x60
 800074e:	4b07      	ldr	r3, [pc, #28]	; (800076c <HAL_TIM_Base_MspInit+0x3c>)
 8000750:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000752:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000756:	60fb      	str	r3, [r7, #12]
 8000758:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800075a:	bf00      	nop
 800075c:	3714      	adds	r7, #20
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	40012c00 	.word	0x40012c00
 800076c:	40021000 	.word	0x40021000

08000770 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000774:	e7fe      	b.n	8000774 <NMI_Handler+0x4>

08000776 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000776:	b480      	push	{r7}
 8000778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800077a:	e7fe      	b.n	800077a <HardFault_Handler+0x4>

0800077c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000780:	e7fe      	b.n	8000780 <MemManage_Handler+0x4>

08000782 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000782:	b480      	push	{r7}
 8000784:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000786:	e7fe      	b.n	8000786 <BusFault_Handler+0x4>

08000788 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800078c:	e7fe      	b.n	800078c <UsageFault_Handler+0x4>

0800078e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800078e:	b480      	push	{r7}
 8000790:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000792:	bf00      	nop
 8000794:	46bd      	mov	sp, r7
 8000796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079a:	4770      	bx	lr

0800079c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007a0:	bf00      	nop
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr

080007aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007aa:	b480      	push	{r7}
 80007ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007ae:	bf00      	nop
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr

080007b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007bc:	f000 f8b2 	bl	8000924 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007c0:	bf00      	nop
 80007c2:	bd80      	pop	{r7, pc}

080007c4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80007c4:	b480      	push	{r7}
 80007c6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80007c8:	4b15      	ldr	r3, [pc, #84]	; (8000820 <SystemInit+0x5c>)
 80007ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80007ce:	4a14      	ldr	r2, [pc, #80]	; (8000820 <SystemInit+0x5c>)
 80007d0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80007d4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80007d8:	4b12      	ldr	r3, [pc, #72]	; (8000824 <SystemInit+0x60>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	4a11      	ldr	r2, [pc, #68]	; (8000824 <SystemInit+0x60>)
 80007de:	f043 0301 	orr.w	r3, r3, #1
 80007e2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80007e4:	4b0f      	ldr	r3, [pc, #60]	; (8000824 <SystemInit+0x60>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80007ea:	4b0e      	ldr	r3, [pc, #56]	; (8000824 <SystemInit+0x60>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	4a0d      	ldr	r2, [pc, #52]	; (8000824 <SystemInit+0x60>)
 80007f0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80007f4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80007f8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80007fa:	4b0a      	ldr	r3, [pc, #40]	; (8000824 <SystemInit+0x60>)
 80007fc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000800:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000802:	4b08      	ldr	r3, [pc, #32]	; (8000824 <SystemInit+0x60>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	4a07      	ldr	r2, [pc, #28]	; (8000824 <SystemInit+0x60>)
 8000808:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800080c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800080e:	4b05      	ldr	r3, [pc, #20]	; (8000824 <SystemInit+0x60>)
 8000810:	2200      	movs	r2, #0
 8000812:	619a      	str	r2, [r3, #24]
}
 8000814:	bf00      	nop
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop
 8000820:	e000ed00 	.word	0xe000ed00
 8000824:	40021000 	.word	0x40021000

08000828 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000828:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000860 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800082c:	f7ff ffca 	bl	80007c4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000830:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000832:	e003      	b.n	800083c <LoopCopyDataInit>

08000834 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000834:	4b0b      	ldr	r3, [pc, #44]	; (8000864 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000836:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000838:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800083a:	3104      	adds	r1, #4

0800083c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800083c:	480a      	ldr	r0, [pc, #40]	; (8000868 <LoopForever+0xa>)
	ldr	r3, =_edata
 800083e:	4b0b      	ldr	r3, [pc, #44]	; (800086c <LoopForever+0xe>)
	adds	r2, r0, r1
 8000840:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000842:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000844:	d3f6      	bcc.n	8000834 <CopyDataInit>
	ldr	r2, =_sbss
 8000846:	4a0a      	ldr	r2, [pc, #40]	; (8000870 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000848:	e002      	b.n	8000850 <LoopFillZerobss>

0800084a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800084a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800084c:	f842 3b04 	str.w	r3, [r2], #4

08000850 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000850:	4b08      	ldr	r3, [pc, #32]	; (8000874 <LoopForever+0x16>)
	cmp	r2, r3
 8000852:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000854:	d3f9      	bcc.n	800084a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000856:	f001 fbe5 	bl	8002024 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800085a:	f7ff fe33 	bl	80004c4 <main>

0800085e <LoopForever>:

LoopForever:
    b LoopForever
 800085e:	e7fe      	b.n	800085e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000860:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8000864:	080020fc 	.word	0x080020fc
	ldr	r0, =_sdata
 8000868:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800086c:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8000870:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8000874:	20000078 	.word	0x20000078

08000878 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000878:	e7fe      	b.n	8000878 <ADC1_IRQHandler>

0800087a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800087a:	b580      	push	{r7, lr}
 800087c:	b082      	sub	sp, #8
 800087e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000880:	2300      	movs	r3, #0
 8000882:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000884:	2003      	movs	r0, #3
 8000886:	f000 f943 	bl	8000b10 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800088a:	2000      	movs	r0, #0
 800088c:	f000 f80e 	bl	80008ac <HAL_InitTick>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d002      	beq.n	800089c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000896:	2301      	movs	r3, #1
 8000898:	71fb      	strb	r3, [r7, #7]
 800089a:	e001      	b.n	80008a0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800089c:	f7ff ff24 	bl	80006e8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80008a0:	79fb      	ldrb	r3, [r7, #7]
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	3708      	adds	r7, #8
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
	...

080008ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b084      	sub	sp, #16
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80008b4:	2300      	movs	r3, #0
 80008b6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80008b8:	4b17      	ldr	r3, [pc, #92]	; (8000918 <HAL_InitTick+0x6c>)
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d023      	beq.n	8000908 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80008c0:	4b16      	ldr	r3, [pc, #88]	; (800091c <HAL_InitTick+0x70>)
 80008c2:	681a      	ldr	r2, [r3, #0]
 80008c4:	4b14      	ldr	r3, [pc, #80]	; (8000918 <HAL_InitTick+0x6c>)
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	4619      	mov	r1, r3
 80008ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80008d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80008d6:	4618      	mov	r0, r3
 80008d8:	f000 f941 	bl	8000b5e <HAL_SYSTICK_Config>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d10f      	bne.n	8000902 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	2b0f      	cmp	r3, #15
 80008e6:	d809      	bhi.n	80008fc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008e8:	2200      	movs	r2, #0
 80008ea:	6879      	ldr	r1, [r7, #4]
 80008ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80008f0:	f000 f919 	bl	8000b26 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80008f4:	4a0a      	ldr	r2, [pc, #40]	; (8000920 <HAL_InitTick+0x74>)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	6013      	str	r3, [r2, #0]
 80008fa:	e007      	b.n	800090c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80008fc:	2301      	movs	r3, #1
 80008fe:	73fb      	strb	r3, [r7, #15]
 8000900:	e004      	b.n	800090c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000902:	2301      	movs	r3, #1
 8000904:	73fb      	strb	r3, [r7, #15]
 8000906:	e001      	b.n	800090c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000908:	2301      	movs	r3, #1
 800090a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800090c:	7bfb      	ldrb	r3, [r7, #15]
}
 800090e:	4618      	mov	r0, r3
 8000910:	3710      	adds	r7, #16
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	20000008 	.word	0x20000008
 800091c:	20000000 	.word	0x20000000
 8000920:	20000004 	.word	0x20000004

08000924 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000928:	4b06      	ldr	r3, [pc, #24]	; (8000944 <HAL_IncTick+0x20>)
 800092a:	781b      	ldrb	r3, [r3, #0]
 800092c:	461a      	mov	r2, r3
 800092e:	4b06      	ldr	r3, [pc, #24]	; (8000948 <HAL_IncTick+0x24>)
 8000930:	681b      	ldr	r3, [r3, #0]
 8000932:	4413      	add	r3, r2
 8000934:	4a04      	ldr	r2, [pc, #16]	; (8000948 <HAL_IncTick+0x24>)
 8000936:	6013      	str	r3, [r2, #0]
}
 8000938:	bf00      	nop
 800093a:	46bd      	mov	sp, r7
 800093c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop
 8000944:	20000008 	.word	0x20000008
 8000948:	20000074 	.word	0x20000074

0800094c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  return uwTick;
 8000950:	4b03      	ldr	r3, [pc, #12]	; (8000960 <HAL_GetTick+0x14>)
 8000952:	681b      	ldr	r3, [r3, #0]
}
 8000954:	4618      	mov	r0, r3
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	20000074 	.word	0x20000074

08000964 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b084      	sub	sp, #16
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800096c:	f7ff ffee 	bl	800094c <HAL_GetTick>
 8000970:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000976:	68fb      	ldr	r3, [r7, #12]
 8000978:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800097c:	d005      	beq.n	800098a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800097e:	4b0a      	ldr	r3, [pc, #40]	; (80009a8 <HAL_Delay+0x44>)
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	461a      	mov	r2, r3
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	4413      	add	r3, r2
 8000988:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800098a:	bf00      	nop
 800098c:	f7ff ffde 	bl	800094c <HAL_GetTick>
 8000990:	4602      	mov	r2, r0
 8000992:	68bb      	ldr	r3, [r7, #8]
 8000994:	1ad3      	subs	r3, r2, r3
 8000996:	68fa      	ldr	r2, [r7, #12]
 8000998:	429a      	cmp	r2, r3
 800099a:	d8f7      	bhi.n	800098c <HAL_Delay+0x28>
  {
  }
}
 800099c:	bf00      	nop
 800099e:	bf00      	nop
 80009a0:	3710      	adds	r7, #16
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	20000008 	.word	0x20000008

080009ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009ac:	b480      	push	{r7}
 80009ae:	b085      	sub	sp, #20
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	f003 0307 	and.w	r3, r3, #7
 80009ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009bc:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <__NVIC_SetPriorityGrouping+0x44>)
 80009be:	68db      	ldr	r3, [r3, #12]
 80009c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009c2:	68ba      	ldr	r2, [r7, #8]
 80009c4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009c8:	4013      	ands	r3, r2
 80009ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009d0:	68bb      	ldr	r3, [r7, #8]
 80009d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009d4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80009d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009de:	4a04      	ldr	r2, [pc, #16]	; (80009f0 <__NVIC_SetPriorityGrouping+0x44>)
 80009e0:	68bb      	ldr	r3, [r7, #8]
 80009e2:	60d3      	str	r3, [r2, #12]
}
 80009e4:	bf00      	nop
 80009e6:	3714      	adds	r7, #20
 80009e8:	46bd      	mov	sp, r7
 80009ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ee:	4770      	bx	lr
 80009f0:	e000ed00 	.word	0xe000ed00

080009f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80009f8:	4b04      	ldr	r3, [pc, #16]	; (8000a0c <__NVIC_GetPriorityGrouping+0x18>)
 80009fa:	68db      	ldr	r3, [r3, #12]
 80009fc:	0a1b      	lsrs	r3, r3, #8
 80009fe:	f003 0307 	and.w	r3, r3, #7
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	46bd      	mov	sp, r7
 8000a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0a:	4770      	bx	lr
 8000a0c:	e000ed00 	.word	0xe000ed00

08000a10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b083      	sub	sp, #12
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	4603      	mov	r3, r0
 8000a18:	6039      	str	r1, [r7, #0]
 8000a1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	db0a      	blt.n	8000a3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	b2da      	uxtb	r2, r3
 8000a28:	490c      	ldr	r1, [pc, #48]	; (8000a5c <__NVIC_SetPriority+0x4c>)
 8000a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a2e:	0112      	lsls	r2, r2, #4
 8000a30:	b2d2      	uxtb	r2, r2
 8000a32:	440b      	add	r3, r1
 8000a34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a38:	e00a      	b.n	8000a50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a3a:	683b      	ldr	r3, [r7, #0]
 8000a3c:	b2da      	uxtb	r2, r3
 8000a3e:	4908      	ldr	r1, [pc, #32]	; (8000a60 <__NVIC_SetPriority+0x50>)
 8000a40:	79fb      	ldrb	r3, [r7, #7]
 8000a42:	f003 030f 	and.w	r3, r3, #15
 8000a46:	3b04      	subs	r3, #4
 8000a48:	0112      	lsls	r2, r2, #4
 8000a4a:	b2d2      	uxtb	r2, r2
 8000a4c:	440b      	add	r3, r1
 8000a4e:	761a      	strb	r2, [r3, #24]
}
 8000a50:	bf00      	nop
 8000a52:	370c      	adds	r7, #12
 8000a54:	46bd      	mov	sp, r7
 8000a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5a:	4770      	bx	lr
 8000a5c:	e000e100 	.word	0xe000e100
 8000a60:	e000ed00 	.word	0xe000ed00

08000a64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b089      	sub	sp, #36	; 0x24
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	60f8      	str	r0, [r7, #12]
 8000a6c:	60b9      	str	r1, [r7, #8]
 8000a6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	f003 0307 	and.w	r3, r3, #7
 8000a76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a78:	69fb      	ldr	r3, [r7, #28]
 8000a7a:	f1c3 0307 	rsb	r3, r3, #7
 8000a7e:	2b04      	cmp	r3, #4
 8000a80:	bf28      	it	cs
 8000a82:	2304      	movcs	r3, #4
 8000a84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a86:	69fb      	ldr	r3, [r7, #28]
 8000a88:	3304      	adds	r3, #4
 8000a8a:	2b06      	cmp	r3, #6
 8000a8c:	d902      	bls.n	8000a94 <NVIC_EncodePriority+0x30>
 8000a8e:	69fb      	ldr	r3, [r7, #28]
 8000a90:	3b03      	subs	r3, #3
 8000a92:	e000      	b.n	8000a96 <NVIC_EncodePriority+0x32>
 8000a94:	2300      	movs	r3, #0
 8000a96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a98:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000a9c:	69bb      	ldr	r3, [r7, #24]
 8000a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa2:	43da      	mvns	r2, r3
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	401a      	ands	r2, r3
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000aac:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ab0:	697b      	ldr	r3, [r7, #20]
 8000ab2:	fa01 f303 	lsl.w	r3, r1, r3
 8000ab6:	43d9      	mvns	r1, r3
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000abc:	4313      	orrs	r3, r2
         );
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3724      	adds	r7, #36	; 0x24
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
	...

08000acc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	3b01      	subs	r3, #1
 8000ad8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000adc:	d301      	bcc.n	8000ae2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ade:	2301      	movs	r3, #1
 8000ae0:	e00f      	b.n	8000b02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ae2:	4a0a      	ldr	r2, [pc, #40]	; (8000b0c <SysTick_Config+0x40>)
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	3b01      	subs	r3, #1
 8000ae8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000aea:	210f      	movs	r1, #15
 8000aec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000af0:	f7ff ff8e 	bl	8000a10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000af4:	4b05      	ldr	r3, [pc, #20]	; (8000b0c <SysTick_Config+0x40>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000afa:	4b04      	ldr	r3, [pc, #16]	; (8000b0c <SysTick_Config+0x40>)
 8000afc:	2207      	movs	r2, #7
 8000afe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b00:	2300      	movs	r3, #0
}
 8000b02:	4618      	mov	r0, r3
 8000b04:	3708      	adds	r7, #8
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	bf00      	nop
 8000b0c:	e000e010 	.word	0xe000e010

08000b10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	b082      	sub	sp, #8
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b18:	6878      	ldr	r0, [r7, #4]
 8000b1a:	f7ff ff47 	bl	80009ac <__NVIC_SetPriorityGrouping>
}
 8000b1e:	bf00      	nop
 8000b20:	3708      	adds	r7, #8
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}

08000b26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b26:	b580      	push	{r7, lr}
 8000b28:	b086      	sub	sp, #24
 8000b2a:	af00      	add	r7, sp, #0
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	60b9      	str	r1, [r7, #8]
 8000b30:	607a      	str	r2, [r7, #4]
 8000b32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000b34:	2300      	movs	r3, #0
 8000b36:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b38:	f7ff ff5c 	bl	80009f4 <__NVIC_GetPriorityGrouping>
 8000b3c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b3e:	687a      	ldr	r2, [r7, #4]
 8000b40:	68b9      	ldr	r1, [r7, #8]
 8000b42:	6978      	ldr	r0, [r7, #20]
 8000b44:	f7ff ff8e 	bl	8000a64 <NVIC_EncodePriority>
 8000b48:	4602      	mov	r2, r0
 8000b4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b4e:	4611      	mov	r1, r2
 8000b50:	4618      	mov	r0, r3
 8000b52:	f7ff ff5d 	bl	8000a10 <__NVIC_SetPriority>
}
 8000b56:	bf00      	nop
 8000b58:	3718      	adds	r7, #24
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b082      	sub	sp, #8
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b66:	6878      	ldr	r0, [r7, #4]
 8000b68:	f7ff ffb0 	bl	8000acc <SysTick_Config>
 8000b6c:	4603      	mov	r3, r0
}
 8000b6e:	4618      	mov	r0, r3
 8000b70:	3708      	adds	r7, #8
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
	...

08000b78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	b087      	sub	sp, #28
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
 8000b80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b82:	2300      	movs	r3, #0
 8000b84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b86:	e148      	b.n	8000e1a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	681a      	ldr	r2, [r3, #0]
 8000b8c:	2101      	movs	r1, #1
 8000b8e:	697b      	ldr	r3, [r7, #20]
 8000b90:	fa01 f303 	lsl.w	r3, r1, r3
 8000b94:	4013      	ands	r3, r2
 8000b96:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	f000 813a 	beq.w	8000e14 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000ba0:	683b      	ldr	r3, [r7, #0]
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	2b01      	cmp	r3, #1
 8000ba6:	d00b      	beq.n	8000bc0 <HAL_GPIO_Init+0x48>
 8000ba8:	683b      	ldr	r3, [r7, #0]
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	2b02      	cmp	r3, #2
 8000bae:	d007      	beq.n	8000bc0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000bb4:	2b11      	cmp	r3, #17
 8000bb6:	d003      	beq.n	8000bc0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	685b      	ldr	r3, [r3, #4]
 8000bbc:	2b12      	cmp	r3, #18
 8000bbe:	d130      	bne.n	8000c22 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	689b      	ldr	r3, [r3, #8]
 8000bc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000bc6:	697b      	ldr	r3, [r7, #20]
 8000bc8:	005b      	lsls	r3, r3, #1
 8000bca:	2203      	movs	r2, #3
 8000bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd0:	43db      	mvns	r3, r3
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	68da      	ldr	r2, [r3, #12]
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	005b      	lsls	r3, r3, #1
 8000be0:	fa02 f303 	lsl.w	r3, r2, r3
 8000be4:	693a      	ldr	r2, [r7, #16]
 8000be6:	4313      	orrs	r3, r2
 8000be8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	693a      	ldr	r2, [r7, #16]
 8000bee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	685b      	ldr	r3, [r3, #4]
 8000bf4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000bf6:	2201      	movs	r2, #1
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000bfe:	43db      	mvns	r3, r3
 8000c00:	693a      	ldr	r2, [r7, #16]
 8000c02:	4013      	ands	r3, r2
 8000c04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	685b      	ldr	r3, [r3, #4]
 8000c0a:	091b      	lsrs	r3, r3, #4
 8000c0c:	f003 0201 	and.w	r2, r3, #1
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	fa02 f303 	lsl.w	r3, r2, r3
 8000c16:	693a      	ldr	r2, [r7, #16]
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	693a      	ldr	r2, [r7, #16]
 8000c20:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	68db      	ldr	r3, [r3, #12]
 8000c26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000c28:	697b      	ldr	r3, [r7, #20]
 8000c2a:	005b      	lsls	r3, r3, #1
 8000c2c:	2203      	movs	r2, #3
 8000c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c32:	43db      	mvns	r3, r3
 8000c34:	693a      	ldr	r2, [r7, #16]
 8000c36:	4013      	ands	r3, r2
 8000c38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	689a      	ldr	r2, [r3, #8]
 8000c3e:	697b      	ldr	r3, [r7, #20]
 8000c40:	005b      	lsls	r3, r3, #1
 8000c42:	fa02 f303 	lsl.w	r3, r2, r3
 8000c46:	693a      	ldr	r2, [r7, #16]
 8000c48:	4313      	orrs	r3, r2
 8000c4a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	693a      	ldr	r2, [r7, #16]
 8000c50:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	685b      	ldr	r3, [r3, #4]
 8000c56:	2b02      	cmp	r3, #2
 8000c58:	d003      	beq.n	8000c62 <HAL_GPIO_Init+0xea>
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	685b      	ldr	r3, [r3, #4]
 8000c5e:	2b12      	cmp	r3, #18
 8000c60:	d123      	bne.n	8000caa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c62:	697b      	ldr	r3, [r7, #20]
 8000c64:	08da      	lsrs	r2, r3, #3
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	3208      	adds	r2, #8
 8000c6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	f003 0307 	and.w	r3, r3, #7
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	220f      	movs	r2, #15
 8000c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000c7e:	43db      	mvns	r3, r3
 8000c80:	693a      	ldr	r2, [r7, #16]
 8000c82:	4013      	ands	r3, r2
 8000c84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c86:	683b      	ldr	r3, [r7, #0]
 8000c88:	691a      	ldr	r2, [r3, #16]
 8000c8a:	697b      	ldr	r3, [r7, #20]
 8000c8c:	f003 0307 	and.w	r3, r3, #7
 8000c90:	009b      	lsls	r3, r3, #2
 8000c92:	fa02 f303 	lsl.w	r3, r2, r3
 8000c96:	693a      	ldr	r2, [r7, #16]
 8000c98:	4313      	orrs	r3, r2
 8000c9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	08da      	lsrs	r2, r3, #3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	3208      	adds	r2, #8
 8000ca4:	6939      	ldr	r1, [r7, #16]
 8000ca6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	005b      	lsls	r3, r3, #1
 8000cb4:	2203      	movs	r2, #3
 8000cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000cba:	43db      	mvns	r3, r3
 8000cbc:	693a      	ldr	r2, [r7, #16]
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	685b      	ldr	r3, [r3, #4]
 8000cc6:	f003 0203 	and.w	r2, r3, #3
 8000cca:	697b      	ldr	r3, [r7, #20]
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	fa02 f303 	lsl.w	r3, r2, r3
 8000cd2:	693a      	ldr	r2, [r7, #16]
 8000cd4:	4313      	orrs	r3, r2
 8000cd6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	693a      	ldr	r2, [r7, #16]
 8000cdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000cde:	683b      	ldr	r3, [r7, #0]
 8000ce0:	685b      	ldr	r3, [r3, #4]
 8000ce2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	f000 8094 	beq.w	8000e14 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cec:	4b52      	ldr	r3, [pc, #328]	; (8000e38 <HAL_GPIO_Init+0x2c0>)
 8000cee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cf0:	4a51      	ldr	r2, [pc, #324]	; (8000e38 <HAL_GPIO_Init+0x2c0>)
 8000cf2:	f043 0301 	orr.w	r3, r3, #1
 8000cf6:	6613      	str	r3, [r2, #96]	; 0x60
 8000cf8:	4b4f      	ldr	r3, [pc, #316]	; (8000e38 <HAL_GPIO_Init+0x2c0>)
 8000cfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000cfc:	f003 0301 	and.w	r3, r3, #1
 8000d00:	60bb      	str	r3, [r7, #8]
 8000d02:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d04:	4a4d      	ldr	r2, [pc, #308]	; (8000e3c <HAL_GPIO_Init+0x2c4>)
 8000d06:	697b      	ldr	r3, [r7, #20]
 8000d08:	089b      	lsrs	r3, r3, #2
 8000d0a:	3302      	adds	r3, #2
 8000d0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	f003 0303 	and.w	r3, r3, #3
 8000d18:	009b      	lsls	r3, r3, #2
 8000d1a:	220f      	movs	r2, #15
 8000d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d20:	43db      	mvns	r3, r3
 8000d22:	693a      	ldr	r2, [r7, #16]
 8000d24:	4013      	ands	r3, r2
 8000d26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000d2e:	d00d      	beq.n	8000d4c <HAL_GPIO_Init+0x1d4>
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	4a43      	ldr	r2, [pc, #268]	; (8000e40 <HAL_GPIO_Init+0x2c8>)
 8000d34:	4293      	cmp	r3, r2
 8000d36:	d007      	beq.n	8000d48 <HAL_GPIO_Init+0x1d0>
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	4a42      	ldr	r2, [pc, #264]	; (8000e44 <HAL_GPIO_Init+0x2cc>)
 8000d3c:	4293      	cmp	r3, r2
 8000d3e:	d101      	bne.n	8000d44 <HAL_GPIO_Init+0x1cc>
 8000d40:	2302      	movs	r3, #2
 8000d42:	e004      	b.n	8000d4e <HAL_GPIO_Init+0x1d6>
 8000d44:	2307      	movs	r3, #7
 8000d46:	e002      	b.n	8000d4e <HAL_GPIO_Init+0x1d6>
 8000d48:	2301      	movs	r3, #1
 8000d4a:	e000      	b.n	8000d4e <HAL_GPIO_Init+0x1d6>
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	697a      	ldr	r2, [r7, #20]
 8000d50:	f002 0203 	and.w	r2, r2, #3
 8000d54:	0092      	lsls	r2, r2, #2
 8000d56:	4093      	lsls	r3, r2
 8000d58:	693a      	ldr	r2, [r7, #16]
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d5e:	4937      	ldr	r1, [pc, #220]	; (8000e3c <HAL_GPIO_Init+0x2c4>)
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	089b      	lsrs	r3, r3, #2
 8000d64:	3302      	adds	r3, #2
 8000d66:	693a      	ldr	r2, [r7, #16]
 8000d68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000d6c:	4b36      	ldr	r3, [pc, #216]	; (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d72:	68fb      	ldr	r3, [r7, #12]
 8000d74:	43db      	mvns	r3, r3
 8000d76:	693a      	ldr	r2, [r7, #16]
 8000d78:	4013      	ands	r3, r2
 8000d7a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d7c:	683b      	ldr	r3, [r7, #0]
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d003      	beq.n	8000d90 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8000d88:	693a      	ldr	r2, [r7, #16]
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	4313      	orrs	r3, r2
 8000d8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000d90:	4a2d      	ldr	r2, [pc, #180]	; (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000d92:	693b      	ldr	r3, [r7, #16]
 8000d94:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000d96:	4b2c      	ldr	r3, [pc, #176]	; (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000d98:	685b      	ldr	r3, [r3, #4]
 8000d9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d9c:	68fb      	ldr	r3, [r7, #12]
 8000d9e:	43db      	mvns	r3, r3
 8000da0:	693a      	ldr	r2, [r7, #16]
 8000da2:	4013      	ands	r3, r2
 8000da4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d003      	beq.n	8000dba <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8000db2:	693a      	ldr	r2, [r7, #16]
 8000db4:	68fb      	ldr	r3, [r7, #12]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000dba:	4a23      	ldr	r2, [pc, #140]	; (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000dbc:	693b      	ldr	r3, [r7, #16]
 8000dbe:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000dc0:	4b21      	ldr	r3, [pc, #132]	; (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000dc2:	689b      	ldr	r3, [r3, #8]
 8000dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	43db      	mvns	r3, r3
 8000dca:	693a      	ldr	r2, [r7, #16]
 8000dcc:	4013      	ands	r3, r2
 8000dce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000dd0:	683b      	ldr	r3, [r7, #0]
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d003      	beq.n	8000de4 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8000ddc:	693a      	ldr	r2, [r7, #16]
 8000dde:	68fb      	ldr	r3, [r7, #12]
 8000de0:	4313      	orrs	r3, r2
 8000de2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000de4:	4a18      	ldr	r2, [pc, #96]	; (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000de6:	693b      	ldr	r3, [r7, #16]
 8000de8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000dea:	4b17      	ldr	r3, [pc, #92]	; (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000dec:	68db      	ldr	r3, [r3, #12]
 8000dee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	43db      	mvns	r3, r3
 8000df4:	693a      	ldr	r2, [r7, #16]
 8000df6:	4013      	ands	r3, r2
 8000df8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d003      	beq.n	8000e0e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8000e06:	693a      	ldr	r2, [r7, #16]
 8000e08:	68fb      	ldr	r3, [r7, #12]
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000e0e:	4a0e      	ldr	r2, [pc, #56]	; (8000e48 <HAL_GPIO_Init+0x2d0>)
 8000e10:	693b      	ldr	r3, [r7, #16]
 8000e12:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	3301      	adds	r3, #1
 8000e18:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	681a      	ldr	r2, [r3, #0]
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	fa22 f303 	lsr.w	r3, r2, r3
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	f47f aeaf 	bne.w	8000b88 <HAL_GPIO_Init+0x10>
  }
}
 8000e2a:	bf00      	nop
 8000e2c:	bf00      	nop
 8000e2e:	371c      	adds	r7, #28
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr
 8000e38:	40021000 	.word	0x40021000
 8000e3c:	40010000 	.word	0x40010000
 8000e40:	48000400 	.word	0x48000400
 8000e44:	48000800 	.word	0x48000800
 8000e48:	40010400 	.word	0x40010400

08000e4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	b083      	sub	sp, #12
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
 8000e54:	460b      	mov	r3, r1
 8000e56:	807b      	strh	r3, [r7, #2]
 8000e58:	4613      	mov	r3, r2
 8000e5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e5c:	787b      	ldrb	r3, [r7, #1]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d003      	beq.n	8000e6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e62:	887a      	ldrh	r2, [r7, #2]
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e68:	e002      	b.n	8000e70 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e6a:	887a      	ldrh	r2, [r7, #2]
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e70:	bf00      	nop
 8000e72:	370c      	adds	r7, #12
 8000e74:	46bd      	mov	sp, r7
 8000e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7a:	4770      	bx	lr

08000e7c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000e80:	4b04      	ldr	r3, [pc, #16]	; (8000e94 <HAL_PWREx_GetVoltageRange+0x18>)
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8000e88:	4618      	mov	r0, r3
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	40007000 	.word	0x40007000

08000e98 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000ea6:	d130      	bne.n	8000f0a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ea8:	4b23      	ldr	r3, [pc, #140]	; (8000f38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000eb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000eb4:	d038      	beq.n	8000f28 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000eb6:	4b20      	ldr	r3, [pc, #128]	; (8000f38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000ebe:	4a1e      	ldr	r2, [pc, #120]	; (8000f38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ec0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ec4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000ec6:	4b1d      	ldr	r3, [pc, #116]	; (8000f3c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000ec8:	681b      	ldr	r3, [r3, #0]
 8000eca:	2232      	movs	r2, #50	; 0x32
 8000ecc:	fb02 f303 	mul.w	r3, r2, r3
 8000ed0:	4a1b      	ldr	r2, [pc, #108]	; (8000f40 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ed6:	0c9b      	lsrs	r3, r3, #18
 8000ed8:	3301      	adds	r3, #1
 8000eda:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000edc:	e002      	b.n	8000ee4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	3b01      	subs	r3, #1
 8000ee2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ee4:	4b14      	ldr	r3, [pc, #80]	; (8000f38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ee6:	695b      	ldr	r3, [r3, #20]
 8000ee8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000eec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000ef0:	d102      	bne.n	8000ef8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d1f2      	bne.n	8000ede <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ef8:	4b0f      	ldr	r3, [pc, #60]	; (8000f38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000efa:	695b      	ldr	r3, [r3, #20]
 8000efc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000f00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f04:	d110      	bne.n	8000f28 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000f06:	2303      	movs	r3, #3
 8000f08:	e00f      	b.n	8000f2a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000f0a:	4b0b      	ldr	r3, [pc, #44]	; (8000f38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000f12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f16:	d007      	beq.n	8000f28 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f18:	4b07      	ldr	r3, [pc, #28]	; (8000f38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000f20:	4a05      	ldr	r2, [pc, #20]	; (8000f38 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000f22:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000f26:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000f28:	2300      	movs	r3, #0
}
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	3714      	adds	r7, #20
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	40007000 	.word	0x40007000
 8000f3c:	20000000 	.word	0x20000000
 8000f40:	431bde83 	.word	0x431bde83

08000f44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b088      	sub	sp, #32
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d102      	bne.n	8000f58 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000f52:	2301      	movs	r3, #1
 8000f54:	f000 bc11 	b.w	800177a <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000f58:	4ba0      	ldr	r3, [pc, #640]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8000f5a:	689b      	ldr	r3, [r3, #8]
 8000f5c:	f003 030c 	and.w	r3, r3, #12
 8000f60:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000f62:	4b9e      	ldr	r3, [pc, #632]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8000f64:	68db      	ldr	r3, [r3, #12]
 8000f66:	f003 0303 	and.w	r3, r3, #3
 8000f6a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f003 0310 	and.w	r3, r3, #16
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	f000 80e4 	beq.w	8001142 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000f7a:	69bb      	ldr	r3, [r7, #24]
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d007      	beq.n	8000f90 <HAL_RCC_OscConfig+0x4c>
 8000f80:	69bb      	ldr	r3, [r7, #24]
 8000f82:	2b0c      	cmp	r3, #12
 8000f84:	f040 808b 	bne.w	800109e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000f88:	697b      	ldr	r3, [r7, #20]
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	f040 8087 	bne.w	800109e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000f90:	4b92      	ldr	r3, [pc, #584]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	f003 0302 	and.w	r3, r3, #2
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d005      	beq.n	8000fa8 <HAL_RCC_OscConfig+0x64>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	699b      	ldr	r3, [r3, #24]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d101      	bne.n	8000fa8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	e3e8      	b.n	800177a <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	6a1a      	ldr	r2, [r3, #32]
 8000fac:	4b8b      	ldr	r3, [pc, #556]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f003 0308 	and.w	r3, r3, #8
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d004      	beq.n	8000fc2 <HAL_RCC_OscConfig+0x7e>
 8000fb8:	4b88      	ldr	r3, [pc, #544]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000fc0:	e005      	b.n	8000fce <HAL_RCC_OscConfig+0x8a>
 8000fc2:	4b86      	ldr	r3, [pc, #536]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8000fc4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000fc8:	091b      	lsrs	r3, r3, #4
 8000fca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d223      	bcs.n	800101a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	6a1b      	ldr	r3, [r3, #32]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f000 fd42 	bl	8001a60 <RCC_SetFlashLatencyFromMSIRange>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e3c9      	b.n	800177a <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000fe6:	4b7d      	ldr	r3, [pc, #500]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	4a7c      	ldr	r2, [pc, #496]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8000fec:	f043 0308 	orr.w	r3, r3, #8
 8000ff0:	6013      	str	r3, [r2, #0]
 8000ff2:	4b7a      	ldr	r3, [pc, #488]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	6a1b      	ldr	r3, [r3, #32]
 8000ffe:	4977      	ldr	r1, [pc, #476]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8001000:	4313      	orrs	r3, r2
 8001002:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001004:	4b75      	ldr	r3, [pc, #468]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	69db      	ldr	r3, [r3, #28]
 8001010:	021b      	lsls	r3, r3, #8
 8001012:	4972      	ldr	r1, [pc, #456]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8001014:	4313      	orrs	r3, r2
 8001016:	604b      	str	r3, [r1, #4]
 8001018:	e025      	b.n	8001066 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800101a:	4b70      	ldr	r3, [pc, #448]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	4a6f      	ldr	r2, [pc, #444]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8001020:	f043 0308 	orr.w	r3, r3, #8
 8001024:	6013      	str	r3, [r2, #0]
 8001026:	4b6d      	ldr	r3, [pc, #436]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	6a1b      	ldr	r3, [r3, #32]
 8001032:	496a      	ldr	r1, [pc, #424]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8001034:	4313      	orrs	r3, r2
 8001036:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001038:	4b68      	ldr	r3, [pc, #416]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 800103a:	685b      	ldr	r3, [r3, #4]
 800103c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	69db      	ldr	r3, [r3, #28]
 8001044:	021b      	lsls	r3, r3, #8
 8001046:	4965      	ldr	r1, [pc, #404]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8001048:	4313      	orrs	r3, r2
 800104a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800104c:	69bb      	ldr	r3, [r7, #24]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d109      	bne.n	8001066 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6a1b      	ldr	r3, [r3, #32]
 8001056:	4618      	mov	r0, r3
 8001058:	f000 fd02 	bl	8001a60 <RCC_SetFlashLatencyFromMSIRange>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8001062:	2301      	movs	r3, #1
 8001064:	e389      	b.n	800177a <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001066:	f000 fc6f 	bl	8001948 <HAL_RCC_GetSysClockFreq>
 800106a:	4602      	mov	r2, r0
 800106c:	4b5b      	ldr	r3, [pc, #364]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 800106e:	689b      	ldr	r3, [r3, #8]
 8001070:	091b      	lsrs	r3, r3, #4
 8001072:	f003 030f 	and.w	r3, r3, #15
 8001076:	495a      	ldr	r1, [pc, #360]	; (80011e0 <HAL_RCC_OscConfig+0x29c>)
 8001078:	5ccb      	ldrb	r3, [r1, r3]
 800107a:	f003 031f 	and.w	r3, r3, #31
 800107e:	fa22 f303 	lsr.w	r3, r2, r3
 8001082:	4a58      	ldr	r2, [pc, #352]	; (80011e4 <HAL_RCC_OscConfig+0x2a0>)
 8001084:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001086:	4b58      	ldr	r3, [pc, #352]	; (80011e8 <HAL_RCC_OscConfig+0x2a4>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff fc0e 	bl	80008ac <HAL_InitTick>
 8001090:	4603      	mov	r3, r0
 8001092:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001094:	7bfb      	ldrb	r3, [r7, #15]
 8001096:	2b00      	cmp	r3, #0
 8001098:	d052      	beq.n	8001140 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800109a:	7bfb      	ldrb	r3, [r7, #15]
 800109c:	e36d      	b.n	800177a <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	699b      	ldr	r3, [r3, #24]
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d032      	beq.n	800110c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80010a6:	4b4d      	ldr	r3, [pc, #308]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	4a4c      	ldr	r2, [pc, #304]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 80010ac:	f043 0301 	orr.w	r3, r3, #1
 80010b0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80010b2:	f7ff fc4b 	bl	800094c <HAL_GetTick>
 80010b6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80010b8:	e008      	b.n	80010cc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80010ba:	f7ff fc47 	bl	800094c <HAL_GetTick>
 80010be:	4602      	mov	r2, r0
 80010c0:	693b      	ldr	r3, [r7, #16]
 80010c2:	1ad3      	subs	r3, r2, r3
 80010c4:	2b02      	cmp	r3, #2
 80010c6:	d901      	bls.n	80010cc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80010c8:	2303      	movs	r3, #3
 80010ca:	e356      	b.n	800177a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80010cc:	4b43      	ldr	r3, [pc, #268]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 0302 	and.w	r3, r3, #2
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d0f0      	beq.n	80010ba <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010d8:	4b40      	ldr	r3, [pc, #256]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	4a3f      	ldr	r2, [pc, #252]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 80010de:	f043 0308 	orr.w	r3, r3, #8
 80010e2:	6013      	str	r3, [r2, #0]
 80010e4:	4b3d      	ldr	r3, [pc, #244]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	6a1b      	ldr	r3, [r3, #32]
 80010f0:	493a      	ldr	r1, [pc, #232]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 80010f2:	4313      	orrs	r3, r2
 80010f4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010f6:	4b39      	ldr	r3, [pc, #228]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	69db      	ldr	r3, [r3, #28]
 8001102:	021b      	lsls	r3, r3, #8
 8001104:	4935      	ldr	r1, [pc, #212]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8001106:	4313      	orrs	r3, r2
 8001108:	604b      	str	r3, [r1, #4]
 800110a:	e01a      	b.n	8001142 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800110c:	4b33      	ldr	r3, [pc, #204]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a32      	ldr	r2, [pc, #200]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8001112:	f023 0301 	bic.w	r3, r3, #1
 8001116:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001118:	f7ff fc18 	bl	800094c <HAL_GetTick>
 800111c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800111e:	e008      	b.n	8001132 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001120:	f7ff fc14 	bl	800094c <HAL_GetTick>
 8001124:	4602      	mov	r2, r0
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	2b02      	cmp	r3, #2
 800112c:	d901      	bls.n	8001132 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	e323      	b.n	800177a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001132:	4b2a      	ldr	r3, [pc, #168]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	f003 0302 	and.w	r3, r3, #2
 800113a:	2b00      	cmp	r3, #0
 800113c:	d1f0      	bne.n	8001120 <HAL_RCC_OscConfig+0x1dc>
 800113e:	e000      	b.n	8001142 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001140:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	f003 0301 	and.w	r3, r3, #1
 800114a:	2b00      	cmp	r3, #0
 800114c:	d073      	beq.n	8001236 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800114e:	69bb      	ldr	r3, [r7, #24]
 8001150:	2b08      	cmp	r3, #8
 8001152:	d005      	beq.n	8001160 <HAL_RCC_OscConfig+0x21c>
 8001154:	69bb      	ldr	r3, [r7, #24]
 8001156:	2b0c      	cmp	r3, #12
 8001158:	d10e      	bne.n	8001178 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800115a:	697b      	ldr	r3, [r7, #20]
 800115c:	2b03      	cmp	r3, #3
 800115e:	d10b      	bne.n	8001178 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001160:	4b1e      	ldr	r3, [pc, #120]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001168:	2b00      	cmp	r3, #0
 800116a:	d063      	beq.n	8001234 <HAL_RCC_OscConfig+0x2f0>
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	685b      	ldr	r3, [r3, #4]
 8001170:	2b00      	cmp	r3, #0
 8001172:	d15f      	bne.n	8001234 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8001174:	2301      	movs	r3, #1
 8001176:	e300      	b.n	800177a <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001180:	d106      	bne.n	8001190 <HAL_RCC_OscConfig+0x24c>
 8001182:	4b16      	ldr	r3, [pc, #88]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4a15      	ldr	r2, [pc, #84]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 8001188:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800118c:	6013      	str	r3, [r2, #0]
 800118e:	e01d      	b.n	80011cc <HAL_RCC_OscConfig+0x288>
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001198:	d10c      	bne.n	80011b4 <HAL_RCC_OscConfig+0x270>
 800119a:	4b10      	ldr	r3, [pc, #64]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	4a0f      	ldr	r2, [pc, #60]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 80011a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011a4:	6013      	str	r3, [r2, #0]
 80011a6:	4b0d      	ldr	r3, [pc, #52]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	4a0c      	ldr	r2, [pc, #48]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 80011ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011b0:	6013      	str	r3, [r2, #0]
 80011b2:	e00b      	b.n	80011cc <HAL_RCC_OscConfig+0x288>
 80011b4:	4b09      	ldr	r3, [pc, #36]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a08      	ldr	r2, [pc, #32]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 80011ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011be:	6013      	str	r3, [r2, #0]
 80011c0:	4b06      	ldr	r3, [pc, #24]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a05      	ldr	r2, [pc, #20]	; (80011dc <HAL_RCC_OscConfig+0x298>)
 80011c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d01b      	beq.n	800120c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011d4:	f7ff fbba 	bl	800094c <HAL_GetTick>
 80011d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011da:	e010      	b.n	80011fe <HAL_RCC_OscConfig+0x2ba>
 80011dc:	40021000 	.word	0x40021000
 80011e0:	080020b4 	.word	0x080020b4
 80011e4:	20000000 	.word	0x20000000
 80011e8:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011ec:	f7ff fbae 	bl	800094c <HAL_GetTick>
 80011f0:	4602      	mov	r2, r0
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	1ad3      	subs	r3, r2, r3
 80011f6:	2b64      	cmp	r3, #100	; 0x64
 80011f8:	d901      	bls.n	80011fe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80011fa:	2303      	movs	r3, #3
 80011fc:	e2bd      	b.n	800177a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011fe:	4baf      	ldr	r3, [pc, #700]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001206:	2b00      	cmp	r3, #0
 8001208:	d0f0      	beq.n	80011ec <HAL_RCC_OscConfig+0x2a8>
 800120a:	e014      	b.n	8001236 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800120c:	f7ff fb9e 	bl	800094c <HAL_GetTick>
 8001210:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001212:	e008      	b.n	8001226 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001214:	f7ff fb9a 	bl	800094c <HAL_GetTick>
 8001218:	4602      	mov	r2, r0
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	1ad3      	subs	r3, r2, r3
 800121e:	2b64      	cmp	r3, #100	; 0x64
 8001220:	d901      	bls.n	8001226 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8001222:	2303      	movs	r3, #3
 8001224:	e2a9      	b.n	800177a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001226:	4ba5      	ldr	r3, [pc, #660]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800122e:	2b00      	cmp	r3, #0
 8001230:	d1f0      	bne.n	8001214 <HAL_RCC_OscConfig+0x2d0>
 8001232:	e000      	b.n	8001236 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001234:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f003 0302 	and.w	r3, r3, #2
 800123e:	2b00      	cmp	r3, #0
 8001240:	d060      	beq.n	8001304 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001242:	69bb      	ldr	r3, [r7, #24]
 8001244:	2b04      	cmp	r3, #4
 8001246:	d005      	beq.n	8001254 <HAL_RCC_OscConfig+0x310>
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	2b0c      	cmp	r3, #12
 800124c:	d119      	bne.n	8001282 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	2b02      	cmp	r3, #2
 8001252:	d116      	bne.n	8001282 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001254:	4b99      	ldr	r3, [pc, #612]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800125c:	2b00      	cmp	r3, #0
 800125e:	d005      	beq.n	800126c <HAL_RCC_OscConfig+0x328>
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	68db      	ldr	r3, [r3, #12]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d101      	bne.n	800126c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8001268:	2301      	movs	r3, #1
 800126a:	e286      	b.n	800177a <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800126c:	4b93      	ldr	r3, [pc, #588]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	691b      	ldr	r3, [r3, #16]
 8001278:	061b      	lsls	r3, r3, #24
 800127a:	4990      	ldr	r1, [pc, #576]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 800127c:	4313      	orrs	r3, r2
 800127e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001280:	e040      	b.n	8001304 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	68db      	ldr	r3, [r3, #12]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d023      	beq.n	80012d2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800128a:	4b8c      	ldr	r3, [pc, #560]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4a8b      	ldr	r2, [pc, #556]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 8001290:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001294:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001296:	f7ff fb59 	bl	800094c <HAL_GetTick>
 800129a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800129c:	e008      	b.n	80012b0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800129e:	f7ff fb55 	bl	800094c <HAL_GetTick>
 80012a2:	4602      	mov	r2, r0
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	1ad3      	subs	r3, r2, r3
 80012a8:	2b02      	cmp	r3, #2
 80012aa:	d901      	bls.n	80012b0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80012ac:	2303      	movs	r3, #3
 80012ae:	e264      	b.n	800177a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80012b0:	4b82      	ldr	r3, [pc, #520]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d0f0      	beq.n	800129e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012bc:	4b7f      	ldr	r3, [pc, #508]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	691b      	ldr	r3, [r3, #16]
 80012c8:	061b      	lsls	r3, r3, #24
 80012ca:	497c      	ldr	r1, [pc, #496]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 80012cc:	4313      	orrs	r3, r2
 80012ce:	604b      	str	r3, [r1, #4]
 80012d0:	e018      	b.n	8001304 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012d2:	4b7a      	ldr	r3, [pc, #488]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a79      	ldr	r2, [pc, #484]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 80012d8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80012dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012de:	f7ff fb35 	bl	800094c <HAL_GetTick>
 80012e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012e4:	e008      	b.n	80012f8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012e6:	f7ff fb31 	bl	800094c <HAL_GetTick>
 80012ea:	4602      	mov	r2, r0
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	1ad3      	subs	r3, r2, r3
 80012f0:	2b02      	cmp	r3, #2
 80012f2:	d901      	bls.n	80012f8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80012f4:	2303      	movs	r3, #3
 80012f6:	e240      	b.n	800177a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012f8:	4b70      	ldr	r3, [pc, #448]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001300:	2b00      	cmp	r3, #0
 8001302:	d1f0      	bne.n	80012e6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f003 0308 	and.w	r3, r3, #8
 800130c:	2b00      	cmp	r3, #0
 800130e:	d03c      	beq.n	800138a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	695b      	ldr	r3, [r3, #20]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d01c      	beq.n	8001352 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001318:	4b68      	ldr	r3, [pc, #416]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 800131a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800131e:	4a67      	ldr	r2, [pc, #412]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 8001320:	f043 0301 	orr.w	r3, r3, #1
 8001324:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001328:	f7ff fb10 	bl	800094c <HAL_GetTick>
 800132c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800132e:	e008      	b.n	8001342 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001330:	f7ff fb0c 	bl	800094c <HAL_GetTick>
 8001334:	4602      	mov	r2, r0
 8001336:	693b      	ldr	r3, [r7, #16]
 8001338:	1ad3      	subs	r3, r2, r3
 800133a:	2b02      	cmp	r3, #2
 800133c:	d901      	bls.n	8001342 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800133e:	2303      	movs	r3, #3
 8001340:	e21b      	b.n	800177a <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001342:	4b5e      	ldr	r3, [pc, #376]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 8001344:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001348:	f003 0302 	and.w	r3, r3, #2
 800134c:	2b00      	cmp	r3, #0
 800134e:	d0ef      	beq.n	8001330 <HAL_RCC_OscConfig+0x3ec>
 8001350:	e01b      	b.n	800138a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001352:	4b5a      	ldr	r3, [pc, #360]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 8001354:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001358:	4a58      	ldr	r2, [pc, #352]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 800135a:	f023 0301 	bic.w	r3, r3, #1
 800135e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001362:	f7ff faf3 	bl	800094c <HAL_GetTick>
 8001366:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001368:	e008      	b.n	800137c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800136a:	f7ff faef 	bl	800094c <HAL_GetTick>
 800136e:	4602      	mov	r2, r0
 8001370:	693b      	ldr	r3, [r7, #16]
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	2b02      	cmp	r3, #2
 8001376:	d901      	bls.n	800137c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001378:	2303      	movs	r3, #3
 800137a:	e1fe      	b.n	800177a <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800137c:	4b4f      	ldr	r3, [pc, #316]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 800137e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001382:	f003 0302 	and.w	r3, r3, #2
 8001386:	2b00      	cmp	r3, #0
 8001388:	d1ef      	bne.n	800136a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f003 0304 	and.w	r3, r3, #4
 8001392:	2b00      	cmp	r3, #0
 8001394:	f000 80a6 	beq.w	80014e4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001398:	2300      	movs	r3, #0
 800139a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800139c:	4b47      	ldr	r3, [pc, #284]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 800139e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d10d      	bne.n	80013c4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013a8:	4b44      	ldr	r3, [pc, #272]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 80013aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013ac:	4a43      	ldr	r2, [pc, #268]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 80013ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013b2:	6593      	str	r3, [r2, #88]	; 0x58
 80013b4:	4b41      	ldr	r3, [pc, #260]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 80013b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013bc:	60bb      	str	r3, [r7, #8]
 80013be:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013c0:	2301      	movs	r3, #1
 80013c2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013c4:	4b3e      	ldr	r3, [pc, #248]	; (80014c0 <HAL_RCC_OscConfig+0x57c>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d118      	bne.n	8001402 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80013d0:	4b3b      	ldr	r3, [pc, #236]	; (80014c0 <HAL_RCC_OscConfig+0x57c>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	4a3a      	ldr	r2, [pc, #232]	; (80014c0 <HAL_RCC_OscConfig+0x57c>)
 80013d6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013da:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013dc:	f7ff fab6 	bl	800094c <HAL_GetTick>
 80013e0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013e2:	e008      	b.n	80013f6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013e4:	f7ff fab2 	bl	800094c <HAL_GetTick>
 80013e8:	4602      	mov	r2, r0
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	1ad3      	subs	r3, r2, r3
 80013ee:	2b02      	cmp	r3, #2
 80013f0:	d901      	bls.n	80013f6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80013f2:	2303      	movs	r3, #3
 80013f4:	e1c1      	b.n	800177a <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013f6:	4b32      	ldr	r3, [pc, #200]	; (80014c0 <HAL_RCC_OscConfig+0x57c>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d0f0      	beq.n	80013e4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	2b01      	cmp	r3, #1
 8001408:	d108      	bne.n	800141c <HAL_RCC_OscConfig+0x4d8>
 800140a:	4b2c      	ldr	r3, [pc, #176]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 800140c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001410:	4a2a      	ldr	r2, [pc, #168]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 8001412:	f043 0301 	orr.w	r3, r3, #1
 8001416:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800141a:	e024      	b.n	8001466 <HAL_RCC_OscConfig+0x522>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	2b05      	cmp	r3, #5
 8001422:	d110      	bne.n	8001446 <HAL_RCC_OscConfig+0x502>
 8001424:	4b25      	ldr	r3, [pc, #148]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 8001426:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800142a:	4a24      	ldr	r2, [pc, #144]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 800142c:	f043 0304 	orr.w	r3, r3, #4
 8001430:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001434:	4b21      	ldr	r3, [pc, #132]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 8001436:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800143a:	4a20      	ldr	r2, [pc, #128]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 800143c:	f043 0301 	orr.w	r3, r3, #1
 8001440:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001444:	e00f      	b.n	8001466 <HAL_RCC_OscConfig+0x522>
 8001446:	4b1d      	ldr	r3, [pc, #116]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 8001448:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800144c:	4a1b      	ldr	r2, [pc, #108]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 800144e:	f023 0301 	bic.w	r3, r3, #1
 8001452:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001456:	4b19      	ldr	r3, [pc, #100]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 8001458:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800145c:	4a17      	ldr	r2, [pc, #92]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 800145e:	f023 0304 	bic.w	r3, r3, #4
 8001462:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d016      	beq.n	800149c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800146e:	f7ff fa6d 	bl	800094c <HAL_GetTick>
 8001472:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001474:	e00a      	b.n	800148c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001476:	f7ff fa69 	bl	800094c <HAL_GetTick>
 800147a:	4602      	mov	r2, r0
 800147c:	693b      	ldr	r3, [r7, #16]
 800147e:	1ad3      	subs	r3, r2, r3
 8001480:	f241 3288 	movw	r2, #5000	; 0x1388
 8001484:	4293      	cmp	r3, r2
 8001486:	d901      	bls.n	800148c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8001488:	2303      	movs	r3, #3
 800148a:	e176      	b.n	800177a <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800148c:	4b0b      	ldr	r3, [pc, #44]	; (80014bc <HAL_RCC_OscConfig+0x578>)
 800148e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001492:	f003 0302 	and.w	r3, r3, #2
 8001496:	2b00      	cmp	r3, #0
 8001498:	d0ed      	beq.n	8001476 <HAL_RCC_OscConfig+0x532>
 800149a:	e01a      	b.n	80014d2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800149c:	f7ff fa56 	bl	800094c <HAL_GetTick>
 80014a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80014a2:	e00f      	b.n	80014c4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014a4:	f7ff fa52 	bl	800094c <HAL_GetTick>
 80014a8:	4602      	mov	r2, r0
 80014aa:	693b      	ldr	r3, [r7, #16]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d906      	bls.n	80014c4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80014b6:	2303      	movs	r3, #3
 80014b8:	e15f      	b.n	800177a <HAL_RCC_OscConfig+0x836>
 80014ba:	bf00      	nop
 80014bc:	40021000 	.word	0x40021000
 80014c0:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80014c4:	4baa      	ldr	r3, [pc, #680]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 80014c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014ca:	f003 0302 	and.w	r3, r3, #2
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d1e8      	bne.n	80014a4 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80014d2:	7ffb      	ldrb	r3, [r7, #31]
 80014d4:	2b01      	cmp	r3, #1
 80014d6:	d105      	bne.n	80014e4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014d8:	4ba5      	ldr	r3, [pc, #660]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 80014da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014dc:	4aa4      	ldr	r2, [pc, #656]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 80014de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014e2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f003 0320 	and.w	r3, r3, #32
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d03c      	beq.n	800156a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d01c      	beq.n	8001532 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80014f8:	4b9d      	ldr	r3, [pc, #628]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 80014fa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80014fe:	4a9c      	ldr	r2, [pc, #624]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 8001500:	f043 0301 	orr.w	r3, r3, #1
 8001504:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001508:	f7ff fa20 	bl	800094c <HAL_GetTick>
 800150c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800150e:	e008      	b.n	8001522 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001510:	f7ff fa1c 	bl	800094c <HAL_GetTick>
 8001514:	4602      	mov	r2, r0
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	2b02      	cmp	r3, #2
 800151c:	d901      	bls.n	8001522 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800151e:	2303      	movs	r3, #3
 8001520:	e12b      	b.n	800177a <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001522:	4b93      	ldr	r3, [pc, #588]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 8001524:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001528:	f003 0302 	and.w	r3, r3, #2
 800152c:	2b00      	cmp	r3, #0
 800152e:	d0ef      	beq.n	8001510 <HAL_RCC_OscConfig+0x5cc>
 8001530:	e01b      	b.n	800156a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001532:	4b8f      	ldr	r3, [pc, #572]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 8001534:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001538:	4a8d      	ldr	r2, [pc, #564]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 800153a:	f023 0301 	bic.w	r3, r3, #1
 800153e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001542:	f7ff fa03 	bl	800094c <HAL_GetTick>
 8001546:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001548:	e008      	b.n	800155c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800154a:	f7ff f9ff 	bl	800094c <HAL_GetTick>
 800154e:	4602      	mov	r2, r0
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	1ad3      	subs	r3, r2, r3
 8001554:	2b02      	cmp	r3, #2
 8001556:	d901      	bls.n	800155c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001558:	2303      	movs	r3, #3
 800155a:	e10e      	b.n	800177a <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800155c:	4b84      	ldr	r3, [pc, #528]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 800155e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001562:	f003 0302 	and.w	r3, r3, #2
 8001566:	2b00      	cmp	r3, #0
 8001568:	d1ef      	bne.n	800154a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800156e:	2b00      	cmp	r3, #0
 8001570:	f000 8102 	beq.w	8001778 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001578:	2b02      	cmp	r3, #2
 800157a:	f040 80c5 	bne.w	8001708 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800157e:	4b7c      	ldr	r3, [pc, #496]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 8001580:	68db      	ldr	r3, [r3, #12]
 8001582:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	f003 0203 	and.w	r2, r3, #3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800158e:	429a      	cmp	r2, r3
 8001590:	d12c      	bne.n	80015ec <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800159c:	3b01      	subs	r3, #1
 800159e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d123      	bne.n	80015ec <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015ae:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80015b0:	429a      	cmp	r2, r3
 80015b2:	d11b      	bne.n	80015ec <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80015b4:	697b      	ldr	r3, [r7, #20]
 80015b6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015be:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80015c0:	429a      	cmp	r2, r3
 80015c2:	d113      	bne.n	80015ec <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80015ce:	085b      	lsrs	r3, r3, #1
 80015d0:	3b01      	subs	r3, #1
 80015d2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d109      	bne.n	80015ec <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e2:	085b      	lsrs	r3, r3, #1
 80015e4:	3b01      	subs	r3, #1
 80015e6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d067      	beq.n	80016bc <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80015ec:	69bb      	ldr	r3, [r7, #24]
 80015ee:	2b0c      	cmp	r3, #12
 80015f0:	d062      	beq.n	80016b8 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80015f2:	4b5f      	ldr	r3, [pc, #380]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e0bb      	b.n	800177a <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001602:	4b5b      	ldr	r3, [pc, #364]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	4a5a      	ldr	r2, [pc, #360]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 8001608:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800160c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800160e:	f7ff f99d 	bl	800094c <HAL_GetTick>
 8001612:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001614:	e008      	b.n	8001628 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001616:	f7ff f999 	bl	800094c <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	2b02      	cmp	r3, #2
 8001622:	d901      	bls.n	8001628 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8001624:	2303      	movs	r3, #3
 8001626:	e0a8      	b.n	800177a <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001628:	4b51      	ldr	r3, [pc, #324]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001630:	2b00      	cmp	r3, #0
 8001632:	d1f0      	bne.n	8001616 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001634:	4b4e      	ldr	r3, [pc, #312]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 8001636:	68da      	ldr	r2, [r3, #12]
 8001638:	4b4e      	ldr	r3, [pc, #312]	; (8001774 <HAL_RCC_OscConfig+0x830>)
 800163a:	4013      	ands	r3, r2
 800163c:	687a      	ldr	r2, [r7, #4]
 800163e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001640:	687a      	ldr	r2, [r7, #4]
 8001642:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001644:	3a01      	subs	r2, #1
 8001646:	0112      	lsls	r2, r2, #4
 8001648:	4311      	orrs	r1, r2
 800164a:	687a      	ldr	r2, [r7, #4]
 800164c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800164e:	0212      	lsls	r2, r2, #8
 8001650:	4311      	orrs	r1, r2
 8001652:	687a      	ldr	r2, [r7, #4]
 8001654:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001656:	0852      	lsrs	r2, r2, #1
 8001658:	3a01      	subs	r2, #1
 800165a:	0552      	lsls	r2, r2, #21
 800165c:	4311      	orrs	r1, r2
 800165e:	687a      	ldr	r2, [r7, #4]
 8001660:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001662:	0852      	lsrs	r2, r2, #1
 8001664:	3a01      	subs	r2, #1
 8001666:	0652      	lsls	r2, r2, #25
 8001668:	4311      	orrs	r1, r2
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800166e:	06d2      	lsls	r2, r2, #27
 8001670:	430a      	orrs	r2, r1
 8001672:	493f      	ldr	r1, [pc, #252]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 8001674:	4313      	orrs	r3, r2
 8001676:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001678:	4b3d      	ldr	r3, [pc, #244]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a3c      	ldr	r2, [pc, #240]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 800167e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001682:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001684:	4b3a      	ldr	r3, [pc, #232]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 8001686:	68db      	ldr	r3, [r3, #12]
 8001688:	4a39      	ldr	r2, [pc, #228]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 800168a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800168e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001690:	f7ff f95c 	bl	800094c <HAL_GetTick>
 8001694:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001696:	e008      	b.n	80016aa <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001698:	f7ff f958 	bl	800094c <HAL_GetTick>
 800169c:	4602      	mov	r2, r0
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d901      	bls.n	80016aa <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e067      	b.n	800177a <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016aa:	4b31      	ldr	r3, [pc, #196]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d0f0      	beq.n	8001698 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80016b6:	e05f      	b.n	8001778 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80016b8:	2301      	movs	r3, #1
 80016ba:	e05e      	b.n	800177a <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016bc:	4b2c      	ldr	r3, [pc, #176]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d157      	bne.n	8001778 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80016c8:	4b29      	ldr	r3, [pc, #164]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4a28      	ldr	r2, [pc, #160]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 80016ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016d2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80016d4:	4b26      	ldr	r3, [pc, #152]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	4a25      	ldr	r2, [pc, #148]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 80016da:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016de:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80016e0:	f7ff f934 	bl	800094c <HAL_GetTick>
 80016e4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016e6:	e008      	b.n	80016fa <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016e8:	f7ff f930 	bl	800094c <HAL_GetTick>
 80016ec:	4602      	mov	r2, r0
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	1ad3      	subs	r3, r2, r3
 80016f2:	2b02      	cmp	r3, #2
 80016f4:	d901      	bls.n	80016fa <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 80016f6:	2303      	movs	r3, #3
 80016f8:	e03f      	b.n	800177a <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80016fa:	4b1d      	ldr	r3, [pc, #116]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001702:	2b00      	cmp	r3, #0
 8001704:	d0f0      	beq.n	80016e8 <HAL_RCC_OscConfig+0x7a4>
 8001706:	e037      	b.n	8001778 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001708:	69bb      	ldr	r3, [r7, #24]
 800170a:	2b0c      	cmp	r3, #12
 800170c:	d02d      	beq.n	800176a <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800170e:	4b18      	ldr	r3, [pc, #96]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a17      	ldr	r2, [pc, #92]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 8001714:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001718:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800171a:	4b15      	ldr	r3, [pc, #84]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d105      	bne.n	8001732 <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001726:	4b12      	ldr	r3, [pc, #72]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 8001728:	68db      	ldr	r3, [r3, #12]
 800172a:	4a11      	ldr	r2, [pc, #68]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 800172c:	f023 0303 	bic.w	r3, r3, #3
 8001730:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8001732:	4b0f      	ldr	r3, [pc, #60]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 8001734:	68db      	ldr	r3, [r3, #12]
 8001736:	4a0e      	ldr	r2, [pc, #56]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 8001738:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800173c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001740:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001742:	f7ff f903 	bl	800094c <HAL_GetTick>
 8001746:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001748:	e008      	b.n	800175c <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800174a:	f7ff f8ff 	bl	800094c <HAL_GetTick>
 800174e:	4602      	mov	r2, r0
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	2b02      	cmp	r3, #2
 8001756:	d901      	bls.n	800175c <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 8001758:	2303      	movs	r3, #3
 800175a:	e00e      	b.n	800177a <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800175c:	4b04      	ldr	r3, [pc, #16]	; (8001770 <HAL_RCC_OscConfig+0x82c>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001764:	2b00      	cmp	r3, #0
 8001766:	d1f0      	bne.n	800174a <HAL_RCC_OscConfig+0x806>
 8001768:	e006      	b.n	8001778 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e005      	b.n	800177a <HAL_RCC_OscConfig+0x836>
 800176e:	bf00      	nop
 8001770:	40021000 	.word	0x40021000
 8001774:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 8001778:	2300      	movs	r3, #0
}
 800177a:	4618      	mov	r0, r3
 800177c:	3720      	adds	r7, #32
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop

08001784 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d101      	bne.n	8001798 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001794:	2301      	movs	r3, #1
 8001796:	e0c8      	b.n	800192a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001798:	4b66      	ldr	r3, [pc, #408]	; (8001934 <HAL_RCC_ClockConfig+0x1b0>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f003 0307 	and.w	r3, r3, #7
 80017a0:	683a      	ldr	r2, [r7, #0]
 80017a2:	429a      	cmp	r2, r3
 80017a4:	d910      	bls.n	80017c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017a6:	4b63      	ldr	r3, [pc, #396]	; (8001934 <HAL_RCC_ClockConfig+0x1b0>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f023 0207 	bic.w	r2, r3, #7
 80017ae:	4961      	ldr	r1, [pc, #388]	; (8001934 <HAL_RCC_ClockConfig+0x1b0>)
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	4313      	orrs	r3, r2
 80017b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017b6:	4b5f      	ldr	r3, [pc, #380]	; (8001934 <HAL_RCC_ClockConfig+0x1b0>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 0307 	and.w	r3, r3, #7
 80017be:	683a      	ldr	r2, [r7, #0]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d001      	beq.n	80017c8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80017c4:	2301      	movs	r3, #1
 80017c6:	e0b0      	b.n	800192a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f003 0301 	and.w	r3, r3, #1
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d04c      	beq.n	800186e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	2b03      	cmp	r3, #3
 80017da:	d107      	bne.n	80017ec <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017dc:	4b56      	ldr	r3, [pc, #344]	; (8001938 <HAL_RCC_ClockConfig+0x1b4>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d121      	bne.n	800182c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e09e      	b.n	800192a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	2b02      	cmp	r3, #2
 80017f2:	d107      	bne.n	8001804 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017f4:	4b50      	ldr	r3, [pc, #320]	; (8001938 <HAL_RCC_ClockConfig+0x1b4>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d115      	bne.n	800182c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	e092      	b.n	800192a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d107      	bne.n	800181c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800180c:	4b4a      	ldr	r3, [pc, #296]	; (8001938 <HAL_RCC_ClockConfig+0x1b4>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 0302 	and.w	r3, r3, #2
 8001814:	2b00      	cmp	r3, #0
 8001816:	d109      	bne.n	800182c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001818:	2301      	movs	r3, #1
 800181a:	e086      	b.n	800192a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800181c:	4b46      	ldr	r3, [pc, #280]	; (8001938 <HAL_RCC_ClockConfig+0x1b4>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001824:	2b00      	cmp	r3, #0
 8001826:	d101      	bne.n	800182c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8001828:	2301      	movs	r3, #1
 800182a:	e07e      	b.n	800192a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800182c:	4b42      	ldr	r3, [pc, #264]	; (8001938 <HAL_RCC_ClockConfig+0x1b4>)
 800182e:	689b      	ldr	r3, [r3, #8]
 8001830:	f023 0203 	bic.w	r2, r3, #3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	685b      	ldr	r3, [r3, #4]
 8001838:	493f      	ldr	r1, [pc, #252]	; (8001938 <HAL_RCC_ClockConfig+0x1b4>)
 800183a:	4313      	orrs	r3, r2
 800183c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800183e:	f7ff f885 	bl	800094c <HAL_GetTick>
 8001842:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001844:	e00a      	b.n	800185c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001846:	f7ff f881 	bl	800094c <HAL_GetTick>
 800184a:	4602      	mov	r2, r0
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	1ad3      	subs	r3, r2, r3
 8001850:	f241 3288 	movw	r2, #5000	; 0x1388
 8001854:	4293      	cmp	r3, r2
 8001856:	d901      	bls.n	800185c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8001858:	2303      	movs	r3, #3
 800185a:	e066      	b.n	800192a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800185c:	4b36      	ldr	r3, [pc, #216]	; (8001938 <HAL_RCC_ClockConfig+0x1b4>)
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	f003 020c 	and.w	r2, r3, #12
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	429a      	cmp	r2, r3
 800186c:	d1eb      	bne.n	8001846 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d008      	beq.n	800188c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800187a:	4b2f      	ldr	r3, [pc, #188]	; (8001938 <HAL_RCC_ClockConfig+0x1b4>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	689b      	ldr	r3, [r3, #8]
 8001886:	492c      	ldr	r1, [pc, #176]	; (8001938 <HAL_RCC_ClockConfig+0x1b4>)
 8001888:	4313      	orrs	r3, r2
 800188a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800188c:	4b29      	ldr	r3, [pc, #164]	; (8001934 <HAL_RCC_ClockConfig+0x1b0>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 0307 	and.w	r3, r3, #7
 8001894:	683a      	ldr	r2, [r7, #0]
 8001896:	429a      	cmp	r2, r3
 8001898:	d210      	bcs.n	80018bc <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800189a:	4b26      	ldr	r3, [pc, #152]	; (8001934 <HAL_RCC_ClockConfig+0x1b0>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	f023 0207 	bic.w	r2, r3, #7
 80018a2:	4924      	ldr	r1, [pc, #144]	; (8001934 <HAL_RCC_ClockConfig+0x1b0>)
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018aa:	4b22      	ldr	r3, [pc, #136]	; (8001934 <HAL_RCC_ClockConfig+0x1b0>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0307 	and.w	r3, r3, #7
 80018b2:	683a      	ldr	r2, [r7, #0]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d001      	beq.n	80018bc <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e036      	b.n	800192a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f003 0304 	and.w	r3, r3, #4
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d008      	beq.n	80018da <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018c8:	4b1b      	ldr	r3, [pc, #108]	; (8001938 <HAL_RCC_ClockConfig+0x1b4>)
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	68db      	ldr	r3, [r3, #12]
 80018d4:	4918      	ldr	r1, [pc, #96]	; (8001938 <HAL_RCC_ClockConfig+0x1b4>)
 80018d6:	4313      	orrs	r3, r2
 80018d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0308 	and.w	r3, r3, #8
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d009      	beq.n	80018fa <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018e6:	4b14      	ldr	r3, [pc, #80]	; (8001938 <HAL_RCC_ClockConfig+0x1b4>)
 80018e8:	689b      	ldr	r3, [r3, #8]
 80018ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	691b      	ldr	r3, [r3, #16]
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	4910      	ldr	r1, [pc, #64]	; (8001938 <HAL_RCC_ClockConfig+0x1b4>)
 80018f6:	4313      	orrs	r3, r2
 80018f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80018fa:	f000 f825 	bl	8001948 <HAL_RCC_GetSysClockFreq>
 80018fe:	4602      	mov	r2, r0
 8001900:	4b0d      	ldr	r3, [pc, #52]	; (8001938 <HAL_RCC_ClockConfig+0x1b4>)
 8001902:	689b      	ldr	r3, [r3, #8]
 8001904:	091b      	lsrs	r3, r3, #4
 8001906:	f003 030f 	and.w	r3, r3, #15
 800190a:	490c      	ldr	r1, [pc, #48]	; (800193c <HAL_RCC_ClockConfig+0x1b8>)
 800190c:	5ccb      	ldrb	r3, [r1, r3]
 800190e:	f003 031f 	and.w	r3, r3, #31
 8001912:	fa22 f303 	lsr.w	r3, r2, r3
 8001916:	4a0a      	ldr	r2, [pc, #40]	; (8001940 <HAL_RCC_ClockConfig+0x1bc>)
 8001918:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800191a:	4b0a      	ldr	r3, [pc, #40]	; (8001944 <HAL_RCC_ClockConfig+0x1c0>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	4618      	mov	r0, r3
 8001920:	f7fe ffc4 	bl	80008ac <HAL_InitTick>
 8001924:	4603      	mov	r3, r0
 8001926:	72fb      	strb	r3, [r7, #11]

  return status;
 8001928:	7afb      	ldrb	r3, [r7, #11]
}
 800192a:	4618      	mov	r0, r3
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40022000 	.word	0x40022000
 8001938:	40021000 	.word	0x40021000
 800193c:	080020b4 	.word	0x080020b4
 8001940:	20000000 	.word	0x20000000
 8001944:	20000004 	.word	0x20000004

08001948 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001948:	b480      	push	{r7}
 800194a:	b089      	sub	sp, #36	; 0x24
 800194c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800194e:	2300      	movs	r3, #0
 8001950:	61fb      	str	r3, [r7, #28]
 8001952:	2300      	movs	r3, #0
 8001954:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001956:	4b3e      	ldr	r3, [pc, #248]	; (8001a50 <HAL_RCC_GetSysClockFreq+0x108>)
 8001958:	689b      	ldr	r3, [r3, #8]
 800195a:	f003 030c 	and.w	r3, r3, #12
 800195e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001960:	4b3b      	ldr	r3, [pc, #236]	; (8001a50 <HAL_RCC_GetSysClockFreq+0x108>)
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	f003 0303 	and.w	r3, r3, #3
 8001968:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d005      	beq.n	800197c <HAL_RCC_GetSysClockFreq+0x34>
 8001970:	693b      	ldr	r3, [r7, #16]
 8001972:	2b0c      	cmp	r3, #12
 8001974:	d121      	bne.n	80019ba <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	2b01      	cmp	r3, #1
 800197a:	d11e      	bne.n	80019ba <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800197c:	4b34      	ldr	r3, [pc, #208]	; (8001a50 <HAL_RCC_GetSysClockFreq+0x108>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f003 0308 	and.w	r3, r3, #8
 8001984:	2b00      	cmp	r3, #0
 8001986:	d107      	bne.n	8001998 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001988:	4b31      	ldr	r3, [pc, #196]	; (8001a50 <HAL_RCC_GetSysClockFreq+0x108>)
 800198a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800198e:	0a1b      	lsrs	r3, r3, #8
 8001990:	f003 030f 	and.w	r3, r3, #15
 8001994:	61fb      	str	r3, [r7, #28]
 8001996:	e005      	b.n	80019a4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001998:	4b2d      	ldr	r3, [pc, #180]	; (8001a50 <HAL_RCC_GetSysClockFreq+0x108>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	091b      	lsrs	r3, r3, #4
 800199e:	f003 030f 	and.w	r3, r3, #15
 80019a2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80019a4:	4a2b      	ldr	r2, [pc, #172]	; (8001a54 <HAL_RCC_GetSysClockFreq+0x10c>)
 80019a6:	69fb      	ldr	r3, [r7, #28]
 80019a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019ac:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019ae:	693b      	ldr	r3, [r7, #16]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d10d      	bne.n	80019d0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80019b4:	69fb      	ldr	r3, [r7, #28]
 80019b6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80019b8:	e00a      	b.n	80019d0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	2b04      	cmp	r3, #4
 80019be:	d102      	bne.n	80019c6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80019c0:	4b25      	ldr	r3, [pc, #148]	; (8001a58 <HAL_RCC_GetSysClockFreq+0x110>)
 80019c2:	61bb      	str	r3, [r7, #24]
 80019c4:	e004      	b.n	80019d0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80019c6:	693b      	ldr	r3, [r7, #16]
 80019c8:	2b08      	cmp	r3, #8
 80019ca:	d101      	bne.n	80019d0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80019cc:	4b23      	ldr	r3, [pc, #140]	; (8001a5c <HAL_RCC_GetSysClockFreq+0x114>)
 80019ce:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80019d0:	693b      	ldr	r3, [r7, #16]
 80019d2:	2b0c      	cmp	r3, #12
 80019d4:	d134      	bne.n	8001a40 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80019d6:	4b1e      	ldr	r3, [pc, #120]	; (8001a50 <HAL_RCC_GetSysClockFreq+0x108>)
 80019d8:	68db      	ldr	r3, [r3, #12]
 80019da:	f003 0303 	and.w	r3, r3, #3
 80019de:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	d003      	beq.n	80019ee <HAL_RCC_GetSysClockFreq+0xa6>
 80019e6:	68bb      	ldr	r3, [r7, #8]
 80019e8:	2b03      	cmp	r3, #3
 80019ea:	d003      	beq.n	80019f4 <HAL_RCC_GetSysClockFreq+0xac>
 80019ec:	e005      	b.n	80019fa <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80019ee:	4b1a      	ldr	r3, [pc, #104]	; (8001a58 <HAL_RCC_GetSysClockFreq+0x110>)
 80019f0:	617b      	str	r3, [r7, #20]
      break;
 80019f2:	e005      	b.n	8001a00 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80019f4:	4b19      	ldr	r3, [pc, #100]	; (8001a5c <HAL_RCC_GetSysClockFreq+0x114>)
 80019f6:	617b      	str	r3, [r7, #20]
      break;
 80019f8:	e002      	b.n	8001a00 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80019fa:	69fb      	ldr	r3, [r7, #28]
 80019fc:	617b      	str	r3, [r7, #20]
      break;
 80019fe:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a00:	4b13      	ldr	r3, [pc, #76]	; (8001a50 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	091b      	lsrs	r3, r3, #4
 8001a06:	f003 0307 	and.w	r3, r3, #7
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001a0e:	4b10      	ldr	r3, [pc, #64]	; (8001a50 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a10:	68db      	ldr	r3, [r3, #12]
 8001a12:	0a1b      	lsrs	r3, r3, #8
 8001a14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a18:	697a      	ldr	r2, [r7, #20]
 8001a1a:	fb02 f203 	mul.w	r2, r2, r3
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a24:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001a26:	4b0a      	ldr	r3, [pc, #40]	; (8001a50 <HAL_RCC_GetSysClockFreq+0x108>)
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	0e5b      	lsrs	r3, r3, #25
 8001a2c:	f003 0303 	and.w	r3, r3, #3
 8001a30:	3301      	adds	r3, #1
 8001a32:	005b      	lsls	r3, r3, #1
 8001a34:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8001a36:	697a      	ldr	r2, [r7, #20]
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a3e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001a40:	69bb      	ldr	r3, [r7, #24]
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3724      	adds	r7, #36	; 0x24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
 8001a4e:	bf00      	nop
 8001a50:	40021000 	.word	0x40021000
 8001a54:	080020c4 	.word	0x080020c4
 8001a58:	00f42400 	.word	0x00f42400
 8001a5c:	007a1200 	.word	0x007a1200

08001a60 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001a68:	2300      	movs	r3, #0
 8001a6a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001a6c:	4b2a      	ldr	r3, [pc, #168]	; (8001b18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d003      	beq.n	8001a80 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001a78:	f7ff fa00 	bl	8000e7c <HAL_PWREx_GetVoltageRange>
 8001a7c:	6178      	str	r0, [r7, #20]
 8001a7e:	e014      	b.n	8001aaa <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001a80:	4b25      	ldr	r3, [pc, #148]	; (8001b18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a84:	4a24      	ldr	r2, [pc, #144]	; (8001b18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a86:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a8a:	6593      	str	r3, [r2, #88]	; 0x58
 8001a8c:	4b22      	ldr	r3, [pc, #136]	; (8001b18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001a8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a94:	60fb      	str	r3, [r7, #12]
 8001a96:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001a98:	f7ff f9f0 	bl	8000e7c <HAL_PWREx_GetVoltageRange>
 8001a9c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001a9e:	4b1e      	ldr	r3, [pc, #120]	; (8001b18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001aa0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aa2:	4a1d      	ldr	r2, [pc, #116]	; (8001b18 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001aa4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001aa8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ab0:	d10b      	bne.n	8001aca <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2b80      	cmp	r3, #128	; 0x80
 8001ab6:	d919      	bls.n	8001aec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2ba0      	cmp	r3, #160	; 0xa0
 8001abc:	d902      	bls.n	8001ac4 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001abe:	2302      	movs	r3, #2
 8001ac0:	613b      	str	r3, [r7, #16]
 8001ac2:	e013      	b.n	8001aec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	613b      	str	r3, [r7, #16]
 8001ac8:	e010      	b.n	8001aec <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2b80      	cmp	r3, #128	; 0x80
 8001ace:	d902      	bls.n	8001ad6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	613b      	str	r3, [r7, #16]
 8001ad4:	e00a      	b.n	8001aec <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2b80      	cmp	r3, #128	; 0x80
 8001ada:	d102      	bne.n	8001ae2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001adc:	2302      	movs	r3, #2
 8001ade:	613b      	str	r3, [r7, #16]
 8001ae0:	e004      	b.n	8001aec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	2b70      	cmp	r3, #112	; 0x70
 8001ae6:	d101      	bne.n	8001aec <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ae8:	2301      	movs	r3, #1
 8001aea:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001aec:	4b0b      	ldr	r3, [pc, #44]	; (8001b1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f023 0207 	bic.w	r2, r3, #7
 8001af4:	4909      	ldr	r1, [pc, #36]	; (8001b1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	4313      	orrs	r3, r2
 8001afa:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001afc:	4b07      	ldr	r3, [pc, #28]	; (8001b1c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 0307 	and.w	r3, r3, #7
 8001b04:	693a      	ldr	r2, [r7, #16]
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d001      	beq.n	8001b0e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	e000      	b.n	8001b10 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001b0e:	2300      	movs	r3, #0
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3718      	adds	r7, #24
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	40021000 	.word	0x40021000
 8001b1c:	40022000 	.word	0x40022000

08001b20 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d101      	bne.n	8001b32 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e049      	b.n	8001bc6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001b38:	b2db      	uxtb	r3, r3
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d106      	bne.n	8001b4c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	2200      	movs	r2, #0
 8001b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b46:	6878      	ldr	r0, [r7, #4]
 8001b48:	f7fe fdf2 	bl	8000730 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	2202      	movs	r2, #2
 8001b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681a      	ldr	r2, [r3, #0]
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	3304      	adds	r3, #4
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	4610      	mov	r0, r2
 8001b60:	f000 f8fc 	bl	8001d5c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2201      	movs	r2, #1
 8001b68:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2201      	movs	r2, #1
 8001b78:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2201      	movs	r2, #1
 8001b80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2201      	movs	r2, #1
 8001b88:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2201      	movs	r2, #1
 8001b90:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	2201      	movs	r2, #1
 8001b98:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2201      	movs	r2, #1
 8001bb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001bc4:	2300      	movs	r3, #0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3708      	adds	r7, #8
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}

08001bce <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	b084      	sub	sp, #16
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
 8001bd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d101      	bne.n	8001be6 <HAL_TIM_ConfigClockSource+0x18>
 8001be2:	2302      	movs	r3, #2
 8001be4:	e0b5      	b.n	8001d52 <HAL_TIM_ConfigClockSource+0x184>
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2201      	movs	r2, #1
 8001bea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	2202      	movs	r2, #2
 8001bf2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001c04:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001c08:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001c10:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	68fa      	ldr	r2, [r7, #12]
 8001c18:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c22:	d03e      	beq.n	8001ca2 <HAL_TIM_ConfigClockSource+0xd4>
 8001c24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c28:	f200 8087 	bhi.w	8001d3a <HAL_TIM_ConfigClockSource+0x16c>
 8001c2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c30:	f000 8085 	beq.w	8001d3e <HAL_TIM_ConfigClockSource+0x170>
 8001c34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001c38:	d87f      	bhi.n	8001d3a <HAL_TIM_ConfigClockSource+0x16c>
 8001c3a:	2b70      	cmp	r3, #112	; 0x70
 8001c3c:	d01a      	beq.n	8001c74 <HAL_TIM_ConfigClockSource+0xa6>
 8001c3e:	2b70      	cmp	r3, #112	; 0x70
 8001c40:	d87b      	bhi.n	8001d3a <HAL_TIM_ConfigClockSource+0x16c>
 8001c42:	2b60      	cmp	r3, #96	; 0x60
 8001c44:	d050      	beq.n	8001ce8 <HAL_TIM_ConfigClockSource+0x11a>
 8001c46:	2b60      	cmp	r3, #96	; 0x60
 8001c48:	d877      	bhi.n	8001d3a <HAL_TIM_ConfigClockSource+0x16c>
 8001c4a:	2b50      	cmp	r3, #80	; 0x50
 8001c4c:	d03c      	beq.n	8001cc8 <HAL_TIM_ConfigClockSource+0xfa>
 8001c4e:	2b50      	cmp	r3, #80	; 0x50
 8001c50:	d873      	bhi.n	8001d3a <HAL_TIM_ConfigClockSource+0x16c>
 8001c52:	2b40      	cmp	r3, #64	; 0x40
 8001c54:	d058      	beq.n	8001d08 <HAL_TIM_ConfigClockSource+0x13a>
 8001c56:	2b40      	cmp	r3, #64	; 0x40
 8001c58:	d86f      	bhi.n	8001d3a <HAL_TIM_ConfigClockSource+0x16c>
 8001c5a:	2b30      	cmp	r3, #48	; 0x30
 8001c5c:	d064      	beq.n	8001d28 <HAL_TIM_ConfigClockSource+0x15a>
 8001c5e:	2b30      	cmp	r3, #48	; 0x30
 8001c60:	d86b      	bhi.n	8001d3a <HAL_TIM_ConfigClockSource+0x16c>
 8001c62:	2b20      	cmp	r3, #32
 8001c64:	d060      	beq.n	8001d28 <HAL_TIM_ConfigClockSource+0x15a>
 8001c66:	2b20      	cmp	r3, #32
 8001c68:	d867      	bhi.n	8001d3a <HAL_TIM_ConfigClockSource+0x16c>
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d05c      	beq.n	8001d28 <HAL_TIM_ConfigClockSource+0x15a>
 8001c6e:	2b10      	cmp	r3, #16
 8001c70:	d05a      	beq.n	8001d28 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8001c72:	e062      	b.n	8001d3a <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6818      	ldr	r0, [r3, #0]
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	6899      	ldr	r1, [r3, #8]
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685a      	ldr	r2, [r3, #4]
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	f000 f948 	bl	8001f18 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001c96:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	68fa      	ldr	r2, [r7, #12]
 8001c9e:	609a      	str	r2, [r3, #8]
      break;
 8001ca0:	e04e      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	6818      	ldr	r0, [r3, #0]
 8001ca6:	683b      	ldr	r3, [r7, #0]
 8001ca8:	6899      	ldr	r1, [r3, #8]
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685a      	ldr	r2, [r3, #4]
 8001cae:	683b      	ldr	r3, [r7, #0]
 8001cb0:	68db      	ldr	r3, [r3, #12]
 8001cb2:	f000 f931 	bl	8001f18 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	689a      	ldr	r2, [r3, #8]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001cc4:	609a      	str	r2, [r3, #8]
      break;
 8001cc6:	e03b      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6818      	ldr	r0, [r3, #0]
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	6859      	ldr	r1, [r3, #4]
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	461a      	mov	r2, r3
 8001cd6:	f000 f8a5 	bl	8001e24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	2150      	movs	r1, #80	; 0x50
 8001ce0:	4618      	mov	r0, r3
 8001ce2:	f000 f8fe 	bl	8001ee2 <TIM_ITRx_SetConfig>
      break;
 8001ce6:	e02b      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	6818      	ldr	r0, [r3, #0]
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	6859      	ldr	r1, [r3, #4]
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	461a      	mov	r2, r3
 8001cf6:	f000 f8c4 	bl	8001e82 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2160      	movs	r1, #96	; 0x60
 8001d00:	4618      	mov	r0, r3
 8001d02:	f000 f8ee 	bl	8001ee2 <TIM_ITRx_SetConfig>
      break;
 8001d06:	e01b      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6818      	ldr	r0, [r3, #0]
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	6859      	ldr	r1, [r3, #4]
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	68db      	ldr	r3, [r3, #12]
 8001d14:	461a      	mov	r2, r3
 8001d16:	f000 f885 	bl	8001e24 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	2140      	movs	r1, #64	; 0x40
 8001d20:	4618      	mov	r0, r3
 8001d22:	f000 f8de 	bl	8001ee2 <TIM_ITRx_SetConfig>
      break;
 8001d26:	e00b      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4619      	mov	r1, r3
 8001d32:	4610      	mov	r0, r2
 8001d34:	f000 f8d5 	bl	8001ee2 <TIM_ITRx_SetConfig>
        break;
 8001d38:	e002      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x172>
      break;
 8001d3a:	bf00      	nop
 8001d3c:	e000      	b.n	8001d40 <HAL_TIM_ConfigClockSource+0x172>
      break;
 8001d3e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	2201      	movs	r2, #1
 8001d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3710      	adds	r7, #16
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
	...

08001d5c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b085      	sub	sp, #20
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
 8001d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	4a2a      	ldr	r2, [pc, #168]	; (8001e18 <TIM_Base_SetConfig+0xbc>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d003      	beq.n	8001d7c <TIM_Base_SetConfig+0x20>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d7a:	d108      	bne.n	8001d8e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001d82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	68fa      	ldr	r2, [r7, #12]
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a21      	ldr	r2, [pc, #132]	; (8001e18 <TIM_Base_SetConfig+0xbc>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d00b      	beq.n	8001dae <TIM_Base_SetConfig+0x52>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d9c:	d007      	beq.n	8001dae <TIM_Base_SetConfig+0x52>
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	4a1e      	ldr	r2, [pc, #120]	; (8001e1c <TIM_Base_SetConfig+0xc0>)
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d003      	beq.n	8001dae <TIM_Base_SetConfig+0x52>
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	4a1d      	ldr	r2, [pc, #116]	; (8001e20 <TIM_Base_SetConfig+0xc4>)
 8001daa:	4293      	cmp	r3, r2
 8001dac:	d108      	bne.n	8001dc0 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001db4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	68db      	ldr	r3, [r3, #12]
 8001dba:	68fa      	ldr	r2, [r7, #12]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	695b      	ldr	r3, [r3, #20]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	68fa      	ldr	r2, [r7, #12]
 8001dd2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	689a      	ldr	r2, [r3, #8]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	4a0c      	ldr	r2, [pc, #48]	; (8001e18 <TIM_Base_SetConfig+0xbc>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d007      	beq.n	8001dfc <TIM_Base_SetConfig+0xa0>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	4a0b      	ldr	r2, [pc, #44]	; (8001e1c <TIM_Base_SetConfig+0xc0>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d003      	beq.n	8001dfc <TIM_Base_SetConfig+0xa0>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	4a0a      	ldr	r2, [pc, #40]	; (8001e20 <TIM_Base_SetConfig+0xc4>)
 8001df8:	4293      	cmp	r3, r2
 8001dfa:	d103      	bne.n	8001e04 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	691a      	ldr	r2, [r3, #16]
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2201      	movs	r2, #1
 8001e08:	615a      	str	r2, [r3, #20]
}
 8001e0a:	bf00      	nop
 8001e0c:	3714      	adds	r7, #20
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	40012c00 	.word	0x40012c00
 8001e1c:	40014000 	.word	0x40014000
 8001e20:	40014400 	.word	0x40014400

08001e24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b087      	sub	sp, #28
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	60f8      	str	r0, [r7, #12]
 8001e2c:	60b9      	str	r1, [r7, #8]
 8001e2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	6a1b      	ldr	r3, [r3, #32]
 8001e34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	6a1b      	ldr	r3, [r3, #32]
 8001e3a:	f023 0201 	bic.w	r2, r3, #1
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	699b      	ldr	r3, [r3, #24]
 8001e46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001e48:	693b      	ldr	r3, [r7, #16]
 8001e4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001e4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	011b      	lsls	r3, r3, #4
 8001e54:	693a      	ldr	r2, [r7, #16]
 8001e56:	4313      	orrs	r3, r2
 8001e58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	f023 030a 	bic.w	r3, r3, #10
 8001e60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001e62:	697a      	ldr	r2, [r7, #20]
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	4313      	orrs	r3, r2
 8001e68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	693a      	ldr	r2, [r7, #16]
 8001e6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	697a      	ldr	r2, [r7, #20]
 8001e74:	621a      	str	r2, [r3, #32]
}
 8001e76:	bf00      	nop
 8001e78:	371c      	adds	r7, #28
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr

08001e82 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001e82:	b480      	push	{r7}
 8001e84:	b087      	sub	sp, #28
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	60f8      	str	r0, [r7, #12]
 8001e8a:	60b9      	str	r1, [r7, #8]
 8001e8c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	6a1b      	ldr	r3, [r3, #32]
 8001e92:	f023 0210 	bic.w	r2, r3, #16
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	699b      	ldr	r3, [r3, #24]
 8001e9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	6a1b      	ldr	r3, [r3, #32]
 8001ea4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001ea6:	697b      	ldr	r3, [r7, #20]
 8001ea8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001eac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	031b      	lsls	r3, r3, #12
 8001eb2:	697a      	ldr	r2, [r7, #20]
 8001eb4:	4313      	orrs	r3, r2
 8001eb6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001eb8:	693b      	ldr	r3, [r7, #16]
 8001eba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001ebe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	011b      	lsls	r3, r3, #4
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	697a      	ldr	r2, [r7, #20]
 8001ece:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	693a      	ldr	r2, [r7, #16]
 8001ed4:	621a      	str	r2, [r3, #32]
}
 8001ed6:	bf00      	nop
 8001ed8:	371c      	adds	r7, #28
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr

08001ee2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001ee2:	b480      	push	{r7}
 8001ee4:	b085      	sub	sp, #20
 8001ee6:	af00      	add	r7, sp, #0
 8001ee8:	6078      	str	r0, [r7, #4]
 8001eea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ef8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001efa:	683a      	ldr	r2, [r7, #0]
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	4313      	orrs	r3, r2
 8001f00:	f043 0307 	orr.w	r3, r3, #7
 8001f04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	68fa      	ldr	r2, [r7, #12]
 8001f0a:	609a      	str	r2, [r3, #8]
}
 8001f0c:	bf00      	nop
 8001f0e:	3714      	adds	r7, #20
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b087      	sub	sp, #28
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
 8001f24:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f2c:	697b      	ldr	r3, [r7, #20]
 8001f2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001f32:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	021a      	lsls	r2, r3, #8
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	431a      	orrs	r2, r3
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	697a      	ldr	r2, [r7, #20]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	697a      	ldr	r2, [r7, #20]
 8001f4a:	609a      	str	r2, [r3, #8]
}
 8001f4c:	bf00      	nop
 8001f4e:	371c      	adds	r7, #28
 8001f50:	46bd      	mov	sp, r7
 8001f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f56:	4770      	bx	lr

08001f58 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b085      	sub	sp, #20
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f68:	2b01      	cmp	r3, #1
 8001f6a:	d101      	bne.n	8001f70 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	e04f      	b.n	8002010 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2201      	movs	r2, #1
 8001f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2202      	movs	r2, #2
 8001f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	689b      	ldr	r3, [r3, #8]
 8001f8e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a21      	ldr	r2, [pc, #132]	; (800201c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d108      	bne.n	8001fac <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001fa0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	68fa      	ldr	r2, [r7, #12]
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fb2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001fb4:	683b      	ldr	r3, [r7, #0]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	68fa      	ldr	r2, [r7, #12]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	68fa      	ldr	r2, [r7, #12]
 8001fc4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	4a14      	ldr	r2, [pc, #80]	; (800201c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8001fcc:	4293      	cmp	r3, r2
 8001fce:	d009      	beq.n	8001fe4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fd8:	d004      	beq.n	8001fe4 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4a10      	ldr	r2, [pc, #64]	; (8002020 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d10c      	bne.n	8001ffe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001fea:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	68ba      	ldr	r2, [r7, #8]
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	68ba      	ldr	r2, [r7, #8]
 8001ffc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	2201      	movs	r2, #1
 8002002:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800200e:	2300      	movs	r3, #0
}
 8002010:	4618      	mov	r0, r3
 8002012:	3714      	adds	r7, #20
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr
 800201c:	40012c00 	.word	0x40012c00
 8002020:	40014000 	.word	0x40014000

08002024 <__libc_init_array>:
 8002024:	b570      	push	{r4, r5, r6, lr}
 8002026:	4d0d      	ldr	r5, [pc, #52]	; (800205c <__libc_init_array+0x38>)
 8002028:	4c0d      	ldr	r4, [pc, #52]	; (8002060 <__libc_init_array+0x3c>)
 800202a:	1b64      	subs	r4, r4, r5
 800202c:	10a4      	asrs	r4, r4, #2
 800202e:	2600      	movs	r6, #0
 8002030:	42a6      	cmp	r6, r4
 8002032:	d109      	bne.n	8002048 <__libc_init_array+0x24>
 8002034:	4d0b      	ldr	r5, [pc, #44]	; (8002064 <__libc_init_array+0x40>)
 8002036:	4c0c      	ldr	r4, [pc, #48]	; (8002068 <__libc_init_array+0x44>)
 8002038:	f000 f820 	bl	800207c <_init>
 800203c:	1b64      	subs	r4, r4, r5
 800203e:	10a4      	asrs	r4, r4, #2
 8002040:	2600      	movs	r6, #0
 8002042:	42a6      	cmp	r6, r4
 8002044:	d105      	bne.n	8002052 <__libc_init_array+0x2e>
 8002046:	bd70      	pop	{r4, r5, r6, pc}
 8002048:	f855 3b04 	ldr.w	r3, [r5], #4
 800204c:	4798      	blx	r3
 800204e:	3601      	adds	r6, #1
 8002050:	e7ee      	b.n	8002030 <__libc_init_array+0xc>
 8002052:	f855 3b04 	ldr.w	r3, [r5], #4
 8002056:	4798      	blx	r3
 8002058:	3601      	adds	r6, #1
 800205a:	e7f2      	b.n	8002042 <__libc_init_array+0x1e>
 800205c:	080020f4 	.word	0x080020f4
 8002060:	080020f4 	.word	0x080020f4
 8002064:	080020f4 	.word	0x080020f4
 8002068:	080020f8 	.word	0x080020f8

0800206c <memset>:
 800206c:	4402      	add	r2, r0
 800206e:	4603      	mov	r3, r0
 8002070:	4293      	cmp	r3, r2
 8002072:	d100      	bne.n	8002076 <memset+0xa>
 8002074:	4770      	bx	lr
 8002076:	f803 1b01 	strb.w	r1, [r3], #1
 800207a:	e7f9      	b.n	8002070 <memset+0x4>

0800207c <_init>:
 800207c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800207e:	bf00      	nop
 8002080:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002082:	bc08      	pop	{r3}
 8002084:	469e      	mov	lr, r3
 8002086:	4770      	bx	lr

08002088 <_fini>:
 8002088:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800208a:	bf00      	nop
 800208c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800208e:	bc08      	pop	{r3}
 8002090:	469e      	mov	lr, r3
 8002092:	4770      	bx	lr
