<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de otp.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hardware__structs_2include_2hardware_2structs_2otp_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hardware_structs/include/hardware/structs/otp.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hardware__structs_2include_2hardware_2structs_2otp_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#ifndef _HARDWARE_STRUCTS_OTP_H</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#define _HARDWARE_STRUCTS_OTP_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="address__mapped_8h.html">hardware/address_mapped.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html">hardware/regs/otp.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// Reference to datasheet: https://datasheets.raspberrypi.com/rp2350/rp2350-datasheet.pdf#tab-registerlist_otp</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">//</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">// The _REG_ macro is intended to help make the register navigable in your IDE (for example, using the &quot;Go to Definition&quot; feature)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// _REG_(x) will link to the corresponding register in hardware/regs/otp.h.</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">//</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// Bit-field descriptions are of the form:</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// BITMASK [BITRANGE] FIELDNAME (RESETVALUE) DESCRIPTION</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span> </div>
<div class="foldopen" id="foldopen00026" data-start="{" data-end="};">
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structotp__hw__t.html">   26</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    <span class="comment">// (Description copied from array index 0 register OTP_SW_LOCK0 applies similarly to other array indexes)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#add5807febf41fdbe154601d579533fb9">OTP_SW_LOCK0_OFFSET</a>) <span class="comment">// OTP_SW_LOCK0</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    <span class="comment">// Software lock register for page 0.</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    <span class="comment">// 0x0000000c [3:2]   NSEC         (-) Non-secure lock status</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    <span class="comment">// 0x00000003 [1:0]   SEC          (-) Secure lock status</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#ac0a6442229cc12f1ebdd9c4728da03ce">   32</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> sw_lock[64];</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2c20a9000feed9caa2391d599fb694a2">OTP_SBPI_INSTR_OFFSET</a>) <span class="comment">// OTP_SBPI_INSTR</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    <span class="comment">// Dispatch instructions to the SBPI interface, used for programming the OTP fuses</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    <span class="comment">// 0x40000000 [30]    EXEC         (0) Execute instruction</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>    <span class="comment">// 0x20000000 [29]    IS_WR        (0) Payload type is write</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span>    <span class="comment">// 0x10000000 [28]    HAS_PAYLOAD  (0) Instruction has payload (data to be written or to be read)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    <span class="comment">// 0x0f000000 [27:24] PAYLOAD_SIZE_M1 (0x0) Instruction payload size in bytes minus 1</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    <span class="comment">// 0x00ff0000 [23:16] TARGET       (0x00) Instruction target, it can be PMC (0x3a) or DAP (0x02)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    <span class="comment">// 0x0000ff00 [15:8]  CMD          (0x00) </span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>    <span class="comment">// 0x000000ff [7:0]   SHORT_WDATA  (0x00) wdata to be used only when payload_size_m1=0</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#a3168a1f8ad49421ca8960cfd0e4c7bca">   43</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> sbpi_instr;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>    <span class="comment">// (Description copied from array index 0 register OTP_SBPI_WDATA_0 applies similarly to other array indexes)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4a8be8ac5a19b8048f208b17f6ce9c86">OTP_SBPI_WDATA_0_OFFSET</a>) <span class="comment">// OTP_SBPI_WDATA_0</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    <span class="comment">// SBPI write payload bytes 3</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <span class="comment">// 0xffffffff [31:0]  SBPI_WDATA_0 (0x00000000) </span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#a2229d7edbc8b8c80671efaa027131176">   49</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> sbpi_wdata[4];</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    <span class="comment">// (Description copied from array index 0 register OTP_SBPI_RDATA_0 applies similarly to other array indexes)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9ae5699bb2484ca6dce7695a4278cf4e">OTP_SBPI_RDATA_0_OFFSET</a>) <span class="comment">// OTP_SBPI_RDATA_0</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    <span class="comment">// Read payload bytes 3</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>    <span class="comment">// 0xffffffff [31:0]  SBPI_RDATA_0 (0x00000000) </span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#add997f0de90ae332eaf4c0409723562a">   55</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> sbpi_rdata[4];</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7376701968e152e9af39e95691b271b7">OTP_SBPI_STATUS_OFFSET</a>) <span class="comment">// OTP_SBPI_STATUS</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    <span class="comment">// 0x00ff0000 [23:16] MISO         (-) SBPI MISO (master in - slave out): response from SBPI</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span>    <span class="comment">// 0x00001000 [12]    FLAG         (-) SBPI flag</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span>    <span class="comment">// 0x00000100 [8]     INSTR_MISS   (0) Last instruction missed (dropped), as the previous has...</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <span class="comment">// 0x00000010 [4]     INSTR_DONE   (0) Last instruction done</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <span class="comment">// 0x00000001 [0]     RDATA_VLD    (0) Read command has returned data</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#a96e4de31048c92a56f22e675f85a5280">   63</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> sbpi_status;</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span> </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8da76680cda8ccbbe7441926bf593606">OTP_USR_OFFSET</a>) <span class="comment">// OTP_USR</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <span class="comment">// Controls for APB data read interface (USER interface)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    <span class="comment">// 0x00000010 [4]     PD           (0) Power-down; 1 disables current reference</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    <span class="comment">// 0x00000001 [0]     DCTRL        (1) 1 enables USER interface; 0 disables USER interface...</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#ab6f1cde3f2ffcd76f93746d891b47810">   69</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> usr;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac528df77101f230e56b61305df1bd3c0">OTP_DBG_OFFSET</a>) <span class="comment">// OTP_DBG</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    <span class="comment">// Debug for OTP power-on state machine</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <span class="comment">// 0x00001000 [12]    CUSTOMER_RMA_FLAG (-) The chip is in RMA mode</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>    <span class="comment">// 0x000000f0 [7:4]   PSM_STATE    (-) Monitor the PSM FSM&#39;s state</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>    <span class="comment">// 0x00000008 [3]     ROSC_UP      (-) Ring oscillator is up and running</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <span class="comment">// 0x00000004 [2]     ROSC_UP_SEEN (0) Ring oscillator was seen up and running</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <span class="comment">// 0x00000002 [1]     BOOT_DONE    (-) PSM boot done status flag</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    <span class="comment">// 0x00000001 [0]     PSM_DONE     (-) PSM done status flag</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#ae75da21727ff32f6c0f3099fdcb3819a">   79</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> dbg;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#abae03a47aa031332fd4700df272c2c35">   81</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> _pad0;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span> </div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5944fc42424a3f5e52bae4570fbfc9a0">OTP_BIST_OFFSET</a>) <span class="comment">// OTP_BIST</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>    <span class="comment">// During BIST, count address locations that have at least one leaky bit</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>    <span class="comment">// 0x40000000 [30]    CNT_FAIL     (-) Flag if the count of address locations with at least one...</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    <span class="comment">// 0x20000000 [29]    CNT_CLR      (0) Clear counter before use</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    <span class="comment">// 0x10000000 [28]    CNT_ENA      (0) Enable the counter before the BIST function is initiated</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    <span class="comment">// 0x0fff0000 [27:16] CNT_MAX      (0xfff) The cnt_fail flag will be set if the number of leaky...</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span>    <span class="comment">// 0x00001fff [12:0]  CNT          (-) Number of locations that have at least one leaky bit</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#a9abfaa9f92dc842af2033b35dc362c18">   90</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> bist;</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span> </div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    <span class="comment">// (Description copied from array index 0 register OTP_CRT_KEY_W0 applies similarly to other array indexes)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8d2286821570f57f7adc8eb4443f5a7a">OTP_CRT_KEY_W0_OFFSET</a>) <span class="comment">// OTP_CRT_KEY_W0</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>    <span class="comment">// Word 0 (bits 31</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>    <span class="comment">// 0xffffffff [31:0]  CRT_KEY_W0   (0x00000000) </span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#a314040e5458e3589cbed413bf7f8847a">   96</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#aec2e26f447787f282e83a0c3f135b28d">io_wo_32</a> crt_key_w[4];</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span> </div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a38015659c1f665872898269beb591cff">OTP_CRITICAL_OFFSET</a>) <span class="comment">// OTP_CRITICAL</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>    <span class="comment">// Quickly check values of critical flags read during boot up</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>    <span class="comment">// 0x00020000 [17]    RISCV_DISABLE (0) </span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    <span class="comment">// 0x00010000 [16]    ARM_DISABLE  (0) </span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="comment">// 0x00000060 [6:5]   GLITCH_DETECTOR_SENS (0x0) </span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    <span class="comment">// 0x00000010 [4]     GLITCH_DETECTOR_ENABLE (0) </span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>    <span class="comment">// 0x00000008 [3]     DEFAULT_ARCHSEL (0) </span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>    <span class="comment">// 0x00000004 [2]     DEBUG_DISABLE (0) </span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    <span class="comment">// 0x00000002 [1]     SECURE_DEBUG_DISABLE (0) </span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <span class="comment">// 0x00000001 [0]     SECURE_BOOT_ENABLE (0) </span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#a09c8d68bbe4fcd16d0215f99998bf865">  108</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> critical;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a58b17d6bf567a5f09303cce05a27cba0">OTP_KEY_VALID_OFFSET</a>) <span class="comment">// OTP_KEY_VALID</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    <span class="comment">// Which keys were valid (enrolled) at boot time</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    <span class="comment">// 0x000000ff [7:0]   KEY_VALID    (0x00) </span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#a8a952ecc70653247f5d057790986eca6">  113</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> key_valid;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a745d5932627bc69e6c5965e39c06b873">OTP_DEBUGEN_OFFSET</a>) <span class="comment">// OTP_DEBUGEN</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <span class="comment">// Enable a debug feature that has been disabled. Debug features are disabled if one of the relevant critical boot flags is set in OTP (DEBUG_DISABLE or SECURE_DEBUG_DISABLE), OR if a debug key is marked valid in OTP, and the matching key value has not been supplied over SWD.</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    <span class="comment">// 0x00000100 [8]     MISC         (0) Enable other debug components</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    <span class="comment">// 0x00000008 [3]     PROC1_SECURE (0) Permit core 1&#39;s Mem-AP to generate Secure accesses,...</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span>    <span class="comment">// 0x00000004 [2]     PROC1        (0) Enable core 1&#39;s Mem-AP if it is currently disabled</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>    <span class="comment">// 0x00000002 [1]     PROC0_SECURE (0) Permit core 0&#39;s Mem-AP to generate Secure accesses,...</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    <span class="comment">// 0x00000001 [0]     PROC0        (0) Enable core 0&#39;s Mem-AP if it is currently disabled</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#a7af28963ed18dce98f5ed992c4d08521">  122</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> debugen;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a728439fb6b44c25bfbe54a0bee60d77c">OTP_DEBUGEN_LOCK_OFFSET</a>) <span class="comment">// OTP_DEBUGEN_LOCK</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <span class="comment">// Write 1s to lock corresponding bits in DEBUGEN</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <span class="comment">// 0x00000100 [8]     MISC         (0) Write 1 to lock the MISC bit of DEBUGEN</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    <span class="comment">// 0x00000008 [3]     PROC1_SECURE (0) Write 1 to lock the PROC1_SECURE bit of DEBUGEN</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    <span class="comment">// 0x00000004 [2]     PROC1        (0) Write 1 to lock the PROC1 bit of DEBUGEN</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    <span class="comment">// 0x00000002 [1]     PROC0_SECURE (0) Write 1 to lock the PROC0_SECURE bit of DEBUGEN</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>    <span class="comment">// 0x00000001 [0]     PROC0        (0) Write 1 to lock the PROC0 bit of DEBUGEN</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#a6e0a6bfb60ef7ce2481e1d4bb509e81d">  131</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> debugen_lock;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a80156f69c493ee96de6a4627327ec57f">OTP_ARCHSEL_OFFSET</a>) <span class="comment">// OTP_ARCHSEL</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="comment">// Architecture select (Arm/RISC-V), applied on next processor reset. The default and allowable values of this register are constrained by the critical boot flags.</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <span class="comment">// 0x00000002 [1]     CORE1        (0) Select architecture for core 1</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <span class="comment">// 0x00000001 [0]     CORE0        (0) Select architecture for core 0</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#a4f4f9da8df2ff140bb788009777dc2dd">  137</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> archsel;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9eccd00f421792144de1bcf8dd0b0465">OTP_ARCHSEL_STATUS_OFFSET</a>) <span class="comment">// OTP_ARCHSEL_STATUS</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <span class="comment">// Get the current architecture select state of each core</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <span class="comment">// 0x00000002 [1]     CORE1        (0) Current architecture for core 0</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    <span class="comment">// 0x00000001 [0]     CORE0        (0) Current architecture for core 0</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#affe2bbd23cf276c5b2c9ca9e5241f979">  143</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> archsel_status;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5a48a7c4f74d92771d14307358a34ec9">OTP_BOOTDIS_OFFSET</a>) <span class="comment">// OTP_BOOTDIS</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <span class="comment">// Tell the bootrom to ignore scratch register boot vectors (both power manager and watchdog) on the next power up.</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span>    <span class="comment">// 0x00000002 [1]     NEXT         (0) This flag always ORs writes into its current contents</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>    <span class="comment">// 0x00000001 [0]     NOW          (0) When the core is powered down, the current value of...</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#ac6483ce8d687e693d9e9eb60cf708e1d">  149</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> bootdis;</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acef012be23e8cdfd0010eea310483e56">OTP_INTR_OFFSET</a>) <span class="comment">// OTP_INTR</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>    <span class="comment">// Raw Interrupts</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>    <span class="comment">// 0x00000010 [4]     APB_RD_NSEC_FAIL (0) </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    <span class="comment">// 0x00000008 [3]     APB_RD_SEC_FAIL (0) </span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>    <span class="comment">// 0x00000004 [2]     APB_DCTRL_FAIL (0) </span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    <span class="comment">// 0x00000002 [1]     SBPI_WR_FAIL (0) </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>    <span class="comment">// 0x00000001 [0]     SBPI_FLAG_N  (0) </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#acc2798f09b305e34a255a63a8b2b7c48">  158</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> intr;</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1860eb110ca8648b35f1931a3a1eb865">OTP_INTE_OFFSET</a>) <span class="comment">// OTP_INTE</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>    <span class="comment">// Interrupt Enable</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>    <span class="comment">// 0x00000010 [4]     APB_RD_NSEC_FAIL (0) </span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>    <span class="comment">// 0x00000008 [3]     APB_RD_SEC_FAIL (0) </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>    <span class="comment">// 0x00000004 [2]     APB_DCTRL_FAIL (0) </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    <span class="comment">// 0x00000002 [1]     SBPI_WR_FAIL (0) </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    <span class="comment">// 0x00000001 [0]     SBPI_FLAG_N  (0) </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#a9b8e42f28af544da3268dd337a2b32f0">  167</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> inte;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a45fd617f476ded5d702f0841c4646801">OTP_INTF_OFFSET</a>) <span class="comment">// OTP_INTF</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    <span class="comment">// Interrupt Force</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    <span class="comment">// 0x00000010 [4]     APB_RD_NSEC_FAIL (0) </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>    <span class="comment">// 0x00000008 [3]     APB_RD_SEC_FAIL (0) </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <span class="comment">// 0x00000004 [2]     APB_DCTRL_FAIL (0) </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    <span class="comment">// 0x00000002 [1]     SBPI_WR_FAIL (0) </span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>    <span class="comment">// 0x00000001 [0]     SBPI_FLAG_N  (0) </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#a8ed6aa1c8f864e45f44140f22c6eb913">  176</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> intf;</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span> </div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a07ddd3a6d57438b740282533814fde9a">OTP_INTS_OFFSET</a>) <span class="comment">// OTP_INTS</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>    <span class="comment">// Interrupt status after masking &amp; forcing</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    <span class="comment">// 0x00000010 [4]     APB_RD_NSEC_FAIL (0) </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <span class="comment">// 0x00000008 [3]     APB_RD_SEC_FAIL (0) </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <span class="comment">// 0x00000004 [2]     APB_DCTRL_FAIL (0) </span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>    <span class="comment">// 0x00000002 [1]     SBPI_WR_FAIL (0) </span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>    <span class="comment">// 0x00000001 [0]     SBPI_FLAG_N  (0) </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="structotp__hw__t.html#a21500cdd2dcf4d78fd2cc85838f2f778">  185</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> ints;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>} <a class="code hl_struct" href="structotp__hw__t.html">otp_hw_t</a>;</div>
</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span> </div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="hardware__structs_2include_2hardware_2structs_2otp_8h.html#a245cf1dca284fca1b19ca9de2fe4ab86">  188</a></span><span class="preprocessor">#define otp_hw ((otp_hw_t *)OTP_BASE)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span> (<a class="code hl_struct" href="structotp__hw__t.html">otp_hw_t</a>) == 0x0174, <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_STRUCTS_OTP_H</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="ttc" id="aaddress__mapped_8h_html"><div class="ttname"><a href="address__mapped_8h.html">address_mapped.h</a></div></div>
<div class="ttc" id="aaddress__mapped_8h_html_a5e9dd65c504214b8530a3ce63adf8375"><div class="ttname"><a href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a></div><div class="ttdeci">#define _REG_(x)</div><div class="ttdef"><b>Definição</b> address_mapped.h:84</div></div>
<div class="ttc" id="aaddress__mapped_8h_html_ab87d9fde36e04e9e65c9f16f56982eeb"><div class="ttname"><a href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a></div><div class="ttdeci">const volatile uint32_t io_ro_32</div><div class="ttdef"><b>Definição</b> address_mapped.h:67</div></div>
<div class="ttc" id="aaddress__mapped_8h_html_ae7a3903ffe232108a65efc85970a5fdb"><div class="ttname"><a href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a></div><div class="ttdeci">volatile uint32_t io_rw_32</div><div class="ttdef"><b>Definição</b> address_mapped.h:66</div></div>
<div class="ttc" id="aaddress__mapped_8h_html_aec2e26f447787f282e83a0c3f135b28d"><div class="ttname"><a href="address__mapped_8h.html#aec2e26f447787f282e83a0c3f135b28d">io_wo_32</a></div><div class="ttdeci">volatile uint32_t io_wo_32</div><div class="ttdef"><b>Definição</b> address_mapped.h:68</div></div>
<div class="ttc" id="abootrom_8h_html_aeb4191163d43ca89913bb54da45cbbc8"><div class="ttname"><a href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a></div><div class="ttdeci">void uint32_t</div><div class="ttdef"><b>Definição</b> bootrom.h:36</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html">otp.h</a></div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_a07ddd3a6d57438b740282533814fde9a"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a07ddd3a6d57438b740282533814fde9a">OTP_INTS_OFFSET</a></div><div class="ttdeci">#define OTP_INTS_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:3427</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_a1860eb110ca8648b35f1931a3a1eb865"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1860eb110ca8648b35f1931a3a1eb865">OTP_INTE_OFFSET</a></div><div class="ttdeci">#define OTP_INTE_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:3345</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_a2c20a9000feed9caa2391d599fb694a2"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2c20a9000feed9caa2391d599fb694a2">OTP_SBPI_INSTR_OFFSET</a></div><div class="ttdeci">#define OTP_SBPI_INSTR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:2580</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_a38015659c1f665872898269beb591cff"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a38015659c1f665872898269beb591cff">OTP_CRITICAL_OFFSET</a></div><div class="ttdeci">#define OTP_CRITICAL_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:2933</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_a45fd617f476ded5d702f0841c4646801"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a45fd617f476ded5d702f0841c4646801">OTP_INTF_OFFSET</a></div><div class="ttdeci">#define OTP_INTF_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:3386</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_a4a8be8ac5a19b8048f208b17f6ce9c86"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4a8be8ac5a19b8048f208b17f6ce9c86">OTP_SBPI_WDATA_0_OFFSET</a></div><div class="ttdeci">#define OTP_SBPI_WDATA_0_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:2641</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_a58b17d6bf567a5f09303cce05a27cba0"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a58b17d6bf567a5f09303cce05a27cba0">OTP_KEY_VALID_OFFSET</a></div><div class="ttdeci">#define OTP_KEY_VALID_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:2995</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_a5944fc42424a3f5e52bae4570fbfc9a0"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5944fc42424a3f5e52bae4570fbfc9a0">OTP_BIST_OFFSET</a></div><div class="ttdeci">#define OTP_BIST_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:2847</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_a5a48a7c4f74d92771d14307358a34ec9"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5a48a7c4f74d92771d14307358a34ec9">OTP_BOOTDIS_OFFSET</a></div><div class="ttdeci">#define OTP_BOOTDIS_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:3264</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_a728439fb6b44c25bfbe54a0bee60d77c"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a728439fb6b44c25bfbe54a0bee60d77c">OTP_DEBUGEN_LOCK_OFFSET</a></div><div class="ttdeci">#define OTP_DEBUGEN_LOCK_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:3119</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_a7376701968e152e9af39e95691b271b7"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7376701968e152e9af39e95691b271b7">OTP_SBPI_STATUS_OFFSET</a></div><div class="ttdeci">#define OTP_SBPI_STATUS_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:2716</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_a745d5932627bc69e6c5965e39c06b873"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a745d5932627bc69e6c5965e39c06b873">OTP_DEBUGEN_OFFSET</a></div><div class="ttdeci">#define OTP_DEBUGEN_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:3034</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_a80156f69c493ee96de6a4627327ec57f"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a80156f69c493ee96de6a4627327ec57f">OTP_ARCHSEL_OFFSET</a></div><div class="ttdeci">#define OTP_ARCHSEL_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:3186</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_a8d2286821570f57f7adc8eb4443f5a7a"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8d2286821570f57f7adc8eb4443f5a7a">OTP_CRT_KEY_W0_OFFSET</a></div><div class="ttdeci">#define OTP_CRT_KEY_W0_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:2897</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_a8da76680cda8ccbbe7441926bf593606"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8da76680cda8ccbbe7441926bf593606">OTP_USR_OFFSET</a></div><div class="ttdeci">#define OTP_USR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:2763</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_a9ae5699bb2484ca6dce7695a4278cf4e"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9ae5699bb2484ca6dce7695a4278cf4e">OTP_SBPI_RDATA_0_OFFSET</a></div><div class="ttdeci">#define OTP_SBPI_RDATA_0_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:2678</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_a9eccd00f421792144de1bcf8dd0b0465"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9eccd00f421792144de1bcf8dd0b0465">OTP_ARCHSEL_STATUS_OFFSET</a></div><div class="ttdeci">#define OTP_ARCHSEL_STATUS_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:3219</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_ac528df77101f230e56b61305df1bd3c0"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac528df77101f230e56b61305df1bd3c0">OTP_DBG_OFFSET</a></div><div class="ttdeci">#define OTP_DBG_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:2792</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_acef012be23e8cdfd0010eea310483e56"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acef012be23e8cdfd0010eea310483e56">OTP_INTR_OFFSET</a></div><div class="ttdeci">#define OTP_INTR_OFFSET</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:3304</div></div>
<div class="ttc" id="ahardware__regs_2include_2hardware_2regs_2otp_8h_html_add5807febf41fdbe154601d579533fb9"><div class="ttname"><a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#add5807febf41fdbe154601d579533fb9">OTP_SW_LOCK0_OFFSET</a></div><div class="ttdeci">#define OTP_SW_LOCK0_OFFSET</div><div class="ttdoc">Copyright (c) 2024 Raspberry Pi Ltd.</div><div class="ttdef"><b>Definição</b> hardware_regs/include/hardware/regs/otp.h:24</div></div>
<div class="ttc" id="astructotp__hw__t_html"><div class="ttname"><a href="structotp__hw__t.html">otp_hw_t</a></div><div class="ttdef"><b>Definição</b> hardware_structs/include/hardware/structs/otp.h:26</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_a4ed9f159ff82891f8d9c6442d59a09f.html">hardware_structs</a></li><li class="navelem"><a class="el" href="dir_644b18fc6729bbffe612edd11fd9bb60.html">include</a></li><li class="navelem"><a class="el" href="dir_00f006c97f93acb2044a3e94d70d66ca.html">hardware</a></li><li class="navelem"><a class="el" href="dir_e7a506f13e8b3ea148c60a9313519183.html">structs</a></li><li class="navelem"><a class="el" href="hardware__structs_2include_2hardware_2structs_2otp_8h.html">otp.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
