Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (win64) Build 1368829 Mon Sep 28 20:06:43 MDT 2015
| Date         : Wed Jul 22 12:39:39 2020
| Host         : ishiiPC11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopLevel_timing_summary_routed.rpt -rpx TopLevel_timing_summary_routed.rpx
| Design       : TopLevel
| Device       : 7a100t-fgg676
| Speed File   : -2  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[16] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[18] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[20] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[21] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[22] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[23] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[24] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[25] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[26] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[27] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[28] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[29] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[30] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC1_TRIGGER[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[16] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[18] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[20] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[21] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[22] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[23] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[24] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[25] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[26] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[27] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[28] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[29] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[30] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: EASIROC2_TRIGGER[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/InExTriggerMode_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/InExTriggerMode_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_25M_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/counter_reg[7]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/state_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/L1_Delayer/state_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_25M_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/counter_reg[7]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/state_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/L2_Delayer/state_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_25M_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_25M_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_25M_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_25M_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_25M_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_25M_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_25M_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_25M_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/counter_reg[7]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/state_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: TriggerManager_0/Trig_Delayer/state_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_delay_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_delay_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_delay_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_delay_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_delay_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerManager_0/Trig_delay_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[0].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[10].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[11].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[12].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[13].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[14].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[15].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[16].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[19].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[1].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[20].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[21].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[22].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[23].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[24].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[26].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[27].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[28].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[29].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[4].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[5].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[7].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[8].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 116 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 75 input ports with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 60 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.127        0.000                      0                83524        0.054        0.000                      0                83524        0.146        0.000                       0                 33922  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
ETH_RX_CLK      {0.000 20.000}       40.000          25.000          
ETH_TX_CLK      {0.000 20.000}       40.000          25.000          
EXTCLK50M       {0.000 10.000}       20.000          50.000          
  CLKIN1        {0.000 20.000}       40.000          25.000          
    CLK_25M     {0.000 20.000}       40.000          25.000          
    CLK_66M     {0.000 7.500}        15.000          66.667          
    CLK_6M      {0.000 83.333}       166.667         6.000           
      CLK_3M    {0.000 166.667}      333.333         3.000           
    MMCM_1_n_0  {0.000 20.000}       40.000          25.000          
  CLK_125M      {0.000 4.000}        8.000           125.000         
  CLK_250M_0    {0.000 2.000}        4.000           250.000         
  CLK_250M_180  {2.000 4.000}        4.000           250.000         
  CLK_250M_270  {3.000 5.000}        4.000           250.000         
  CLK_250M_90   {1.000 3.000}        4.000           250.000         
  CLK_500M      {0.000 1.000}        2.000           500.000         
  I             {0.000 10.000}       20.000          50.000          
vclk_66M        {0.000 7.500}        15.000          66.667          
vclk_6M         {0.000 83.334}       166.667         6.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ETH_RX_CLK           11.512        0.000                      0                  616        0.200        0.000                      0                  616       19.500        0.000                       0                   333  
ETH_TX_CLK           17.385        0.000                      0                  397        0.198        0.000                      0                  397       19.146        0.000                       0                   273  
EXTCLK50M                                                                                                                                                         7.000        0.000                       0                     1  
  CLKIN1                                                                                                                                                         15.000        0.000                       0                     2  
    CLK_25M          19.097        0.000                      0                 9162        0.054        0.000                      0                 9162       18.870        0.000                       0                  4877  
    CLK_66M           9.103        0.000                      0                  179        0.068        0.000                      0                  179        7.000        0.000                       0                    88  
    CLK_6M          158.000        0.000                      0                  596        0.089        0.000                      0                  596       46.693        0.000                       0                   331  
      CLK_3M        325.146        0.000                      0                   30        0.183        0.000                      0                   30      166.167        0.000                       0                    35  
    MMCM_1_n_0                                                                                                                                                   38.751        0.000                       0                     2  
  CLK_125M            0.127        0.000                      0                69044        0.067        0.000                      0                69044        2.870        0.000                       0                 25942  
  CLK_250M_0          1.554        0.000                      0                 1034        0.080        0.000                      0                 1034        1.146        0.000                       0                  1560  
  CLK_250M_180                                                                                                                                                    1.500        0.000                       0                   131  
  CLK_250M_270                                                                                                                                                    1.500        0.000                       0                   131  
  CLK_250M_90                                                                                                                                                     1.500        0.000                       0                   131  
  CLK_500M            0.184        0.000                      0                   67        0.079        0.000                      0                   67        0.146        0.000                       0                    82  
  I                                                                                                                                                              18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_6M        CLK_25M             4.416        0.000                      0                    4        0.106        0.000                      0                    4  
CLK_3M        CLK_6M            161.502        0.000                      0                    2        0.369        0.000                      0                    2  
CLK_25M       CLK_3M              5.230        0.000                      0                   25        0.065        0.000                      0                   25  
CLK_6M        CLK_3M            159.682        0.000                      0                    2        0.174        0.000                      0                    2  
CLK_250M_0    CLK_125M            0.951        0.000                      0                 1032        0.058        0.000                      0                 1032  
CLK_250M_180  CLK_250M_0          0.385        0.000                      0                  129        1.637        0.000                      0                  129  
CLK_250M_270  CLK_250M_0          0.630        0.000                      0                  129        0.069        0.000                      0                  129  
CLK_250M_90   CLK_250M_0          1.420        0.000                      0                  129        0.642        0.000                      0                  129  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  CLK_125M           CLK_125M                 2.638        0.000                      0                  202        0.472        0.000                      0                  202  
**async_default**  CLK_25M            CLK_25M                 33.575        0.000                      0                  769        0.217        0.000                      0                  769  
**async_default**  CLK_500M           CLK_500M                 0.390        0.000                      0                    2        0.262        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ETH_RX_CLK
  To Clock:  ETH_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       11.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.512ns  (required time - arrival time)
  Source:                 ETH_RX_DV
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 1.453ns (44.187%)  route 1.836ns (55.813%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        2.884ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 42.884 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    N1                                                0.000    28.000 r  ETH_RX_DV (IN)
                         net (fo=0)                   0.000    28.000    ETH_RX_DV
    N1                   IBUF (Prop_ibuf_I_O)         1.453    29.453 r  ETH_RX_DV_IBUF_inst/O
                         net (fo=1, routed)           1.836    31.289    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_DV
    SLICE_X81Y52         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.513    42.884    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X81Y52         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                         clock pessimism              0.000    42.884    
                         clock uncertainty           -0.035    42.848    
    SLICE_X81Y52         FDRE (Setup_fdre_C_D)       -0.047    42.801    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV
  -------------------------------------------------------------------
                         required time                         42.801    
                         arrival time                         -31.289    
  -------------------------------------------------------------------
                         slack                                 11.512    

Slack (MET) :             11.605ns  (required time - arrival time)
  Source:                 ETH_RX_ER
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.475ns (31.195%)  route 1.049ns (68.805%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        1.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.202ns = ( 41.202 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    M2                                                0.000    28.000 r  ETH_RX_ER (IN)
                         net (fo=0)                   0.000    28.000    ETH_RX_ER
    M2                   IBUF (Prop_ibuf_I_O)         0.475    28.475 r  ETH_RX_ER_IBUF_inst/O
                         net (fo=1, routed)           1.049    29.524    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_ER
    SLICE_X80Y52         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273    40.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.929    41.202    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X80Y52         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR/C
                         clock pessimism              0.000    41.202    
                         clock uncertainty           -0.035    41.167    
    SLICE_X80Y52         FDRE (Setup_fdre_C_D)       -0.038    41.129    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RERR
  -------------------------------------------------------------------
                         required time                         41.129    
                         arrival time                         -29.524    
  -------------------------------------------------------------------
                         slack                                 11.605    

Slack (MET) :             11.724ns  (required time - arrival time)
  Source:                 ETH_RXD[1]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.474ns (40.062%)  route 0.709ns (59.938%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        0.984ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.984ns = ( 40.984 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    P4                                                0.000    28.000 r  ETH_RXD[1] (IN)
                         net (fo=0)                   0.000    28.000    ETH_RXD[1]
    P4                   IBUF (Prop_ibuf_I_O)         0.474    28.474 r  ETH_RXD_IBUF[1]_inst/O
                         net (fo=1, routed)           0.709    29.182    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[1]
    SLICE_X88Y52         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273    40.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.712    40.984    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X88Y52         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1/C
                         clock pessimism              0.000    40.984    
                         clock uncertainty           -0.035    40.949    
    SLICE_X88Y52         FDRE (Setup_fdre_C_D)       -0.043    40.906    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_1
  -------------------------------------------------------------------
                         required time                         40.906    
                         arrival time                         -29.182    
  -------------------------------------------------------------------
                         slack                                 11.724    

Slack (MET) :             11.788ns  (required time - arrival time)
  Source:                 ETH_RXD[2]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.477ns (35.723%)  route 0.859ns (64.277%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        1.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.202ns = ( 41.202 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    R1                                                0.000    28.000 r  ETH_RXD[2] (IN)
                         net (fo=0)                   0.000    28.000    ETH_RXD[2]
    R1                   IBUF (Prop_ibuf_I_O)         0.477    28.477 r  ETH_RXD_IBUF[2]_inst/O
                         net (fo=1, routed)           0.859    29.336    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[2]
    SLICE_X80Y52         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273    40.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.929    41.202    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X80Y52         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2/C
                         clock pessimism              0.000    41.202    
                         clock uncertainty           -0.035    41.167    
    SLICE_X80Y52         FDRE (Setup_fdre_C_D)       -0.043    41.124    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_2
  -------------------------------------------------------------------
                         required time                         41.124    
                         arrival time                         -29.336    
  -------------------------------------------------------------------
                         slack                                 11.788    

Slack (MET) :             11.794ns  (required time - arrival time)
  Source:                 ETH_RXD[0]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        1.354ns  (logic 0.482ns (35.575%)  route 0.872ns (64.425%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        1.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.202ns = ( 41.202 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    P1                                                0.000    28.000 r  ETH_RXD[0] (IN)
                         net (fo=0)                   0.000    28.000    ETH_RXD[0]
    P1                   IBUF (Prop_ibuf_I_O)         0.482    28.482 r  ETH_RXD_IBUF[0]_inst/O
                         net (fo=1, routed)           0.872    29.354    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[0]
    SLICE_X81Y52         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273    40.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.929    41.202    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X81Y52         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0/C
                         clock pessimism              0.000    41.202    
                         clock uncertainty           -0.035    41.167    
    SLICE_X81Y52         FDRE (Setup_fdre_C_D)       -0.019    41.148    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_0
  -------------------------------------------------------------------
                         required time                         41.148    
                         arrival time                         -29.354    
  -------------------------------------------------------------------
                         slack                                 11.794    

Slack (MET) :             11.876ns  (required time - arrival time)
  Source:                 ETH_RXD[3]
                            (input port clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.478ns (38.520%)  route 0.762ns (61.480%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            28.000ns
  Clock Path Skew:        1.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.202ns = ( 41.202 - 40.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                 28.000    28.000    
    R2                                                0.000    28.000 r  ETH_RXD[3] (IN)
                         net (fo=0)                   0.000    28.000    ETH_RXD[3]
    R2                   IBUF (Prop_ibuf_I_O)         0.478    28.478 r  ETH_RXD_IBUF[3]_inst/O
                         net (fo=1, routed)           0.762    29.240    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RXD[3]
    SLICE_X80Y52         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273    40.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.929    41.202    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X80Y52         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                         clock pessimism              0.000    41.202    
                         clock uncertainty           -0.035    41.167    
    SLICE_X80Y52         FDRE (Setup_fdre_C_D)       -0.051    41.116    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3
  -------------------------------------------------------------------
                         required time                         41.116    
                         arrival time                         -29.240    
  -------------------------------------------------------------------
                         slack                                 11.876    

Slack (MET) :             35.447ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_2/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_12/D
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.800ns (17.858%)  route 3.680ns (82.143%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 44.088 - 40.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         3.185     4.621    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X77Y37         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.348     4.969 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_2/Q
                         net (fo=10, routed)          1.899     6.868    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData[2]
    SLICE_X81Y38         LUT2 (Prop_lut2_I1_O)        0.242     7.110 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsFb<5>_xo<0>1/O
                         net (fo=8, routed)           1.349     8.459    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsFb[5]
    SLICE_X79Y39         LUT6 (Prop_lut6_I1_O)        0.105     8.564 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd12b[7]_fcsCal[4]_XOR_110_o_xo<0>_SW1/O
                         net (fo=1, routed)           0.431     8.996    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N270
    SLICE_X80Y38         LUT6 (Prop_lut6_I5_O)        0.105     9.101 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd12b[7]_fcsCal[4]_XOR_110_o_xo<0>/O
                         net (fo=1, routed)           0.000     9.101    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsAnd12b[7]_fcsCal[4]_XOR_110_o
    SLICE_X80Y38         FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_12/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.717    44.088    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X80Y38         FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_12/C
                         clock pessimism              0.420    44.508    
                         clock uncertainty           -0.035    44.472    
    SLICE_X80Y38         FDSE (Setup_fdse_C_D)        0.076    44.548    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_12
  -------------------------------------------------------------------
                         required time                         44.548    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                 35.447    

Slack (MET) :             35.735ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_6/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 0.589ns (14.224%)  route 3.552ns (85.776%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.204ns = ( 44.204 - 40.000 ) 
    Source Clock Delay      (SCD):    4.751ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         3.315     4.751    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X75Y37         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y37         FDRE (Prop_fdre_C_Q)         0.379     5.130 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt_1/Q
                         net (fo=37, routed)          3.045     8.176    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[1]
    SLICE_X64Y39         LUT6 (Prop_lut6_I0_O)        0.105     8.281 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT71/O
                         net (fo=1, routed)           0.507     8.787    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT7
    SLICE_X66Y39         LUT6 (Prop_lut6_I5_O)        0.105     8.892 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_payNblCunt[3]_GND_11_o_wide_mux_110_OUT72/O
                         net (fo=1, routed)           0.000     8.892    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/payNblCunt[3]_GND_11_o_wide_mux_110_OUT[6]
    SLICE_X66Y39         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_6/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.834    44.204    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X66Y39         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_6/C
                         clock pessimism              0.384    44.588    
                         clock uncertainty           -0.035    44.553    
    SLICE_X66Y39         FDRE (Setup_fdre_C_D)        0.074    44.627    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/muxMyMac_6
  -------------------------------------------------------------------
                         required time                         44.627    
                         arrival time                          -8.892    
  -------------------------------------------------------------------
                         slack                                 35.735    

Slack (MET) :             35.794ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_11/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.610ns (51.418%)  route 1.521ns (48.582%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -1.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.272ns = ( 43.272 - 40.000 ) 
    Source Clock Delay      (SCD):    4.732ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         3.295     4.732    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X74Y44         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y44         FDRE (Prop_fdre_C_Q)         0.433     5.165 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_1/Q
                         net (fo=3, routed)           0.850     6.015    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr[1]
    SLICE_X77Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.577 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/Madd_n0141_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.577    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/Madd_n0141_cy[3]
    SLICE_X77Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.675 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/Madd_n0141_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.675    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/Madd_n0141_cy[7]
    SLICE_X77Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.935 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/Madd_n0141_cy<8>_CARRY4/O[3]
                         net (fo=1, routed)           0.671     7.606    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/n0141[11]
    SLICE_X78Y44         LUT3 (Prop_lut3_I2_O)        0.257     7.863 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/Mmux_n012231/O
                         net (fo=1, routed)           0.000     7.863    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/n0122[11]
    SLICE_X78Y44         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.902    43.272    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X78Y44         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_11/C
                         clock pessimism              0.348    43.620    
                         clock uncertainty           -0.035    43.585    
    SLICE_X78Y44         FDRE (Setup_fdre_C_D)        0.072    43.657    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_11
  -------------------------------------------------------------------
                         required time                         43.657    
                         arrival time                          -7.863    
  -------------------------------------------------------------------
                         slack                                 35.794    

Slack (MET) :             35.807ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_2/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_10/D
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_RX_CLK rise@40.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 0.695ns (16.885%)  route 3.421ns (83.115%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.088ns = ( 44.088 - 40.000 ) 
    Source Clock Delay      (SCD):    4.621ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.436     1.436 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         3.185     4.621    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X77Y37         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDRE (Prop_fdre_C_Q)         0.348     4.969 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData_2/Q
                         net (fo=10, routed)          1.899     6.868    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxData[2]
    SLICE_X81Y38         LUT2 (Prop_lut2_I1_O)        0.242     7.110 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsFb<5>_xo<0>1/O
                         net (fo=8, routed)           1.522     8.632    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsFb[5]
    SLICE_X80Y38         LUT6 (Prop_lut6_I5_O)        0.105     8.737 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd10b[7]_fcsCal[2]_XOR_112_o_xo<0>1/O
                         net (fo=1, routed)           0.000     8.737    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsAnd10b[7]_fcsCal[2]_XOR_112_o
    SLICE_X80Y38         FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_10/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                     40.000    40.000 r  
    R3                                                0.000    40.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         1.370    41.370 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.717    44.088    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X80Y38         FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_10/C
                         clock pessimism              0.420    44.508    
                         clock uncertainty           -0.035    44.472    
    SLICE_X80Y38         FDSE (Setup_fdse_C_D)        0.072    44.544    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_10
  -------------------------------------------------------------------
                         required time                         44.544    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                 35.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipgCnt_2/D
                            (rising edge-triggered cell FDCE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.186ns (22.455%)  route 0.642ns (77.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.929     1.202    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X81Y52         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDRE (Prop_fdre_C_Q)         0.141     1.343 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/Q
                         net (fo=10, routed)          0.642     1.986    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/irMiiRxDv
    SLICE_X79Y41         LUT4 (Prop_lut4_I0_O)        0.045     2.031 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mcount_ipgCnt_xor<2>11/O
                         net (fo=1, routed)           0.000     2.031    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mcount_ipgCnt2
    SLICE_X79Y41         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipgCnt_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.594     2.055    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X79Y41         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipgCnt_2/C
                         clock pessimism             -0.316     1.739    
    SLICE_X79Y41         FDCE (Hold_fdce_C_D)         0.092     1.831    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/ipgCnt_2
  -------------------------------------------------------------------
                         required time                         -1.831    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxSfd/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.254ns (29.284%)  route 0.613ns (70.716%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        0.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.929     1.202    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X80Y52         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.164     1.366 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RD_3/Q
                         net (fo=2, routed)           0.451     1.818    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/irMiiRxData[3]
    SLICE_X80Y42         LUT4 (Prop_lut4_I0_O)        0.045     1.863 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_irMiiRxData[3]_irMiiRxData[7]_MUX_162_o1_SW0/O
                         net (fo=1, routed)           0.162     2.025    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N12
    SLICE_X80Y42         LUT1 (Prop_lut1_I0_O)        0.045     2.070 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mmux_irMiiRxData[3]_irMiiRxData[7]_MUX_162_o1/O
                         net (fo=1, routed)           0.000     2.070    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/irMiiRxData[3]_irMiiRxData[7]_MUX_162_o
    SLICE_X80Y42         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxSfd/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.602     2.063    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X80Y42         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxSfd/C
                         clock pessimism             -0.316     1.747    
    SLICE_X80Y42         FDRE (Hold_fdre_C_D)         0.121     1.868    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxSfd
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxDv/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.141ns (14.768%)  route 0.814ns (85.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.202ns
    Clock Pessimism Removal (CPR):    0.316ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         0.929     1.202    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X81Y52         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y52         FDRE (Prop_fdre_C_Q)         0.141     1.343 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/IOB_RDV/Q
                         net (fo=10, routed)          0.814     2.157    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/irMiiRxDv
    SLICE_X77Y41         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxDv/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.748     2.209    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X77Y41         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxDv/C
                         clock pessimism             -0.316     1.893    
    SLICE_X77Y41         FDRE (Hold_fdre_C_D)         0.061     1.954    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/miiRxDv
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData_7/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_7/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.148ns (29.136%)  route 0.360ns (70.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.461     1.734    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X74Y41         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y41         FDRE (Prop_fdre_C_Q)         0.148     1.882 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData_7/Q
                         net (fo=1, routed)           0.360     2.242    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/orData[7]
    SLICE_X77Y43         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_7/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.907     2.368    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X77Y43         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_7/C
                         clock pessimism             -0.359     2.009    
    SLICE_X77Y43         FDRE (Hold_fdre_C_D)         0.006     2.015    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_7
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.164ns (22.050%)  route 0.580ns (77.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.390     1.663    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X78Y41         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y41         FDRE (Prop_fdre_C_Q)         0.164     1.827 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_3/Q
                         net (fo=3, routed)           0.580     2.407    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr[3]
    RAMB36_X2Y8          RAMB36E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.891     2.352    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    RAMB36_X2Y8          RAMB36E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
                         clock pessimism             -0.359     1.993    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     2.176    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.407    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_1/C
                            (rising edge-triggered cell FDCE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.209ns (34.588%)  route 0.395ns (65.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.528     1.801    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X76Y41         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y41         FDCE (Prop_fdce_C_Q)         0.164     1.965 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_1/Q
                         net (fo=3, routed)           0.395     2.360    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrStatusAddr[1]
    SLICE_X74Y44         LUT3 (Prop_lut3_I2_O)        0.045     2.405 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/Mmux_wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT41/O
                         net (fo=1, routed)           0.000     2.405    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr[11]_wrStatusAddr[11]_mux_2_OUT[1]
    SLICE_X74Y44         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.958     2.419    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X74Y44         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/C
                         clock pessimism             -0.369     2.050    
    SLICE_X74Y44         FDRE (Hold_fdre_C_D)         0.121     2.171    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_1
  -------------------------------------------------------------------
                         required time                         -2.171    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_27/C
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_25/D
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.822ns  (logic 0.186ns (22.630%)  route 0.636ns (77.370%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.673     1.946    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X81Y38         FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_27/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y38         FDSE (Prop_fdse_C_Q)         0.141     2.087 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_27/Q
                         net (fo=9, routed)           0.636     2.723    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal[27]
    SLICE_X80Y36         LUT5 (Prop_lut5_I1_O)        0.045     2.768 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/Mxor_fcsAnd25b[7]_fcsCal[17]_XOR_97_o_xo<0>1/O
                         net (fo=1, routed)           0.000     2.768    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsAnd25b[7]_fcsCal[17]_XOR_97_o
    SLICE_X80Y36         FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_25/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.308     2.770    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X80Y36         FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_25/C
                         clock pessimism             -0.359     2.410    
    SLICE_X80Y36         FDSE (Hold_fdse_C_D)         0.121     2.531    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_25
  -------------------------------------------------------------------
                         required time                         -2.531    
                         arrival time                           2.768    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_3/C
                            (rising edge-triggered cell FDCE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr_11/D
                            (rising edge-triggered cell FDRE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.254ns (43.915%)  route 0.324ns (56.085%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.528     1.801    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X76Y41         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y41         FDCE (Prop_fdce_C_Q)         0.164     1.965 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrStatusAddr_3/Q
                         net (fo=8, routed)           0.139     2.103    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrStatusAddr[3]
    SLICE_X75Y42         LUT6 (Prop_lut6_I4_O)        0.045     2.148 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/Madd_wrStatusAddr[11]_GND_13_o_add_17_OUT_xor<8>111/O
                         net (fo=4, routed)           0.186     2.334    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/Madd_wrStatusAddr[11]_GND_13_o_add_17_OUT_xor<8>11
    SLICE_X75Y44         LUT5 (Prop_lut5_I1_O)        0.045     2.379 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/Madd_wrStatusAddr[11]_GND_13_o_add_17_OUT_xor<11>11/O
                         net (fo=1, routed)           0.000     2.379    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrStatusAddr[11]_GND_13_o_add_17_OUT[11]
    SLICE_X75Y44         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr_11/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.958     2.419    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X75Y44         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr_11/C
                         clock pessimism             -0.369     2.050    
    SLICE_X75Y44         FDRE (Hold_fdre_C_D)         0.092     2.142    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrDataAddr_11
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxSfd/C
                            (rising edge-triggered cell FDCE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_24/S
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.164ns (19.191%)  route 0.691ns (80.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.529     1.802    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X78Y40         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxSfd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y40         FDCE (Prop_fdce_C_Q)         0.164     1.966 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxSfd/Q
                         net (fo=58, routed)          0.691     2.657    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxSfd
    SLICE_X80Y36         FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_24/S
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.308     2.770    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X80Y36         FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_24/C
                         clock pessimism             -0.359     2.410    
    SLICE_X80Y36         FDSE (Hold_fdse_C_S)         0.009     2.419    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_24
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxSfd/C
                            (rising edge-triggered cell FDCE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_25/S
                            (rising edge-triggered cell FDSE clocked by ETH_RX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_RX_CLK rise@0.000ns - ETH_RX_CLK rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.164ns (19.191%)  route 0.691ns (80.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.608ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    1.802ns
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.273     0.273 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         1.529     1.802    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X78Y40         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxSfd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y40         FDCE (Prop_fdce_C_Q)         0.164     1.966 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxSfd/Q
                         net (fo=58, routed)          0.691     2.657    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/rxSfd
    SLICE_X80Y36         FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_25/S
  -------------------------------------------------------------------    -------------------

                         (clock ETH_RX_CLK rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  ETH_RX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_RX_CLK
    R3                   IBUF (Prop_ibuf_I_O)         0.461     0.461 r  ETH_RX_CLK_IBUF_inst/O
                         net (fo=333, routed)         2.308     2.770    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_RX_CLK
    SLICE_X80Y36         FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_25/C
                         clock pessimism             -0.359     2.410    
    SLICE_X80Y36         FDSE (Hold_fdse_C_S)         0.009     2.419    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXCNT/fcsCal_25
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ETH_RX_CLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ETH_RX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB36_X2Y8   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X75Y43  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_0/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X75Y43  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_1/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X75Y43  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_10/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X77Y42  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_11/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X75Y43  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_2/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X75Y43  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_3/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X77Y42  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_4/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X77Y42  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_5/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X77Y42  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/cmpWrAddr_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y42  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/lastWe/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y42  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y42  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X73Y38  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_6/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y43  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X75Y42  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWe/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X78Y41  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_0/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X78Y41  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X78Y41  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X78Y41  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y43  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/memWd_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y44  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y44  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y44  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_8/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y44  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrData_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y44  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddrEnb/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y44  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X74Y44  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X76Y44  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X77Y44  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_RXBUF/wrAddr_5/C



---------------------------------------------------------------------------------------------------
From Clock:  ETH_TX_CLK
  To Clock:  ETH_TX_CLK

Setup :            0  Failing Endpoints,  Worst Slack       17.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.385ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TX_EN
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        6.387ns  (logic 3.703ns (57.979%)  route 2.684ns (42.021%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -4.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    4.193ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         2.755     4.193    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X81Y31         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TEN/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y31         FDRE (Prop_fdre_C_Q)         0.379     4.572 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TEN/Q
                         net (fo=1, routed)           2.684     7.256    ETH_TX_EN_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.324    10.580 r  ETH_TX_EN_OBUF_inst/O
                         net (fo=0)                   0.000    10.580    ETH_TX_EN
    M1                                                                r  ETH_TX_EN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                         -10.580    
  -------------------------------------------------------------------
                         slack                                 17.385    

Slack (MET) :             18.187ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[3]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 3.743ns (55.490%)  route 3.002ns (44.510%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -3.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.595     3.033    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X78Y51         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y51         FDRE (Prop_fdre_C_Q)         0.433     3.466 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_3/Q
                         net (fo=1, routed)           3.002     6.468    ETH_TXD_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         3.310     9.778 r  ETH_TXD_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.778    ETH_TXD[3]
    K3                                                                r  ETH_TXD[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -9.778    
  -------------------------------------------------------------------
                         slack                                 18.187    

Slack (MET) :             18.520ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[1]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        6.412ns  (logic 3.735ns (58.258%)  route 2.676ns (41.742%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -3.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.595     3.033    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X78Y51         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y51         FDRE (Prop_fdre_C_Q)         0.433     3.466 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_1/Q
                         net (fo=1, routed)           2.676     6.142    ETH_TXD_OBUF[1]
    L4                   OBUF (Prop_obuf_I_O)         3.302     9.445 r  ETH_TXD_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.445    ETH_TXD[1]
    L4                                                                r  ETH_TXD[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                 18.520    

Slack (MET) :             18.598ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[0]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        6.334ns  (logic 3.744ns (59.106%)  route 2.590ns (40.894%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -3.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.595     3.033    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X78Y51         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y51         FDRE (Prop_fdre_C_Q)         0.433     3.466 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_0/Q
                         net (fo=1, routed)           2.590     6.056    ETH_TXD_OBUF[0]
    L3                   OBUF (Prop_obuf_I_O)         3.311     9.367 r  ETH_TXD_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.367    ETH_TXD[0]
    L3                                                                r  ETH_TXD[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -9.367    
  -------------------------------------------------------------------
                         slack                                 18.598    

Slack (MET) :             18.763ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ETH_TXD[2]
                            (output port clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Max at Slow Process Corner
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        6.169ns  (logic 3.762ns (60.986%)  route 2.407ns (39.014%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           12.000ns
  Clock Path Skew:        -3.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 40.000 - 40.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.595     3.033    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X78Y51         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y51         FDRE (Prop_fdre_C_Q)         0.433     3.466 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/IOB_TD_2/Q
                         net (fo=1, routed)           2.407     5.873    ETH_TXD_OBUF[2]
    L2                   OBUF (Prop_obuf_I_O)         3.329     9.202 r  ETH_TXD_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.202    ETH_TXD[2]
    L2                                                                r  ETH_TXD[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
                         clock pessimism              0.000    40.000    
                         clock uncertainty           -0.035    39.965    
                         output delay               -12.000    27.965    
  -------------------------------------------------------------------
                         required time                         27.965    
                         arrival time                          -9.202    
  -------------------------------------------------------------------
                         slack                                 18.763    

Slack (MET) :             35.040ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.748ns (18.438%)  route 3.309ns (81.562%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 43.913 - 40.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         3.321     4.758    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X74Y22         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y22         FDCE (Prop_fdce_C_Q)         0.433     5.191 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/Q
                         net (fo=5, routed)           1.395     6.586    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[8]
    SLICE_X77Y21         LUT3 (Prop_lut3_I0_O)        0.105     6.691 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>_SW0/O
                         net (fo=1, routed)           0.682     7.374    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N56
    SLICE_X77Y21         LUT6 (Prop_lut6_I5_O)        0.105     7.479 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.549     8.028    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X76Y21         LUT2 (Prop_lut2_I1_O)        0.105     8.133 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_gate_23/O
                         net (fo=1, routed)           0.682     8.815    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM_ENBWREN_cooolgate_en_sig_7
    RAMB18_X2Y9          RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         2.542    43.913    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    RAMB18_X2Y9          RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.364    44.278    
                         clock uncertainty           -0.035    44.242    
    RAMB18_X2Y9          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    43.855    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.855    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                 35.040    

Slack (MET) :             35.457ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 0.748ns (20.549%)  route 2.892ns (79.451%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 43.913 - 40.000 ) 
    Source Clock Delay      (SCD):    4.758ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         3.321     4.758    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X74Y22         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y22         FDCE (Prop_fdce_C_Q)         0.433     5.191 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/Q
                         net (fo=5, routed)           1.395     6.586    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[8]
    SLICE_X77Y21         LUT3 (Prop_lut3_I0_O)        0.105     6.691 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>_SW0/O
                         net (fo=1, routed)           0.682     7.374    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/N56
    SLICE_X77Y21         LUT6 (Prop_lut6_I5_O)        0.105     7.479 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o<10>/O
                         net (fo=3, routed)           0.125     7.604    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr[10]_GND_5_o_equal_77_o
    SLICE_X77Y21         LUT2 (Prop_lut2_I1_O)        0.105     7.709 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_gate_25/O
                         net (fo=1, routed)           0.690     8.398    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM_ENBWREN_cooolgate_en_sig_8
    RAMB18_X2Y8          RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         2.542    43.913    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    RAMB18_X2Y8          RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.364    44.278    
                         clock uncertainty           -0.035    44.242    
    RAMB18_X2Y8          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    43.855    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.855    
                         arrival time                          -8.398    
  -------------------------------------------------------------------
                         slack                                 35.457    

Slack (MET) :             35.979ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_3/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.739ns  (logic 1.039ns (27.785%)  route 2.700ns (72.215%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.956ns = ( 43.956 - 40.000 ) 
    Source Clock Delay      (SCD):    4.216ns
    Clock Pessimism Removal (CPR):    0.400ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         2.778     4.216    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X75Y30         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDRE (Prop_fdre_C_Q)         0.379     4.595 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa_3/Q
                         net (fo=5, routed)           1.722     6.317    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memRa[3]
    SLICE_X75Y28         LUT4 (Prop_lut4_I3_O)        0.105     6.422 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_25_o_lut<1>/O
                         net (fo=1, routed)           0.000     6.422    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_25_o_lut[1]
    SLICE_X75Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.879 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_25_o_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.879    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_25_o_cy[3]
    SLICE_X75Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.977 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcompar_memRa[10]_memLen[10]_LessThan_25_o_cy<4>_CARRY4/CO[3]
                         net (fo=2, routed)           0.978     7.955    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/memVal_rstpot
    RAMB18_X2Y13         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         2.585    43.956    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    RAMB18_X2Y13         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.400    44.356    
                         clock uncertainty           -0.035    44.321    
    RAMB18_X2Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.387    43.934    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM
  -------------------------------------------------------------------
                         required time                         43.934    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                 35.979    

Slack (MET) :             36.071ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
                            (rising edge-triggered cell FDSE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_9/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.000ns  (logic 0.694ns (23.137%)  route 2.306ns (76.863%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns = ( 43.466 - 40.000 ) 
    Source Clock Delay      (SCD):    4.754ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         3.316     4.754    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X79Y19         FDSE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDSE (Prop_fdse_C_Q)         0.379     5.133 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/Q
                         net (fo=8, routed)           1.224     6.357    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[0]
    SLICE_X79Y26         LUT5 (Prop_lut5_I2_O)        0.105     6.462 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<6>121/O
                         net (fo=5, routed)           0.525     6.987    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<6>12
    SLICE_X79Y26         LUT5 (Prop_lut5_I4_O)        0.105     7.092 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<9>141/O
                         net (fo=2, routed)           0.557     7.648    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<9>14
    SLICE_X79Y26         LUT6 (Prop_lut6_I5_O)        0.105     7.753 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Madd_cmpWrAddr[10]_GND_5_o_add_157_OUT_xor<9>1/O
                         net (fo=1, routed)           0.000     7.753    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr[10]_GND_5_o_add_157_OUT[9]
    SLICE_X79Y26         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_9/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         2.095    43.466    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X79Y26         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_9/C
                         clock pessimism              0.364    43.830    
                         clock uncertainty           -0.035    43.795    
    SLICE_X79Y26         FDCE (Setup_fdce_C_D)        0.030    43.825    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/orLen_9
  -------------------------------------------------------------------
                         required time                         43.825    
                         arrival time                          -7.753    
  -------------------------------------------------------------------
                         slack                                 36.071    

Slack (MET) :             36.124ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (ETH_TX_CLK rise@40.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 0.589ns (18.383%)  route 2.615ns (81.617%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.619ns = ( 43.619 - 40.000 ) 
    Source Clock Delay      (SCD):    4.630ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.002ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.438     1.438 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         3.192     4.630    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X72Y23         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y23         FDRE (Prop_fdre_C_Q)         0.379     5.009 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData_4/Q
                         net (fo=8, routed)           1.521     6.530    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxRdData[4]
    SLICE_X77Y28         LUT2 (Prop_lut2_I1_O)        0.105     6.635 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mxor_fcsFb<3>_xo<0>1/O
                         net (fo=8, routed)           1.094     7.729    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsFb[3]
    SLICE_X81Y28         LUT6 (Prop_lut6_I3_O)        0.105     7.834 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_n0476301/O
                         net (fo=1, routed)           0.000     7.834    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/n0476[7]
    SLICE_X81Y28         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_7/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                     40.000    40.000 r  
    N3                                                0.000    40.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000    40.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         1.371    41.371 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         2.247    43.619    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X81Y28         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_7/C
                         clock pessimism              0.344    43.963    
                         clock uncertainty           -0.035    43.928    
    SLICE_X81Y28         FDCE (Setup_fdce_C_D)        0.030    43.958    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_7
  -------------------------------------------------------------------
                         required time                         43.958    
                         arrival time                          -7.834    
  -------------------------------------------------------------------
                         slack                                 36.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.256ns (40.377%)  route 0.378ns (59.623%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.059     1.333    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X81Y36         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y36         FDRE (Prop_fdre_C_Q)         0.141     1.474 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_14/Q
                         net (fo=1, routed)           0.378     1.852    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime[14]
    SLICE_X80Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.897 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_lut<20>/O
                         net (fo=1, routed)           0.000     1.897    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_lut[20]
    SLICE_X80Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.967 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<20>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.967    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr20
    SLICE_X80Y35         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.500     1.962    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X80Y35         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20/C
                         clock pessimism             -0.327     1.635    
    SLICE_X80Y35         FDCE (Hold_fdce_C_D)         0.134     1.769    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_20
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_0/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_8/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.447ns (57.068%)  route 0.336ns (42.932%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.167     1.441    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X80Y30         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y30         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_0/Q
                         net (fo=1, routed)           0.336     1.941    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr[0]
    SLICE_X80Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.986 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_lut<0>/O
                         net (fo=1, routed)           0.000     1.986    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_lut[0]
    SLICE_X80Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.131 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.131    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.171 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.171    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.224 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.224    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr8
    SLICE_X80Y32         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.754     2.216    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X80Y32         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_8/C
                         clock pessimism             -0.327     1.889    
    SLICE_X80Y32         FDCE (Hold_fdce_C_D)         0.134     2.023    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_8
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_11/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.246ns (37.900%)  route 0.403ns (62.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.435     1.709    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X76Y25         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxPrmbl/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y25         FDRE (Prop_fdre_C_Q)         0.148     1.857 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxPrmbl/Q
                         net (fo=33, routed)          0.403     2.260    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxPrmbl
    SLICE_X77Y28         LUT6 (Prop_lut6_I0_O)        0.098     2.358 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_n047633/O
                         net (fo=1, routed)           0.000     2.358    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/n0476[11]
    SLICE_X77Y28         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_11/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.934     2.396    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X77Y28         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_11/C
                         clock pessimism             -0.342     2.054    
    SLICE_X77Y28         FDCE (Hold_fdce_C_D)         0.092     2.146    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_11
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.252ns (38.822%)  route 0.397ns (61.178%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.059     1.333    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X81Y36         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y36         FDRE (Prop_fdre_C_Q)         0.141     1.474 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_15/Q
                         net (fo=1, routed)           0.397     1.871    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime[15]
    SLICE_X80Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.916 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_lut<21>/O
                         net (fo=1, routed)           0.000     1.916    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_lut[21]
    SLICE_X80Y35         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.982 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<20>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.982    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr21
    SLICE_X80Y35         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.500     1.962    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X80Y35         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21/C
                         clock pessimism             -0.327     1.635    
    SLICE_X80Y35         FDCE (Hold_fdce_C_D)         0.134     1.769    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_21
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_0/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_10/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.460ns (57.768%)  route 0.336ns (42.231%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.167     1.441    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X80Y30         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y30         FDCE (Prop_fdce_C_Q)         0.164     1.605 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_0/Q
                         net (fo=1, routed)           0.336     1.941    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr[0]
    SLICE_X80Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.986 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_lut<0>/O
                         net (fo=1, routed)           0.000     1.986    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_lut[0]
    SLICE_X80Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     2.131 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<0>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.131    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[3]
    SLICE_X80Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.171 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<4>_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.171    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy[7]
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.237 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<8>_CARRY4/O[2]
                         net (fo=1, routed)           0.000     2.237    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr10
    SLICE_X80Y32         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_10/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.754     2.216    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X80Y32         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_10/C
                         clock pessimism             -0.327     1.889    
    SLICE_X80Y32         FDCE (Hold_fdce_C_D)         0.134     2.023    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_10
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.293ns (45.718%)  route 0.348ns (54.282%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.146     1.420    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X81Y34         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y34         FDRE (Prop_fdre_C_Q)         0.128     1.548 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime_7/Q
                         net (fo=1, routed)           0.348     1.895    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/irMacPauseTime[7]
    SLICE_X80Y33         LUT3 (Prop_lut3_I1_O)        0.099     1.994 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_lut<13>/O
                         net (fo=1, routed)           0.000     1.994    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_lut[13]
    SLICE_X80Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.060 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr_cy<12>_CARRY4/O[1]
                         net (fo=1, routed)           0.000     2.060    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mcount_pasuseCntr13
    SLICE_X80Y33         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.591     2.053    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X80Y33         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13/C
                         clock pessimism             -0.345     1.708    
    SLICE_X80Y33         FDCE (Hold_fdce_C_D)         0.134     1.842    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/pasuseCntr_13
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/trnsAct/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.279ns (36.052%)  route 0.495ns (63.948%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.512ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.469     1.743    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X76Y21         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/trnsAct/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y21         FDCE (Prop_fdce_C_Q)         0.164     1.907 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/trnsAct/Q
                         net (fo=14, routed)          0.495     2.402    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/trnsAct
    SLICE_X74Y22         LUT2 (Prop_lut2_I1_O)        0.045     2.447 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_lut<8>/O
                         net (fo=1, routed)           0.000     2.447    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_lut[8]
    SLICE_X74Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.517 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr_cy<8>_CARRY4/O[0]
                         net (fo=1, routed)           0.000     2.517    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mcount_memRdAddr8
    SLICE_X74Y22         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         2.050     2.512    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X74Y22         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8/C
                         clock pessimism             -0.352     2.160    
    SLICE_X74Y22         FDCE (Hold_fdce_C_D)         0.134     2.294    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/memRdAddr_8
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_24/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_1/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.740%)  route 0.439ns (70.260%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.426ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.502     1.776    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X77Y26         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y26         FDCE (Prop_fdce_C_Q)         0.141     1.917 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_24/Q
                         net (fo=9, routed)           0.439     2.357    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal[24]
    SLICE_X75Y27         LUT6 (Prop_lut6_I4_O)        0.045     2.402 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_n0476121/O
                         net (fo=1, routed)           0.000     2.402    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/n0476[1]
    SLICE_X75Y27         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.964     2.426    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X75Y27         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_1/C
                         clock pessimism             -0.342     2.084    
    SLICE_X75Y27         FDCE (Hold_fdce_C_D)         0.092     2.176    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/fcsCal_1
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rdBank/C
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/D
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.246ns (31.981%)  route 0.523ns (68.019%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.418ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.513ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.469     1.743    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X76Y21         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rdBank/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y21         FDCE (Prop_fdce_C_Q)         0.148     1.891 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rdBank/Q
                         net (fo=22, routed)          0.523     2.415    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rdBank
    SLICE_X80Y14         LUT3 (Prop_lut3_I0_O)        0.098     2.513 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/Mmux_rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT12/O
                         net (fo=1, routed)           0.000     2.513    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/rsmpBank0LastWrAddr[10]_rsmpBank1LastWrAddr[10]_mux_62_OUT[0]
    SLICE_X80Y14         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         2.051     2.513    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X80Y14         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0/C
                         clock pessimism             -0.352     2.161    
    SLICE_X80Y14         FDRE (Hold_fdre_C_D)         0.121     2.282    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastWrAddr_0
  -------------------------------------------------------------------
                         required time                         -2.282    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastRd/C
                            (rising edge-triggered cell FDRE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxEof/D
                            (rising edge-triggered cell FDCE clocked by ETH_TX_CLK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             ETH_TX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ETH_TX_CLK rise@0.000ns - ETH_TX_CLK rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.209%)  route 0.430ns (69.791%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    1.743ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.274     0.274 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.469     1.743    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X77Y21         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastRd/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y21         FDRE (Prop_fdre_C_Q)         0.141     1.884 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastRd/Q
                         net (fo=1, routed)           0.430     2.314    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/lastRd
    SLICE_X77Y23         LUT2 (Prop_lut2_I1_O)        0.045     2.359 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_lastRd_AND_19_o1/O
                         net (fo=1, routed)           0.000     2.359    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/trnsActDly[1]_lastRd_AND_19_o
    SLICE_X77Y23         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxEof/D
  -------------------------------------------------------------------    -------------------

                         (clock ETH_TX_CLK rise edge)
                                                      0.000     0.000 r  
    N3                                                0.000     0.000 r  ETH_TX_CLK (IN)
                         net (fo=0)                   0.000     0.000    ETH_TX_CLK
    N3                   IBUF (Prop_ibuf_I_O)         0.462     0.462 r  ETH_TX_CLK_IBUF_inst/O
                         net (fo=273, routed)         1.927     2.389    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII_TX_CLK
    SLICE_X77Y23         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxEof/C
                         clock pessimism             -0.352     2.037    
    SLICE_X77Y23         FDCE (Hold_fdce_C_D)         0.091     2.128    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/muxEof
  -------------------------------------------------------------------
                         required time                         -2.128    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ETH_TX_CLK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ETH_TX_CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB18_X2Y13  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         40.000      37.830     RAMB18_X2Y9   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         40.000      37.830     RAMB18_X2Y8   WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         40.000      37.830     RAMB18_X2Y13  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKBWRCLK
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X79Y19  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
Min Period        n/a     FDSE/C              n/a            1.000         40.000      39.000     SLICE_X79Y19  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X80Y18  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X79Y19  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X79Y19  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X79Y19  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X76Y29  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X76Y29  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y19  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y19  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y18  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y19  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y19  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y19  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y19  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_5/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X80Y18  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_6/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X76Y29  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         20.000      19.146     SLICE_X76Y29  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXCNT/Mshreg_irBufSop_1/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y19  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y19  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_0/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y19  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y19  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y18  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X80Y18  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y19  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y19  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_2/C



---------------------------------------------------------------------------------------------------
From Clock:  EXTCLK50M
  To Clock:  EXTCLK50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXTCLK50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { EXTCLK50M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKIN1
  To Clock:  CLKIN1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKIN1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            5.000         20.000      15.000     MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_25M
  To Clock:  CLK_25M

Setup :            0  Failing Endpoints,  Worst Slack       19.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.097ns  (required time - arrival time)
  Source:                 ResetManager_0/PulseExtender_TcpOpenAck/DOUT_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ResetManager_0/DelayedTcpOpenAckBothEdge_reg/D
                            (falling edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK_25M fall@20.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.379ns (48.146%)  route 0.408ns (51.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.108ns = ( 19.892 - 20.000 ) 
    Source Clock Delay      (SCD):    0.384ns
    Clock Pessimism Removal (CPR):    0.464ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.592     0.384    ResetManager_0/PulseExtender_TcpOpenAck/SCK_DAC_OBUF
    SLICE_X1Y29          FDCE                                         r  ResetManager_0/PulseExtender_TcpOpenAck/DOUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.379     0.763 r  ResetManager_0/PulseExtender_TcpOpenAck/DOUT_reg/Q
                         net (fo=1, routed)           0.408     1.171    ResetManager_0/DOUT
    SLICE_X0Y28          FDCE                                         r  ResetManager_0/DelayedTcpOpenAckBothEdge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M fall edge)   20.000    20.000 f  
    D18                                               0.000    20.000 f  EXTCLK50M (IN)
                         net (fo=0)                   0.000    20.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    21.398 f  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    22.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    16.037 f  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    16.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    16.968 f  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    18.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    18.418 f  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.474    19.892    ResetManager_0/Clk_N
    SLICE_X0Y28          FDCE                                         r  ResetManager_0/DelayedTcpOpenAckBothEdge_reg/C  (IS_INVERTED)
                         clock pessimism              0.464    20.357    
                         clock uncertainty           -0.046    20.311    
    SLICE_X0Y28          FDCE (Setup_fdce_C_D)       -0.043    20.268    ResetManager_0/DelayedTcpOpenAckBothEdge_reg
  -------------------------------------------------------------------
                         required time                         20.268    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                 19.097    

Slack (MET) :             30.172ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DirectControl_0/DirectControlRegister1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.254ns  (logic 0.802ns (8.667%)  route 8.452ns (91.333%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.251ns = ( 39.749 - 40.000 ) 
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.510     0.302    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X45Y27         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.379     0.681 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_4/Q
                         net (fo=36, routed)          2.197     2.878    WRAP_SiTCP_GMII_XC7A_32K_0/PrevAddress_reg[31][4]
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.105     2.983 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_7__3/O
                         net (fo=1, routed)           0.653     3.636    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_7__3_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.105     3.741 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_3__7/O
                         net (fo=2, routed)           0.372     4.113    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_3__7_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.105     4.218 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__2/O
                         net (fo=6, routed)           0.966     5.184    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__2_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.108     5.292 r  WRAP_SiTCP_GMII_XC7A_32K_0/DirectControlRegister1[7]_i_1/O
                         net (fo=8, routed)           4.263     9.556    DirectControl_0/bbstub_LOC_ADDR[28][0]
    SLICE_X1Y142         FDCE                                         r  DirectControl_0/DirectControlRegister1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    38.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.331    39.749    DirectControl_0/SCK_DAC_OBUF
    SLICE_X1Y142         FDCE                                         r  DirectControl_0/DirectControlRegister1_reg[0]/C
                         clock pessimism              0.373    40.123    
                         clock uncertainty           -0.046    40.077    
    SLICE_X1Y142         FDCE (Setup_fdce_C_CE)      -0.349    39.728    DirectControl_0/DirectControlRegister1_reg[0]
  -------------------------------------------------------------------
                         required time                         39.728    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                 30.172    

Slack (MET) :             30.172ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DirectControl_0/DirectControlRegister1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.254ns  (logic 0.802ns (8.667%)  route 8.452ns (91.333%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.251ns = ( 39.749 - 40.000 ) 
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.510     0.302    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X45Y27         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.379     0.681 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_4/Q
                         net (fo=36, routed)          2.197     2.878    WRAP_SiTCP_GMII_XC7A_32K_0/PrevAddress_reg[31][4]
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.105     2.983 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_7__3/O
                         net (fo=1, routed)           0.653     3.636    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_7__3_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.105     3.741 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_3__7/O
                         net (fo=2, routed)           0.372     4.113    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_3__7_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.105     4.218 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__2/O
                         net (fo=6, routed)           0.966     5.184    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__2_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.108     5.292 r  WRAP_SiTCP_GMII_XC7A_32K_0/DirectControlRegister1[7]_i_1/O
                         net (fo=8, routed)           4.263     9.556    DirectControl_0/bbstub_LOC_ADDR[28][0]
    SLICE_X1Y142         FDCE                                         r  DirectControl_0/DirectControlRegister1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    38.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.331    39.749    DirectControl_0/SCK_DAC_OBUF
    SLICE_X1Y142         FDCE                                         r  DirectControl_0/DirectControlRegister1_reg[1]/C
                         clock pessimism              0.373    40.123    
                         clock uncertainty           -0.046    40.077    
    SLICE_X1Y142         FDCE (Setup_fdce_C_CE)      -0.349    39.728    DirectControl_0/DirectControlRegister1_reg[1]
  -------------------------------------------------------------------
                         required time                         39.728    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                 30.172    

Slack (MET) :             30.172ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DirectControl_0/DirectControlRegister1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.254ns  (logic 0.802ns (8.667%)  route 8.452ns (91.333%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.251ns = ( 39.749 - 40.000 ) 
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.510     0.302    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X45Y27         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.379     0.681 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_4/Q
                         net (fo=36, routed)          2.197     2.878    WRAP_SiTCP_GMII_XC7A_32K_0/PrevAddress_reg[31][4]
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.105     2.983 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_7__3/O
                         net (fo=1, routed)           0.653     3.636    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_7__3_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.105     3.741 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_3__7/O
                         net (fo=2, routed)           0.372     4.113    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_3__7_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.105     4.218 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__2/O
                         net (fo=6, routed)           0.966     5.184    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__2_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.108     5.292 r  WRAP_SiTCP_GMII_XC7A_32K_0/DirectControlRegister1[7]_i_1/O
                         net (fo=8, routed)           4.263     9.556    DirectControl_0/bbstub_LOC_ADDR[28][0]
    SLICE_X1Y142         FDCE                                         r  DirectControl_0/DirectControlRegister1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    38.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.331    39.749    DirectControl_0/SCK_DAC_OBUF
    SLICE_X1Y142         FDCE                                         r  DirectControl_0/DirectControlRegister1_reg[2]/C
                         clock pessimism              0.373    40.123    
                         clock uncertainty           -0.046    40.077    
    SLICE_X1Y142         FDCE (Setup_fdce_C_CE)      -0.349    39.728    DirectControl_0/DirectControlRegister1_reg[2]
  -------------------------------------------------------------------
                         required time                         39.728    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                 30.172    

Slack (MET) :             30.172ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DirectControl_0/DirectControlRegister1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.254ns  (logic 0.802ns (8.667%)  route 8.452ns (91.333%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.251ns = ( 39.749 - 40.000 ) 
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.510     0.302    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X45Y27         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.379     0.681 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_4/Q
                         net (fo=36, routed)          2.197     2.878    WRAP_SiTCP_GMII_XC7A_32K_0/PrevAddress_reg[31][4]
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.105     2.983 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_7__3/O
                         net (fo=1, routed)           0.653     3.636    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_7__3_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.105     3.741 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_3__7/O
                         net (fo=2, routed)           0.372     4.113    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_3__7_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.105     4.218 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__2/O
                         net (fo=6, routed)           0.966     5.184    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__2_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.108     5.292 r  WRAP_SiTCP_GMII_XC7A_32K_0/DirectControlRegister1[7]_i_1/O
                         net (fo=8, routed)           4.263     9.556    DirectControl_0/bbstub_LOC_ADDR[28][0]
    SLICE_X1Y142         FDCE                                         r  DirectControl_0/DirectControlRegister1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    38.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.331    39.749    DirectControl_0/SCK_DAC_OBUF
    SLICE_X1Y142         FDCE                                         r  DirectControl_0/DirectControlRegister1_reg[3]/C
                         clock pessimism              0.373    40.123    
                         clock uncertainty           -0.046    40.077    
    SLICE_X1Y142         FDCE (Setup_fdce_C_CE)      -0.349    39.728    DirectControl_0/DirectControlRegister1_reg[3]
  -------------------------------------------------------------------
                         required time                         39.728    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                 30.172    

Slack (MET) :             30.172ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DirectControl_0/DirectControlRegister1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.254ns  (logic 0.802ns (8.667%)  route 8.452ns (91.333%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.251ns = ( 39.749 - 40.000 ) 
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.510     0.302    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X45Y27         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.379     0.681 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_4/Q
                         net (fo=36, routed)          2.197     2.878    WRAP_SiTCP_GMII_XC7A_32K_0/PrevAddress_reg[31][4]
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.105     2.983 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_7__3/O
                         net (fo=1, routed)           0.653     3.636    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_7__3_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.105     3.741 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_3__7/O
                         net (fo=2, routed)           0.372     4.113    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_3__7_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.105     4.218 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__2/O
                         net (fo=6, routed)           0.966     5.184    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__2_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.108     5.292 r  WRAP_SiTCP_GMII_XC7A_32K_0/DirectControlRegister1[7]_i_1/O
                         net (fo=8, routed)           4.263     9.556    DirectControl_0/bbstub_LOC_ADDR[28][0]
    SLICE_X1Y142         FDCE                                         r  DirectControl_0/DirectControlRegister1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    38.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.331    39.749    DirectControl_0/SCK_DAC_OBUF
    SLICE_X1Y142         FDCE                                         r  DirectControl_0/DirectControlRegister1_reg[5]/C
                         clock pessimism              0.373    40.123    
                         clock uncertainty           -0.046    40.077    
    SLICE_X1Y142         FDCE (Setup_fdce_C_CE)      -0.349    39.728    DirectControl_0/DirectControlRegister1_reg[5]
  -------------------------------------------------------------------
                         required time                         39.728    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                 30.172    

Slack (MET) :             30.172ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DirectControl_0/DirectControlRegister1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        9.254ns  (logic 0.802ns (8.667%)  route 8.452ns (91.333%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.251ns = ( 39.749 - 40.000 ) 
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.510     0.302    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X45Y27         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.379     0.681 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_4/Q
                         net (fo=36, routed)          2.197     2.878    WRAP_SiTCP_GMII_XC7A_32K_0/PrevAddress_reg[31][4]
    SLICE_X39Y35         LUT4 (Prop_lut4_I3_O)        0.105     2.983 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_7__3/O
                         net (fo=1, routed)           0.653     3.636    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_7__3_n_0
    SLICE_X39Y34         LUT5 (Prop_lut5_I4_O)        0.105     3.741 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_3__7/O
                         net (fo=2, routed)           0.372     4.113    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_3__7_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I0_O)        0.105     4.218 r  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__2/O
                         net (fo=6, routed)           0.966     5.184    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__2_n_0
    SLICE_X38Y36         LUT3 (Prop_lut3_I2_O)        0.108     5.292 r  WRAP_SiTCP_GMII_XC7A_32K_0/DirectControlRegister1[7]_i_1/O
                         net (fo=8, routed)           4.263     9.556    DirectControl_0/bbstub_LOC_ADDR[28][0]
    SLICE_X1Y142         FDCE                                         r  DirectControl_0/DirectControlRegister1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    38.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.331    39.749    DirectControl_0/SCK_DAC_OBUF
    SLICE_X1Y142         FDCE                                         r  DirectControl_0/DirectControlRegister1_reg[6]/C
                         clock pessimism              0.373    40.123    
                         clock uncertainty           -0.046    40.077    
    SLICE_X1Y142         FDCE (Setup_fdce_C_CE)      -0.349    39.728    DirectControl_0/DirectControlRegister1_reg[6]
  -------------------------------------------------------------------
                         required time                         39.728    
                         arrival time                          -9.556    
  -------------------------------------------------------------------
                         slack                                 30.172    

Slack (MET) :             30.461ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_29/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MADC_O/mux_s_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 1.106ns (12.338%)  route 7.858ns (87.662%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.263ns = ( 39.737 - 40.000 ) 
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.517     0.309    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X45Y33         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.379     0.688 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_29/Q
                         net (fo=20, routed)          1.410     2.098    WRAP_SiTCP_GMII_XC7A_32K_0/PrevAddress_reg[31][29]
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.115     2.213 f  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedReadEnable[0]_i_8/O
                         net (fo=1, routed)           0.663     2.876    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedReadEnable[0]_i_8_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.275     3.151 f  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedReadEnable[0]_i_5/O
                         net (fo=1, routed)           0.653     3.804    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedReadEnable[0]_i_5_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.105     3.909 f  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedReadEnable[0]_i_2__1/O
                         net (fo=2, routed)           0.766     4.675    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedReadEnable[0]_i_2__1_n_0
    SLICE_X41Y43         LUT4 (Prop_lut4_I3_O)        0.105     4.780 f  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__6/O
                         net (fo=4, routed)           0.834     5.614    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__6_n_0
    SLICE_X47Y50         LUT3 (Prop_lut3_I2_O)        0.127     5.741 r  WRAP_SiTCP_GMII_XC7A_32K_0/mux_s[7]_i_1/O
                         net (fo=8, routed)           3.532     9.273    MADC_O/bbstub_LOC_ADDR[2]_1[0]
    SLICE_X73Y141        FDCE                                         r  MADC_O/mux_s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    38.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.319    39.737    MADC_O/SCK_DAC_OBUF
    SLICE_X73Y141        FDCE                                         r  MADC_O/mux_s_reg[0]/C
                         clock pessimism              0.373    40.111    
                         clock uncertainty           -0.046    40.065    
    SLICE_X73Y141        FDCE (Setup_fdce_C_CE)      -0.331    39.734    MADC_O/mux_s_reg[0]
  -------------------------------------------------------------------
                         required time                         39.734    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                 30.461    

Slack (MET) :             30.604ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_29/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MADC_O/mux_s_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 1.106ns (12.537%)  route 7.716ns (87.463%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.263ns = ( 39.737 - 40.000 ) 
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.517     0.309    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X45Y33         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.379     0.688 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_29/Q
                         net (fo=20, routed)          1.410     2.098    WRAP_SiTCP_GMII_XC7A_32K_0/PrevAddress_reg[31][29]
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.115     2.213 f  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedReadEnable[0]_i_8/O
                         net (fo=1, routed)           0.663     2.876    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedReadEnable[0]_i_8_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.275     3.151 f  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedReadEnable[0]_i_5/O
                         net (fo=1, routed)           0.653     3.804    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedReadEnable[0]_i_5_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.105     3.909 f  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedReadEnable[0]_i_2__1/O
                         net (fo=2, routed)           0.766     4.675    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedReadEnable[0]_i_2__1_n_0
    SLICE_X41Y43         LUT4 (Prop_lut4_I3_O)        0.105     4.780 f  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__6/O
                         net (fo=4, routed)           0.834     5.614    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__6_n_0
    SLICE_X47Y50         LUT3 (Prop_lut3_I2_O)        0.127     5.741 r  WRAP_SiTCP_GMII_XC7A_32K_0/mux_s[7]_i_1/O
                         net (fo=8, routed)           3.390     9.130    MADC_O/bbstub_LOC_ADDR[2]_1[0]
    SLICE_X72Y141        FDCE                                         r  MADC_O/mux_s_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    38.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.319    39.737    MADC_O/SCK_DAC_OBUF
    SLICE_X72Y141        FDCE                                         r  MADC_O/mux_s_reg[1]/C
                         clock pessimism              0.373    40.111    
                         clock uncertainty           -0.046    40.065    
    SLICE_X72Y141        FDCE (Setup_fdce_C_CE)      -0.331    39.734    MADC_O/mux_s_reg[1]
  -------------------------------------------------------------------
                         required time                         39.734    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                 30.604    

Slack (MET) :             30.604ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_29/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MADC_O/mux_s_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        8.822ns  (logic 1.106ns (12.537%)  route 7.716ns (87.463%))
  Logic Levels:           5  (LUT3=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.263ns = ( 39.737 - 40.000 ) 
    Source Clock Delay      (SCD):    0.309ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.517     0.309    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X45Y33         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_29/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.379     0.688 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/busAddr_29/Q
                         net (fo=20, routed)          1.410     2.098    WRAP_SiTCP_GMII_XC7A_32K_0/PrevAddress_reg[31][29]
    SLICE_X41Y34         LUT4 (Prop_lut4_I2_O)        0.115     2.213 f  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedReadEnable[0]_i_8/O
                         net (fo=1, routed)           0.663     2.876    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedReadEnable[0]_i_8_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I0_O)        0.275     3.151 f  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedReadEnable[0]_i_5/O
                         net (fo=1, routed)           0.653     3.804    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedReadEnable[0]_i_5_n_0
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.105     3.909 f  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedReadEnable[0]_i_2__1/O
                         net (fo=2, routed)           0.766     4.675    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedReadEnable[0]_i_2__1_n_0
    SLICE_X41Y43         LUT4 (Prop_lut4_I3_O)        0.105     4.780 f  WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__6/O
                         net (fo=4, routed)           0.834     5.614    WRAP_SiTCP_GMII_XC7A_32K_0/DelayedWe[0]_i_2__6_n_0
    SLICE_X47Y50         LUT3 (Prop_lut3_I2_O)        0.127     5.741 r  WRAP_SiTCP_GMII_XC7A_32K_0/mux_s[7]_i_1/O
                         net (fo=8, routed)           3.390     9.130    MADC_O/bbstub_LOC_ADDR[2]_1[0]
    SLICE_X72Y141        FDCE                                         r  MADC_O/mux_s_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    38.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.319    39.737    MADC_O/SCK_DAC_OBUF
    SLICE_X72Y141        FDCE                                         r  MADC_O/mux_s_reg[2]/C
                         clock pessimism              0.373    40.111    
                         clock uncertainty           -0.046    40.065    
    SLICE_X72Y141        FDCE (Setup_fdce_C_CE)      -0.331    39.734    MADC_O/mux_s_reg[2]
  -------------------------------------------------------------------
                         required time                         39.734    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                 30.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/MII_MIF/rd_0/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxRd_0/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.323%)  route 0.224ns (54.677%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.468ns
    Source Clock Delay      (SCD):    -0.261ns
    Clock Pessimism Removal (CPR):    -0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.624    -0.261    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X53Y32         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/MII_MIF/rd_0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.120 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/MII_MIF/rd_0/Q
                         net (fo=1, routed)           0.224     0.104    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/MII_MIF/rd[0]
    SLICE_X49Y31         LUT6 (Prop_lut6_I5_O)        0.045     0.149 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/GND_31_o_GND_31_o_or_33_OUT<0>1/O
                         net (fo=1, routed)           0.000     0.149    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/GND_31_o_GND_31_o_or_33_OUT[0]
    SLICE_X49Y31         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxRd_0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.898    -0.468    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X49Y31         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxRd_0/C
                         clock pessimism              0.472     0.004    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.091     0.095    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxRd_0
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/procRd_4/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxRd_4/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.480%)  route 0.262ns (58.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.470ns
    Source Clock Delay      (SCD):    -0.260ns
    Clock Pessimism Removal (CPR):    -0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.625    -0.260    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X53Y33         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/procRd_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.119 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/procRd_4/Q
                         net (fo=1, routed)           0.262     0.143    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/procRd[4]
    SLICE_X50Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.188 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/GND_31_o_GND_31_o_or_33_OUT<4>1/O
                         net (fo=1, routed)           0.000     0.188    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/GND_31_o_GND_31_o_or_33_OUT[4]
    SLICE_X50Y31         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxRd_4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.896    -0.470    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y31         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxRd_4/C
                         clock pessimism              0.472     0.002    
    SLICE_X50Y31         FDRE (Hold_fdre_C_D)         0.121     0.123    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxRd_4
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.188    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/procRd_1/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxRd_1/D
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.981%)  route 0.268ns (59.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    -0.264ns
    Clock Pessimism Removal (CPR):    -0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.621    -0.264    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X55Y29         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/procRd_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.123 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/procRd_1/Q
                         net (fo=1, routed)           0.268     0.145    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/procRd[1]
    SLICE_X50Y30         LUT6 (Prop_lut6_I1_O)        0.045     0.190 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/GND_31_o_GND_31_o_or_33_OUT<1>1/O
                         net (fo=1, routed)           0.000     0.190    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/GND_31_o_GND_31_o_or_33_OUT[1]
    SLICE_X50Y30         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxRd_1/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.895    -0.471    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y30         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxRd_1/C
                         clock pessimism              0.472     0.001    
    SLICE_X50Y30         FDRE (Hold_fdre_C_D)         0.121     0.122    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_CNTRL/muxRd_1
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG1/RBCP_Receiver_0/LowerByte_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.420ns
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.670    -0.215    ADC_0/ADC_Core_LG1/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X3Y43          FDCE                                         r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/LowerByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.074 r  ADC_0/ADC_Core_LG1/RBCP_Receiver_0/LowerByte_reg[2]/Q
                         net (fo=1, routed)           0.115     0.040    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/DIB0
    SLICE_X6Y43          RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.946    -0.420    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/WCLK
    SLICE_X6Y43          RAMD32                                       r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB/CLK
                         clock pessimism              0.243    -0.177    
    SLICE_X6Y43          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.031    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.031    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/pckBufRa_7/C
                            (rising edge-triggered cell FDRE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.652%)  route 0.168ns (54.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.406ns
    Source Clock Delay      (SCD):    -0.239ns
    Clock Pessimism Removal (CPR):    -0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.646    -0.239    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X73Y30         FDRE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/pckBufRa_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.098 r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/pckBufRa_7/Q
                         net (fo=3, routed)           0.168     0.070    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/pckBufRa[7]
    RAMB18_X2Y12         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.959    -0.406    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    RAMB18_X2Y12         RAMB18E1                                     r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKBWRCLK
                         clock pessimism              0.221    -0.186    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.003    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.694%)  route 0.223ns (61.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.632    -0.253    ADC_0/ADC_Core_HG2/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X49Y46         FDCE                                         r  ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.112 r  ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[3]/Q
                         net (fo=25, routed)          0.223     0.111    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD2
    SLICE_X50Y46         RAMD32                                       r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.905    -0.461    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X50Y46         RAMD32                                       r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/CLK
                         clock pessimism              0.243    -0.218    
    SLICE_X50Y46         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.036    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.694%)  route 0.223ns (61.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.632    -0.253    ADC_0/ADC_Core_HG2/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X49Y46         FDCE                                         r  ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.112 r  ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[3]/Q
                         net (fo=25, routed)          0.223     0.111    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD2
    SLICE_X50Y46         RAMD32                                       r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.905    -0.461    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X50Y46         RAMD32                                       r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1/CLK
                         clock pessimism              0.243    -0.218    
    SLICE_X50Y46         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.036    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.694%)  route 0.223ns (61.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.632    -0.253    ADC_0/ADC_Core_HG2/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X49Y46         FDCE                                         r  ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.112 r  ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[3]/Q
                         net (fo=25, routed)          0.223     0.111    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD2
    SLICE_X50Y46         RAMD32                                       r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.905    -0.461    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X50Y46         RAMD32                                       r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB/CLK
                         clock pessimism              0.243    -0.218    
    SLICE_X50Y46         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.036    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.694%)  route 0.223ns (61.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.632    -0.253    ADC_0/ADC_Core_HG2/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X49Y46         FDCE                                         r  ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.112 r  ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[3]/Q
                         net (fo=25, routed)          0.223     0.111    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD2
    SLICE_X50Y46         RAMD32                                       r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.905    -0.461    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X50Y46         RAMD32                                       r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB_D1/CLK
                         clock pessimism              0.243    -0.218    
    SLICE_X50Y46         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.036    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.694%)  route 0.223ns (61.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.632    -0.253    ADC_0/ADC_Core_HG2/RBCP_Receiver_0/SCK_DAC_OBUF
    SLICE_X49Y46         FDCE                                         r  ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.112 r  ADC_0/ADC_Core_HG2/RBCP_Receiver_0/PrevAddress_reg[3]/Q
                         net (fo=25, routed)          0.223     0.111    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/ADDRD2
    SLICE_X50Y46         RAMD32                                       r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.905    -0.461    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/WCLK
    SLICE_X50Y46         RAMD32                                       r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC/CLK
                         clock pessimism              0.243    -0.218    
    SLICE_X50Y46         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.036    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMC
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_25M
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB18_X1Y8      WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_LOC/CMDBUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB18_X2Y12     WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/ECIF_RX/PCKT_BUF/Mram_RAM/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB18_X0Y8      SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB18_X0Y15     Scaler_0/DoubleBuffer_0/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB18_X0Y20     ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB18_X0Y21     ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB18_X1Y18     ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB18_X1Y19     ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         40.000      37.830     RAMB36_X1Y1      WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         40.000      37.830     RAMB36_X1Y1      WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/CMDBUF/Mram_RAM1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X30Y32     GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/RamData_reg_0_63_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X30Y32     GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/RamData_reg_0_63_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X30Y32     GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/RamData_reg_0_63_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X30Y32     GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/RamData_reg_0_63_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X34Y33     GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/RamData_reg_0_63_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X34Y33     GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/RamData_reg_0_63_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X34Y33     GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/RamData_reg_0_63_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.130         20.000      18.870     SLICE_X34Y33     GlobalSlowControl_0/SlowControl_2/SlowControlRegister_0/RamData_reg_0_63_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X2Y48      ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X2Y48      ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X2Y48      ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X2Y48      ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X2Y48      ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X2Y48      ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X2Y48      ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X2Y48      ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X2Y48      ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         20.000      18.870     SLICE_X2Y48      ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X6Y47      ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X6Y47      ADC_0/ADC_Core_HG1/PedestalSuppressionRam/RamData_reg_0_31_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_66M
  To Clock:  CLK_66M

Setup :            0  Failing Endpoints,  Worst Slack        9.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.103ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        4.792ns  (logic 1.017ns (21.225%)  route 3.775ns (78.775%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 14.752 - 15.000 ) 
    Source Clock Delay      (SCD):    0.351ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.560     0.351    SPI_FLASH_Programmer_0/WriteBuf/CLK
    RAMB18_X0Y8          RAMB18E1                                     r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y8          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      0.734     1.085 r  SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/DOBDO[7]
                         net (fo=1, routed)           0.981     2.066    SPI_FLASH_Programmer_0/WriteBuf/SPI_CommandSender_0/SPI_IF_0/DinReg[7]
    SLICE_X8Y21          LUT6 (Prop_lut6_I0_O)        0.105     2.171 r  SPI_FLASH_Programmer_0/WriteBuf/SPI_MOSI_i_3/O
                         net (fo=1, routed)           0.000     2.171    SPI_FLASH_Programmer_0/WriteBuf/SPI_MOSI_i_3_n_0
    SLICE_X8Y21          MUXF7 (Prop_muxf7_I1_O)      0.178     2.349 r  SPI_FLASH_Programmer_0/WriteBuf/SPI_MOSI_reg_i_1/O
                         net (fo=1, routed)           2.794     5.143    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiMosiPre
    OLOGIC_X0Y98         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.374    13.341    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.334    14.752    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    OLOGIC_X0Y98         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/C
                         clock pessimism              0.380    15.132    
                         clock uncertainty           -0.043    15.089    
    OLOGIC_X0Y98         FDRE (Setup_fdre_C_D)       -0.843    14.246    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  9.103    

Slack (MET) :             9.813ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.538ns (12.833%)  route 3.654ns (87.167%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 14.752 - 15.000 ) 
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.585     0.377    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X6Y25          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.433     0.810 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=8, routed)           0.820     1.630    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CurrentState[1]
    SLICE_X6Y25          LUT3 (Prop_lut3_I2_O)        0.105     1.735 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg[7]_i_1/O
                         net (fo=9, routed)           2.834     4.569    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiSclkPre
    OLOGIC_X0Y96         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.374    13.341    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.334    14.752    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    OLOGIC_X0Y96         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/C
                         clock pessimism              0.380    15.132    
                         clock uncertainty           -0.043    15.089    
    OLOGIC_X0Y96         FDRE (Setup_fdre_C_D)       -0.707    14.382    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg
  -------------------------------------------------------------------
                         required time                         14.382    
                         arrival time                          -4.569    
  -------------------------------------------------------------------
                         slack                                  9.813    

Slack (MET) :             9.881ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 0.484ns (11.571%)  route 3.699ns (88.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.252ns = ( 14.748 - 15.000 ) 
    Source Clock Delay      (SCD):    0.315ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.523     0.315    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X25Y31         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.379     0.694 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/Q
                         net (fo=8, routed)           1.340     2.034    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState[0]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.105     2.139 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          2.358     4.498    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    OLOGIC_X0Y88         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.374    13.341    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.330    14.748    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    OLOGIC_X0Y88         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/C
                         clock pessimism              0.380    15.128    
                         clock uncertainty           -0.043    15.085    
    OLOGIC_X0Y88         FDRE (Setup_fdre_C_D)       -0.707    14.378    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg
  -------------------------------------------------------------------
                         required time                         14.378    
                         arrival time                          -4.498    
  -------------------------------------------------------------------
                         slack                                  9.881    

Slack (MET) :             10.211ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.966ns  (logic 0.538ns (13.567%)  route 3.428ns (86.433%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.248ns = ( 14.752 - 15.000 ) 
    Source Clock Delay      (SCD):    0.377ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.585     0.377    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X6Y25          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDRE (Prop_fdre_C_Q)         0.433     0.810 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/FSM_sequential_CurrentState_reg[1]/Q
                         net (fo=8, routed)           0.820     1.630    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CurrentState[1]
    SLICE_X6Y25          LUT3 (Prop_lut3_I2_O)        0.105     1.735 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg[7]_i_1/O
                         net (fo=9, routed)           2.607     4.342    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SpiSclkPre
    ILOGIC_X0Y97         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.374    13.341    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.334    14.752    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    ILOGIC_X0Y97         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
                         clock pessimism              0.380    15.132    
                         clock uncertainty           -0.043    15.089    
    ILOGIC_X0Y97         FDRE (Setup_fdre_C_CE)      -0.536    14.553    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.553    
                         arrival time                          -4.342    
  -------------------------------------------------------------------
                         slack                                 10.211    

Slack (MET) :             11.084ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.160ns  (logic 0.448ns (14.175%)  route 2.712ns (85.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.132ns = ( 14.868 - 15.000 ) 
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.479     0.270    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    ILOGIC_X0Y97         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.448     0.718 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/Q
                         net (fo=2, routed)           2.712     3.431    SPI_FLASH_Programmer_0/ReadBuf/Q[0]
    RAMB36_X0Y6          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.374    13.341    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.450    14.868    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X0Y6          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.380    15.248    
                         clock uncertainty           -0.043    15.205    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.690    14.515    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                         14.515    
                         arrival time                          -3.431    
  -------------------------------------------------------------------
                         slack                                 11.084    

Slack (MET) :             11.539ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 0.448ns (13.412%)  route 2.892ns (86.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.106ns = ( 14.894 - 15.000 ) 
    Source Clock Delay      (SCD):    0.270ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.479     0.270    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    ILOGIC_X0Y97         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y97         FDRE (Prop_fdre_C_Q)         0.448     0.718 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/Q
                         net (fo=2, routed)           2.892     3.611    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/RamData_reg_1[0]
    SLICE_X6Y30          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.374    13.341    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.476    14.894    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X6Y30          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]/C
                         clock pessimism              0.380    15.275    
                         clock uncertainty           -0.043    15.232    
    SLICE_X6Y30          FDRE (Setup_fdre_C_D)       -0.082    15.150    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -3.611    
  -------------------------------------------------------------------
                         slack                                 11.539    

Slack (MET) :             11.825ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.484ns (17.671%)  route 2.255ns (82.329%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.174ns = ( 14.826 - 15.000 ) 
    Source Clock Delay      (SCD):    0.315ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.523     0.315    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X25Y31         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.379     0.694 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/Q
                         net (fo=8, routed)           1.340     2.034    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState[0]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.105     2.139 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          0.915     3.054    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X9Y30          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.374    13.341    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.408    14.826    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X9Y30          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[12]/C
                         clock pessimism              0.447    15.274    
                         clock uncertainty           -0.043    15.231    
    SLICE_X9Y30          FDRE (Setup_fdre_C_R)       -0.352    14.879    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[12]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                          -3.054    
  -------------------------------------------------------------------
                         slack                                 11.825    

Slack (MET) :             11.936ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.484ns (18.423%)  route 2.143ns (81.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.175ns = ( 14.825 - 15.000 ) 
    Source Clock Delay      (SCD):    0.315ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.523     0.315    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X25Y31         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.379     0.694 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/Q
                         net (fo=8, routed)           1.340     2.034    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState[0]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.105     2.139 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          0.803     2.942    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X9Y29          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.374    13.341    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.407    14.825    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X9Y29          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]/C
                         clock pessimism              0.447    15.273    
                         clock uncertainty           -0.043    15.230    
    SLICE_X9Y29          FDRE (Setup_fdre_C_R)       -0.352    14.878    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                 11.936    

Slack (MET) :             11.936ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.484ns (18.423%)  route 2.143ns (81.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.175ns = ( 14.825 - 15.000 ) 
    Source Clock Delay      (SCD):    0.315ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.523     0.315    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X25Y31         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.379     0.694 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/Q
                         net (fo=8, routed)           1.340     2.034    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState[0]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.105     2.139 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          0.803     2.942    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X9Y29          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.374    13.341    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.407    14.825    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X9Y29          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/C
                         clock pessimism              0.447    15.273    
                         clock uncertainty           -0.043    15.230    
    SLICE_X9Y29          FDRE (Setup_fdre_C_R)       -0.352    14.878    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                 11.936    

Slack (MET) :             11.936ns  (required time - arrival time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (CLK_66M rise@15.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.484ns (18.423%)  route 2.143ns (81.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.175ns = ( 14.825 - 15.000 ) 
    Source Clock Delay      (SCD):    0.315ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.049ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.523     0.315    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X25Y31         FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.379     0.694 f  SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/Q
                         net (fo=8, routed)           1.340     2.034    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState[0]
    SLICE_X8Y25          LUT2 (Prop_lut2_I0_O)        0.105     2.139 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_i_1/O
                         net (fo=23, routed)          0.803     2.942    SPI_FLASH_Programmer_0/SPI_CommandSender_0/WaddrCountClear
    SLICE_X9Y29          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)   15.000    15.000 r  
    D18                                               0.000    15.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    15.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    16.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    17.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    11.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    11.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073    11.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           1.374    13.341    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.077    13.418 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          1.407    14.825    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X9Y29          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[8]/C
                         clock pessimism              0.447    15.273    
                         clock uncertainty           -0.043    15.230    
    SLICE_X9Y29          FDRE (Setup_fdre_C_R)       -0.352    14.878    SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[8]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                 11.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.488%)  route 0.162ns (53.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.254ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.631    -0.254    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X9Y27          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.113 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[2]/Q
                         net (fo=3, routed)           0.162     0.049    SPI_FLASH_Programmer_0/ReadBuf/out[2]
    RAMB36_X0Y5          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.942    -0.423    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
                         clock pessimism              0.222    -0.202    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.019    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.488%)  route 0.162ns (53.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.632    -0.253    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X9Y29          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.112 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[10]/Q
                         net (fo=3, routed)           0.162     0.050    SPI_FLASH_Programmer_0/ReadBuf/out[10]
    RAMB36_X0Y5          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.942    -0.423    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
                         clock pessimism              0.222    -0.202    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.019    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.215%)  route 0.164ns (53.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.254ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.631    -0.254    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X9Y28          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.113 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[5]/Q
                         net (fo=3, routed)           0.164     0.051    SPI_FLASH_Programmer_0/ReadBuf/out[5]
    RAMB36_X0Y5          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.942    -0.423    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
                         clock pessimism              0.222    -0.202    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.019    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.147%)  route 0.255ns (60.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.418ns
    Source Clock Delay      (SCD):    -0.224ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.661    -0.224    SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/CLK
    SLICE_X6Y30          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDRE (Prop_fdre_C_Q)         0.164    -0.060 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[2]/Q
                         net (fo=2, routed)           0.255     0.195    SPI_FLASH_Programmer_0/ReadBuf/Q[2]
    RAMB36_X0Y6          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.947    -0.418    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X0Y6          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.243    -0.176    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.120    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.226%)  route 0.178ns (55.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.254ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.631    -0.254    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X9Y28          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.113 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[4]/Q
                         net (fo=3, routed)           0.178     0.065    SPI_FLASH_Programmer_0/ReadBuf/out[4]
    RAMB36_X0Y5          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.942    -0.423    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
                         clock pessimism              0.222    -0.202    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.019    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.065    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.694%)  route 0.214ns (60.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.254ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.631    -0.254    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X9Y27          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.113 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[1]/Q
                         net (fo=3, routed)           0.214     0.101    SPI_FLASH_Programmer_0/ReadBuf/out[1]
    RAMB36_X0Y5          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.942    -0.423    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
                         clock pessimism              0.222    -0.202    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.019    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.391%)  route 0.217ns (60.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.254ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.631    -0.254    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X9Y27          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.113 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[3]/Q
                         net (fo=3, routed)           0.217     0.104    SPI_FLASH_Programmer_0/ReadBuf/out[3]
    RAMB36_X0Y5          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.942    -0.423    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
                         clock pessimism              0.222    -0.202    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.019    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.687%)  route 0.223ns (61.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.418ns
    Source Clock Delay      (SCD):    -0.254ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.631    -0.254    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X9Y28          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.113 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[6]/Q
                         net (fo=3, routed)           0.223     0.110    SPI_FLASH_Programmer_0/ReadBuf/out[6]
    RAMB36_X0Y6          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.947    -0.418    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X0Y6          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.222    -0.197    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.014    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.187%)  route 0.219ns (60.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.423ns
    Source Clock Delay      (SCD):    -0.254ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.631    -0.254    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X9Y27          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.113 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[0]/Q
                         net (fo=3, routed)           0.219     0.106    SPI_FLASH_Programmer_0/ReadBuf/out[0]
    RAMB36_X0Y5          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.942    -0.423    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X0Y5          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
                         clock pessimism              0.222    -0.202    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.019    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_66M  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             CLK_66M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_66M rise@0.000ns - CLK_66M rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.689%)  route 0.223ns (61.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.418ns
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.632    -0.253    SPI_FLASH_Programmer_0/SPI_CommandSender_0/CLK
    SLICE_X9Y29          FDRE                                         r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.112 r  SPI_FLASH_Programmer_0/SPI_CommandSender_0/int_WADDR_reg[11]/Q
                         net (fo=3, routed)           0.223     0.111    SPI_FLASH_Programmer_0/ReadBuf/out[11]
    RAMB36_X0Y6          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_66M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_6
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_66M/O
                         net (fo=86, routed)          0.947    -0.418    SPI_FLASH_Programmer_0/ReadBuf/CLK
    RAMB36_X0Y6          RAMB36E1                                     r  SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
                         clock pessimism              0.222    -0.197    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.014    SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_66M
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         15.000      12.830     RAMB18_X0Y8      SPI_FLASH_Programmer_0/WriteBuf/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         15.000      12.830     RAMB36_X0Y6      SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         15.000      12.830     RAMB36_X0Y5      SPI_FLASH_Programmer_0/ReadBuf/RamData_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         15.000      13.408     BUFGCTRL_X0Y22   ClockManager_0/MMCM_0/BUFG_CLK_66M/I
Min Period        n/a     FDRE/C              n/a            1.474         15.000      13.526     OLOGIC_X0Y98     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_MOSI_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         15.000      13.526     OLOGIC_X0Y96     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/SPI_SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         15.000      13.526     ILOGIC_X0Y97     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         15.000      13.526     OLOGIC_X0Y88     SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_SS_N_reg/C
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         15.000      13.751     MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         15.000      14.000     SLICE_X25Y31     SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       15.000      198.360    MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X16Y31     SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X24Y32     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X24Y32     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X24Y33     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X24Y32     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X24Y32     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X6Y30      SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X6Y30      SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X6Y30      SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X6Y30      SPI_FLASH_Programmer_0/SPI_CommandSender_0/SPI_IF_0/ShiftReg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X24Y33     SPI_FLASH_Programmer_0/SPI_CommandSender_0/LengthReg_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.500       7.000      SLICE_X26Y33     SPI_FLASH_Programmer_0/SynchEdgeDetector_CommandSenderStart/DelayedDin_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.500       7.000      SLICE_X26Y33     SPI_FLASH_Programmer_0/SynchEdgeDetector_CommandSenderStart/Synchronizer_0/DoubleFFSynchronizerFF1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.500       7.000      SLICE_X26Y33     SPI_FLASH_Programmer_0/SynchEdgeDetector_CommandSenderStart/Synchronizer_0/DoubleFFSynchronizerFF2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.500       7.000      SLICE_X26Y33     SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[12].Synchronizer_0/DoubleFFSynchronizerFF1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.500       7.000      SLICE_X26Y33     SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[12].Synchronizer_0/DoubleFFSynchronizerFF2/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.500       7.000      SLICE_X26Y33     SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[8].Synchronizer_0/DoubleFFSynchronizerFF1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.500       7.000      SLICE_X26Y33     SPI_FLASH_Programmer_0/SynchronizerNbit_Length/Synchronizer1bit[8].Synchronizer_0/DoubleFFSynchronizerFF2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X25Y31     SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.500       7.000      SLICE_X25Y31     SPI_FLASH_Programmer_0/SPI_CommandSender_0/CurrentState_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_6M

Setup :            0  Failing Endpoints,  Worst Slack      158.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             158.000ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        8.143ns  (logic 1.446ns (17.757%)  route 6.697ns (82.243%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.126ns = ( 166.541 - 166.667 ) 
    Source Clock Delay      (SCD):    0.243ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.451     0.243    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y127        FDCE                                         r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y127        FDCE (Prop_fdce_C_Q)         0.448     0.691 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/Q
                         net (fo=4, routed)           4.457     5.148    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[5]
    SLICE_X15Y47         LUT4 (Prop_lut4_I0_O)        0.154     5.302 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_49__2/O
                         net (fo=1, routed)           0.000     5.302    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_49__2_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     5.634 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.000     5.634    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.766 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_38__2/CO[1]
                         net (fo=1, routed)           0.519     6.285    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.275     6.560 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__2/O
                         net (fo=3, routed)           0.643     7.203    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__2_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.105     7.308 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__6/O
                         net (fo=4, routed)           1.078     8.386    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/Wptr_reg[0]_0[0]
    RAMB18_X0Y19         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   165.008    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.456   166.541    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/CLK
    RAMB18_X0Y19         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.373   166.914    
                         clock uncertainty           -0.052   166.863    
    RAMB18_X0Y19         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476   166.387    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.387    
                         arrival time                          -8.386    
  -------------------------------------------------------------------
                         slack                                158.000    

Slack (MET) :             158.103ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 1.446ns (17.983%)  route 6.595ns (82.017%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.126ns = ( 166.541 - 166.667 ) 
    Source Clock Delay      (SCD):    0.243ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.451     0.243    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y127        FDCE                                         r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y127        FDCE (Prop_fdce_C_Q)         0.448     0.691 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/Q
                         net (fo=4, routed)           4.457     5.148    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[5]
    SLICE_X15Y47         LUT4 (Prop_lut4_I0_O)        0.154     5.302 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_49__2/O
                         net (fo=1, routed)           0.000     5.302    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_49__2_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     5.634 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.000     5.634    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.766 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_38__2/CO[1]
                         net (fo=1, routed)           0.519     6.285    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.275     6.560 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__2/O
                         net (fo=3, routed)           0.828     7.388    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__2_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I1_O)        0.105     7.493 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__2/O
                         net (fo=4, routed)           0.791     8.284    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y18         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   165.008    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.456   166.541    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.373   166.914    
                         clock uncertainty           -0.052   166.863    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476   166.387    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.387    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                158.103    

Slack (MET) :             158.103ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        8.041ns  (logic 1.446ns (17.983%)  route 6.595ns (82.017%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.126ns = ( 166.541 - 166.667 ) 
    Source Clock Delay      (SCD):    0.243ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.451     0.243    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y127        FDCE                                         r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y127        FDCE (Prop_fdce_C_Q)         0.448     0.691 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/Q
                         net (fo=4, routed)           4.457     5.148    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[5]
    SLICE_X15Y47         LUT4 (Prop_lut4_I0_O)        0.154     5.302 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_49__2/O
                         net (fo=1, routed)           0.000     5.302    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_49__2_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     5.634 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.000     5.634    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.766 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_38__2/CO[1]
                         net (fo=1, routed)           0.519     6.285    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.275     6.560 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__2/O
                         net (fo=3, routed)           0.828     7.388    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__2_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I1_O)        0.105     7.493 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__2/O
                         net (fo=4, routed)           0.791     8.284    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y18         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   165.008    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.456   166.541    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.373   166.914    
                         clock uncertainty           -0.052   166.863    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476   166.387    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.387    
                         arrival time                          -8.284    
  -------------------------------------------------------------------
                         slack                                158.103    

Slack (MET) :             158.153ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.991ns  (logic 1.446ns (18.096%)  route 6.545ns (81.904%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.126ns = ( 166.541 - 166.667 ) 
    Source Clock Delay      (SCD):    0.243ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.451     0.243    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y127        FDCE                                         r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y127        FDCE (Prop_fdce_C_Q)         0.448     0.691 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/Q
                         net (fo=4, routed)           4.457     5.148    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[5]
    SLICE_X15Y47         LUT4 (Prop_lut4_I0_O)        0.154     5.302 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_49__2/O
                         net (fo=1, routed)           0.000     5.302    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_49__2_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     5.634 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.000     5.634    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.766 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_38__2/CO[1]
                         net (fo=1, routed)           0.519     6.285    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.275     6.560 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__2/O
                         net (fo=3, routed)           0.643     7.203    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__2_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.105     7.308 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__6/O
                         net (fo=4, routed)           0.926     8.234    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/Wptr_reg[0]_0[0]
    RAMB18_X0Y19         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   165.008    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.456   166.541    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/CLK
    RAMB18_X0Y19         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.373   166.914    
                         clock uncertainty           -0.052   166.863    
    RAMB18_X0Y19         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476   166.387    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.387    
                         arrival time                          -8.234    
  -------------------------------------------------------------------
                         slack                                158.153    

Slack (MET) :             158.183ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.961ns  (logic 1.446ns (18.165%)  route 6.515ns (81.835%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.126ns = ( 166.541 - 166.667 ) 
    Source Clock Delay      (SCD):    0.243ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.451     0.243    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y127        FDCE                                         r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y127        FDCE (Prop_fdce_C_Q)         0.448     0.691 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/Q
                         net (fo=4, routed)           4.457     5.148    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[5]
    SLICE_X15Y47         LUT4 (Prop_lut4_I0_O)        0.154     5.302 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_49__2/O
                         net (fo=1, routed)           0.000     5.302    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_49__2_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     5.634 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.000     5.634    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.766 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_38__2/CO[1]
                         net (fo=1, routed)           0.519     6.285    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.275     6.560 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__2/O
                         net (fo=3, routed)           0.828     7.388    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__2_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I1_O)        0.105     7.493 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__2/O
                         net (fo=4, routed)           0.711     8.203    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y18         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   165.008    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.456   166.541    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.373   166.914    
                         clock uncertainty           -0.052   166.863    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476   166.387    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.387    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                158.183    

Slack (MET) :             158.233ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.910ns  (logic 1.446ns (18.280%)  route 6.464ns (81.720%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.126ns = ( 166.541 - 166.667 ) 
    Source Clock Delay      (SCD):    0.243ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.451     0.243    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y127        FDCE                                         r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y127        FDCE (Prop_fdce_C_Q)         0.448     0.691 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/Q
                         net (fo=4, routed)           4.457     5.148    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[5]
    SLICE_X15Y47         LUT4 (Prop_lut4_I0_O)        0.154     5.302 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_49__2/O
                         net (fo=1, routed)           0.000     5.302    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_49__2_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     5.634 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.000     5.634    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.766 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_38__2/CO[1]
                         net (fo=1, routed)           0.519     6.285    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.275     6.560 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__2/O
                         net (fo=3, routed)           0.643     7.203    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__2_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.105     7.308 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__6/O
                         net (fo=4, routed)           0.845     8.153    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/Wptr_reg[0]_0[0]
    RAMB18_X0Y19         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   165.008    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.456   166.541    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/CLK
    RAMB18_X0Y19         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKBWRCLK
                         clock pessimism              0.373   166.914    
                         clock uncertainty           -0.052   166.863    
    RAMB18_X0Y19         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.476   166.387    ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.387    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                158.233    

Slack (MET) :             158.296ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.847ns  (logic 1.446ns (18.426%)  route 6.401ns (81.574%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.126ns = ( 166.541 - 166.667 ) 
    Source Clock Delay      (SCD):    0.243ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.451     0.243    ADC_0/ADC_Core_LG2/CLK
    ILOGIC_X1Y127        FDCE                                         r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y127        FDCE (Prop_fdce_C_Q)         0.448     0.691 r  ADC_0/ADC_Core_LG2/DelayedAdcData_reg[5]/Q
                         net (fo=4, routed)           4.457     5.148    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/Q[5]
    SLICE_X15Y47         LUT4 (Prop_lut4_I0_O)        0.154     5.302 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_49__2/O
                         net (fo=1, routed)           0.000     5.302    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_49__2_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     5.634 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1/CO[3]
                         net (fo=1, routed)           0.000     5.634    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_39__1_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.766 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_38__2/CO[1]
                         net (fo=1, routed)           0.519     6.285    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/ltOp
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.275     6.560 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__2/O
                         net (fo=3, routed)           0.828     7.388    ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_36__2_n_0
    SLICE_X9Y47          LUT6 (Prop_lut6_I1_O)        0.105     7.493 r  ADC_0/ADC_Core_LG2/PedestalSuppressionRam/RamData_reg_i_33__2/O
                         net (fo=4, routed)           0.598     8.090    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y18         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   165.008    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.456   166.541    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.373   166.914    
                         clock uncertainty           -0.052   166.863    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476   166.387    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.387    
                         arrival time                          -8.090    
  -------------------------------------------------------------------
                         slack                                158.296    

Slack (MET) :             158.296ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/DelayedAdcData_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 1.554ns (19.826%)  route 6.284ns (80.174%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.127ns = ( 166.540 - 166.667 ) 
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.459     0.251    ADC_0/ADC_Core_LG1/CLK
    ILOGIC_X0Y148        FDCE                                         r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y148        FDCE (Prop_fdce_C_Q)         0.448     0.699 r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[1]/Q
                         net (fo=4, routed)           3.680     4.379    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/Q[1]
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.154     4.533 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_51/O
                         net (fo=1, routed)           0.000     4.533    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_51_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.973 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.973    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_39_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.105 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_38__0/CO[1]
                         net (fo=1, routed)           0.669     5.773    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/ltOp
    SLICE_X0Y46          LUT6 (Prop_lut6_I5_O)        0.275     6.048 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_36__0/O
                         net (fo=3, routed)           1.183     7.232    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_36__0_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I1_O)        0.105     7.337 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_33__0/O
                         net (fo=4, routed)           0.752     8.089    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y17         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   165.008    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.455   166.540    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/CLK
    RAMB18_X0Y17         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.373   166.913    
                         clock uncertainty           -0.052   166.862    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.476   166.386    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.386    
                         arrival time                          -8.089    
  -------------------------------------------------------------------
                         slack                                158.296    

Slack (MET) :             158.377ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/DelayedAdcData_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.758ns  (logic 1.554ns (20.032%)  route 6.204ns (79.968%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.127ns = ( 166.540 - 166.667 ) 
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.459     0.251    ADC_0/ADC_Core_LG1/CLK
    ILOGIC_X0Y148        FDCE                                         r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y148        FDCE (Prop_fdce_C_Q)         0.448     0.699 r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[1]/Q
                         net (fo=4, routed)           3.680     4.379    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/Q[1]
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.154     4.533 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_51/O
                         net (fo=1, routed)           0.000     4.533    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_51_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.973 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.973    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_39_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.105 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_38__0/CO[1]
                         net (fo=1, routed)           0.669     5.773    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/ltOp
    SLICE_X0Y46          LUT6 (Prop_lut6_I5_O)        0.275     6.048 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_36__0/O
                         net (fo=3, routed)           1.183     7.232    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_36__0_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I1_O)        0.105     7.337 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_33__0/O
                         net (fo=4, routed)           0.672     8.009    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y17         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   165.008    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.455   166.540    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/CLK
    RAMB18_X0Y17         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.373   166.913    
                         clock uncertainty           -0.052   166.862    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.476   166.386    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.386    
                         arrival time                          -8.009    
  -------------------------------------------------------------------
                         slack                                158.377    

Slack (MET) :             158.469ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/DelayedAdcData_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_6M rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 1.554ns (20.271%)  route 6.112ns (79.729%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.127ns = ( 166.540 - 166.667 ) 
    Source Clock Delay      (SCD):    0.251ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.459     0.251    ADC_0/ADC_Core_LG1/CLK
    ILOGIC_X0Y148        FDCE                                         r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y148        FDCE (Prop_fdce_C_Q)         0.448     0.699 r  ADC_0/ADC_Core_LG1/DelayedAdcData_reg[1]/Q
                         net (fo=4, routed)           3.680     4.379    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/Q[1]
    SLICE_X1Y44          LUT4 (Prop_lut4_I0_O)        0.154     4.533 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_51/O
                         net (fo=1, routed)           0.000     4.533    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_51_n_0
    SLICE_X1Y44          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     4.973 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000     4.973    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_39_n_0
    SLICE_X1Y45          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.105 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_38__0/CO[1]
                         net (fo=1, routed)           0.669     5.773    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/ltOp
    SLICE_X0Y46          LUT6 (Prop_lut6_I5_O)        0.275     6.048 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_36__0/O
                         net (fo=3, routed)           1.183     7.232    ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_36__0_n_0
    SLICE_X0Y42          LUT6 (Prop_lut6_I1_O)        0.105     7.337 r  ADC_0/ADC_Core_LG1/PedestalSuppressionRam/RamData_reg_i_33__0/O
                         net (fo=4, routed)           0.580     7.917    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/WEBWE[0]
    RAMB18_X0Y17         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   165.008    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.455   166.540    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/CLK
    RAMB18_X0Y17         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.373   166.913    
                         clock uncertainty           -0.052   166.862    
    RAMB18_X0Y17         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.476   166.386    ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                        166.386    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                158.469    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG2/Channel_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_Core_HG2/DelayedChannel_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.141ns (27.498%)  route 0.372ns (72.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.566    -0.320    ADC_0/ADC_Core_HG2/CLK
    SLICE_X51Y50         FDCE                                         r  ADC_0/ADC_Core_HG2/Channel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.179 r  ADC_0/ADC_Core_HG2/Channel_reg[2]/Q
                         net (fo=22, routed)          0.372     0.193    ADC_0/ADC_Core_HG2/Channel_reg__0[2]
    SLICE_X56Y48         FDCE                                         r  ADC_0/ADC_Core_HG2/DelayedChannel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.906    -0.460    ADC_0/ADC_Core_HG2/CLK
    SLICE_X56Y48         FDCE                                         r  ADC_0/ADC_Core_HG2/DelayedChannel_reg[2]/C
                         clock pessimism              0.475     0.015    
    SLICE_X56Y48         FDCE (Hold_fdce_C_D)         0.089     0.104    ADC_0/ADC_Core_HG2/DelayedChannel_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.251ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.634    -0.251    GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/CLK
    SLICE_X29Y34         FDRE                                         r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.110 r  GlobalSlowControl_0/SlowControl_1/SlowControlRegister_0/DOUT_reg[1]/Q
                         net (fo=1, routed)           0.108    -0.002    GlobalSlowControl_0/SlowControl_1/Serializer_0/DOUT_reg[7][1]
    SLICE_X29Y33         FDCE                                         r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.906    -0.460    GlobalSlowControl_0/SlowControl_1/Serializer_0/CLK
    SLICE_X29Y33         FDCE                                         r  GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[1]/C
                         clock pessimism              0.222    -0.238    
    SLICE_X29Y33         FDCE (Hold_fdce_C_D)         0.066    -0.172    GlobalSlowControl_0/SlowControl_1/Serializer_0/DataBuffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcFastClear/DelayedSynchTriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.128ns (33.289%)  route 0.257ns (66.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.639    -0.246    TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_TriggerInExtended/ADC_CLK
    SLICE_X31Y49         FDCE                                         r  TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDCE (Prop_fdce_C_Q)         0.128    -0.118 r  TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.257     0.138    TriggerManager_0/InterclockTrigger_AdcFastClear/DIN
    SLICE_X30Y50         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcFastClear/DelayedSynchTriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.843    -0.523    TriggerManager_0/InterclockTrigger_AdcFastClear/ADC_CLK
    SLICE_X30Y50         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcFastClear/DelayedSynchTriggerInExtended_reg/C
                         clock pessimism              0.475    -0.048    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.007    -0.041    TriggerManager_0/InterclockTrigger_AdcFastClear/DelayedSynchTriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          0.041    
                         arrival time                           0.138    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcFastClear/DelayedSynchTriggerInExtended_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcFastClear/TRIGGER_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.159%)  route 0.057ns (18.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.523ns
    Source Clock Delay      (SCD):    -0.314ns
    Clock Pessimism Removal (CPR):    -0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.572    -0.314    TriggerManager_0/InterclockTrigger_AdcFastClear/ADC_CLK
    SLICE_X30Y50         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcFastClear/DelayedSynchTriggerInExtended_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.166 f  TriggerManager_0/InterclockTrigger_AdcFastClear/DelayedSynchTriggerInExtended_reg/Q
                         net (fo=1, routed)           0.057    -0.109    TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_TriggerInExtended/DelayedSynchTriggerInExtended
    SLICE_X30Y50         LUT2 (Prop_lut2_I1_O)        0.098    -0.011 r  TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_TriggerInExtended/TRIGGER_OUT_i_1__2/O
                         net (fo=1, routed)           0.000    -0.011    TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_TriggerInExtended_n_0
    SLICE_X30Y50         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcFastClear/TRIGGER_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.843    -0.523    TriggerManager_0/InterclockTrigger_AdcFastClear/ADC_CLK
    SLICE_X30Y50         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcFastClear/TRIGGER_OUT_reg/C
                         clock pessimism              0.209    -0.314    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.120    -0.194    TriggerManager_0/InterclockTrigger_AdcFastClear/TRIGGER_OUT_reg
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.250ns (38.049%)  route 0.407ns (61.951%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.449ns
    Source Clock Delay      (SCD):    -0.311ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.575    -0.311    ADC_0/ADC_Core_LG2/CLK
    SLICE_X11Y53         FDCE                                         r  ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.170 f  ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[3]/Q
                         net (fo=64, routed)          0.407     0.237    ADC_0/ADC_Core_LG2/out[3]
    SLICE_X10Y49         LUT5 (Prop_lut5_I4_O)        0.045     0.282 r  ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState[2]_i_3__3/O
                         net (fo=1, routed)           0.000     0.282    ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState[2]_i_3__3_n_0
    SLICE_X10Y49         MUXF7 (Prop_muxf7_I1_O)      0.064     0.346 r  ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.346    ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[2]_i_1__2_n_0
    SLICE_X10Y49         FDCE                                         r  ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.917    -0.449    ADC_0/ADC_Core_LG2/CLK
    SLICE_X10Y49         FDCE                                         r  ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[2]/C
                         clock pessimism              0.475     0.026    
    SLICE_X10Y49         FDCE (Hold_fdce_C_D)         0.134     0.160    ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG2/Address_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.209ns (39.238%)  route 0.324ns (60.762%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.411ns
    Source Clock Delay      (SCD):    -0.215ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.670    -0.215    ADC_0/ADC_Core_LG2/CLK
    SLICE_X6Y48          FDCE                                         r  ADC_0/ADC_Core_LG2/Address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDCE (Prop_fdce_C_Q)         0.164    -0.051 r  ADC_0/ADC_Core_LG2/Address_reg[5]/Q
                         net (fo=5, routed)           0.134     0.082    ADC_0/ADC_Core_LG2/Address_reg__0[5]
    SLICE_X7Y47          LUT5 (Prop_lut5_I1_O)        0.045     0.127 r  ADC_0/ADC_Core_LG2/RamData_reg_i_23__2/O
                         net (fo=1, routed)           0.190     0.317    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/DelayedChannel_reg[2][5]
    RAMB18_X0Y18         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.954    -0.411    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/CLK
    RAMB18_X0Y18         RAMB18E1                                     r  ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
                         clock pessimism              0.243    -0.169    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.296     0.127    ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG2/Channel_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_Core_HG2/PedestalSuppressionRam/DOUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.186ns (31.454%)  route 0.405ns (68.546%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.566    -0.320    ADC_0/ADC_Core_HG2/CLK
    SLICE_X51Y50         FDCE                                         r  ADC_0/ADC_Core_HG2/Channel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.179 r  ADC_0/ADC_Core_HG2/Channel_reg[4]/Q
                         net (fo=20, routed)          0.168    -0.011    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/ADDRC4
    SLICE_X50Y48         RAMD32 (Prop_ramd32_RADR4_O)
                                                      0.045     0.034 r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/RamData_reg_0_31_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.238     0.271    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/DOUT0__1[5]
    SLICE_X58Y47         FDRE                                         r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/DOUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.908    -0.458    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/CLK
    SLICE_X58Y47         FDRE                                         r  ADC_0/ADC_Core_HG2/PedestalSuppressionRam/DOUT_reg[5]/C
                         clock pessimism              0.475     0.017    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.063     0.080    ADC_0/ADC_Core_HG2/PedestalSuppressionRam/DOUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG1/Channel_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_Core_HG1/DelayedChannel_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.909%)  route 0.147ns (51.091%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.281ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.605    -0.281    ADC_0/ADC_Core_HG1/CLK
    SLICE_X3Y50          FDCE                                         r  ADC_0/ADC_Core_HG1/Channel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.140 r  ADC_0/ADC_Core_HG1/Channel_reg[0]/Q
                         net (fo=24, routed)          0.147     0.007    ADC_0/ADC_Core_HG1/Channel_reg__0[0]
    SLICE_X6Y50          FDCE                                         r  ADC_0/ADC_Core_HG1/DelayedChannel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.875    -0.491    ADC_0/ADC_Core_HG1/CLK
    SLICE_X6Y50          FDCE                                         r  ADC_0/ADC_Core_HG1/DelayedChannel_reg[0]/C
                         clock pessimism              0.246    -0.245    
    SLICE_X6Y50          FDCE (Hold_fdce_C_D)         0.059    -0.186    ADC_0/ADC_Core_HG1/DelayedChannel_reg[0]
  -------------------------------------------------------------------
                         required time                          0.186    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_HG2/Channel_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ADC_0/ADC_Core_HG2/DelayedChannel_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.141ns (22.810%)  route 0.477ns (77.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.460ns
    Source Clock Delay      (SCD):    -0.320ns
    Clock Pessimism Removal (CPR):    -0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.566    -0.320    ADC_0/ADC_Core_HG2/CLK
    SLICE_X51Y50         FDCE                                         r  ADC_0/ADC_Core_HG2/Channel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.179 r  ADC_0/ADC_Core_HG2/Channel_reg[1]/Q
                         net (fo=23, routed)          0.477     0.298    ADC_0/ADC_Core_HG2/Channel_reg__0[1]
    SLICE_X56Y48         FDCE                                         r  ADC_0/ADC_Core_HG2/DelayedChannel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.906    -0.460    ADC_0/ADC_Core_HG2/CLK
    SLICE_X56Y48         FDCE                                         r  ADC_0/ADC_Core_HG2/DelayedChannel_reg[1]/C
                         clock pessimism              0.475     0.015    
    SLICE_X56Y48         FDCE (Hold_fdce_C_D)         0.088     0.103    ADC_0/ADC_Core_HG2/DelayedChannel_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.298    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 GlobalSlowControl_0/SlowControl_1/Serializer_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalSlowControl_0/SlowControl_1/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.227ns (77.425%)  route 0.066ns (22.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.461ns
    Source Clock Delay      (SCD):    -0.252ns
    Clock Pessimism Removal (CPR):    -0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.633    -0.252    GlobalSlowControl_0/SlowControl_1/Serializer_0/CLK
    SLICE_X31Y33         FDCE                                         r  GlobalSlowControl_0/SlowControl_1/Serializer_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDCE (Prop_fdce_C_Q)         0.128    -0.124 r  GlobalSlowControl_0/SlowControl_1/Serializer_0/CurrentState_reg[1]/Q
                         net (fo=7, routed)           0.066    -0.058    GlobalSlowControl_0/SlowControl_1/Serializer_0/CurrentState[1]
    SLICE_X31Y33         LUT6 (Prop_lut6_I2_O)        0.099     0.041 r  GlobalSlowControl_0/SlowControl_1/Serializer_0/CurrentState[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.041    GlobalSlowControl_0/SlowControl_1/NextState[0]
    SLICE_X31Y33         FDCE                                         r  GlobalSlowControl_0/SlowControl_1/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.905    -0.461    GlobalSlowControl_0/SlowControl_1/CLK
    SLICE_X31Y33         FDCE                                         r  GlobalSlowControl_0/SlowControl_1/CurrentState_reg[0]/C
                         clock pessimism              0.209    -0.252    
    SLICE_X31Y33         FDCE (Hold_fdce_C_D)         0.091    -0.161    GlobalSlowControl_0/SlowControl_1/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_6M
Waveform(ns):       { 0.000 83.333 }
Period(ns):         166.667
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         166.667     164.497    RAMB18_X0Y20     ADC_0/ADC_EventBuffer_HG1/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         166.667     164.497    RAMB18_X0Y21     ADC_0/ADC_EventBuffer_HG1/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         166.667     164.497    RAMB18_X1Y18     ADC_0/ADC_EventBuffer_HG2/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         166.667     164.497    RAMB18_X1Y19     ADC_0/ADC_EventBuffer_HG2/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         166.667     164.497    RAMB18_X0Y16     ADC_0/ADC_EventBuffer_LG1/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         166.667     164.497    RAMB18_X0Y17     ADC_0/ADC_EventBuffer_LG1/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         166.667     164.497    RAMB18_X0Y19     ADC_0/ADC_EventBuffer_LG2/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         166.667     164.497    RAMB18_X0Y18     ADC_0/ADC_EventBuffer_LG2/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         166.667     165.074    BUFGCTRL_X0Y23   ClockManager_0/MMCM_0/BUFG_CLK_6M/I
Min Period        n/a     FDCE/C              n/a            1.474         166.667     165.193    ILOGIC_X0Y109    ADC_0/ADC_Core_HG1/DelayedAdcData_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       166.667     46.693     MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X20Y48     ADC_0/ADC_Controller_0/Channel_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X20Y48     ADC_0/ADC_Controller_0/Channel_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X20Y48     ADC_0/ADC_Controller_0/Channel_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X3Y48      ADC_0/ADC_Core_HG1/Channel_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X3Y48      ADC_0/ADC_Core_HG1/Channel_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X3Y48      ADC_0/ADC_Core_HG1/Channel_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X0Y48      ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X0Y48      ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X0Y48      ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         83.333      82.833     SLICE_X0Y48      ADC_0/ADC_Core_HG1/PedestalSuppressionRam/DOUT_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X20Y48     ADC_0/ADC_Controller_0/Channel_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X20Y48     ADC_0/ADC_Controller_0/Channel_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X20Y48     ADC_0/ADC_Controller_0/Channel_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X19Y48     ADC_0/ADC_Controller_0/Channel_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X19Y48     ADC_0/ADC_Controller_0/Channel_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X31Y49     ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X31Y49     ADC_0/ADC_Controller_0/CurrentState_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X18Y48     ADC_0/ADC_Controller_0/CurrentState_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X0Y51      ADC_0/ADC_Core_HG1/Address_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         83.333      82.833     SLICE_X0Y53      ADC_0/ADC_Core_HG1/Address_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_3M
  To Clock:  CLK_3M

Setup :            0  Failing Endpoints,  Worst Slack      325.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      166.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             325.146ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        8.166ns  (logic 2.211ns (27.075%)  route 5.955ns (72.925%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 336.495 - 333.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.950ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.348     0.140    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.379     0.519 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           2.182     2.701    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.782 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.358     4.141    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y116        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDCE (Prop_fdce_C_Q)         0.379     4.520 r  UsrClkOut_O/CLK_cnt_reg[4]/Q
                         net (fo=5, routed)           0.599     5.118    UsrClkOut_O/CLK_cnt_reg[4]
    SLICE_X36Y116        LUT6 (Prop_lut6_I0_O)        0.105     5.223 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135     7.359    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.688 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.688    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.786 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.786    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.884 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221    11.105    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105    11.210 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    11.210    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.650 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.650    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.748 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.748    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.846 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.944 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.944    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.042 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.042    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.307 r  UsrClkOut_O/CLK_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.307    UsrClkOut_O/CLK_cnt_reg[20]_i_1_n_6
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.247   336.495    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[21]/C
                         clock pessimism              0.950   337.445    
                         clock uncertainty           -0.052   337.393    
    SLICE_X37Y120        FDCE (Setup_fdce_C_D)        0.059   337.452    UsrClkOut_O/CLK_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        337.452    
                         arrival time                         -12.307    
  -------------------------------------------------------------------
                         slack                                325.146    

Slack (MET) :             325.151ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 2.206ns (27.031%)  route 5.955ns (72.969%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 336.495 - 333.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.950ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.348     0.140    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.379     0.519 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           2.182     2.701    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.782 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.358     4.141    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y116        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDCE (Prop_fdce_C_Q)         0.379     4.520 r  UsrClkOut_O/CLK_cnt_reg[4]/Q
                         net (fo=5, routed)           0.599     5.118    UsrClkOut_O/CLK_cnt_reg[4]
    SLICE_X36Y116        LUT6 (Prop_lut6_I0_O)        0.105     5.223 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135     7.359    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.688 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.688    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.786 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.786    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.884 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221    11.105    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105    11.210 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    11.210    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.650 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.650    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.748 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.748    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.846 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.944 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.944    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.042 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.042    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    12.302 r  UsrClkOut_O/CLK_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.302    UsrClkOut_O/CLK_cnt_reg[20]_i_1_n_4
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.247   336.495    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/C
                         clock pessimism              0.950   337.445    
                         clock uncertainty           -0.052   337.393    
    SLICE_X37Y120        FDCE (Setup_fdce_C_D)        0.059   337.452    UsrClkOut_O/CLK_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        337.452    
                         arrival time                         -12.302    
  -------------------------------------------------------------------
                         slack                                325.151    

Slack (MET) :             325.211ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        8.101ns  (logic 2.146ns (26.490%)  route 5.955ns (73.510%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 336.495 - 333.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.950ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.348     0.140    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.379     0.519 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           2.182     2.701    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.782 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.358     4.141    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y116        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDCE (Prop_fdce_C_Q)         0.379     4.520 r  UsrClkOut_O/CLK_cnt_reg[4]/Q
                         net (fo=5, routed)           0.599     5.118    UsrClkOut_O/CLK_cnt_reg[4]
    SLICE_X36Y116        LUT6 (Prop_lut6_I0_O)        0.105     5.223 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135     7.359    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.688 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.688    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.786 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.786    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.884 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221    11.105    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105    11.210 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    11.210    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.650 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.650    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.748 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.748    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.846 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.944 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.944    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.042 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.042    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.242 r  UsrClkOut_O/CLK_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.242    UsrClkOut_O/CLK_cnt_reg[20]_i_1_n_5
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.247   336.495    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[22]/C
                         clock pessimism              0.950   337.445    
                         clock uncertainty           -0.052   337.393    
    SLICE_X37Y120        FDCE (Setup_fdce_C_D)        0.059   337.452    UsrClkOut_O/CLK_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        337.452    
                         arrival time                         -12.242    
  -------------------------------------------------------------------
                         slack                                325.211    

Slack (MET) :             325.230ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        8.082ns  (logic 2.127ns (26.317%)  route 5.955ns (73.683%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 336.495 - 333.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.950ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.348     0.140    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.379     0.519 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           2.182     2.701    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.782 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.358     4.141    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y116        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDCE (Prop_fdce_C_Q)         0.379     4.520 r  UsrClkOut_O/CLK_cnt_reg[4]/Q
                         net (fo=5, routed)           0.599     5.118    UsrClkOut_O/CLK_cnt_reg[4]
    SLICE_X36Y116        LUT6 (Prop_lut6_I0_O)        0.105     5.223 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135     7.359    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.688 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.688    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.786 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.786    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.884 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221    11.105    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105    11.210 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    11.210    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.650 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.650    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.748 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.748    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.846 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.944 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.944    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.042 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.042    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    12.223 r  UsrClkOut_O/CLK_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.223    UsrClkOut_O/CLK_cnt_reg[20]_i_1_n_7
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.247   336.495    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism              0.950   337.445    
                         clock uncertainty           -0.052   337.393    
    SLICE_X37Y120        FDCE (Setup_fdce_C_D)        0.059   337.452    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        337.452    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                325.230    

Slack (MET) :             325.245ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        8.068ns  (logic 2.113ns (26.190%)  route 5.955ns (73.810%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 336.496 - 333.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.950ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.348     0.140    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.379     0.519 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           2.182     2.701    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.782 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.358     4.141    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y116        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDCE (Prop_fdce_C_Q)         0.379     4.520 r  UsrClkOut_O/CLK_cnt_reg[4]/Q
                         net (fo=5, routed)           0.599     5.118    UsrClkOut_O/CLK_cnt_reg[4]
    SLICE_X36Y116        LUT6 (Prop_lut6_I0_O)        0.105     5.223 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135     7.359    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.688 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.688    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.786 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.786    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.884 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221    11.105    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105    11.210 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    11.210    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.650 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.650    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.748 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.748    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.846 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.944 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.944    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.209 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.209    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_6
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.248   336.496    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[17]/C
                         clock pessimism              0.950   337.446    
                         clock uncertainty           -0.052   337.394    
    SLICE_X37Y119        FDCE (Setup_fdce_C_D)        0.059   337.453    UsrClkOut_O/CLK_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        337.453    
                         arrival time                         -12.209    
  -------------------------------------------------------------------
                         slack                                325.245    

Slack (MET) :             325.250ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 2.108ns (26.144%)  route 5.955ns (73.856%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 336.496 - 333.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.950ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.348     0.140    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.379     0.519 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           2.182     2.701    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.782 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.358     4.141    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y116        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDCE (Prop_fdce_C_Q)         0.379     4.520 r  UsrClkOut_O/CLK_cnt_reg[4]/Q
                         net (fo=5, routed)           0.599     5.118    UsrClkOut_O/CLK_cnt_reg[4]
    SLICE_X36Y116        LUT6 (Prop_lut6_I0_O)        0.105     5.223 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135     7.359    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.688 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.688    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.786 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.786    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.884 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221    11.105    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105    11.210 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    11.210    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.650 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.650    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.748 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.748    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.846 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.944 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.944    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    12.204 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.204    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_4
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.248   336.496    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism              0.950   337.446    
                         clock uncertainty           -0.052   337.394    
    SLICE_X37Y119        FDCE (Setup_fdce_C_D)        0.059   337.453    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        337.453    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                325.250    

Slack (MET) :             325.310ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        8.003ns  (logic 2.048ns (25.590%)  route 5.955ns (74.410%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 336.496 - 333.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.950ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.348     0.140    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.379     0.519 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           2.182     2.701    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.782 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.358     4.141    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y116        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDCE (Prop_fdce_C_Q)         0.379     4.520 r  UsrClkOut_O/CLK_cnt_reg[4]/Q
                         net (fo=5, routed)           0.599     5.118    UsrClkOut_O/CLK_cnt_reg[4]
    SLICE_X36Y116        LUT6 (Prop_lut6_I0_O)        0.105     5.223 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135     7.359    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.688 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.688    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.786 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.786    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.884 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221    11.105    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105    11.210 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    11.210    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.650 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.650    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.748 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.748    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.846 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.944 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.944    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    12.144 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.144    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_5
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.248   336.496    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/C
                         clock pessimism              0.950   337.446    
                         clock uncertainty           -0.052   337.394    
    SLICE_X37Y119        FDCE (Setup_fdce_C_D)        0.059   337.453    UsrClkOut_O/CLK_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        337.453    
                         arrival time                         -12.144    
  -------------------------------------------------------------------
                         slack                                325.310    

Slack (MET) :             325.329ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        7.984ns  (logic 2.029ns (25.413%)  route 5.955ns (74.587%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 336.496 - 333.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.950ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.348     0.140    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.379     0.519 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           2.182     2.701    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.782 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.358     4.141    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y116        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDCE (Prop_fdce_C_Q)         0.379     4.520 r  UsrClkOut_O/CLK_cnt_reg[4]/Q
                         net (fo=5, routed)           0.599     5.118    UsrClkOut_O/CLK_cnt_reg[4]
    SLICE_X36Y116        LUT6 (Prop_lut6_I0_O)        0.105     5.223 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135     7.359    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.688 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.688    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.786 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.786    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.884 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221    11.105    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105    11.210 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    11.210    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.650 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.650    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.748 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.748    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.846 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.944 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.944    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181    12.125 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.125    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_7
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.248   336.496    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism              0.950   337.446    
                         clock uncertainty           -0.052   337.394    
    SLICE_X37Y119        FDCE (Setup_fdce_C_D)        0.059   337.453    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        337.453    
                         arrival time                         -12.125    
  -------------------------------------------------------------------
                         slack                                325.329    

Slack (MET) :             325.344ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        7.970ns  (logic 2.015ns (25.282%)  route 5.955ns (74.718%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 336.497 - 333.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.950ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.348     0.140    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.379     0.519 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           2.182     2.701    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.782 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.358     4.141    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y116        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDCE (Prop_fdce_C_Q)         0.379     4.520 r  UsrClkOut_O/CLK_cnt_reg[4]/Q
                         net (fo=5, routed)           0.599     5.118    UsrClkOut_O/CLK_cnt_reg[4]
    SLICE_X36Y116        LUT6 (Prop_lut6_I0_O)        0.105     5.223 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135     7.359    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.688 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.688    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.786 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.786    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.884 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221    11.105    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105    11.210 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    11.210    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.650 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.650    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.748 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.748    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.846 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.111 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.111    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_6
    SLICE_X37Y118        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.249   336.497    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y118        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[13]/C
                         clock pessimism              0.950   337.447    
                         clock uncertainty           -0.052   337.395    
    SLICE_X37Y118        FDCE (Setup_fdce_C_D)        0.059   337.454    UsrClkOut_O/CLK_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        337.454    
                         arrival time                         -12.111    
  -------------------------------------------------------------------
                         slack                                325.344    

Slack (MET) :             325.349ns  (required time - arrival time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            333.333ns  (CLK_3M rise@333.333ns - CLK_3M rise@0.000ns)
  Data Path Delay:        7.965ns  (logic 2.010ns (25.235%)  route 5.955ns (74.765%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 336.497 - 333.333 ) 
    Source Clock Delay      (SCD):    4.141ns
    Clock Pessimism Removal (CPR):    0.950ns
  Clock Uncertainty:      0.052ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.075ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.348     0.140    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.379     0.519 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           2.182     2.701    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.782 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.358     4.141    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y116        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y116        FDCE (Prop_fdce_C_Q)         0.379     4.520 r  UsrClkOut_O/CLK_cnt_reg[4]/Q
                         net (fo=5, routed)           0.599     5.118    UsrClkOut_O/CLK_cnt_reg[4]
    SLICE_X36Y116        LUT6 (Prop_lut6_I0_O)        0.105     5.223 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135     7.359    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329     7.688 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     7.688    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.786 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.786    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.884 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221    11.105    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105    11.210 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000    11.210    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    11.650 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.650    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.748 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.748    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.846 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.846    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    12.106 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.106    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_4
    SLICE_X37Y118        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.249   336.497    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y118        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism              0.950   337.447    
                         clock uncertainty           -0.052   337.395    
    SLICE_X37Y118        FDCE (Setup_fdce_C_D)        0.059   337.454    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        337.454    
                         arrival time                         -12.106    
  -------------------------------------------------------------------
                         slack                                325.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.159%)  route 0.057ns (18.841%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.554    -0.332    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.191 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.076     0.886    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.569     1.480    TriggerManager_0/InterclockTrigger_AdcTrigger/AD9220_CLK
    SLICE_X34Y51         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y51         FDRE (Prop_fdre_C_Q)         0.148     1.628 f  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/Q
                         net (fo=1, routed)           0.057     1.685    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DelayedSynchTriggerInExtended
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.098     1.783 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/TRIGGER_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.783    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended_n_0
    SLICE_X34Y51         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.840     1.734    TriggerManager_0/InterclockTrigger_AdcTrigger/AD9220_CLK
    SLICE_X34Y51         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C
                         clock pessimism             -0.254     1.480    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.120     1.600    TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.759%)  route 0.110ns (40.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.554    -0.332    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.191 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.076     0.886    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.569     1.480    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/AD9220_CLK
    SLICE_X34Y50         FDCE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     1.644 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.110     1.755    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/temp
    SLICE_X34Y50         FDCE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.840     1.734    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/AD9220_CLK
    SLICE_X34Y50         FDCE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
                         clock pessimism             -0.254     1.480    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.060     1.540    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.888%)  route 0.210ns (56.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.554    -0.332    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.191 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.076     0.886    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.569     1.480    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/AD9220_CLK
    SLICE_X34Y50         FDCE                                         r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     1.644 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=2, routed)           0.210     1.854    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0_n_1
    SLICE_X34Y50         FDCE                                         r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.840     1.734    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/AD9220_CLK
    SLICE_X34Y50         FDCE                                         r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
                         clock pessimism             -0.254     1.480    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.087     1.567    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.554    -0.332    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.191 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.076     0.886    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.558     1.469    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDCE (Prop_fdce_C_Q)         0.141     1.610 r  UsrClkOut_O/CLK_cnt_reg[19]/Q
                         net (fo=5, routed)           0.169     1.779    UsrClkOut_O/CLK_cnt_reg[19]
    SLICE_X37Y119        LUT2 (Prop_lut2_I0_O)        0.045     1.824 r  UsrClkOut_O/CLK_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     1.824    UsrClkOut_O/CLK_cnt[16]_i_2_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.887 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_4
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.826     1.721    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism             -0.251     1.469    
    SLICE_X37Y119        FDCE (Hold_fdce_C_D)         0.105     1.574    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.565%)  route 0.169ns (40.435%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.554    -0.332    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.191 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.076     0.886    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.557     1.468    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDCE (Prop_fdce_C_Q)         0.141     1.609 r  UsrClkOut_O/CLK_cnt_reg[23]/Q
                         net (fo=4, routed)           0.169     1.778    UsrClkOut_O/CLK_cnt_reg[23]
    SLICE_X37Y120        LUT2 (Prop_lut2_I0_O)        0.045     1.823 r  UsrClkOut_O/CLK_cnt[20]_i_2/O
                         net (fo=1, routed)           0.000     1.823    UsrClkOut_O/CLK_cnt[20]_i_2_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.886 r  UsrClkOut_O/CLK_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    UsrClkOut_O/CLK_cnt_reg[20]_i_1_n_4
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.826     1.720    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/C
                         clock pessimism             -0.251     1.468    
    SLICE_X37Y120        FDCE (Hold_fdce_C_D)         0.105     1.573    UsrClkOut_O/CLK_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.504%)  route 0.167ns (39.496%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.554    -0.332    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.191 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.076     0.886    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.557     1.468    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y120        FDCE (Prop_fdce_C_Q)         0.141     1.609 r  UsrClkOut_O/CLK_cnt_reg[20]/Q
                         net (fo=5, routed)           0.167     1.776    UsrClkOut_O/CLK_cnt_reg[20]
    SLICE_X37Y120        LUT2 (Prop_lut2_I0_O)        0.045     1.821 r  UsrClkOut_O/CLK_cnt[20]_i_5/O
                         net (fo=1, routed)           0.000     1.821    UsrClkOut_O/CLK_cnt[20]_i_5_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.891 r  UsrClkOut_O/CLK_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    UsrClkOut_O/CLK_cnt_reg[20]_i_1_n_7
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.826     1.720    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism             -0.251     1.468    
    SLICE_X37Y120        FDCE (Hold_fdce_C_D)         0.105     1.573    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.240%)  route 0.194ns (56.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.554    -0.332    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.191 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.076     0.886    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.569     1.480    TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/AD9220_CLK
    SLICE_X34Y50         FDCE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.148     1.628 r  TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.194     1.822    TriggerManager_0/InterclockTrigger_AdcTrigger/DIN
    SLICE_X34Y51         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.840     1.734    TriggerManager_0/InterclockTrigger_AdcTrigger/AD9220_CLK
    SLICE_X34Y51         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
                         clock pessimism             -0.238     1.496    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.007     1.503    TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.249ns (58.125%)  route 0.179ns (41.875%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.554    -0.332    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.191 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.076     0.886    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.559     1.470    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y118        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDCE (Prop_fdce_C_Q)         0.141     1.611 r  UsrClkOut_O/CLK_cnt_reg[15]/Q
                         net (fo=5, routed)           0.179     1.791    UsrClkOut_O/CLK_cnt_reg[15]
    SLICE_X37Y118        LUT2 (Prop_lut2_I0_O)        0.045     1.836 r  UsrClkOut_O/CLK_cnt[12]_i_2/O
                         net (fo=1, routed)           0.000     1.836    UsrClkOut_O/CLK_cnt[12]_i_2_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.899 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_4
    SLICE_X37Y118        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.827     1.722    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y118        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism             -0.251     1.470    
    SLICE_X37Y118        FDCE (Hold_fdce_C_D)         0.105     1.575    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 UsrClkOut_O/CLK_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.959%)  route 0.181ns (42.041%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.554    -0.332    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.191 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.076     0.886    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.562     1.473    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y115        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y115        FDCE (Prop_fdce_C_Q)         0.141     1.614 r  UsrClkOut_O/CLK_cnt_reg[3]/Q
                         net (fo=5, routed)           0.181     1.795    UsrClkOut_O/CLK_cnt_reg[3]
    SLICE_X37Y115        LUT2 (Prop_lut2_I0_O)        0.045     1.840 r  UsrClkOut_O/CLK_cnt[0]_i_3/O
                         net (fo=1, routed)           0.000     1.840    UsrClkOut_O/CLK_cnt[0]_i_3_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.903 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_4
    SLICE_X37Y115        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.831     1.725    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y115        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[3]/C
                         clock pessimism             -0.251     1.473    
    SLICE_X37Y115        FDCE (Hold_fdce_C_D)         0.105     1.578    UsrClkOut_O/CLK_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.303%)  route 0.224ns (57.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.554    -0.332    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.191 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.076     0.886    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.569     1.480    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/AD9220_CLK
    SLICE_X34Y50         FDCE                                         r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     1.644 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.224     1.868    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/temp
    SLICE_X34Y50         FDCE                                         r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.840     1.734    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/AD9220_CLK
    SLICE_X34Y50         FDCE                                         r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
                         clock pessimism             -0.254     1.480    
    SLICE_X34Y50         FDCE (Hold_fdce_C_D)         0.063     1.543    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.325    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_3M
Waveform(ns):       { 0.000 166.667 }
Period(ns):         333.333
Sources:            { ClockManager_0/Clk3M_reg/Q }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            1.592         333.333     331.741    BUFGCTRL_X0Y4  ClockManager_0/BUFG_AD9220_CLK/I
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         333.333     331.741    BUFGCTRL_X0Y3  ClockManager_0/BUFG_AD9220_CLK_OUT/I0
Min Period        n/a     FDCE/C       n/a            1.000         333.333     332.333    SLICE_X34Y50   ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         333.333     332.333    SLICE_X34Y50   ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF1/C
Min Period        n/a     FDCE/C       n/a            1.000         333.333     332.333    SLICE_X34Y50   ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
Min Period        n/a     FDRE/C       n/a            1.000         333.333     332.333    SLICE_X40Y52   TriggerManager_0/DelayedAdcBusy_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         333.333     332.333    SLICE_X34Y51   TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         333.333     332.333    SLICE_X34Y50   TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
Min Period        n/a     FDCE/C       n/a            1.000         333.333     332.333    SLICE_X34Y50   TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
Min Period        n/a     FDRE/C       n/a            1.000         333.333     332.333    SLICE_X34Y51   TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         166.667     166.167    SLICE_X37Y117  UsrClkOut_O/CLK_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         166.667     166.167    SLICE_X37Y117  UsrClkOut_O/CLK_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         166.667     166.167    SLICE_X37Y117  UsrClkOut_O/CLK_cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         166.667     166.167    SLICE_X37Y117  UsrClkOut_O/CLK_cnt_reg[9]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         166.667     166.167    SLICE_X40Y52   TriggerManager_0/DelayedAdcBusy_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         166.667     166.167    SLICE_X37Y118  UsrClkOut_O/CLK_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         166.667     166.167    SLICE_X37Y118  UsrClkOut_O/CLK_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         166.667     166.167    SLICE_X37Y118  UsrClkOut_O/CLK_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         166.667     166.167    SLICE_X37Y118  UsrClkOut_O/CLK_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         166.667     166.167    SLICE_X37Y118  UsrClkOut_O/CLK_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         166.667     166.167    SLICE_X34Y50   ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         166.667     166.167    SLICE_X34Y50   ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF1/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         166.667     166.167    SLICE_X34Y50   ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         166.667     166.167    SLICE_X40Y52   TriggerManager_0/DelayedAdcBusy_reg/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         166.667     166.167    SLICE_X40Y52   TriggerManager_0/DelayedAdcBusy_reg/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         166.667     166.167    SLICE_X34Y51   TriggerManager_0/InterclockTrigger_AdcTrigger/DelayedSynchTriggerInExtended_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         166.667     166.167    SLICE_X34Y50   TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF1/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         166.667     166.167    SLICE_X34Y50   TriggerManager_0/InterclockTrigger_AdcTrigger/Synchronizer_TriggerInExtended/DoubleFFSynchronizerFF2/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         166.667     166.167    SLICE_X34Y51   TriggerManager_0/InterclockTrigger_AdcTrigger/TRIGGER_OUT_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         166.667     166.167    SLICE_X37Y115  UsrClkOut_O/CLK_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCM_1_n_0
  To Clock:  MMCM_1_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCM_1_n_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ClockManager_0/MMCM_0/MMCM_1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y2  ClockManager_0/MMCM_0/MMCM_1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[40].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.531ns  (logic 0.433ns (5.750%)  route 7.098ns (94.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.981ns = ( 7.019 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.368    -0.547    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X56Y63         FDRE                                         r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.433    -0.114 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[2]/Q
                         net (fo=129, routed)         7.098     6.983    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[40].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/DIC1
    SLICE_X34Y90         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[40].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.272     7.019    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[40].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X34Y90         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[40].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.345     7.364    
                         clock uncertainty           -0.047     7.317    
    SLICE_X34Y90         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.207     7.110    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[40].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.110    
                         arrival time                          -6.983    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[43].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.506ns  (logic 0.433ns (5.768%)  route 7.073ns (94.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 7.013 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.368    -0.547    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X56Y63         FDRE                                         r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.433    -0.114 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[2]/Q
                         net (fo=129, routed)         7.073     6.959    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[43].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/DIC1
    SLICE_X42Y86         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[43].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.266     7.013    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[43].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X42Y86         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[43].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.345     7.358    
                         clock uncertainty           -0.047     7.311    
    SLICE_X42Y86         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.207     7.104    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[43].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.104    
                         arrival time                          -6.959    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[46].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 0.348ns (4.623%)  route 7.180ns (95.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 7.099 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.362    -0.553    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X55Y67         FDRE                                         r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.348    -0.205 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/Q
                         net (fo=129, routed)         7.180     6.975    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[46].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/DIB1
    SLICE_X88Y89         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[46].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.352     7.099    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[46].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X88Y89         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[46].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.405     7.504    
                         clock uncertainty           -0.047     7.457    
    SLICE_X88Y89         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.324     7.133    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[46].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.133    
                         arrival time                          -6.975    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[39].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.525ns  (logic 0.348ns (4.624%)  route 7.177ns (95.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.902ns = ( 7.098 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.362    -0.553    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X55Y67         FDRE                                         r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.348    -0.205 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[18]/Q
                         net (fo=129, routed)         7.177     6.972    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[39].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/DIB1
    SLICE_X88Y87         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[39].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.351     7.098    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[39].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X88Y87         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[39].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.405     7.503    
                         clock uncertainty           -0.047     7.456    
    SLICE_X88Y87         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.324     7.132    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[39].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          7.132    
                         arrival time                          -6.972    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[44].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.479ns  (logic 0.433ns (5.789%)  route 7.046ns (94.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.983ns = ( 7.017 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.368    -0.547    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X56Y63         FDRE                                         r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.433    -0.114 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[2]/Q
                         net (fo=129, routed)         7.046     6.932    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[44].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/DIC1
    SLICE_X38Y91         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[44].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.270     7.017    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[44].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/WCLK
    SLICE_X38Y91         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[44].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.345     7.362    
                         clock uncertainty           -0.047     7.315    
    SLICE_X38Y91         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.207     7.108    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[44].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[3].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_36_41/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.325ns  (logic 0.348ns (4.751%)  route 6.977ns (95.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.007ns = ( 6.993 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.356    -0.559    MHTDC_0/MHTDC_Core_0/SCALER_CLK
    SLICE_X55Y72         FDRE                                         r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.348    -0.211 r  MHTDC_0/MHTDC_Core_0/CoarseCountLeading_reg[38]/Q
                         net (fo=129, routed)         6.977     6.766    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[3].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_36_41/DIC1
    SLICE_X50Y100        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[3].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_36_41/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.246     6.993    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[3].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_36_41/WCLK
    SLICE_X50Y100        RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[3].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_36_41/RAMC_D1/CLK
                         clock pessimism              0.338     7.331    
                         clock uncertainty           -0.047     7.284    
    SLICE_X50Y100        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.342     6.942    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[3].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_36_41/RAMC_D1
  -------------------------------------------------------------------
                         required time                          6.942    
                         arrival time                          -6.766    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 3.170ns (41.957%)  route 4.385ns (58.043%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 7.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.377    -0.538    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X31Y66         FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.379    -0.159 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[0]/Q
                         net (fo=847, routed)         1.264     1.105    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg__0[0]
    SLICE_X43Y70         LUT6 (Prop_lut6_I4_O)        0.105     1.210 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_905/O
                         net (fo=1, routed)           0.000     1.210    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_905_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_I1_O)      0.182     1.392 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]_i_632/O
                         net (fo=1, routed)           0.914     2.305    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]_i_632_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.252     2.557 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_374/O
                         net (fo=1, routed)           0.674     3.231    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_374_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.105     3.336 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_166/O
                         net (fo=1, routed)           0.000     3.336    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[19]_0[1]
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.793 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_70/CO[3]
                         net (fo=1, routed)           0.000     3.793    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_70_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.891 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000     3.891    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_69_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.989 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.989    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_35_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.087 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.087    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_34_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.185 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.185    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_22_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.450 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_21/O[1]
                         net (fo=1, routed)           0.582     5.032    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[37]
    SLICE_X36Y78         LUT2 (Prop_lut2_I1_O)        0.250     5.282 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_11/O
                         net (fo=1, routed)           0.000     5.282    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[39]_0[2]
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     5.614 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.614    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_5_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.804 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_3/CO[2]
                         net (fo=4, routed)           0.535     6.339    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X37Y74         LUT6 (Prop_lut6_I0_O)        0.261     6.600 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1/O
                         net (fo=11, routed)          0.417     7.017    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X37Y75         FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.258     7.005    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X37Y75         FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[0]/C
                         clock pessimism              0.405     7.410    
                         clock uncertainty           -0.047     7.363    
    SLICE_X37Y75         FDRE (Setup_fdre_C_CE)      -0.168     7.195    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[0]
  -------------------------------------------------------------------
                         required time                          7.195    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 3.170ns (41.957%)  route 4.385ns (58.043%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 7.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.377    -0.538    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X31Y66         FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.379    -0.159 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[0]/Q
                         net (fo=847, routed)         1.264     1.105    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg__0[0]
    SLICE_X43Y70         LUT6 (Prop_lut6_I4_O)        0.105     1.210 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_905/O
                         net (fo=1, routed)           0.000     1.210    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_905_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_I1_O)      0.182     1.392 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]_i_632/O
                         net (fo=1, routed)           0.914     2.305    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]_i_632_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.252     2.557 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_374/O
                         net (fo=1, routed)           0.674     3.231    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_374_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.105     3.336 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_166/O
                         net (fo=1, routed)           0.000     3.336    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[19]_0[1]
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.793 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_70/CO[3]
                         net (fo=1, routed)           0.000     3.793    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_70_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.891 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000     3.891    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_69_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.989 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.989    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_35_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.087 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.087    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_34_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.185 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.185    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_22_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.450 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_21/O[1]
                         net (fo=1, routed)           0.582     5.032    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[37]
    SLICE_X36Y78         LUT2 (Prop_lut2_I1_O)        0.250     5.282 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_11/O
                         net (fo=1, routed)           0.000     5.282    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[39]_0[2]
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     5.614 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.614    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_5_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.804 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_3/CO[2]
                         net (fo=4, routed)           0.535     6.339    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X37Y74         LUT6 (Prop_lut6_I0_O)        0.261     6.600 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1/O
                         net (fo=11, routed)          0.417     7.017    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X37Y75         FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.258     7.005    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X37Y75         FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]/C
                         clock pessimism              0.405     7.410    
                         clock uncertainty           -0.047     7.363    
    SLICE_X37Y75         FDRE (Setup_fdre_C_CE)      -0.168     7.195    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]
  -------------------------------------------------------------------
                         required time                          7.195    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 3.170ns (41.957%)  route 4.385ns (58.043%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 7.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.377    -0.538    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X31Y66         FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.379    -0.159 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[0]/Q
                         net (fo=847, routed)         1.264     1.105    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg__0[0]
    SLICE_X43Y70         LUT6 (Prop_lut6_I4_O)        0.105     1.210 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_905/O
                         net (fo=1, routed)           0.000     1.210    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_905_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_I1_O)      0.182     1.392 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]_i_632/O
                         net (fo=1, routed)           0.914     2.305    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]_i_632_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.252     2.557 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_374/O
                         net (fo=1, routed)           0.674     3.231    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_374_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.105     3.336 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_166/O
                         net (fo=1, routed)           0.000     3.336    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[19]_0[1]
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.793 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_70/CO[3]
                         net (fo=1, routed)           0.000     3.793    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_70_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.891 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000     3.891    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_69_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.989 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.989    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_35_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.087 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.087    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_34_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.185 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.185    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_22_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.450 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_21/O[1]
                         net (fo=1, routed)           0.582     5.032    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[37]
    SLICE_X36Y78         LUT2 (Prop_lut2_I1_O)        0.250     5.282 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_11/O
                         net (fo=1, routed)           0.000     5.282    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[39]_0[2]
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     5.614 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.614    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_5_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.804 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_3/CO[2]
                         net (fo=4, routed)           0.535     6.339    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X37Y74         LUT6 (Prop_lut6_I0_O)        0.261     6.600 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1/O
                         net (fo=11, routed)          0.417     7.017    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X37Y75         FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.258     7.005    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X37Y75         FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[6]/C
                         clock pessimism              0.405     7.410    
                         clock uncertainty           -0.047     7.363    
    SLICE_X37Y75         FDRE (Setup_fdre_C_CE)      -0.168     7.195    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[6]
  -------------------------------------------------------------------
                         required time                          7.195    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        7.555ns  (logic 3.170ns (41.957%)  route 4.385ns (58.043%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 7.005 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.377    -0.538    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X31Y66         FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.379    -0.159 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg[0]/Q
                         net (fo=847, routed)         1.264     1.105    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/Channel_reg__0[0]
    SLICE_X43Y70         LUT6 (Prop_lut6_I4_O)        0.105     1.210 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_905/O
                         net (fo=1, routed)           0.000     1.210    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_905_n_0
    SLICE_X43Y70         MUXF7 (Prop_muxf7_I1_O)      0.182     1.392 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]_i_632/O
                         net (fo=1, routed)           0.914     2.305    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[10]_i_632_n_0
    SLICE_X35Y65         LUT6 (Prop_lut6_I0_O)        0.252     2.557 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_374/O
                         net (fo=1, routed)           0.674     3.231    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_374_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.105     3.336 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_166/O
                         net (fo=1, routed)           0.000     3.336    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[19]_0[1]
    SLICE_X35Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.793 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_70/CO[3]
                         net (fo=1, routed)           0.000     3.793    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_70_n_0
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.891 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_69/CO[3]
                         net (fo=1, routed)           0.000     3.891    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_69_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.989 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_35/CO[3]
                         net (fo=1, routed)           0.000     3.989    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_35_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.087 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_34/CO[3]
                         net (fo=1, routed)           0.000     4.087    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_34_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.185 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_22/CO[3]
                         net (fo=1, routed)           0.000     4.185    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_22_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     4.450 f  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_21/O[1]
                         net (fo=1, routed)           0.582     5.032    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/minusOp[37]
    SLICE_X36Y78         LUT2 (Prop_lut2_I1_O)        0.250     5.282 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_11/O
                         net (fo=1, routed)           0.000     5.282    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/CommonStopCount_reg[39]_0[2]
    SLICE_X36Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332     5.614 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.614    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_5_n_0
    SLICE_X36Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.804 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Trailing/WriteAddress_reg[10]_i_3/CO[2]
                         net (fo=4, routed)           0.535     6.339    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/CO[0]
    SLICE_X37Y74         LUT6 (Prop_lut6_I0_O)        0.261     6.600 r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress[10]_i_1/O
                         net (fo=11, routed)          0.417     7.017    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddressCountUp
    SLICE_X37Y75         FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.258     7.005    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/SCALER_CLK
    SLICE_X37Y75         FDRE                                         r  MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[7]/C
                         clock pessimism              0.405     7.410    
                         clock uncertainty           -0.047     7.363    
    SLICE_X37Y75         FDRE (Setup_fdre_C_CE)      -0.168     7.195    MHTDC_0/MHTDC_Core_0/MHTDC_Builder_Leading/WriteAddress_reg[7]
  -------------------------------------------------------------------
                         required time                          7.195    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                  0.178    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.300%)  route 0.200ns (58.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.565    -0.546    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/SCALER_CLK
    SLICE_X31Y82         FDRE                                         r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.200    -0.205    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/ADDRD3
    SLICE_X34Y82         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.833    -0.787    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X34Y82         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMA/CLK
                         clock pessimism              0.275    -0.512    
    SLICE_X34Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.272    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.300%)  route 0.200ns (58.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.565    -0.546    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/SCALER_CLK
    SLICE_X31Y82         FDRE                                         r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.200    -0.205    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/ADDRD3
    SLICE_X34Y82         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.833    -0.787    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X34Y82         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism              0.275    -0.512    
    SLICE_X34Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.272    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.300%)  route 0.200ns (58.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.565    -0.546    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/SCALER_CLK
    SLICE_X31Y82         FDRE                                         r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.200    -0.205    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/ADDRD3
    SLICE_X34Y82         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.833    -0.787    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X34Y82         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMB/CLK
                         clock pessimism              0.275    -0.512    
    SLICE_X34Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.272    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.300%)  route 0.200ns (58.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.565    -0.546    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/SCALER_CLK
    SLICE_X31Y82         FDRE                                         r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.200    -0.205    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/ADDRD3
    SLICE_X34Y82         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.833    -0.787    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X34Y82         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism              0.275    -0.512    
    SLICE_X34Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.272    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.300%)  route 0.200ns (58.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.565    -0.546    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/SCALER_CLK
    SLICE_X31Y82         FDRE                                         r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.200    -0.205    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/ADDRD3
    SLICE_X34Y82         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.833    -0.787    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X34Y82         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMC/CLK
                         clock pessimism              0.275    -0.512    
    SLICE_X34Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.272    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.300%)  route 0.200ns (58.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.565    -0.546    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/SCALER_CLK
    SLICE_X31Y82         FDRE                                         r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.200    -0.205    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/ADDRD3
    SLICE_X34Y82         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.833    -0.787    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X34Y82         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism              0.275    -0.512    
    SLICE_X34Y82         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.272    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.300%)  route 0.200ns (58.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.565    -0.546    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/SCALER_CLK
    SLICE_X31Y82         FDRE                                         r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.200    -0.205    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/ADDRD3
    SLICE_X34Y82         RAMS32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.833    -0.787    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X34Y82         RAMS32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMD/CLK
                         clock pessimism              0.275    -0.512    
    SLICE_X34Y82         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.272    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.300%)  route 0.200ns (58.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.787ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.565    -0.546    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/SCALER_CLK
    SLICE_X31Y82         FDRE                                         r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/Ptr_reg[3]/Q
                         net (fo=66, routed)          0.200    -0.205    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/ADDRD3
    SLICE_X34Y82         RAMS32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.833    -0.787    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/WCLK
    SLICE_X34Y82         RAMS32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMD_D1/CLK
                         clock pessimism              0.275    -0.512    
    SLICE_X34Y82         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.272    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[46].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/delay_reg_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/delay_reg_reg[51]/D
                            (rising edge-triggered cell FDCE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.148ns (41.808%)  route 0.206ns (58.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.631    -0.480    TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/SCALER_CLK
    SLICE_X54Y0          FDCE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/delay_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDCE (Prop_fdce_C_Q)         0.148    -0.332 r  TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/delay_reg_reg[50]/Q
                         net (fo=2, routed)           0.206    -0.126    TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/delay_reg[50]
    SLICE_X51Y0          FDCE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/delay_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.906    -0.714    TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/SCALER_CLK
    SLICE_X51Y0          FDCE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/delay_reg_reg[51]/C
                         clock pessimism              0.500    -0.214    
    SLICE_X51Y0          FDCE (Hold_fdce_C_D)         0.017    -0.197    TriggerWidth_0/WidthAdjuster_GENERATE[31].Width_Adjuster_1/delay_reg_reg[51]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[18].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[18].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.228%)  route 0.201ns (58.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.564    -0.547    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[18].MHTDC_ChannelBuffer_Trailing/SCALER_CLK
    SLICE_X59Y89         FDRE                                         r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[18].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[18].MHTDC_ChannelBuffer_Trailing/Ptr_reg[2]/Q
                         net (fo=68, routed)          0.201    -0.205    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[18].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/ADDRD2
    SLICE_X60Y88         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[18].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.835    -0.785    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[18].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/WCLK
    SLICE_X60Y88         RAMD32                                       r  MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[18].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMA/CLK
                         clock pessimism              0.254    -0.531    
    SLICE_X60Y88         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254    -0.277    MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[18].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_125M
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y15     Scaler_0/DoubleBuffer_0/DualPortRam_0/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB18_X0Y14     Scaler_0/DoubleBuffer_0/DualPortRam_1/RamData_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y8      MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X2Y18     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_0/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X1Y10     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X2Y20     MHTDC_0/MHTDC_EventBuffer_Leading/DualPortRam_1/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y12     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X3Y26     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_0/RamData_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y12     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB18_X2Y26     MHTDC_0/MHTDC_EventBuffer_Trailing/DualPortRam_1/RamData_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X84Y68     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[52].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X84Y68     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[52].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X84Y68     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[52].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X84Y68     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[52].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X84Y68     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[52].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X84Y68     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[52].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X84Y68     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[52].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X84Y68     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_TRAILING_GENERATE[52].MHTDC_ChannelBuffer_Trailing/DualPortRam_0/RamData_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y53     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[22].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y53     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[22].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y64     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[21].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y64     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[21].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y64     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[21].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X34Y64     MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[21].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_6_11/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X6Y88      MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[57].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X6Y88      MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[57].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X6Y88      MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[57].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X6Y88      MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[57].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X6Y88      MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[57].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X6Y88      MHTDC_0/MHTDC_Core_0/CHANNEL_BUFFER_LEADING_GENERATE[57].MHTDC_ChannelBuffer_Leading/DualPortRam_0/RamData_reg_0_15_42_45/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_0
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        1.554ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 TriggerManager_0/Trig_Delayer/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TriggerManager_0/Trig_Delayer/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 0.799ns (33.184%)  route 1.609ns (66.816%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 3.143 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.513    -0.402    TriggerManager_0/Trig_Delayer/CLK
    SLICE_X53Y39         FDCE                                         r  TriggerManager_0/Trig_Delayer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDCE (Prop_fdce_C_Q)         0.379    -0.023 r  TriggerManager_0/Trig_Delayer/counter_reg[3]/Q
                         net (fo=5, routed)           0.477     0.453    TriggerManager_0/Trig_Delayer/counter[3]
    SLICE_X51Y39         LUT4 (Prop_lut4_I3_O)        0.105     0.558 r  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_9/O
                         net (fo=1, routed)           0.455     1.013    TriggerManager_0/Trig_Delayer/trigger_s_reg_i_9_n_0
    SLICE_X51Y39         LUT6 (Prop_lut6_I5_O)        0.105     1.118 f  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_5__1/O
                         net (fo=1, routed)           0.355     1.473    TriggerManager_0/Trig_Delayer/trigger_s_reg_i_5__1_n_0
    SLICE_X52Y40         LUT4 (Prop_lut4_I2_O)        0.105     1.578 f  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_3/O
                         net (fo=4, routed)           0.322     1.900    TriggerManager_0/Trig_Delayer/eqOp
    SLICE_X53Y40         LUT4 (Prop_lut4_I1_O)        0.105     2.005 r  TriggerManager_0/Trig_Delayer/state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.005    TriggerManager_0/Trig_Delayer/state[0]_i_1__1_n_0
    SLICE_X53Y40         FDCE                                         r  TriggerManager_0/Trig_Delayer/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.396     3.143    TriggerManager_0/Trig_Delayer/CLK
    SLICE_X53Y40         FDCE                                         r  TriggerManager_0/Trig_Delayer/state_reg[0]/C
                         clock pessimism              0.429     3.572    
                         clock uncertainty           -0.044     3.527    
    SLICE_X53Y40         FDCE (Setup_fdce_C_D)        0.032     3.559    TriggerManager_0/Trig_Delayer/state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.559    
                         arrival time                          -2.005    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 TriggerManager_0/Trig_Delayer/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            TriggerManager_0/Trig_Delayer/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.801ns (33.254%)  route 1.608ns (66.746%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.857ns = ( 3.143 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.513    -0.402    TriggerManager_0/Trig_Delayer/CLK
    SLICE_X53Y39         FDCE                                         r  TriggerManager_0/Trig_Delayer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y39         FDCE (Prop_fdce_C_Q)         0.379    -0.023 r  TriggerManager_0/Trig_Delayer/counter_reg[3]/Q
                         net (fo=5, routed)           0.477     0.453    TriggerManager_0/Trig_Delayer/counter[3]
    SLICE_X51Y39         LUT4 (Prop_lut4_I3_O)        0.105     0.558 f  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_9/O
                         net (fo=1, routed)           0.455     1.013    TriggerManager_0/Trig_Delayer/trigger_s_reg_i_9_n_0
    SLICE_X51Y39         LUT6 (Prop_lut6_I5_O)        0.105     1.118 r  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_5__1/O
                         net (fo=1, routed)           0.355     1.473    TriggerManager_0/Trig_Delayer/trigger_s_reg_i_5__1_n_0
    SLICE_X52Y40         LUT4 (Prop_lut4_I2_O)        0.105     1.578 r  TriggerManager_0/Trig_Delayer/trigger_s_reg_i_3/O
                         net (fo=4, routed)           0.321     1.899    TriggerManager_0/Trig_Delayer/eqOp
    SLICE_X53Y40         LUT4 (Prop_lut4_I1_O)        0.107     2.006 r  TriggerManager_0/Trig_Delayer/state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.006    TriggerManager_0/Trig_Delayer/state[1]_i_1__1_n_0
    SLICE_X53Y40         FDCE                                         r  TriggerManager_0/Trig_Delayer/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.396     3.143    TriggerManager_0/Trig_Delayer/CLK
    SLICE_X53Y40         FDCE                                         r  TriggerManager_0/Trig_Delayer/state_reg[1]/C
                         clock pessimism              0.429     3.572    
                         clock uncertainty           -0.044     3.527    
    SLICE_X53Y40         FDCE (Setup_fdce_C_D)        0.047     3.574    TriggerManager_0/Trig_Delayer/state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.574    
                         arrival time                          -2.006    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.152ns  (logic 0.398ns (18.498%)  route 1.754ns (81.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 3.009 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.551ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.364    -0.551    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X34Y100        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.398    -0.153 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.754     1.601    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0_n_0
    SLICE_X15Y102        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.262     3.009    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X15Y102        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.403     3.412    
                         clock uncertainty           -0.044     3.368    
    SLICE_X15Y102        FDRE (Setup_fdre_C_D)       -0.174     3.194    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[46].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.194    
                         arrival time                          -1.601    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             1.616ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.398ns (19.560%)  route 1.637ns (80.440%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 3.081 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.465    -0.450    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X84Y95         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDRE (Prop_fdre_C_Q)         0.398    -0.052 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.637     1.584    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0_n_0
    SLICE_X85Y101        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.334     3.081    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X85Y101        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.338     3.419    
                         clock uncertainty           -0.044     3.374    
    SLICE_X85Y101        FDRE (Setup_fdre_C_D)       -0.174     3.200    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                  1.616    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.433ns (20.097%)  route 1.722ns (79.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.899ns = ( 3.101 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.449ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.466    -0.449    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X88Y95         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y95         FDRE (Prop_fdre_C_Q)         0.433    -0.016 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.722     1.705    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0_n_0
    SLICE_X86Y96         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.354     3.101    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X86Y96         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.422     3.523    
                         clock uncertainty           -0.044     3.478    
    SLICE_X86Y96         FDRE (Setup_fdre_C_D)       -0.047     3.431    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[45].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.431    
                         arrival time                          -1.705    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.775ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.953ns  (logic 0.398ns (20.374%)  route 1.555ns (79.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.904ns = ( 3.096 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.461    -0.454    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X2Y50          FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.398    -0.056 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.555     1.499    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0_n_0
    SLICE_X1Y55          FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.349     3.096    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X1Y55          FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.422     3.518    
                         clock uncertainty           -0.044     3.473    
    SLICE_X1Y55          FDRE (Setup_fdre_C_D)       -0.199     3.274    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[15].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.274    
                         arrival time                          -1.499    
  -------------------------------------------------------------------
                         slack                                  1.775    

Slack (MET) :             1.802ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.433ns (21.433%)  route 1.587ns (78.567%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 3.009 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.392    -0.523    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X10Y99         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.433    -0.090 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.587     1.497    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0_n_0
    SLICE_X10Y100        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.262     3.009    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X10Y100        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.338     3.347    
                         clock uncertainty           -0.044     3.302    
    SLICE_X10Y100        FDRE (Setup_fdre_C_D)       -0.004     3.298    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.298    
                         arrival time                          -1.497    
  -------------------------------------------------------------------
                         slack                                  1.802    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 0.433ns (22.129%)  route 1.524ns (77.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.982ns = ( 3.018 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.363    -0.552    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X38Y102        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y102        FDRE (Prop_fdre_C_Q)         0.433    -0.119 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.524     1.405    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0_n_0
    SLICE_X41Y93         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.271     3.018    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X41Y93         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.338     3.356    
                         clock uncertainty           -0.044     3.311    
    SLICE_X41Y93         FDRE (Setup_fdre_C_D)       -0.073     3.238    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[18].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.238    
                         arrival time                          -1.405    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.695ns  (logic 0.398ns (23.477%)  route 1.297ns (76.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.987ns = ( 3.013 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.525    -0.390    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X46Y46         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.398     0.008 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.297     1.305    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0_n_0
    SLICE_X48Y52         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.266     3.013    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X48Y52         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.345     3.358    
                         clock uncertainty           -0.044     3.313    
    SLICE_X48Y52         FDRE (Setup_fdre_C_D)       -0.173     3.140    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[23].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.140    
                         arrival time                          -1.305    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.837ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.433ns (22.182%)  route 1.519ns (77.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 3.016 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Uncertainty:      0.044ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.362    -0.553    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X42Y102        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y102        FDRE (Prop_fdre_C_Q)         0.433    -0.120 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.519     1.399    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0_n_0
    SLICE_X45Y90         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.269     3.016    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X45Y90         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.338     3.354    
                         clock uncertainty           -0.044     3.309    
    SLICE_X45Y90         FDRE (Setup_fdre_C_D)       -0.073     3.236    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.236    
                         arrival time                          -1.399    
  -------------------------------------------------------------------
                         slack                                  1.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.148ns (40.433%)  route 0.218ns (59.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.559    -0.552    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X50Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.148    -0.404 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           0.218    -0.186    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0_n_0
    SLICE_X52Y107        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.826    -0.793    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X52Y107        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.504    -0.289    
    SLICE_X52Y107        FDRE (Hold_fdre_C_D)         0.023    -0.266    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[31].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.164ns (37.388%)  route 0.275ns (62.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.565    -0.546    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X34Y101        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y101        FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           0.275    -0.108    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0_n_0
    SLICE_X37Y96         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.841    -0.779    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X37Y96         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.509    -0.270    
    SLICE_X37Y96         FDRE (Hold_fdre_C_D)         0.070    -0.200    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[1].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.200    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.053%)  route 0.267ns (61.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.563    -0.548    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X38Y100        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.384 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           0.267    -0.117    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0_n_0
    SLICE_X37Y93         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.841    -0.779    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X37Y93         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.509    -0.270    
    SLICE_X37Y93         FDRE (Hold_fdre_C_D)         0.046    -0.224    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.148ns (36.953%)  route 0.253ns (63.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.565    -0.546    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X34Y100        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.398 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           0.253    -0.146    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[0]__0_n_0
    SLICE_X37Y93         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.841    -0.779    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X37Y93         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]/C
                         clock pessimism              0.509    -0.270    
    SLICE_X37Y93         FDRE (Hold_fdre_C_D)         0.017    -0.253    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.164ns (35.437%)  route 0.299ns (64.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.564    -0.547    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X34Y103        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           0.299    -0.084    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0_n_0
    SLICE_X37Y93         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.841    -0.779    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X37Y93         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.509    -0.270    
    SLICE_X37Y93         FDRE (Hold_fdre_C_D)         0.075    -0.195    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.562%)  route 0.390ns (73.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.569    -0.542    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X39Y51         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.390    -0.011    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg_n_0_[3]
    SLICE_X28Y48         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.914    -0.706    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X28Y48         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.504    -0.202    
    SLICE_X28Y48         FDRE (Hold_fdre_C_D)         0.075    -0.127    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.553%)  route 0.253ns (66.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.558    -0.553    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X51Y109        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.128    -0.425 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.253    -0.172    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]_0
    SLICE_X59Y110        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.829    -0.791    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X59Y110        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                         clock pessimism              0.504    -0.287    
    SLICE_X59Y110        FDRE (Hold_fdre_C_D)        -0.008    -0.295    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.967%)  route 0.236ns (59.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.633    -0.478    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X46Y47         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.314 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           0.236    -0.077    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0_n_0
    SLICE_X47Y51         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.838    -0.782    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X47Y51         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
                         clock pessimism              0.504    -0.278    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.075    -0.203    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.447%)  route 0.312ns (65.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.564    -0.547    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X34Y103        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y103        FDRE (Prop_fdre_C_Q)         0.164    -0.383 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           0.312    -0.071    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0_n_0
    SLICE_X37Y93         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.841    -0.779    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X37Y93         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]/C
                         clock pessimism              0.509    -0.270    
    SLICE_X37Y93         FDRE (Hold_fdre_C_D)         0.072    -0.198    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[5].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.198    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.562    -0.549    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X39Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.408 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.067    -0.341    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg_n_0_[3]
    SLICE_X39Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.834    -0.786    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X39Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]/C
                         clock pessimism              0.237    -0.549    
    SLICE_X39Y106        FDRE (Hold_fdre_C_D)         0.075    -0.474    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.133    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y30   ClockManager_0/MMCM_0/BUFG_CLK_250M_0/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X56Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X58Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X58Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X59Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X57Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X57Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X57Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X59Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X50Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X46Y47     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X46Y47     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X50Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X50Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X34Y42     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X30Y39     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X30Y39     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X2Y76      MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X34Y42     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X56Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X58Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X58Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X50Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X50Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X46Y47     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X46Y47     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X50Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X50Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         2.000       1.146      SLICE_X50Y52     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_180
  To Clock:  CLK_250M_180

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_180
Waveform(ns):       { 2.000 4.000 }
Period(ns):         4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y28   ClockManager_0/MMCM_0/BUFG_CLK_250M_180/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X60Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X47Y44     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X52Y52     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X53Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y46     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y46     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X47Y44     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X41Y98     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X89Y59     MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[61].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X60Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X47Y44     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X52Y52     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X53Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y46     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y46     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y46     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y46     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X47Y44     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X47Y44     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y46     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y46     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X47Y44     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X12Y96     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[37].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X12Y96     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[38].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X7Y97      MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X11Y92     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[40].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X11Y96     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X11Y92     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[44].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_270
  To Clock:  CLK_250M_270

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_270
Waveform(ns):       { 3.000 5.000 }
Period(ns):         4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y27   ClockManager_0/MMCM_0/BUFG_CLK_250M_270/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X58Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X55Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X53Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X55Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X45Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X48Y48     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X48Y48     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X13Y98     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X53Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X0Y71      MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X0Y71      MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[50].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X1Y90      MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[52].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X0Y71      MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[53].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X5Y67      MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X0Y71      MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[59].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X1Y90      MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[60].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y46     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X32Y100    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X55Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X53Y57     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X55Y51     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X48Y48     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X48Y48     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X13Y98     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X13Y98     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y100     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X9Y100     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X13Y98     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_90
  To Clock:  CLK_250M_90

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_250M_90
Waveform(ns):       { 1.000 3.000 }
Period(ns):         4.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         4.000       2.408      BUFGCTRL_X0Y29   ClockManager_0/MMCM_0/BUFG_CLK_250M_90/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X61Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X47Y46     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X51Y52     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X55Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X41Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X41Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X47Y46     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X40Y98     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y98     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X37Y98     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X11Y98     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[43].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y51      MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[9].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X87Y100    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[27].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X81Y106    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X8Y52      MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[0].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X61Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X47Y46     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X51Y52     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X61Y56     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X47Y46     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[27].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X51Y52     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X51Y52     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[28].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X55Y50     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X41Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X41Y45     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X47Y46     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y98     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X40Y98     MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_500M
  To Clock:  CLK_500M

Setup :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[255]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[287]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 1.345ns (72.291%)  route 0.516ns (27.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 1.153 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.526    -0.389    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X38Y40         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[255]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.956 r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[255]_srl32/Q
                         net (fo=1, routed)           0.516     1.471    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[255]_srl32_n_0
    SLICE_X34Y36         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[287]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.633    -0.330    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.406     1.153    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X34Y36         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[287]_srl32/CLK
                         clock pessimism              0.412     1.565    
                         clock uncertainty           -0.043     1.522    
    SLICE_X34Y36         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.133     1.655    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[287]_srl32
  -------------------------------------------------------------------
                         required time                          1.655    
                         arrival time                          -1.471    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[511]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[543]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 1.345ns (72.875%)  route 0.501ns (27.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 1.153 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.526    -0.389    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X34Y37         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[511]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.956 r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[511]_srl32/Q
                         net (fo=1, routed)           0.501     1.456    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[511]_srl32_n_0
    SLICE_X38Y38         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[543]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.633    -0.330    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.406     1.153    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X38Y38         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[543]_srl32/CLK
                         clock pessimism              0.412     1.565    
                         clock uncertainty           -0.043     1.522    
    SLICE_X38Y38         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.133     1.655    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[543]_srl32
  -------------------------------------------------------------------
                         required time                          1.655    
                         arrival time                          -1.456    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/CurrentState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.785ns  (logic 0.589ns (32.992%)  route 1.196ns (67.008%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 1.020 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.384    -0.531    TriggerManager_0/FAST_CLK
    SLICE_X37Y52         FDRE                                         r  TriggerManager_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.379    -0.152 f  TriggerManager_0/CurrentState_reg[1]/Q
                         net (fo=14, routed)          0.745     0.593    TriggerManager_0/Synchronizer_AdcTdcBusy/Q[1]
    SLICE_X37Y52         LUT5 (Prop_lut5_I4_O)        0.105     0.698 r  TriggerManager_0/Synchronizer_AdcTdcBusy/CurrentState[1]_i_2/O
                         net (fo=1, routed)           0.451     1.149    TriggerManager_0/Synchronizer_GathererBusy/CurrentState_reg[3]
    SLICE_X37Y52         LUT6 (Prop_lut6_I1_O)        0.105     1.254 r  TriggerManager_0/Synchronizer_GathererBusy/CurrentState[1]_i_1__8/O
                         net (fo=1, routed)           0.000     1.254    TriggerManager_0/NextState[1]
    SLICE_X37Y52         FDRE                                         r  TriggerManager_0/CurrentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.633    -0.330    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.273     1.020    TriggerManager_0/FAST_CLK
    SLICE_X37Y52         FDRE                                         r  TriggerManager_0/CurrentState_reg[1]/C
                         clock pessimism              0.449     1.469    
                         clock uncertainty           -0.043     1.426    
    SLICE_X37Y52         FDRE (Setup_fdre_C_D)        0.032     1.458    TriggerManager_0/CurrentState_reg[1]
  -------------------------------------------------------------------
                         required time                          1.458    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.678ns  (logic 0.694ns (41.371%)  route 0.984ns (58.629%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 1.020 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.386    -0.529    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/FAST_CLK
    SLICE_X31Y50         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDCE (Prop_fdce_C_Q)         0.379    -0.150 r  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.645     0.495    TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/DOUT
    SLICE_X36Y50         LUT4 (Prop_lut4_I0_O)        0.105     0.600 f  TriggerManager_0/SynchEdgeDetector_FAST_CLEAR/Synchronizer_0/CurrentState[0]_i_3__1/O
                         net (fo=1, routed)           0.218     0.818    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF2_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.105     0.923 f  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/CurrentState[0]_i_2__3/O
                         net (fo=1, routed)           0.120     1.043    TriggerManager_0/Synchronizer_AdcTdcBusy/CurrentState_reg[1]_0
    SLICE_X36Y50         LUT6 (Prop_lut6_I3_O)        0.105     1.148 r  TriggerManager_0/Synchronizer_AdcTdcBusy/CurrentState[0]_i_1__10/O
                         net (fo=1, routed)           0.000     1.148    TriggerManager_0/NextState[0]
    SLICE_X36Y50         FDRE                                         r  TriggerManager_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.633    -0.330    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.273     1.020    TriggerManager_0/FAST_CLK
    SLICE_X36Y50         FDRE                                         r  TriggerManager_0/CurrentState_reg[0]/C
                         clock pessimism              0.405     1.425    
                         clock uncertainty           -0.043     1.382    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)        0.032     1.414    TriggerManager_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                          1.414    
                         arrival time                          -1.148    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 TriggerManager_0/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.484ns (27.851%)  route 1.254ns (72.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 1.157 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.384    -0.531    TriggerManager_0/FAST_CLK
    SLICE_X37Y52         FDRE                                         r  TriggerManager_0/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.379    -0.152 r  TriggerManager_0/CurrentState_reg[1]/Q
                         net (fo=14, routed)          1.254     1.101    TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/Q[1]
    SLICE_X36Y48         LUT6 (Prop_lut6_I2_O)        0.105     1.206 r  TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__1/O
                         net (fo=1, routed)           0.000     1.206    TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn_n_0
    SLICE_X36Y48         FDRE                                         r  TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.633    -0.330    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.410     1.157    TriggerManager_0/InterclockTrigger_TransmitStart/FAST_CLK
    SLICE_X36Y48         FDRE                                         r  TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/C
                         clock pessimism              0.345     1.502    
                         clock uncertainty           -0.043     1.459    
    SLICE_X36Y48         FDRE (Setup_fdre_C_D)        0.033     1.492    TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          1.492    
                         arrival time                          -1.206    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[159]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 1.345ns (76.149%)  route 0.421ns (23.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 1.155 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.389ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.526    -0.389    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X38Y41         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.956 r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/Q
                         net (fo=1, routed)           0.421     1.377    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32_n_0
    SLICE_X38Y40         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[159]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.633    -0.330    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.408     1.155    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X38Y40         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[159]_srl32/CLK
                         clock pessimism              0.429     1.584    
                         clock uncertainty           -0.043     1.541    
    SLICE_X38Y40         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.133     1.674    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[159]_srl32
  -------------------------------------------------------------------
                         required time                          1.674    
                         arrival time                          -1.377    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.315ns  (required time - arrival time)
  Source:                 TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[767]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[799]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 1.345ns (77.594%)  route 0.388ns (22.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 1.156 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.525    -0.390    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X38Y39         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[767]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.955 r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[767]_srl32/Q
                         net (fo=1, routed)           0.388     1.343    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[767]_srl32_n_0
    SLICE_X34Y40         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[799]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.633    -0.330    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.409     1.156    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X34Y40         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[799]_srl32/CLK
                         clock pessimism              0.412     1.568    
                         clock uncertainty           -0.043     1.525    
    SLICE_X34Y40         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.133     1.658    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[799]_srl32
  -------------------------------------------------------------------
                         required time                          1.658    
                         arrival time                          -1.343    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_L2/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/CurrentState_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 0.589ns (36.188%)  route 1.039ns (63.812%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.980ns = ( 1.020 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.384    -0.531    TriggerManager_0/SynchEdgeDetector_L2/FAST_CLK
    SLICE_X37Y50         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_L2/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.379    -0.152 f  TriggerManager_0/SynchEdgeDetector_L2/DelayedDin_reg/Q
                         net (fo=2, routed)           0.551     0.398    TriggerManager_0/SynchEdgeDetector_L2/Synchronizer_0/DelayedDin
    SLICE_X37Y50         LUT5 (Prop_lut5_I0_O)        0.105     0.503 f  TriggerManager_0/SynchEdgeDetector_L2/Synchronizer_0/CurrentState[2]_i_2__2/O
                         net (fo=2, routed)           0.488     0.991    TriggerManager_0/Synchronizer_AdcTdcBusy/DelayedDin_reg
    SLICE_X37Y52         LUT6 (Prop_lut6_I2_O)        0.105     1.096 r  TriggerManager_0/Synchronizer_AdcTdcBusy/CurrentState[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.096    TriggerManager_0/NextState[2]
    SLICE_X37Y52         FDRE                                         r  TriggerManager_0/CurrentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.633    -0.330    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.273     1.020    TriggerManager_0/FAST_CLK
    SLICE_X37Y52         FDRE                                         r  TriggerManager_0/CurrentState_reg[2]/C
                         clock pessimism              0.421     1.441    
                         clock uncertainty           -0.043     1.398    
    SLICE_X37Y52         FDRE (Setup_fdre_C_D)        0.032     1.430    TriggerManager_0/CurrentState_reg[2]
  -------------------------------------------------------------------
                         required time                          1.430    
                         arrival time                          -1.096    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[895]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[927]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 1.345ns (78.657%)  route 0.365ns (21.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 1.156 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.387ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.528    -0.387    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X34Y40         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[895]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y40         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.958 r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[895]_srl32/Q
                         net (fo=1, routed)           0.365     1.323    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[895]_srl32_n_0
    SLICE_X34Y41         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[927]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.633    -0.330    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.409     1.156    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X34Y41         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[927]_srl32/CLK
                         clock pessimism              0.430     1.586    
                         clock uncertainty           -0.043     1.543    
    SLICE_X34Y41         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.133     1.676    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[927]_srl32
  -------------------------------------------------------------------
                         required time                          1.676    
                         arrival time                          -1.323    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.354ns  (required time - arrival time)
  Source:                 TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[383]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[415]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 1.345ns (78.657%)  route 0.365ns (21.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 1.154 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.390ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.525    -0.390    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X34Y36         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[383]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     0.955 r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[383]_srl32/Q
                         net (fo=1, routed)           0.365     1.320    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[383]_srl32_n_0
    SLICE_X34Y37         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[415]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.633    -0.330    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.407     1.154    TriggerManager_0/HoldExpander_0/Delayer_0/FAST_CLK
    SLICE_X34Y37         SRLC32E                                      r  TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[415]_srl32/CLK
                         clock pessimism              0.430     1.584    
                         clock uncertainty           -0.043     1.541    
    SLICE_X34Y37         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.133     1.674    TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[415]_srl32
  -------------------------------------------------------------------
                         required time                          1.674    
                         arrival time                          -1.320    
  -------------------------------------------------------------------
                         slack                                  0.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_L1/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_ScalerTrigger/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.694%)  route 0.321ns (63.306%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.571    -0.540    TriggerManager_0/SynchEdgeDetector_L1/FAST_CLK
    SLICE_X37Y51         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_L1/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  TriggerManager_0/SynchEdgeDetector_L1/DelayedDin_reg/Q
                         net (fo=2, routed)           0.321    -0.078    TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/DelayedDin
    SLICE_X36Y48         LUT4 (Prop_lut4_I2_O)        0.045    -0.033 r  TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__0/O
                         net (fo=1, routed)           0.000    -0.033    TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn_n_0
    SLICE_X36Y48         FDRE                                         r  TriggerManager_0/InterclockTrigger_ScalerTrigger/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.912    -0.708    TriggerManager_0/InterclockTrigger_ScalerTrigger/FAST_CLK
    SLICE_X36Y48         FDRE                                         r  TriggerManager_0/InterclockTrigger_ScalerTrigger/TriggerInExtended_reg/C
                         clock pessimism              0.504    -0.204    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.092    -0.112    TriggerManager_0/InterclockTrigger_ScalerTrigger/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.571    -0.540    TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/FAST_CLK
    SLICE_X35Y52         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.055    -0.344    TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/temp
    SLICE_X35Y52         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.842    -0.778    TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/FAST_CLK
    SLICE_X35Y52         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.238    -0.540    
    SLICE_X35Y52         FDCE (Hold_fdce_C_D)         0.075    -0.465    TriggerManager_0/SynchEdgeDetector_L1/Synchronizer_0/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.572    -0.539    TriggerManager_0/Synchronizer_GathererBusy/FAST_CLK
    SLICE_X33Y52         FDCE                                         r  TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.398 r  TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.055    -0.343    TriggerManager_0/Synchronizer_GathererBusy/temp
    SLICE_X33Y52         FDCE                                         r  TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.843    -0.777    TriggerManager_0/Synchronizer_GathererBusy/FAST_CLK
    SLICE_X33Y52         FDCE                                         r  TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.238    -0.539    
    SLICE_X33Y52         FDCE (Hold_fdce_C_D)         0.075    -0.464    TriggerManager_0/Synchronizer_GathererBusy/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 TriggerManager_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.689%)  route 0.366ns (66.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.571    -0.540    TriggerManager_0/FAST_CLK
    SLICE_X36Y50         FDRE                                         r  TriggerManager_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  TriggerManager_0/CurrentState_reg[0]/Q
                         net (fo=14, routed)          0.366    -0.033    TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/Q[0]
    SLICE_X36Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.012 r  TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__1/O
                         net (fo=1, routed)           0.000     0.012    TriggerManager_0/InterclockTrigger_TransmitStart/Synchronizer_ResetTriggerIn_n_0
    SLICE_X36Y48         FDRE                                         r  TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.912    -0.708    TriggerManager_0/InterclockTrigger_TransmitStart/FAST_CLK
    SLICE_X36Y48         FDRE                                         r  TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg/C
                         clock pessimism              0.504    -0.204    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.092    -0.112    TriggerManager_0/InterclockTrigger_TransmitStart/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 TriggerManager_0/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.447%)  route 0.387ns (67.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.571    -0.540    TriggerManager_0/FAST_CLK
    SLICE_X37Y52         FDRE                                         r  TriggerManager_0/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  TriggerManager_0/CurrentState_reg[2]/Q
                         net (fo=13, routed)          0.387    -0.012    TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/Q[2]
    SLICE_X39Y48         LUT6 (Prop_lut6_I1_O)        0.045     0.033 r  TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__3/O
                         net (fo=1, routed)           0.000     0.033    TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn_n_0
    SLICE_X39Y48         FDRE                                         r  TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.911    -0.709    TriggerManager_0/InterclockTrigger_TdcFastClear/FAST_CLK
    SLICE_X39Y48         FDRE                                         r  TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg/C
                         clock pessimism              0.504    -0.205    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.091    -0.114    TriggerManager_0/InterclockTrigger_TdcFastClear/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          0.114    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 TriggerManager_0/CurrentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.186ns (31.301%)  route 0.408ns (68.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.571    -0.540    TriggerManager_0/FAST_CLK
    SLICE_X37Y52         FDRE                                         r  TriggerManager_0/CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.399 f  TriggerManager_0/CurrentState_reg[3]/Q
                         net (fo=13, routed)          0.408     0.009    TriggerManager_0/InterclockTrigger_ScalerFastClear/Synchronizer_ResetTriggerIn/Q[3]
    SLICE_X36Y48         LUT6 (Prop_lut6_I2_O)        0.045     0.054 r  TriggerManager_0/InterclockTrigger_ScalerFastClear/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__4/O
                         net (fo=1, routed)           0.000     0.054    TriggerManager_0/InterclockTrigger_ScalerFastClear/Synchronizer_ResetTriggerIn_n_0
    SLICE_X36Y48         FDRE                                         r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.912    -0.708    TriggerManager_0/InterclockTrigger_ScalerFastClear/FAST_CLK
    SLICE_X36Y48         FDRE                                         r  TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg/C
                         clock pessimism              0.504    -0.204    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.092    -0.112    TriggerManager_0/InterclockTrigger_ScalerFastClear/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.758%)  route 0.112ns (44.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.638    -0.473    TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/FAST_CLK
    SLICE_X36Y49         FDCE                                         r  TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.332 r  TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.112    -0.220    TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/temp
    SLICE_X37Y48         FDCE                                         r  TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.912    -0.708    TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/FAST_CLK
    SLICE_X37Y48         FDCE                                         r  TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.251    -0.457    
    SLICE_X37Y48         FDCE (Hold_fdce_C_D)         0.070    -0.387    TriggerManager_0/InterclockTrigger_ScalerTrigger/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 TriggerManager_0/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.186ns (30.585%)  route 0.422ns (69.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.571    -0.540    TriggerManager_0/FAST_CLK
    SLICE_X36Y50         FDRE                                         r  TriggerManager_0/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  TriggerManager_0/CurrentState_reg[0]/Q
                         net (fo=14, routed)          0.422     0.023    TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_ResetTriggerIn/Q[0]
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.068 r  TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_ResetTriggerIn/TriggerInExtended_i_1__2/O
                         net (fo=1, routed)           0.000     0.068    TriggerManager_0/InterclockTrigger_AdcFastClear/Synchronizer_ResetTriggerIn_n_0
    SLICE_X36Y48         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.912    -0.708    TriggerManager_0/InterclockTrigger_AdcFastClear/FAST_CLK
    SLICE_X36Y48         FDRE                                         r  TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg/C
                         clock pessimism              0.504    -0.204    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.091    -0.113    TriggerManager_0/InterclockTrigger_AdcFastClear/TriggerInExtended_reg
  -------------------------------------------------------------------
                         required time                          0.113    
                         arrival time                           0.068    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.749%)  route 0.161ns (53.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.635    -0.476    TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/FAST_CLK
    SLICE_X45Y47         FDCE                                         r  TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.335 r  TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.161    -0.174    TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/temp
    SLICE_X39Y47         FDCE                                         r  TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.911    -0.709    TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/FAST_CLK
    SLICE_X39Y47         FDCE                                         r  TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.271    -0.438    
    SLICE_X39Y47         FDCE (Hold_fdce_C_D)         0.076    -0.362    TriggerManager_0/InterclockTrigger_TdcFastClear/Synchronizer_ResetTriggerIn/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF1/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF2/D
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             CLK_500M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.571    -0.540    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/FAST_CLK
    SLICE_X35Y50         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF1/Q
                         net (fo=1, routed)           0.114    -0.285    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/temp
    SLICE_X35Y50         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.842    -0.778    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/FAST_CLK
    SLICE_X35Y50         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF2/C
                         clock pessimism              0.238    -0.540    
    SLICE_X35Y50         FDCE (Hold_fdce_C_D)         0.066    -0.474    TriggerManager_0/SynchEdgeDetector_HOLD/Synchronizer_0/DoubleFFSynchronizerFF2
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.189    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_500M
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         2.000       0.408      BUFGCTRL_X0Y25   ClockManager_0/MMCM_0/BUFG_CLK_500M/I
Min Period        n/a     MMCME2_ADV/CLKOUT6  n/a            1.249         2.000       0.751      MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
Min Period        n/a     FDRE/C              n/a            1.000         2.000       1.000      SLICE_X39Y50     TriggerManager_0/BusyManager_0/BUSY_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.000       1.000      SLICE_X39Y50     TriggerManager_0/CommonStopMask_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.000       1.000      SLICE_X36Y50     TriggerManager_0/CurrentState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.000       1.000      SLICE_X37Y52     TriggerManager_0/CurrentState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.000       1.000      SLICE_X37Y52     TriggerManager_0/CurrentState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.000       1.000      SLICE_X37Y52     TriggerManager_0/CurrentState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.000       1.000      SLICE_X34Y41     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[999]/C
Min Period        n/a     FDCE/C              n/a            1.000         2.000       1.000      SLICE_X37Y49     TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT6  n/a            213.360       2.000       211.360    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         1.000       0.146      SLICE_X34Y40     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[799]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         1.000       0.146      SLICE_X34Y40     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[831]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         1.000       0.146      SLICE_X34Y40     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[863]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         1.000       0.146      SLICE_X34Y40     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[895]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         1.000       0.146      SLICE_X34Y41     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[927]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         1.000       0.146      SLICE_X34Y41     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[959]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         1.000       0.146      SLICE_X34Y41     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[991]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         1.000       0.146      SLICE_X34Y41     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[998]_srl7/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         1.000       0.146      SLICE_X38Y41     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         1.000       0.146      SLICE_X38Y41     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         1.000       0.146      SLICE_X34Y40     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[799]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         1.000       0.146      SLICE_X34Y40     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[831]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         1.000       0.146      SLICE_X34Y40     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[863]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         1.000       0.146      SLICE_X34Y40     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[895]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         1.000       0.146      SLICE_X34Y41     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[927]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         1.000       0.146      SLICE_X34Y41     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[959]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         1.000       0.146      SLICE_X34Y41     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[991]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         1.000       0.146      SLICE_X34Y41     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[998]_srl7/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         1.000       0.146      SLICE_X38Y41     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         1.000       0.146      SLICE_X38Y41     TriggerManager_0/HoldExpander_0/Delayer_0/Dff_reg[127]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { ClockManager_0/MMCM_0/MMCM_0/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y31   ClockManager_0/MMCM_0/BUFG_CLK_FB_0/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y3  ClockManager_0/MMCM_0/MMCM_0/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_25M

Setup :            0  Failing Endpoints,  Worst Slack        4.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.416ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        1.963ns  (logic 0.538ns (27.407%)  route 1.425ns (72.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.176ns = ( 839.824 - 840.000 ) 
    Source Clock Delay      (SCD):    0.315ns = ( 833.648 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.523   833.648    GlobalReadRegister_0/ReadRegister_2/EXTCLK50M
    SLICE_X42Y39         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.433   834.081 r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/Q
                         net (fo=10, routed)          1.425   835.506    GlobalReadRegister_0/ReadRegister_2/CurrentState_reg_n_0_[1]
    SLICE_X42Y40         LUT3 (Prop_lut3_I2_O)        0.105   835.611 r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_i_1__0/O
                         net (fo=1, routed)           0.000   835.611    GlobalReadRegister_0/ReadRegister_2/CLK_READ_i_1__0_n_0
    SLICE_X42Y40         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374   838.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.406   839.824    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X42Y40         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/C
                         clock pessimism              0.302   840.127    
                         clock uncertainty           -0.171   839.955    
    SLICE_X42Y40         FDCE (Setup_fdce_C_D)        0.072   840.027    GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                        840.027    
                         arrival time                        -835.611    
  -------------------------------------------------------------------
                         slack                                  4.416    

Slack (MET) :             4.430ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        1.983ns  (logic 0.558ns (28.139%)  route 1.425ns (71.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.176ns = ( 839.824 - 840.000 ) 
    Source Clock Delay      (SCD):    0.315ns = ( 833.648 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.523   833.648    GlobalReadRegister_0/ReadRegister_2/EXTCLK50M
    SLICE_X42Y39         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.433   834.081 r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[1]/Q
                         net (fo=10, routed)          1.425   835.506    GlobalReadRegister_0/ReadRegister_2/CurrentState_reg_n_0_[1]
    SLICE_X42Y40         LUT3 (Prop_lut3_I1_O)        0.125   835.631 r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_i_1__0/O
                         net (fo=1, routed)           0.000   835.631    GlobalReadRegister_0/ReadRegister_2/SRIN_READ_i_1__0_n_0
    SLICE_X42Y40         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374   838.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.406   839.824    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X42Y40         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/C
                         clock pessimism              0.302   840.127    
                         clock uncertainty           -0.171   839.955    
    SLICE_X42Y40         FDCE (Setup_fdce_C_D)        0.106   840.061    GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                        840.061    
                         arrival time                        -835.631    
  -------------------------------------------------------------------
                         slack                                  4.430    

Slack (MET) :             4.531ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        1.664ns  (logic 0.484ns (29.078%)  route 1.180ns (70.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 839.684 - 840.000 ) 
    Source Clock Delay      (SCD):    0.317ns = ( 833.650 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.525   833.650    GlobalReadRegister_0/ReadRegister_1/EXTCLK50M
    SLICE_X48Y46         FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.379   834.029 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/Q
                         net (fo=9, routed)           1.180   835.210    GlobalReadRegister_0/ReadRegister_1/CurrentState_reg_n_0_[2]
    SLICE_X47Y50         LUT3 (Prop_lut3_I0_O)        0.105   835.315 r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_i_1/O
                         net (fo=1, routed)           0.000   835.315    GlobalReadRegister_0/ReadRegister_1/CLK_READ0
    SLICE_X47Y50         FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374   838.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.266   839.684    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X47Y50         FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/C
                         clock pessimism              0.302   839.986    
                         clock uncertainty           -0.171   839.815    
    SLICE_X47Y50         FDCE (Setup_fdce_C_D)        0.030   839.845    GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                        839.845    
                         arrival time                        -835.315    
  -------------------------------------------------------------------
                         slack                                  4.531    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (CLK_25M rise@840.000ns - CLK_6M rise@833.333ns)
  Data Path Delay:        1.674ns  (logic 0.494ns (29.502%)  route 1.180ns (70.498%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.316ns = ( 839.684 - 840.000 ) 
    Source Clock Delay      (SCD):    0.317ns = ( 833.650 - 833.333 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   833.333   833.333 r  
    D18                                               0.000   833.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   833.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   834.798 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   835.863    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   829.623 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   830.526    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   830.603 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   832.044    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   832.125 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.525   833.650    GlobalReadRegister_0/ReadRegister_1/EXTCLK50M
    SLICE_X48Y46         FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.379   834.029 f  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[2]/Q
                         net (fo=9, routed)           1.180   835.210    GlobalReadRegister_0/ReadRegister_1/CurrentState_reg_n_0_[2]
    SLICE_X47Y50         LUT3 (Prop_lut3_I2_O)        0.115   835.325 r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_i_1/O
                         net (fo=1, routed)           0.000   835.325    GlobalReadRegister_0/ReadRegister_1/SRIN_READ0
    SLICE_X47Y50         FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)  840.000   840.000 r  
    D18                                               0.000   840.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   840.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   841.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   842.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   836.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   836.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073   836.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374   838.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077   838.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.266   839.684    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X47Y50         FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/C
                         clock pessimism              0.302   839.986    
                         clock uncertainty           -0.171   839.815    
    SLICE_X47Y50         FDCE (Setup_fdce_C_D)        0.069   839.884    GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                        839.884    
                         arrival time                        -835.325    
  -------------------------------------------------------------------
                         slack                                  4.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.185ns (29.008%)  route 0.453ns (70.992%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.632    -0.253    GlobalReadRegister_0/ReadRegister_1/EXTCLK50M
    SLICE_X48Y46         FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.112 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/Q
                         net (fo=10, routed)          0.453     0.341    GlobalReadRegister_0/ReadRegister_1/CurrentState_reg_n_0_[1]
    SLICE_X47Y50         LUT3 (Prop_lut3_I1_O)        0.044     0.385 r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_i_1/O
                         net (fo=1, routed)           0.000     0.385    GlobalReadRegister_0/ReadRegister_1/SRIN_READ0
    SLICE_X47Y50         FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.838    -0.528    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X47Y50         FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg/C
                         clock pessimism              0.528    -0.000    
                         clock uncertainty            0.171     0.171    
    SLICE_X47Y50         FDCE (Hold_fdce_C_D)         0.107     0.278    GlobalReadRegister_0/ReadRegister_1/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.278    
                         arrival time                           0.385    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.119%)  route 0.453ns (70.881%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.632    -0.253    GlobalReadRegister_0/ReadRegister_1/EXTCLK50M
    SLICE_X48Y46         FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.141    -0.112 r  GlobalReadRegister_0/ReadRegister_1/CurrentState_reg[1]/Q
                         net (fo=10, routed)          0.453     0.341    GlobalReadRegister_0/ReadRegister_1/CurrentState_reg_n_0_[1]
    SLICE_X47Y50         LUT3 (Prop_lut3_I2_O)        0.045     0.386 r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_i_1/O
                         net (fo=1, routed)           0.000     0.386    GlobalReadRegister_0/ReadRegister_1/CLK_READ0
    SLICE_X47Y50         FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.838    -0.528    GlobalReadRegister_0/ReadRegister_1/CLK
    SLICE_X47Y50         FDCE                                         r  GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg/C
                         clock pessimism              0.528    -0.000    
                         clock uncertainty            0.171     0.171    
    SLICE_X47Y50         FDCE (Hold_fdce_C_D)         0.091     0.262    GlobalReadRegister_0/ReadRegister_1/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.262    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.208ns (27.224%)  route 0.556ns (72.776%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.632    -0.253    GlobalReadRegister_0/ReadRegister_2/EXTCLK50M
    SLICE_X42Y39         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.089 r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/Q
                         net (fo=10, routed)          0.556     0.467    GlobalReadRegister_0/ReadRegister_2/CurrentState_reg_n_0_[0]
    SLICE_X42Y40         LUT3 (Prop_lut3_I0_O)        0.044     0.511 r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_i_1__0/O
                         net (fo=1, routed)           0.000     0.511    GlobalReadRegister_0/ReadRegister_2/SRIN_READ_i_1__0_n_0
    SLICE_X42Y40         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.908    -0.458    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X42Y40         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg/C
                         clock pessimism              0.528     0.070    
                         clock uncertainty            0.171     0.241    
    SLICE_X42Y40         FDCE (Hold_fdce_C_D)         0.131     0.372    GlobalReadRegister_0/ReadRegister_2/SRIN_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.372    
                         arrival time                           0.511    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             CLK_25M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.209ns (27.319%)  route 0.556ns (72.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.458ns
    Source Clock Delay      (SCD):    -0.253ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.632    -0.253    GlobalReadRegister_0/ReadRegister_2/EXTCLK50M
    SLICE_X42Y39         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.089 f  GlobalReadRegister_0/ReadRegister_2/CurrentState_reg[0]/Q
                         net (fo=10, routed)          0.556     0.467    GlobalReadRegister_0/ReadRegister_2/CurrentState_reg_n_0_[0]
    SLICE_X42Y40         LUT3 (Prop_lut3_I1_O)        0.045     0.512 r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_i_1__0/O
                         net (fo=1, routed)           0.000     0.512    GlobalReadRegister_0/ReadRegister_2/CLK_READ_i_1__0_n_0
    SLICE_X42Y40         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.908    -0.458    GlobalReadRegister_0/ReadRegister_2/CLK
    SLICE_X42Y40         FDCE                                         r  GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg/C
                         clock pessimism              0.528     0.070    
                         clock uncertainty            0.171     0.241    
    SLICE_X42Y40         FDCE (Hold_fdce_C_D)         0.120     0.361    GlobalReadRegister_0/ReadRegister_2/CLK_READ_reg
  -------------------------------------------------------------------
                         required time                         -0.361    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.151    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_3M
  To Clock:  CLK_6M

Setup :            0  Failing Endpoints,  Worst Slack      161.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.369ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             161.502ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_3M rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.538ns (45.477%)  route 0.645ns (54.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.960ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.171ns = ( 166.496 - 166.667 ) 
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.348     0.140    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.379     0.519 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           2.182     2.701    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081     2.782 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.381     4.163    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/AD9220_CLK
    SLICE_X34Y50         FDCE                                         r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.433     4.596 f  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/DelayedDin_reg/Q
                         net (fo=1, routed)           0.645     5.241    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DelayedDin
    SLICE_X31Y49         LUT6 (Prop_lut6_I1_O)        0.105     5.346 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     5.346    ADC_0/ADC_Controller_0/NextState[0]
    SLICE_X31Y49         FDCE                                         r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   165.008    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.411   166.496    ADC_0/ADC_Controller_0/CLK
    SLICE_X31Y49         FDCE                                         r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
                         clock pessimism              0.373   166.869    
                         clock uncertainty           -0.051   166.818    
    SLICE_X31Y49         FDCE (Setup_fdce_C_D)        0.030   166.848    ADC_0/ADC_Controller_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                        166.848    
                         arrival time                          -5.346    
  -------------------------------------------------------------------
                         slack                                161.502    

Slack (MET) :             164.902ns  (required time - arrival time)
  Source:                 ClockManager_0/Clk3M_reg/Q
                            (clock source 'CLK_3M'  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ClockManager_0/Clk3M_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_6M rise@166.667ns - CLK_3M rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.105ns (8.338%)  route 1.154ns (91.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.339ns = ( 166.328 - 166.667 ) 
    Source Clock Delay      (SCD):    0.519ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.348     0.140    ClockManager_0/I
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.379     0.519 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.154     1.673    ClockManager_0/Clk3M
    SLICE_X37Y122        LUT1 (Prop_lut1_I0_O)        0.105     1.778 f  ClockManager_0/Clk3M_i_1/O
                         net (fo=1, routed)           0.000     1.778    ClockManager_0/p_0_in
    SLICE_X37Y122        FDCE                                         f  ClockManager_0/Clk3M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   168.065 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   169.069    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   162.704 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   163.562    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   163.635 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   165.008    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   165.085 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   166.328    ClockManager_0/I
    SLICE_X37Y122        FDCE                                         r  ClockManager_0/Clk3M_reg/C
                         clock pessimism              0.373   166.702    
                         clock uncertainty           -0.051   166.650    
    SLICE_X37Y122        FDCE (Setup_fdce_C_D)        0.030   166.680    ClockManager_0/Clk3M_reg
  -------------------------------------------------------------------
                         required time                        166.680    
                         arrival time                          -1.778    
  -------------------------------------------------------------------
                         slack                                164.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 ClockManager_0/Clk3M_reg/Q
                            (clock source 'CLK_3M'  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ClockManager_0/Clk3M_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@166.667ns - CLK_3M fall@166.667ns)
  Data Path Delay:        0.586ns  (logic 0.045ns (7.675%)  route 0.541ns (92.324%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns = ( 166.123 - 166.667 ) 
    Source Clock Delay      (SCD):    -0.191ns = ( 166.476 - 166.667 ) 
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M fall edge)   166.667   166.667 f  
    D18                                               0.000   166.667 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301   166.968 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440   167.408    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541   164.867 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343   165.210    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050   165.260 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495   165.755    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026   165.781 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.554   166.335    ClockManager_0/I
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.141   166.476 f  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           0.541   167.017    ClockManager_0/Clk3M
    SLICE_X37Y122        LUT1 (Prop_lut1_I0_O)        0.045   167.062 r  ClockManager_0/Clk3M_i_1/O
                         net (fo=1, routed)           0.000   167.062    ClockManager_0/p_0_in
    SLICE_X37Y122        FDCE                                         r  ClockManager_0/Clk3M_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489   167.156 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480   167.636    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334   164.302 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377   164.679    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053   164.732 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540   165.272    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029   165.301 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822   166.123    ClockManager_0/I
    SLICE_X37Y122        FDCE                                         r  ClockManager_0/Clk3M_reg/C
                         clock pessimism              0.480   166.603    
    SLICE_X37Y122        FDCE (Hold_fdce_C_D)         0.091   166.694    ClockManager_0/Clk3M_reg
  -------------------------------------------------------------------
                         required time                       -166.694    
                         arrival time                         167.062    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             1.737ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Destination:            ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Path Group:             CLK_6M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_6M rise@0.000ns - CLK_3M rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.811%)  route 0.165ns (44.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.453ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.554    -0.332    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.141    -0.191 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.076     0.886    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.912 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.569     1.480    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/AD9220_CLK
    SLICE_X34Y50         FDCE                                         r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDCE (Prop_fdce_C_Q)         0.164     1.644 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=2, routed)           0.165     1.810    ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/DOUT
    SLICE_X31Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.855 r  ADC_0/ADC_Controller_0/SynchEdgeDetector_0/Synchronizer_0/CurrentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.855    ADC_0/ADC_Controller_0/NextState[0]
    SLICE_X31Y49         FDCE                                         r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.913    -0.453    ADC_0/ADC_Controller_0/CLK
    SLICE_X31Y49         FDCE                                         r  ADC_0/ADC_Controller_0/CurrentState_reg[0]/C
                         clock pessimism              0.480     0.027    
    SLICE_X31Y49         FDCE (Hold_fdce_C_D)         0.091     0.118    ADC_0/ADC_Controller_0/CurrentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  1.737    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_25M
  To Clock:  CLK_3M

Setup :            0  Failing Endpoints,  Worst Slack        5.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.307ns  (logic 2.316ns (20.483%)  route 8.991ns (79.517%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 336.495 - 333.333 ) 
    Source Clock Delay      (SCD):    0.148ns = ( 320.148 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441   318.711    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.356   320.148    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X40Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDCE (Prop_fdce_C_Q)         0.379   320.527 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=3, routed)           1.748   322.275    UsrClkOut_O/out_sw[6]
    SLICE_X40Y114        LUT5 (Prop_lut5_I2_O)        0.105   322.380 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          1.887   324.267    UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y116        LUT6 (Prop_lut6_I1_O)        0.105   324.372 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135   326.507    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329   326.836 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000   326.836    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.934 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   326.934    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.032 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221   330.253    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105   330.358 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000   330.358    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.798 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.798    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.896 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.896    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.994 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.994    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.092 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   331.092    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.190 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   331.190    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   331.455 r  UsrClkOut_O/CLK_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000   331.455    UsrClkOut_O/CLK_cnt_reg[20]_i_1_n_6
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.247   336.495    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[21]/C
                         clock pessimism              0.302   336.797    
                         clock uncertainty           -0.171   336.626    
    SLICE_X37Y120        FDCE (Setup_fdce_C_D)        0.059   336.685    UsrClkOut_O/CLK_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        336.685    
                         arrival time                        -331.455    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.302ns  (logic 2.311ns (20.448%)  route 8.991ns (79.552%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 336.495 - 333.333 ) 
    Source Clock Delay      (SCD):    0.148ns = ( 320.148 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441   318.711    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.356   320.148    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X40Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDCE (Prop_fdce_C_Q)         0.379   320.527 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=3, routed)           1.748   322.275    UsrClkOut_O/out_sw[6]
    SLICE_X40Y114        LUT5 (Prop_lut5_I2_O)        0.105   322.380 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          1.887   324.267    UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y116        LUT6 (Prop_lut6_I1_O)        0.105   324.372 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135   326.507    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329   326.836 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000   326.836    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.934 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   326.934    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.032 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221   330.253    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105   330.358 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000   330.358    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.798 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.798    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.896 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.896    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.994 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.994    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.092 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   331.092    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.190 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   331.190    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260   331.450 r  UsrClkOut_O/CLK_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000   331.450    UsrClkOut_O/CLK_cnt_reg[20]_i_1_n_4
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.247   336.495    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[23]/C
                         clock pessimism              0.302   336.797    
                         clock uncertainty           -0.171   336.626    
    SLICE_X37Y120        FDCE (Setup_fdce_C_D)        0.059   336.685    UsrClkOut_O/CLK_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                        336.685    
                         arrival time                        -331.450    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.242ns  (logic 2.251ns (20.023%)  route 8.991ns (79.977%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 336.495 - 333.333 ) 
    Source Clock Delay      (SCD):    0.148ns = ( 320.148 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441   318.711    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.356   320.148    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X40Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDCE (Prop_fdce_C_Q)         0.379   320.527 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=3, routed)           1.748   322.275    UsrClkOut_O/out_sw[6]
    SLICE_X40Y114        LUT5 (Prop_lut5_I2_O)        0.105   322.380 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          1.887   324.267    UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y116        LUT6 (Prop_lut6_I1_O)        0.105   324.372 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135   326.507    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329   326.836 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000   326.836    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.934 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   326.934    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.032 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221   330.253    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105   330.358 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000   330.358    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.798 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.798    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.896 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.896    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.994 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.994    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.092 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   331.092    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.190 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   331.190    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200   331.390 r  UsrClkOut_O/CLK_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000   331.390    UsrClkOut_O/CLK_cnt_reg[20]_i_1_n_5
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.247   336.495    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[22]/C
                         clock pessimism              0.302   336.797    
                         clock uncertainty           -0.171   336.626    
    SLICE_X37Y120        FDCE (Setup_fdce_C_D)        0.059   336.685    UsrClkOut_O/CLK_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        336.685    
                         arrival time                        -331.390    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.223ns  (logic 2.232ns (19.888%)  route 8.991ns (80.112%))
  Logic Levels:           12  (CARRY4=9 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.162ns = ( 336.495 - 333.333 ) 
    Source Clock Delay      (SCD):    0.148ns = ( 320.148 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441   318.711    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.356   320.148    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X40Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDCE (Prop_fdce_C_Q)         0.379   320.527 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=3, routed)           1.748   322.275    UsrClkOut_O/out_sw[6]
    SLICE_X40Y114        LUT5 (Prop_lut5_I2_O)        0.105   322.380 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          1.887   324.267    UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y116        LUT6 (Prop_lut6_I1_O)        0.105   324.372 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135   326.507    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329   326.836 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000   326.836    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.934 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   326.934    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.032 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221   330.253    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105   330.358 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000   330.358    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.798 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.798    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.896 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.896    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.994 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.994    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.092 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   331.092    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.190 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000   331.190    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_0
    SLICE_X37Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181   331.371 r  UsrClkOut_O/CLK_cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000   331.371    UsrClkOut_O/CLK_cnt_reg[20]_i_1_n_7
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.247   336.495    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y120        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[20]/C
                         clock pessimism              0.302   336.797    
                         clock uncertainty           -0.171   336.626    
    SLICE_X37Y120        FDCE (Setup_fdce_C_D)        0.059   336.685    UsrClkOut_O/CLK_cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        336.685    
                         arrival time                        -331.371    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.329ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.209ns  (logic 2.218ns (19.788%)  route 8.991ns (80.212%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 336.496 - 333.333 ) 
    Source Clock Delay      (SCD):    0.148ns = ( 320.148 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441   318.711    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.356   320.148    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X40Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDCE (Prop_fdce_C_Q)         0.379   320.527 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=3, routed)           1.748   322.275    UsrClkOut_O/out_sw[6]
    SLICE_X40Y114        LUT5 (Prop_lut5_I2_O)        0.105   322.380 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          1.887   324.267    UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y116        LUT6 (Prop_lut6_I1_O)        0.105   324.372 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135   326.507    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329   326.836 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000   326.836    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.934 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   326.934    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.032 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221   330.253    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105   330.358 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000   330.358    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.798 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.798    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.896 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.896    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.994 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.994    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.092 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   331.092    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   331.357 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000   331.357    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_6
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.248   336.496    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[17]/C
                         clock pessimism              0.302   336.798    
                         clock uncertainty           -0.171   336.627    
    SLICE_X37Y119        FDCE (Setup_fdce_C_D)        0.059   336.686    UsrClkOut_O/CLK_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        336.686    
                         arrival time                        -331.357    
  -------------------------------------------------------------------
                         slack                                  5.329    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.204ns  (logic 2.213ns (19.752%)  route 8.991ns (80.248%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 336.496 - 333.333 ) 
    Source Clock Delay      (SCD):    0.148ns = ( 320.148 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441   318.711    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.356   320.148    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X40Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDCE (Prop_fdce_C_Q)         0.379   320.527 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=3, routed)           1.748   322.275    UsrClkOut_O/out_sw[6]
    SLICE_X40Y114        LUT5 (Prop_lut5_I2_O)        0.105   322.380 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          1.887   324.267    UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y116        LUT6 (Prop_lut6_I1_O)        0.105   324.372 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135   326.507    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329   326.836 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000   326.836    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.934 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   326.934    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.032 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221   330.253    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105   330.358 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000   330.358    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.798 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.798    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.896 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.896    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.994 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.994    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.092 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   331.092    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260   331.352 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000   331.352    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_4
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.248   336.496    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism              0.302   336.798    
                         clock uncertainty           -0.171   336.627    
    SLICE_X37Y119        FDCE (Setup_fdce_C_D)        0.059   336.686    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        336.686    
                         arrival time                        -331.352    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.144ns  (logic 2.153ns (19.320%)  route 8.991ns (80.680%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 336.496 - 333.333 ) 
    Source Clock Delay      (SCD):    0.148ns = ( 320.148 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441   318.711    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.356   320.148    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X40Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDCE (Prop_fdce_C_Q)         0.379   320.527 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=3, routed)           1.748   322.275    UsrClkOut_O/out_sw[6]
    SLICE_X40Y114        LUT5 (Prop_lut5_I2_O)        0.105   322.380 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          1.887   324.267    UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y116        LUT6 (Prop_lut6_I1_O)        0.105   324.372 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135   326.507    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329   326.836 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000   326.836    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.934 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   326.934    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.032 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221   330.253    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105   330.358 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000   330.358    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.798 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.798    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.896 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.896    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.994 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.994    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.092 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   331.092    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200   331.292 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000   331.292    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_5
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.248   336.496    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/C
                         clock pessimism              0.302   336.798    
                         clock uncertainty           -0.171   336.627    
    SLICE_X37Y119        FDCE (Setup_fdce_C_D)        0.059   336.686    UsrClkOut_O/CLK_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        336.686    
                         arrival time                        -331.292    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.125ns  (logic 2.134ns (19.182%)  route 8.991ns (80.818%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.163ns = ( 336.496 - 333.333 ) 
    Source Clock Delay      (SCD):    0.148ns = ( 320.148 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441   318.711    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.356   320.148    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X40Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDCE (Prop_fdce_C_Q)         0.379   320.527 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=3, routed)           1.748   322.275    UsrClkOut_O/out_sw[6]
    SLICE_X40Y114        LUT5 (Prop_lut5_I2_O)        0.105   322.380 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          1.887   324.267    UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y116        LUT6 (Prop_lut6_I1_O)        0.105   324.372 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135   326.507    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329   326.836 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000   326.836    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.934 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   326.934    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.032 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221   330.253    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105   330.358 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000   330.358    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.798 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.798    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.896 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.896    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.994 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.994    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   331.092 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000   331.092    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181   331.273 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000   331.273    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_7
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.248   336.496    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism              0.302   336.798    
                         clock uncertainty           -0.171   336.627    
    SLICE_X37Y119        FDCE (Setup_fdce_C_D)        0.059   336.686    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        336.686    
                         arrival time                        -331.273    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.428ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.111ns  (logic 2.120ns (19.080%)  route 8.991ns (80.920%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 336.497 - 333.333 ) 
    Source Clock Delay      (SCD):    0.148ns = ( 320.148 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441   318.711    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.356   320.148    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X40Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDCE (Prop_fdce_C_Q)         0.379   320.527 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=3, routed)           1.748   322.275    UsrClkOut_O/out_sw[6]
    SLICE_X40Y114        LUT5 (Prop_lut5_I2_O)        0.105   322.380 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          1.887   324.267    UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y116        LUT6 (Prop_lut6_I1_O)        0.105   324.372 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135   326.507    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329   326.836 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000   326.836    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.934 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   326.934    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.032 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221   330.253    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105   330.358 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000   330.358    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.798 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.798    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.896 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.896    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.994 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.994    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265   331.259 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000   331.259    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_6
    SLICE_X37Y118        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.249   336.497    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y118        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[13]/C
                         clock pessimism              0.302   336.799    
                         clock uncertainty           -0.171   336.628    
    SLICE_X37Y118        FDCE (Setup_fdce_C_D)        0.059   336.687    UsrClkOut_O/CLK_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        336.687    
                         arrival time                        -331.259    
  -------------------------------------------------------------------
                         slack                                  5.428    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 UsrClkOut_O/out_sw_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (CLK_3M rise@333.333ns - CLK_25M rise@320.000ns)
  Data Path Delay:        11.106ns  (logic 2.115ns (19.044%)  route 8.991ns (80.956%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        3.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.164ns = ( 336.497 - 333.333 ) 
    Source Clock Delay      (SCD):    0.148ns = ( 320.148 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)  320.000   320.000 r  
    D18                                               0.000   320.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   320.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   321.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   322.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   316.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   317.193    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077   317.270 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441   318.711    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081   318.792 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.356   320.148    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X40Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDCE (Prop_fdce_C_Q)         0.379   320.527 r  UsrClkOut_O/out_sw_reg[6]/Q
                         net (fo=3, routed)           1.748   322.275    UsrClkOut_O/out_sw[6]
    SLICE_X40Y114        LUT5 (Prop_lut5_I2_O)        0.105   322.380 r  UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3/O
                         net (fo=44, routed)          1.887   324.267    UsrClkOut_O/OUT_FPGA_OBUF[3]_inst_i_3_n_0
    SLICE_X36Y116        LUT6 (Prop_lut6_I1_O)        0.105   324.372 r  UsrClkOut_O/CLK_cnt[0]_i_27/O
                         net (fo=1, routed)           2.135   326.507    UsrClkOut_O/CLK_cnt[0]_i_27_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.329   326.836 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000   326.836    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   326.934 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000   326.934    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   327.032 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          3.221   330.253    UsrClkOut_O/load
    SLICE_X37Y115        LUT2 (Prop_lut2_I1_O)        0.105   330.358 r  UsrClkOut_O/CLK_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000   330.358    UsrClkOut_O/CLK_cnt[0]_i_6_n_0
    SLICE_X37Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440   330.798 r  UsrClkOut_O/CLK_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.798    UsrClkOut_O/CLK_cnt_reg[0]_i_1_n_0
    SLICE_X37Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.896 r  UsrClkOut_O/CLK_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.896    UsrClkOut_O/CLK_cnt_reg[4]_i_1_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098   330.994 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000   330.994    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260   331.254 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000   331.254    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_4
    SLICE_X37Y118        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.249   336.497    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y118        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism              0.302   336.799    
                         clock uncertainty           -0.171   336.628    
    SLICE_X37Y118        FDCE (Setup_fdce_C_D)        0.059   336.687    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        336.687    
                         arrival time                        -331.254    
  -------------------------------------------------------------------
                         slack                                  5.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_usr_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.903ns  (logic 0.346ns (11.920%)  route 2.557ns (88.080%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT6=1)
  Clock Path Skew:        2.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.560    -0.326    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X36Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.185 r  UsrClkOut_O/out_sw_reg[2]/Q
                         net (fo=47, routed)          1.433     1.248    UsrClkOut_O/out_sw[2]
    SLICE_X36Y119        LUT6 (Prop_lut6_I2_O)        0.045     1.293 r  UsrClkOut_O/CLK_usr_i_8/O
                         net (fo=1, routed)           0.000     1.293    UsrClkOut_O/CLK_usr_i_8_n_0
    SLICE_X36Y119        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.408 f  UsrClkOut_O/CLK_usr_reg_i_2/CO[3]
                         net (fo=1, routed)           1.124     2.532    UsrClkOut_O/ltOp
    SLICE_X39Y117        LUT1 (Prop_lut1_I0_O)        0.045     2.577 r  UsrClkOut_O/CLK_usr_i_1/O
                         net (fo=1, routed)           0.000     2.577    UsrClkOut_O/CLK_usr_i_1_n_0
    SLICE_X39Y117        FDCE                                         r  UsrClkOut_O/CLK_usr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.827     1.722    UsrClkOut_O/AD9220_CLK
    SLICE_X39Y117        FDCE                                         r  UsrClkOut_O/CLK_usr_reg/C
                         clock pessimism              0.528     2.250    
                         clock uncertainty            0.171     2.421    
    SLICE_X39Y117        FDCE (Hold_fdce_C_D)         0.091     2.512    UsrClkOut_O/CLK_usr_reg
  -------------------------------------------------------------------
                         required time                         -2.512    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.933ns  (logic 0.489ns (16.673%)  route 2.444ns (83.327%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        2.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.560    -0.326    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X36Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.185 r  UsrClkOut_O/out_sw_reg[2]/Q
                         net (fo=47, routed)          1.528     1.343    UsrClkOut_O/out_sw[2]
    SLICE_X35Y116        LUT6 (Prop_lut6_I3_O)        0.045     1.388 r  UsrClkOut_O/CLK_cnt[0]_i_30/O
                         net (fo=1, routed)           0.000     1.388    UsrClkOut_O/CLK_cnt[0]_i_30_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.503 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.503    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.542 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.542    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.581 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          0.916     2.497    UsrClkOut_O/load
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.045     2.542 r  UsrClkOut_O/CLK_cnt[12]_i_4/O
                         net (fo=1, routed)           0.000     2.542    UsrClkOut_O/CLK_cnt[12]_i_4_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.607 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.607    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_6
    SLICE_X37Y118        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.827     1.722    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y118        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[13]/C
                         clock pessimism              0.528     2.250    
                         clock uncertainty            0.171     2.421    
    SLICE_X37Y118        FDCE (Hold_fdce_C_D)         0.105     2.526    UsrClkOut_O/CLK_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.607    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.954ns  (logic 0.494ns (16.724%)  route 2.460ns (83.276%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        2.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.560    -0.326    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X36Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.185 r  UsrClkOut_O/out_sw_reg[2]/Q
                         net (fo=47, routed)          1.528     1.343    UsrClkOut_O/out_sw[2]
    SLICE_X35Y116        LUT6 (Prop_lut6_I3_O)        0.045     1.388 r  UsrClkOut_O/CLK_cnt[0]_i_30/O
                         net (fo=1, routed)           0.000     1.388    UsrClkOut_O/CLK_cnt[0]_i_30_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.503 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.503    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.542 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.542    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.581 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          0.932     2.513    UsrClkOut_O/load
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.045     2.558 r  UsrClkOut_O/CLK_cnt[12]_i_5/O
                         net (fo=1, routed)           0.000     2.558    UsrClkOut_O/CLK_cnt[12]_i_5_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.628 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.628    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_7
    SLICE_X37Y118        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.827     1.722    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y118        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[12]/C
                         clock pessimism              0.528     2.250    
                         clock uncertainty            0.171     2.421    
    SLICE_X37Y118        FDCE (Hold_fdce_C_D)         0.105     2.526    UsrClkOut_O/CLK_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.490ns (16.500%)  route 2.480ns (83.500%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        2.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.560    -0.326    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X36Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.185 r  UsrClkOut_O/out_sw_reg[2]/Q
                         net (fo=47, routed)          1.528     1.343    UsrClkOut_O/out_sw[2]
    SLICE_X35Y116        LUT6 (Prop_lut6_I3_O)        0.045     1.388 r  UsrClkOut_O/CLK_cnt[0]_i_30/O
                         net (fo=1, routed)           0.000     1.388    UsrClkOut_O/CLK_cnt[0]_i_30_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.503 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.503    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.542 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.542    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.581 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          0.952     2.533    UsrClkOut_O/load
    SLICE_X37Y117        LUT2 (Prop_lut2_I1_O)        0.045     2.578 r  UsrClkOut_O/CLK_cnt[8]_i_3/O
                         net (fo=1, routed)           0.000     2.578    UsrClkOut_O/CLK_cnt[8]_i_3_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.644 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.644    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_5
    SLICE_X37Y117        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.828     1.723    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y117        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[10]/C
                         clock pessimism              0.528     2.251    
                         clock uncertainty            0.171     2.422    
    SLICE_X37Y117        FDCE (Hold_fdce_C_D)         0.105     2.527    UsrClkOut_O/CLK_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.527    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 0.487ns (16.399%)  route 2.483ns (83.601%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        2.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.560    -0.326    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X36Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.185 r  UsrClkOut_O/out_sw_reg[2]/Q
                         net (fo=47, routed)          1.528     1.343    UsrClkOut_O/out_sw[2]
    SLICE_X35Y116        LUT6 (Prop_lut6_I3_O)        0.045     1.388 r  UsrClkOut_O/CLK_cnt[0]_i_30/O
                         net (fo=1, routed)           0.000     1.388    UsrClkOut_O/CLK_cnt[0]_i_30_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.503 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.503    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.542 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.542    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.581 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          0.955     2.536    UsrClkOut_O/load
    SLICE_X37Y117        LUT2 (Prop_lut2_I1_O)        0.045     2.581 r  UsrClkOut_O/CLK_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000     2.581    UsrClkOut_O/CLK_cnt[8]_i_2_n_0
    SLICE_X37Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.644 r  UsrClkOut_O/CLK_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.644    UsrClkOut_O/CLK_cnt_reg[8]_i_1_n_4
    SLICE_X37Y117        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.828     1.723    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y117        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[11]/C
                         clock pessimism              0.528     2.251    
                         clock uncertainty            0.171     2.422    
    SLICE_X37Y117        FDCE (Hold_fdce_C_D)         0.105     2.527    UsrClkOut_O/CLK_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.527    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.490ns (16.419%)  route 2.494ns (83.581%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        2.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.560    -0.326    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X36Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.185 r  UsrClkOut_O/out_sw_reg[2]/Q
                         net (fo=47, routed)          1.528     1.343    UsrClkOut_O/out_sw[2]
    SLICE_X35Y116        LUT6 (Prop_lut6_I3_O)        0.045     1.388 r  UsrClkOut_O/CLK_cnt[0]_i_30/O
                         net (fo=1, routed)           0.000     1.388    UsrClkOut_O/CLK_cnt[0]_i_30_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.503 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.503    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.542 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.542    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.581 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          0.967     2.548    UsrClkOut_O/load
    SLICE_X37Y119        LUT2 (Prop_lut2_I1_O)        0.045     2.593 r  UsrClkOut_O/CLK_cnt[16]_i_3/O
                         net (fo=1, routed)           0.000     2.593    UsrClkOut_O/CLK_cnt[16]_i_3_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.659 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.659    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_5
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.826     1.721    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[18]/C
                         clock pessimism              0.528     2.249    
                         clock uncertainty            0.171     2.420    
    SLICE_X37Y119        FDCE (Hold_fdce_C_D)         0.105     2.525    UsrClkOut_O/CLK_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        2.984ns  (logic 0.487ns (16.319%)  route 2.497ns (83.681%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        2.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.560    -0.326    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X36Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.185 r  UsrClkOut_O/out_sw_reg[2]/Q
                         net (fo=47, routed)          1.528     1.343    UsrClkOut_O/out_sw[2]
    SLICE_X35Y116        LUT6 (Prop_lut6_I3_O)        0.045     1.388 r  UsrClkOut_O/CLK_cnt[0]_i_30/O
                         net (fo=1, routed)           0.000     1.388    UsrClkOut_O/CLK_cnt[0]_i_30_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.503 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.503    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.542 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.542    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.581 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          0.970     2.551    UsrClkOut_O/load
    SLICE_X37Y119        LUT2 (Prop_lut2_I1_O)        0.045     2.596 r  UsrClkOut_O/CLK_cnt[16]_i_2/O
                         net (fo=1, routed)           0.000     2.596    UsrClkOut_O/CLK_cnt[16]_i_2_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.659 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.659    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_4
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.826     1.721    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[19]/C
                         clock pessimism              0.528     2.249    
                         clock uncertainty            0.171     2.420    
    SLICE_X37Y119        FDCE (Hold_fdce_C_D)         0.105     2.525    UsrClkOut_O/CLK_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.659    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.576ns (19.074%)  route 2.444ns (80.926%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        2.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.560    -0.326    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X36Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.185 r  UsrClkOut_O/out_sw_reg[2]/Q
                         net (fo=47, routed)          1.528     1.343    UsrClkOut_O/out_sw[2]
    SLICE_X35Y116        LUT6 (Prop_lut6_I3_O)        0.045     1.388 r  UsrClkOut_O/CLK_cnt[0]_i_30/O
                         net (fo=1, routed)           0.000     1.388    UsrClkOut_O/CLK_cnt[0]_i_30_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.503 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.503    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.542 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.542    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.581 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          0.916     2.497    UsrClkOut_O/load
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.045     2.542 r  UsrClkOut_O/CLK_cnt[12]_i_4/O
                         net (fo=1, routed)           0.000     2.542    UsrClkOut_O/CLK_cnt[12]_i_4_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     2.694 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.694    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_5
    SLICE_X37Y118        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.827     1.722    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y118        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[14]/C
                         clock pessimism              0.528     2.250    
                         clock uncertainty            0.171     2.421    
    SLICE_X37Y118        FDCE (Hold_fdce_C_D)         0.105     2.526    UsrClkOut_O/CLK_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.694    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        3.040ns  (logic 0.596ns (19.606%)  route 2.444ns (80.394%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        2.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.560    -0.326    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X36Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.185 r  UsrClkOut_O/out_sw_reg[2]/Q
                         net (fo=47, routed)          1.528     1.343    UsrClkOut_O/out_sw[2]
    SLICE_X35Y116        LUT6 (Prop_lut6_I3_O)        0.045     1.388 r  UsrClkOut_O/CLK_cnt[0]_i_30/O
                         net (fo=1, routed)           0.000     1.388    UsrClkOut_O/CLK_cnt[0]_i_30_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.503 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.503    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.542 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.542    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.581 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          0.916     2.497    UsrClkOut_O/load
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.045     2.542 r  UsrClkOut_O/CLK_cnt[12]_i_4/O
                         net (fo=1, routed)           0.000     2.542    UsrClkOut_O/CLK_cnt[12]_i_4_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     2.714 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.714    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_4
    SLICE_X37Y118        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.827     1.722    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y118        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[15]/C
                         clock pessimism              0.528     2.250    
                         clock uncertainty            0.171     2.421    
    SLICE_X37Y118        FDCE (Hold_fdce_C_D)         0.105     2.526    UsrClkOut_O/CLK_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 UsrClkOut_O/out_sw_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            UsrClkOut_O/CLK_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.633ns (20.573%)  route 2.444ns (79.427%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        2.574ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.721ns
    Source Clock Delay      (SCD):    -0.326ns
    Clock Pessimism Removal (CPR):    -0.528ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.560    -0.326    UsrClkOut_O/SCK_DAC_OBUF
    SLICE_X36Y114        FDCE                                         r  UsrClkOut_O/out_sw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.185 r  UsrClkOut_O/out_sw_reg[2]/Q
                         net (fo=47, routed)          1.528     1.343    UsrClkOut_O/out_sw[2]
    SLICE_X35Y116        LUT6 (Prop_lut6_I3_O)        0.045     1.388 r  UsrClkOut_O/CLK_cnt[0]_i_30/O
                         net (fo=1, routed)           0.000     1.388    UsrClkOut_O/CLK_cnt[0]_i_30_n_0
    SLICE_X35Y116        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.503 r  UsrClkOut_O/CLK_cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.503    UsrClkOut_O/CLK_cnt_reg[0]_i_17_n_0
    SLICE_X35Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.542 r  UsrClkOut_O/CLK_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.542    UsrClkOut_O/CLK_cnt_reg[0]_i_8_n_0
    SLICE_X35Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.581 f  UsrClkOut_O/CLK_cnt_reg[0]_i_7/CO[3]
                         net (fo=25, routed)          0.916     2.497    UsrClkOut_O/load
    SLICE_X37Y118        LUT2 (Prop_lut2_I1_O)        0.045     2.542 r  UsrClkOut_O/CLK_cnt[12]_i_4/O
                         net (fo=1, routed)           0.000     2.542    UsrClkOut_O/CLK_cnt[12]_i_4_n_0
    SLICE_X37Y118        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     2.697 r  UsrClkOut_O/CLK_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.697    UsrClkOut_O/CLK_cnt_reg[12]_i_1_n_0
    SLICE_X37Y119        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.751 r  UsrClkOut_O/CLK_cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.751    UsrClkOut_O/CLK_cnt_reg[16]_i_1_n_7
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.826     1.721    UsrClkOut_O/AD9220_CLK
    SLICE_X37Y119        FDCE                                         r  UsrClkOut_O/CLK_cnt_reg[16]/C
                         clock pessimism              0.528     2.249    
                         clock uncertainty            0.171     2.420    
    SLICE_X37Y119        FDCE (Hold_fdce_C_D)         0.105     2.525    UsrClkOut_O/CLK_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.751    
  -------------------------------------------------------------------
                         slack                                  0.226    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_6M
  To Clock:  CLK_3M

Setup :            0  Failing Endpoints,  Worst Slack      159.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             159.682ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_3M rise@333.333ns - CLK_6M rise@166.667ns)
  Data Path Delay:        8.837ns  (logic 0.643ns (7.276%)  route 8.194ns (92.724%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 335.171 - 333.333 ) 
    Source Clock Delay      (SCD):    0.183ns = ( 166.849 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   168.131 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   169.197    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   162.957 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   163.860    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   163.937 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   165.377    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   165.458 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.391   166.849    ADC_0/ADC_Core_LG1/CLK
    SLICE_X8Y55          FDCE                                         r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDCE (Prop_fdce_C_Q)         0.433   167.282 r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[3]/Q
                         net (fo=64, routed)          3.136   170.418    ADC_0/ADC_Core_LG1/out[3]
    SLICE_X2Y46          LUT3 (Prop_lut3_I1_O)        0.105   170.523 r  ADC_0/ADC_Core_LG1/BUFG_AD9220_CLK_OUT_i_3/O
                         net (fo=4, routed)           1.240   171.763    ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]_0
    SLICE_X17Y49         LUT5 (Prop_lut5_I1_O)        0.105   171.868 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           3.819   175.687    ClockManager_0/ADC_BUSY
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/I0
                         clock pessimism              0.373   335.544    
                         clock uncertainty           -0.051   335.493    
    BUFGCTRL_X0Y3        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.125   335.368    ClockManager_0/BUFG_AD9220_CLK_OUT
  -------------------------------------------------------------------
                         required time                        335.368    
                         arrival time                        -175.687    
  -------------------------------------------------------------------
                         slack                                159.682    

Slack (MET) :             162.646ns  (required time - arrival time)
  Source:                 ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            TriggerManager_0/DelayedAdcBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            166.667ns  (CLK_3M rise@333.333ns - CLK_6M rise@166.667ns)
  Data Path Delay:        7.297ns  (logic 0.643ns (8.811%)  route 6.654ns (91.189%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        3.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 336.517 - 333.333 ) 
    Source Clock Delay      (SCD):    0.183ns = ( 166.849 - 166.667 ) 
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Uncertainty:      0.051ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.074ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)   166.667   166.667 r  
    D18                                               0.000   166.667 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   166.667    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465   168.131 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065   169.197    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240   162.957 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903   163.860    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   163.937 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.441   165.377    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.081   165.458 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.391   166.849    ADC_0/ADC_Core_LG1/CLK
    SLICE_X8Y55          FDCE                                         r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDCE (Prop_fdce_C_Q)         0.433   167.282 r  ADC_0/ADC_Core_LG1/FSM_sequential_CurrentState_reg[3]/Q
                         net (fo=64, routed)          3.136   170.418    ADC_0/ADC_Core_LG1/out[3]
    SLICE_X2Y46          LUT3 (Prop_lut3_I1_O)        0.105   170.523 r  ADC_0/ADC_Core_LG1/BUFG_AD9220_CLK_OUT_i_3/O
                         net (fo=4, routed)           1.240   171.763    ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]_0
    SLICE_X17Y49         LUT5 (Prop_lut5_I1_O)        0.105   171.868 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           2.279   174.147    TriggerManager_0/BUSY
    SLICE_X40Y52         FDRE                                         r  TriggerManager_0/DelayedAdcBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)   333.333   333.333 r  
    D18                                               0.000   333.333 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000   333.333    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398   334.732 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004   335.735    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365   329.370 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858   330.228    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073   330.301 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           1.374   331.675    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.077   331.752 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         1.243   332.995    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.304   333.299 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.872   335.171    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077   335.248 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          1.269   336.517    TriggerManager_0/AD9220_CLK
    SLICE_X40Y52         FDRE                                         r  TriggerManager_0/DelayedAdcBusy_reg/C
                         clock pessimism              0.373   336.890    
                         clock uncertainty           -0.051   336.839    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)       -0.047   336.792    TriggerManager_0/DelayedAdcBusy_reg
  -------------------------------------------------------------------
                         required time                        336.792    
                         arrival time                        -174.147    
  -------------------------------------------------------------------
                         slack                                162.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            TriggerManager_0/DelayedAdcBusy_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.254ns (9.406%)  route 2.447ns (90.594%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        2.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.642    -0.243    ADC_0/ADC_Core_LG2/CLK
    SLICE_X10Y49         FDCE                                         r  ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.079 r  ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=62, routed)          0.817     0.737    ADC_0/ADC_Core_LG2/out[2]
    SLICE_X16Y45         LUT3 (Prop_lut3_I2_O)        0.045     0.782 r  ADC_0/ADC_Core_LG2/BUFG_AD9220_CLK_OUT_i_5/O
                         net (fo=4, routed)           0.530     1.313    ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]_2
    SLICE_X17Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.358 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           1.100     2.457    TriggerManager_0/BUSY
    SLICE_X40Y52         FDRE                                         r  TriggerManager_0/DelayedAdcBusy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.894 r  ClockManager_0/BUFG_AD9220_CLK/O
                         net (fo=33, routed)          0.839     1.733    TriggerManager_0/AD9220_CLK
    SLICE_X40Y52         FDRE                                         r  TriggerManager_0/DelayedAdcBusy_reg/C
                         clock pessimism              0.480     2.213    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.070     2.283    TriggerManager_0/DelayedAdcBusy_reg
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.457    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             1.743ns  (arrival time - required time)
  Source:                 ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_6M  {rise@0.000ns fall@83.333ns period=166.667ns})
  Destination:            ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by CLK_3M  {rise@0.000ns fall@166.667ns period=333.333ns})
  Path Group:             CLK_3M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_3M rise@0.000ns - CLK_6M rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.254ns (7.277%)  route 3.237ns (92.723%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        1.589ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    -0.243ns
    Clock Pessimism Removal (CPR):    -0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_6M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.642    -0.243    ADC_0/ADC_Core_LG2/CLK
    SLICE_X10Y49         FDCE                                         r  ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDCE (Prop_fdce_C_Q)         0.164    -0.079 r  ADC_0/ADC_Core_LG2/FSM_sequential_CurrentState_reg[2]/Q
                         net (fo=62, routed)          0.817     0.737    ADC_0/ADC_Core_LG2/out[2]
    SLICE_X16Y45         LUT3 (Prop_lut3_I2_O)        0.045     0.782 r  ADC_0/ADC_Core_LG2/BUFG_AD9220_CLK_OUT_i_5/O
                         net (fo=4, routed)           0.530     1.313    ADC_0/ADC_Core_HG1/FSM_sequential_CurrentState_reg[1]_2
    SLICE_X17Y49         LUT5 (Prop_lut5_I3_O)        0.045     1.358 r  ADC_0/ADC_Core_HG1/BUFG_AD9220_CLK_OUT_i_1/O
                         net (fo=2, routed)           1.890     3.247    ClockManager_0/ADC_BUSY
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/CE0
  -------------------------------------------------------------------    -------------------

                         (clock CLK_3M rise edge)     0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT1
                         net (fo=1, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_4
    BUFGCTRL_X0Y23       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_6M/O
                         net (fo=329, routed)         0.822    -0.544    ClockManager_0/I
    SLICE_X37Y122        FDCE (Prop_fdce_C_Q)         0.175    -0.369 r  ClockManager_0/Clk3M_reg/Q
                         net (fo=4, routed)           1.234     0.865    ClockManager_0/Clk3M
    BUFGCTRL_X0Y3        BUFGCTRL                                     r  ClockManager_0/BUFG_AD9220_CLK_OUT/I0
                         clock pessimism              0.480     1.345    
    BUFGCTRL_X0Y3        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159     1.504    ClockManager_0/BUFG_AD9220_CLK_OUT
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           3.247    
  -------------------------------------------------------------------
                         slack                                  1.743    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_0
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        0.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.605ns  (logic 0.379ns (14.550%)  route 2.226ns (85.450%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.838ns = ( 7.162 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.381ns = ( 3.619 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.534     3.619    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X24Y48         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.379     3.998 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           2.226     6.224    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg_n_0_[3]
    SLICE_X24Y49         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.415     7.162    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X24Y49         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.253     7.415    
                         clock uncertainty           -0.167     7.249    
    SLICE_X24Y49         FDRE (Setup_fdre_C_D)       -0.074     7.175    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[1].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                          7.175    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.155ns  (logic 0.433ns (20.094%)  route 1.722ns (79.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 6.995 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 3.442 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.357     3.442    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X58Y74         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.433     3.875 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.722     5.596    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0_n_0
    SLICE_X59Y75         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.248     6.995    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X59Y75         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/C
                         clock pessimism              0.253     7.248    
                         clock uncertainty           -0.167     7.081    
    SLICE_X59Y75         FDRE (Setup_fdre_C_D)       -0.059     7.022    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]
  -------------------------------------------------------------------
                         required time                          7.022    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.427ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.142ns  (logic 0.433ns (20.217%)  route 1.709ns (79.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.002ns = ( 6.998 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 3.442 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.357     3.442    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X60Y74         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.433     3.875 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.709     5.583    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0_n_0
    SLICE_X64Y75         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.251     6.998    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X64Y75         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/C
                         clock pessimism              0.253     7.251    
                         clock uncertainty           -0.167     7.084    
    SLICE_X64Y75         FDRE (Setup_fdre_C_D)       -0.074     7.010    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]
  -------------------------------------------------------------------
                         required time                          7.010    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  1.427    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.060ns  (logic 0.379ns (18.398%)  route 1.681ns (81.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 6.999 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.553ns = ( 3.447 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.362     3.447    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X45Y103        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDRE (Prop_fdre_C_Q)         0.379     3.826 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.681     5.507    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg_n_0_[3]
    SLICE_X45Y102        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.252     6.999    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X45Y102        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.253     7.252    
                         clock uncertainty           -0.167     7.086    
    SLICE_X45Y102        FDRE (Setup_fdre_C_D)       -0.032     7.054    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[20].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                          7.054    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.565ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.870ns  (logic 0.398ns (21.279%)  route 1.472ns (78.721%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 7.094 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.454ns = ( 3.546 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.461     3.546    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X2Y50          FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.398     3.944 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0/Q
                         net (fo=2, routed)           1.472     5.416    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[0]__0_n_0
    SLICE_X5Y55          FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.347     7.094    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X5Y55          FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]/C
                         clock pessimism              0.253     7.347    
                         clock uncertainty           -0.167     7.180    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)       -0.199     6.981    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[8].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[0]
  -------------------------------------------------------------------
                         required time                          6.981    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                  1.565    

Slack (MET) :             1.566ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        2.027ns  (logic 0.379ns (18.700%)  route 1.648ns (81.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.908ns = ( 7.092 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.458ns = ( 3.542 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.457     3.542    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X0Y87          FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.379     3.921 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.648     5.568    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg_n_0_[3]
    SLICE_X0Y86          FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.345     7.092    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X0Y86          FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.253     7.345    
                         clock uncertainty           -0.167     7.178    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)       -0.044     7.134    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[61].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                          7.134    
                         arrival time                          -5.568    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.921ns  (logic 0.348ns (18.117%)  route 1.573ns (81.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 7.009 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 3.458 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.373     3.458    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X57Y51         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y51         FDRE (Prop_fdre_C_Q)         0.348     3.806 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.573     5.378    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg_n_0_[3]
    SLICE_X56Y51         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.262     7.009    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X56Y51         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.253     7.262    
                         clock uncertainty           -0.167     7.095    
    SLICE_X56Y51         FDRE (Setup_fdre_C_D)       -0.138     6.957    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[29].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -5.378    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.992ns  (logic 0.433ns (21.741%)  route 1.559ns (78.259%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.934ns = ( 7.066 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.485ns = ( 3.515 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.430     3.515    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X74Y109        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y109        FDRE (Prop_fdre_C_Q)         0.433     3.948 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           1.559     5.507    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[2]__0_n_0
    SLICE_X73Y108        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.319     7.066    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X73Y108        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]/C
                         clock pessimism              0.253     7.319    
                         clock uncertainty           -0.167     7.153    
    SLICE_X73Y108        FDRE (Setup_fdre_C_D)       -0.044     7.109    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[2]
  -------------------------------------------------------------------
                         required time                          7.109    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.981ns  (logic 0.433ns (21.856%)  route 1.548ns (78.144%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 7.000 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.553ns = ( 3.447 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.362     3.447    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X38Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y106        FDRE (Prop_fdre_C_Q)         0.433     3.880 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           1.548     5.428    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[1]__0_n_0
    SLICE_X39Y105        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.253     7.000    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X39Y105        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]/C
                         clock pessimism              0.253     7.253    
                         clock uncertainty           -0.167     7.087    
    SLICE_X39Y105        FDRE (Setup_fdre_C_D)       -0.032     7.055    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[1]
  -------------------------------------------------------------------
                         required time                          7.055    
                         arrival time                          -5.428    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.638ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (CLK_125M rise@8.000ns - CLK_250M_0 rise@4.000ns)
  Data Path Delay:        1.948ns  (logic 0.379ns (19.460%)  route 1.569ns (80.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.925ns = ( 7.075 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.471ns = ( 3.529 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     5.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     6.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.240     0.290 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.714     2.004    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.081     2.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.444     3.529    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X83Y107        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y107        FDRE (Prop_fdre_C_Q)         0.379     3.908 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           1.569     5.477    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg_n_0_[3]
    SLICE_X81Y108        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.328     7.075    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X81Y108        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.253     7.328    
                         clock uncertainty           -0.167     7.162    
    SLICE_X81Y108        FDRE (Setup_fdre_C_D)       -0.047     7.115    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                          7.115    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                  1.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.141ns (22.980%)  route 0.473ns (77.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.564    -0.547    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X55Y53         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.473     0.066    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg_n_0_[3]
    SLICE_X53Y53         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.834    -0.786    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X53Y53         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/C
                         clock pessimism              0.565    -0.221    
                         clock uncertainty            0.167    -0.054    
    SLICE_X53Y53         FDRE (Hold_fdre_C_D)         0.063     0.009    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[22].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.009    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.141ns (22.823%)  route 0.477ns (77.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.638    -0.473    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X37Y47         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[2]/Q
                         net (fo=1, routed)           0.477     0.145    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg_n_0_[2]
    SLICE_X36Y47         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.912    -0.708    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X36Y47         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]/C
                         clock pessimism              0.565    -0.143    
                         clock uncertainty            0.167     0.024    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.061     0.085    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.145    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.141ns (21.767%)  route 0.507ns (78.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.567    -0.544    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X69Y57         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg[3]/Q
                         net (fo=2, routed)           0.507     0.104    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounterDecoder_0/Stage0_reg_n_0_[3]
    SLICE_X66Y57         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.839    -0.781    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounterDecoder_0/SCALER_CLK
    SLICE_X66Y57         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]/C
                         clock pessimism              0.565    -0.216    
                         clock uncertainty            0.167    -0.049    
    SLICE_X66Y57         FDRE (Hold_fdre_C_D)         0.089     0.040    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounterDecoder_0/SynchStage0_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.040    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.614%)  route 0.438ns (77.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.567    -0.544    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X48Y52         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.416 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/Q
                         net (fo=1, routed)           0.438     0.022    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg_n_0_[1]
    SLICE_X45Y52         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.839    -0.781    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X45Y52         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/C
                         clock pessimism              0.565    -0.216    
                         clock uncertainty            0.167    -0.049    
    SLICE_X45Y52         FDRE (Hold_fdre_C_D)         0.007    -0.042    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.141ns (22.690%)  route 0.480ns (77.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.572    -0.539    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X29Y95         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[0]/Q
                         net (fo=1, routed)           0.480     0.082    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg_n_0_[0]
    SLICE_X29Y96         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.842    -0.778    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X29Y96         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]/C
                         clock pessimism              0.565    -0.213    
                         clock uncertainty            0.167    -0.046    
    SLICE_X29Y96         FDRE (Hold_fdre_C_D)         0.061     0.015    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.015    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.141ns (22.595%)  route 0.483ns (77.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.572    -0.539    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X28Y96         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[1]/Q
                         net (fo=1, routed)           0.483     0.085    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg_n_0_[1]
    SLICE_X28Y97         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.843    -0.777    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X28Y97         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]/C
                         clock pessimism              0.565    -0.212    
                         clock uncertainty            0.167    -0.045    
    SLICE_X28Y97         FDRE (Hold_fdre_C_D)         0.061     0.016    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[33].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.164ns (25.936%)  route 0.468ns (74.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.477ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.634    -0.477    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X42Y44         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.313 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           0.468     0.156    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0_n_0
    SLICE_X40Y48         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.911    -0.709    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X40Y48         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/C
                         clock pessimism              0.565    -0.144    
                         clock uncertainty            0.167     0.023    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.063     0.086    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.164ns (26.329%)  route 0.459ns (73.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.566    -0.545    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X58Y56         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.164    -0.381 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0/Q
                         net (fo=2, routed)           0.459     0.078    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[2]__0_n_0
    SLICE_X57Y58         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.834    -0.786    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X57Y58         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]/C
                         clock pessimism              0.565    -0.221    
                         clock uncertainty            0.167    -0.054    
    SLICE_X57Y58         FDRE (Hold_fdre_C_D)         0.061     0.007    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.141ns (22.438%)  route 0.487ns (77.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.569    -0.542    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X45Y50         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg[3]/Q
                         net (fo=1, routed)           0.487     0.086    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage1_reg_n_0_[3]
    SLICE_X44Y50         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.839    -0.781    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X44Y50         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]/C
                         clock pessimism              0.565    -0.216    
                         clock uncertainty            0.167    -0.049    
    SLICE_X44Y50         FDRE (Hold_fdre_C_D)         0.059     0.010    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.086    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             CLK_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_250M_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.164ns (26.374%)  route 0.458ns (73.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.603    -0.508    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounterDecoder_0/TDC_SAMPLING_CLK
    SLICE_X2Y58          FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0/Q
                         net (fo=2, routed)           0.458     0.114    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounterDecoder_0/Stage0_reg[1]__0_n_0
    SLICE_X4Y69          FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.864    -0.756    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounterDecoder_0/SCALER_CLK
    SLICE_X4Y69          FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]/C
                         clock pessimism              0.565    -0.191    
                         clock uncertainty            0.167    -0.024    
    SLICE_X4Y69          FDRE (Hold_fdre_C_D)         0.061     0.037    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[56].MHTDC_Counter_Leading/FineCounterDecoder_0/SynchStage0_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_180
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.637ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.070ns  (logic 0.348ns (32.517%)  route 0.722ns (67.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 2.995 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( 1.438 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.353     1.438    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X55Y74         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.348     1.786 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.722     2.508    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X60Y74         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.248     2.995    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X60Y74         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.248    
                         clock uncertainty           -0.164     3.084    
    SLICE_X60Y74         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.191     2.893    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[41].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          2.893    
                         arrival time                          -2.508    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.439ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.147ns  (logic 0.379ns (33.035%)  route 0.768ns (66.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.906ns = ( 3.094 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.457ns = ( 1.543 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.458     1.543    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X7Y97          FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.379     1.922 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.768     2.690    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X6Y97          SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.347     3.094    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X6Y97          SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.347    
                         clock uncertainty           -0.164     3.183    
    SLICE_X6Y97          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.129    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[39].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.129    
                         arrival time                          -2.690    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.008ns  (logic 0.348ns (34.523%)  route 0.660ns (65.477%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 3.009 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 1.458 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.373     1.458    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X57Y54         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y54         FDRE (Prop_fdre_C_Q)         0.348     1.806 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.660     2.466    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X56Y56         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.262     3.009    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X56Y56         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.262    
                         clock uncertainty           -0.164     3.098    
    SLICE_X56Y56         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.191     2.907    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[25].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          2.907    
                         arrival time                          -2.466    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.112ns  (logic 0.379ns (34.088%)  route 0.733ns (65.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 3.156 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.383ns = ( 1.617 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.532     1.617    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X31Y48         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y48         FDRE (Prop_fdre_C_Q)         0.379     1.996 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.733     2.729    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X30Y39         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.409     3.156    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X30Y39         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.409    
                         clock uncertainty           -0.164     3.245    
    SLICE_X30Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.191    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.191    
                         arrival time                          -2.729    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.470ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.988ns  (logic 0.348ns (35.223%)  route 0.640ns (64.777%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 2.995 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( 1.438 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.353     1.438    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X55Y74         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.348     1.786 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.640     2.426    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X58Y74         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.248     2.995    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X58Y74         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.248    
                         clock uncertainty           -0.164     3.084    
    SLICE_X58Y74         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.188     2.896    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[42].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          2.896    
                         arrival time                          -2.426    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.896ns  (logic 0.348ns (38.818%)  route 0.548ns (61.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 3.156 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.387ns = ( 1.613 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.528     1.613    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X40Y46         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.348     1.961 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.548     2.509    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X38Y47         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.409     3.156    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X38Y47         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.409    
                         clock uncertainty           -0.164     3.245    
    SLICE_X38Y47         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.191     3.054    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[6].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.054    
                         arrival time                          -2.509    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.550ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.026ns  (logic 0.379ns (36.929%)  route 0.647ns (63.071%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 3.154 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.387ns = ( 1.613 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.528     1.613    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X40Y46         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.379     1.992 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.647     2.639    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X42Y44         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.407     3.154    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X42Y44         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.407    
                         clock uncertainty           -0.164     3.243    
    SLICE_X42Y44         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.189    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[30].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.189    
                         arrival time                          -2.639    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.898ns  (logic 0.348ns (38.760%)  route 0.550ns (61.240%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 2.995 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.562ns = ( 1.438 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.353     1.438    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X55Y74         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y74         FDRE (Prop_fdre_C_Q)         0.348     1.786 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.550     2.335    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X58Y75         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.248     2.995    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X58Y75         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.248    
                         clock uncertainty           -0.164     3.084    
    SLICE_X58Y75         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.189     2.895    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[47].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          2.895    
                         arrival time                          -2.335    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.019ns  (logic 0.379ns (37.201%)  route 0.640ns (62.799%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.904ns = ( 3.096 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.454ns = ( 1.546 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.461     1.546    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X3Y53          FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.379     1.925 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.640     2.564    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X2Y53          SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.349     3.096    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X2Y53          SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.349    
                         clock uncertainty           -0.164     3.185    
    SLICE_X2Y53          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.131    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[14].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.131    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        1.006ns  (logic 0.379ns (37.690%)  route 0.627ns (62.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.913ns = ( 3.087 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.465ns = ( 1.535 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     3.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     4.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.240    -1.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           1.714     0.004    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.081     0.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         1.450     1.535    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X89Y77         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y77         FDRE (Prop_fdre_C_Q)         0.379     1.914 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.627     2.540    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X88Y76         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.340     3.087    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X88Y76         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.253     3.340    
                         clock uncertainty           -0.164     3.176    
    SLICE_X88Y76         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054     3.122    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[33].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                          3.122    
                         arrival time                          -2.540    
  -------------------------------------------------------------------
                         slack                                  0.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.637ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.507ns = ( 1.493 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.662     0.863    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.604     1.493    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X1Y93          FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.098     1.731    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X2Y92          SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.876    -0.744    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X2Y92          SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.179    
                         clock uncertainty            0.164    -0.015    
    SLICE_X2Y92          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.094    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[58].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  1.637    

Slack (MET) :             1.638ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.743ns
    Source Clock Delay      (SCD):    -0.507ns = ( 1.493 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.662     0.863    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.604     1.493    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X1Y93          FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.099     1.733    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X2Y93          SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.877    -0.743    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X2Y93          SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.178    
                         clock uncertainty            0.164    -0.014    
    SLICE_X2Y93          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.095    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[63].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.638ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.516ns = ( 1.484 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.662     0.863    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.595     1.484    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X87Y73         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y73         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.098     1.722    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X88Y72         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.866    -0.754    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X88Y72         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.189    
                         clock uncertainty            0.164    -0.025    
    SLICE_X88Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.084    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[35].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.639ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns = ( 1.458 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.662     0.863    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.569     1.458    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X41Y98         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.099     1.698    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X38Y98         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.841    -0.779    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X38Y98         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.214    
                         clock uncertainty            0.164    -0.050    
    SLICE_X38Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.059    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[32].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.059    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.639ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.062%)  route 0.098ns (40.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.539ns = ( 1.461 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.662     0.863    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.572     1.461    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X33Y97         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.098     1.699    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X30Y96         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.842    -0.778    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X30Y96         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.213    
                         clock uncertainty            0.164    -0.049    
    SLICE_X30Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.060    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[36].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.060    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.640ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns = ( 1.457 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.662     0.863    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.568     1.457    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X69Y55         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y55         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.100     1.698    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X70Y55         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.840    -0.780    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X70Y55         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.215    
                         clock uncertainty            0.164    -0.051    
    SLICE_X70Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.058    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[51].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.058    
                         arrival time                           1.698    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns = ( 1.461 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.662     0.863    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.572     1.461    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/CLK_180
    SLICE_X33Y97         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.602 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.099     1.701    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X30Y97         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.843    -0.777    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X30Y97         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.212    
                         clock uncertainty            0.164    -0.048    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.061    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[35].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.061    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.509ns = ( 1.491 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.662     0.863    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.602     1.491    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X87Y101        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y101        FDRE (Prop_fdre_C_Q)         0.141     1.632 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.100     1.732    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X88Y101        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.873    -0.746    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X88Y101        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.181    
                         clock uncertainty            0.164    -0.017    
    SLICE_X88Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.092    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[12].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.092    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.553ns = ( 1.447 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.662     0.863    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.558     1.447    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X61Y110        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y110        FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.099     1.687    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X58Y110        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.829    -0.791    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X58Y110        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.226    
                         clock uncertainty            0.164    -0.062    
    SLICE_X58Y110        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.047    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[25].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  1.640    

Slack (MET) :             1.640ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_180  {rise@2.000ns fall@4.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_180 rise@2.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    -0.511ns = ( 1.489 - 2.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_180 rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     2.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     2.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.541     0.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT3
                         net (fo=1, routed)           0.662     0.863    ClockManager_0/MMCM_0/MMCM_0_n_8
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_180/O
                         net (fo=129, routed)         0.600     1.489    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/CLK_180
    SLICE_X83Y103        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y103        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[2]/Q
                         net (fo=1, routed)           0.100     1.730    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[2]
    SLICE_X84Y103        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.871    -0.748    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X84Y103        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2/CLK
                         clock pessimism              0.565    -0.183    
                         clock uncertainty            0.164    -0.019    
    SLICE_X84Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.090    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[13].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -0.090    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  1.640    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_270
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.952ns  (logic 0.379ns (9.591%)  route 3.573ns (90.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 3.016 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 2.465 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.380     2.465    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X69Y56         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y56         FDRE (Prop_fdre_C_Q)         0.379     2.844 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.573     6.416    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X69Y57         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.269     7.016    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X69Y57         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.269    
                         clock uncertainty           -0.164     7.105    
    SLICE_X69Y57         FDRE (Setup_fdre_C_D)       -0.059     7.046    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[49].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.046    
                         arrival time                          -6.416    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.935ns  (logic 0.379ns (9.631%)  route 3.556ns (90.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.997ns = ( 3.003 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.549ns = ( 2.451 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.366     2.451    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X32Y100        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.379     2.830 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.556     6.386    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X33Y100        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.256     7.003    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X33Y100        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.256    
                         clock uncertainty           -0.164     7.092    
    SLICE_X33Y100        FDRE (Setup_fdre_C_D)       -0.039     7.053    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[0].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.053    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.672ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.931ns  (logic 0.379ns (9.642%)  route 3.552ns (90.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 2.995 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 2.442 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.357     2.442    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X51Y104        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDRE (Prop_fdre_C_Q)         0.379     2.821 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.552     6.373    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X48Y104        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.248     6.995    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X48Y104        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.248    
                         clock uncertainty           -0.164     7.084    
    SLICE_X48Y104        FDRE (Setup_fdre_C_D)       -0.039     7.045    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[30].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.045    
                         arrival time                          -6.373    
  -------------------------------------------------------------------
                         slack                                  0.672    

Slack (MET) :             0.697ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.903ns  (logic 0.379ns (9.712%)  route 3.524ns (90.288%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 2.994 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.561ns = ( 2.439 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.354     2.439    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X61Y108        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y108        FDRE (Prop_fdre_C_Q)         0.379     2.818 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.524     6.342    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X63Y109        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.247     6.994    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X63Y109        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.247    
                         clock uncertainty           -0.164     7.083    
    SLICE_X63Y109        FDRE (Setup_fdre_C_D)       -0.044     7.039    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[8].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.039    
                         arrival time                          -6.342    
  -------------------------------------------------------------------
                         slack                                  0.697    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.847ns  (logic 0.379ns (9.851%)  route 3.468ns (90.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.984ns = ( 3.016 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.535ns = ( 2.465 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.380     2.465    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X43Y90         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.379     2.844 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.468     6.312    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X44Y90         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.269     7.016    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X44Y90         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.269    
                         clock uncertainty           -0.164     7.105    
    SLICE_X44Y90         FDRE (Setup_fdre_C_D)       -0.059     7.046    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[16].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.046    
                         arrival time                          -6.312    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.842ns  (logic 0.379ns (9.865%)  route 3.463ns (90.135%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.008ns = ( 2.992 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.557ns = ( 2.443 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.358     2.443    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X48Y109        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y109        FDRE (Prop_fdre_C_Q)         0.379     2.822 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.463     6.285    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X51Y109        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.245     6.992    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X51Y109        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.245    
                         clock uncertainty           -0.164     7.081    
    SLICE_X51Y109        FDRE (Setup_fdre_C_D)       -0.032     7.049    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[15].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.049    
                         arrival time                          -6.285    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.631ns  (logic 0.379ns (10.439%)  route 3.252ns (89.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 3.007 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.399ns = ( 2.601 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.516     2.601    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X53Y49         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.379     2.980 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.252     6.231    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X52Y50         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.260     7.007    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X52Y50         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.260    
                         clock uncertainty           -0.164     7.096    
    SLICE_X52Y50         FDRE (Setup_fdre_C_D)       -0.073     7.023    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[17].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.023    
                         arrival time                          -6.231    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.785ns  (logic 0.379ns (10.012%)  route 3.406ns (89.988%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 3.000 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 2.448 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.363     2.448    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X37Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.379     2.827 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.406     6.233    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X39Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.253     7.000    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X39Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.253    
                         clock uncertainty           -0.164     7.089    
    SLICE_X39Y106        FDRE (Setup_fdre_C_D)       -0.044     7.045    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[4].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.045    
                         arrival time                          -6.233    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.765ns  (logic 0.379ns (10.067%)  route 3.386ns (89.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 3.000 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 2.448 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.363     2.448    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X39Y103        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y103        FDRE (Prop_fdre_C_Q)         0.379     2.827 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.386     6.213    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X40Y102        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.253     7.000    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X40Y102        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.253    
                         clock uncertainty           -0.164     7.089    
    SLICE_X40Y102        FDRE (Setup_fdre_C_D)       -0.059     7.030    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[17].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -6.213    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.818ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_250M_0 rise@8.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        3.799ns  (logic 0.379ns (9.976%)  route 3.420ns (90.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 3.000 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.552ns = ( 2.448 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     4.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     5.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -6.240    -0.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           1.714     1.004    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.081     1.085 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         1.363     2.448    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X37Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDRE (Prop_fdre_C_Q)         0.379     2.827 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           3.420     6.247    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X39Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.253     7.000    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X39Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.253     7.253    
                         clock uncertainty           -0.164     7.089    
    SLICE_X39Y106        FDRE (Setup_fdre_C_D)       -0.024     7.065    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.065    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  0.818    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.625ns  (logic 0.141ns (8.677%)  route 1.484ns (91.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.477ns = ( 2.523 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.662     1.863    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.634     2.523    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X45Y45         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     2.664 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.484     4.148    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X45Y46         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.909     3.289    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X45Y46         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.854    
                         clock uncertainty            0.164     4.018    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.061     4.079    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[4].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.079    
                         arrival time                           4.148    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.628ns  (logic 0.141ns (8.662%)  route 1.487ns (91.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.477ns = ( 2.523 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.662     1.863    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.634     2.523    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X45Y45         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y45         FDRE (Prop_fdre_C_Q)         0.141     2.664 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.487     4.151    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X45Y46         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.909     3.289    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X45Y46         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.854    
                         clock uncertainty            0.164     4.018    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.060     4.078    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[5].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.078    
                         arrival time                           4.151    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.667ns  (logic 0.141ns (8.457%)  route 1.526ns (91.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.543ns = ( 2.457 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.662     1.863    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.568     2.457    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X41Y94         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141     2.598 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.526     4.124    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X41Y93         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.840     3.220    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X41Y93         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.785    
                         clock uncertainty            0.164     3.949    
    SLICE_X41Y93         FDRE (Hold_fdre_C_D)         0.078     4.027    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.027    
                         arrival time                           4.124    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.669ns  (logic 0.141ns (8.447%)  route 1.528ns (91.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.749ns
    Source Clock Delay      (SCD):    -0.511ns = ( 2.489 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.662     1.863    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.600     2.489    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X83Y106        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y106        FDRE (Prop_fdre_C_Q)         0.141     2.630 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.528     4.158    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X83Y107        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.871     3.251    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X83Y107        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.816    
                         clock uncertainty            0.164     3.980    
    SLICE_X83Y107        FDRE (Hold_fdre_C_D)         0.075     4.055    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[29].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.055    
                         arrival time                           4.158    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.643ns  (logic 0.141ns (8.583%)  route 1.502ns (91.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.543ns = ( 2.457 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.662     1.863    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.568     2.457    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/CLK_270
    SLICE_X64Y56         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y56         FDRE (Prop_fdre_C_Q)         0.141     2.598 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.502     4.100    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X67Y57         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.839     3.219    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X67Y57         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.784    
                         clock uncertainty            0.164     3.948    
    SLICE_X67Y57         FDRE (Hold_fdre_C_D)         0.047     3.995    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[48].MHTDC_Counter_Trailing/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.995    
                         arrival time                           4.100    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.676ns  (logic 0.141ns (8.413%)  route 1.535ns (91.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.478ns = ( 2.522 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.662     1.863    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.633     2.522    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X48Y48         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     2.663 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.535     4.198    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X49Y48         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.908     3.288    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X49Y48         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.853    
                         clock uncertainty            0.164     4.017    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.076     4.093    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[31].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.093    
                         arrival time                           4.198    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.670ns  (logic 0.141ns (8.441%)  route 1.529ns (91.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns = ( 2.465 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.662     1.863    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.576     2.465    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X13Y98         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     2.606 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.529     4.135    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X15Y97         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.847     3.227    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X15Y97         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.792    
                         clock uncertainty            0.164     3.956    
    SLICE_X15Y97         FDRE (Hold_fdre_C_D)         0.072     4.028    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.028    
                         arrival time                           4.135    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.645ns  (logic 0.141ns (8.569%)  route 1.504ns (91.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.784ns
    Source Clock Delay      (SCD):    -0.546ns = ( 2.454 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.662     1.863    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.565     2.454    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X55Y51         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y51         FDRE (Prop_fdre_C_Q)         0.141     2.595 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.504     4.099    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X57Y51         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.836     3.216    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X57Y51         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.781    
                         clock uncertainty            0.164     3.945    
    SLICE_X57Y51         FDRE (Hold_fdre_C_D)         0.047     3.992    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[18].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.992    
                         arrival time                           4.099    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.669ns  (logic 0.141ns (8.446%)  route 1.528ns (91.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns = ( 2.465 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.662     1.863    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.576     2.465    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X13Y98         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     2.606 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.528     4.134    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X15Y97         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.847     3.227    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X15Y97         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.792    
                         clock uncertainty            0.164     3.956    
    SLICE_X15Y97         FDRE (Hold_fdre_C_D)         0.071     4.027    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.027    
                         arrival time                           4.134    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_270  {rise@3.000ns fall@5.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            1.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_270 rise@3.000ns)
  Data Path Delay:        1.650ns  (logic 0.141ns (8.544%)  route 1.509ns (91.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.541ns = ( 2.459 - 3.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_270 rise edge)
                                                      3.000     3.000 r  
    D18                                               0.000     3.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     3.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     3.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     3.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.541     1.201 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT4
                         net (fo=1, routed)           0.662     1.863    ClockManager_0/MMCM_0/MMCM_0_n_10
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.889 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_270/O
                         net (fo=129, routed)         0.570     2.459    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/CLK_270
    SLICE_X9Y100         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.141     2.600 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[3]/Q
                         net (fo=1, routed)           1.509     4.109    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[3]
    SLICE_X10Y100        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     4.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     4.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334     1.636 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716     2.351    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     2.380 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.841     3.221    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X10Y100        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]/C
                         clock pessimism              0.565     3.786    
                         clock uncertainty            0.164     3.950    
    SLICE_X10Y100        FDRE (Hold_fdre_C_D)         0.052     4.002    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[34].MHTDC_Counter_Leading/FineCounter_0/Stage1_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.002    
                         arrival time                           4.109    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_250M_90
  To Clock:  CLK_250M_0

Setup :            0  Failing Endpoints,  Worst Slack        1.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.642ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.420ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.171ns  (logic 0.379ns (32.376%)  route 0.792ns (67.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.902ns = ( 3.098 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.454ns = ( 0.546 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.461     0.546    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X82Y61         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.379     0.925 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.792     1.716    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X88Y62         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.351     3.098    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X88Y62         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.351    
                         clock uncertainty           -0.164     3.187    
    SLICE_X88Y62         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.137    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[62].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.137    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                  1.420    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.105ns  (logic 0.379ns (34.299%)  route 0.726ns (65.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 3.156 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.383ns = ( 0.617 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.532     0.617    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X33Y49         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.379     0.996 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.726     1.722    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X30Y39         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.409     3.156    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X30Y39         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.409    
                         clock uncertainty           -0.164     3.245    
    SLICE_X30Y39         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.195    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[3].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.195    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.064ns  (logic 0.379ns (35.627%)  route 0.685ns (64.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 3.000 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 0.467 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.382     0.467    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X44Y95         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.379     0.846 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.685     1.530    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X38Y101        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.253     3.000    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X38Y101        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.253    
                         clock uncertainty           -0.164     3.089    
    SLICE_X38Y101        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.039    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[21].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.039    
                         arrival time                          -1.530    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.533ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.060ns  (logic 0.379ns (35.752%)  route 0.681ns (64.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.919ns = ( 3.081 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.473ns = ( 0.527 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.442     0.527    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X3Y74          FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y74          FDRE (Prop_fdre_C_Q)         0.379     0.906 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.681     1.587    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X2Y74          SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.334     3.081    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X2Y74          SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.334    
                         clock uncertainty           -0.164     3.170    
    SLICE_X2Y74          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.120    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[49].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.120    
                         arrival time                          -1.587    
  -------------------------------------------------------------------
                         slack                                  1.533    

Slack (MET) :             1.545ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.034ns  (logic 0.379ns (36.665%)  route 0.655ns (63.335%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 3.157 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.383ns = ( 0.617 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.532     0.617    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X33Y49         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.379     0.996 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.655     1.650    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X30Y40         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.410     3.157    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X30Y40         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.410    
                         clock uncertainty           -0.164     3.246    
    SLICE_X30Y40         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.196    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[7].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.196    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                  1.545    

Slack (MET) :             1.571ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        1.022ns  (logic 0.379ns (37.069%)  route 0.643ns (62.931%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 2.996 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.558ns = ( 0.442 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.357     0.442    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X59Y74         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y74         FDRE (Prop_fdre_C_Q)         0.379     0.821 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.643     1.464    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X60Y73         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.249     2.996    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X60Y73         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.249    
                         clock uncertainty           -0.164     3.085    
    SLICE_X60Y73         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.035    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[36].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.035    
                         arrival time                          -1.464    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.606ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.984ns  (logic 0.379ns (38.504%)  route 0.605ns (61.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.991ns = ( 3.009 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.542ns = ( 0.458 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.373     0.458    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X57Y52         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.379     0.837 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.605     1.442    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X56Y52         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.262     3.009    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X56Y52         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.262    
                         clock uncertainty           -0.164     3.098    
    SLICE_X56Y52         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.048    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[19].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.048    
                         arrival time                          -1.442    
  -------------------------------------------------------------------
                         slack                                  1.606    

Slack (MET) :             1.609ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.962ns  (logic 0.379ns (39.383%)  route 0.583ns (60.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 2.999 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 0.467 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.382     0.467    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X44Y95         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.379     0.846 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.583     1.429    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X42Y102        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.252     2.999    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X42Y102        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.252    
                         clock uncertainty           -0.164     3.088    
    SLICE_X42Y102        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.038    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[22].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.038    
                         arrival time                          -1.429    
  -------------------------------------------------------------------
                         slack                                  1.609    

Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.928ns  (logic 0.379ns (40.847%)  route 0.549ns (59.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 3.000 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.532ns = ( 0.468 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.383     0.468    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X40Y99         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.379     0.847 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.549     1.395    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X38Y100        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.253     3.000    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X38Y100        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.253    
                         clock uncertainty           -0.164     3.089    
    SLICE_X38Y100        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.039    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[42].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.039    
                         arrival time                          -1.395    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.646ns  (required time - arrival time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (CLK_250M_0 rise@4.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.925ns  (logic 0.379ns (40.963%)  route 0.546ns (59.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.001ns = ( 2.999 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.533ns = ( 0.467 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     2.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     3.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.240    -2.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           1.714    -0.996    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.081    -0.915 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         1.382     0.467    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X44Y95         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.379     0.846 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.546     1.392    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X42Y103        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      4.000     4.000 r  
    D18                                               0.000     4.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     4.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     5.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     6.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.365     0.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           1.633     1.670    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.077     1.747 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        1.252     2.999    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X42Y103        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.253     3.252    
                         clock uncertainty           -0.164     3.088    
    SLICE_X42Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.050     3.038    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[19].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                          3.038    
                         arrival time                          -1.392    
  -------------------------------------------------------------------
                         slack                                  1.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.477ns = ( 0.523 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.662    -0.137    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.634     0.523    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X41Y45         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     0.664 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.099     0.764    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X38Y45         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.910    -0.710    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X38Y45         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.145    
                         clock uncertainty            0.164     0.019    
    SLICE_X38Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.121    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[2].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.521ns = ( 0.479 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.662    -0.137    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.590     0.479    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X77Y109        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y109        FDRE (Prop_fdre_C_Q)         0.141     0.620 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.099     0.719    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X74Y109        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.863    -0.757    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X74Y109        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.192    
                         clock uncertainty            0.164    -0.028    
    SLICE_X74Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.074    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[11].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.719    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.646ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.888%)  route 0.098ns (41.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.540ns = ( 0.460 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.662    -0.137    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.571     0.460    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X37Y98         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     0.601 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.098     0.699    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X34Y98         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.842    -0.778    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X34Y98         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.213    
                         clock uncertainty            0.164    -0.049    
    SLICE_X34Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.053    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[41].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.699    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.545ns = ( 0.455 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.662    -0.137    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.566     0.455    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X61Y56         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     0.596 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.099     0.695    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X58Y56         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.837    -0.783    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X58Y56         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.218    
                         clock uncertainty            0.164    -0.054    
    SLICE_X58Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.048    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[26].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.630%)  route 0.099ns (41.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.507ns = ( 0.493 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.662    -0.137    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.604     0.493    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X82Y61         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y61         FDRE (Prop_fdre_C_Q)         0.141     0.634 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.099     0.733    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X84Y62         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.874    -0.746    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X84Y62         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.181    
                         clock uncertainty            0.164    -0.017    
    SLICE_X84Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.085    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[56].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.733    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.651ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.816%)  route 0.103ns (42.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.550ns = ( 0.450 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.662    -0.137    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.561     0.450    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X44Y107        FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     0.591 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.103     0.694    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X42Y107        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.831    -0.789    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X42Y107        SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.224    
                         clock uncertainty            0.164    -0.060    
    SLICE_X42Y107        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.042    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[9].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.042    
                         arrival time                           0.694    
  -------------------------------------------------------------------
                         slack                                  0.651    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.479ns = ( 0.521 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.662    -0.137    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.632     0.521    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X47Y46         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y46         FDRE (Prop_fdre_C_Q)         0.141     0.662 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.108     0.771    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X46Y45         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.907    -0.713    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X46Y45         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.148    
                         clock uncertainty            0.164     0.016    
    SLICE_X46Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.118    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[21].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.771    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.503ns = ( 0.497 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.662    -0.137    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.608     0.497    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X89Y98         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y98         FDRE (Prop_fdre_C_Q)         0.141     0.638 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.108     0.746    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X88Y97         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.880    -0.740    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X88Y97         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.175    
                         clock uncertainty            0.164    -0.011    
    SLICE_X88Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.091    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[28].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.091    
                         arrival time                           0.746    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.517ns = ( 0.483 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.662    -0.137    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.594     0.483    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/CLK_90
    SLICE_X3Y72          FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y72          FDRE (Prop_fdre_C_Q)         0.141     0.624 r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.108     0.732    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X2Y71          SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.865    -0.755    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X2Y71          SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.190    
                         clock uncertainty            0.164    -0.026    
    SLICE_X2Y71          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.076    MHTDC_0/MHTDC_Core_0/COUNTER_LEADING_GENERATE[48].MHTDC_Counter_Leading/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_250M_90  {rise@1.000ns fall@3.000ns period=4.000ns})
  Destination:            MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by CLK_250M_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             CLK_250M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.000ns  (CLK_250M_0 rise@0.000ns - CLK_250M_90 rise@1.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.514ns = ( 0.486 - 1.000 ) 
    Clock Pessimism Removal (CPR):    -0.565ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.054ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_250M_90 rise edge)
                                                      1.000     1.000 r  
    D18                                               0.000     1.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     1.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     1.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     1.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.541    -0.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT2
                         net (fo=1, routed)           0.662    -0.137    ClockManager_0/MMCM_0/MMCM_0_n_6
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    -0.111 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_90/O
                         net (fo=129, routed)         0.597     0.486    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/CLK_90
    SLICE_X75Y56         FDRE                                         r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y56         FDRE (Prop_fdre_C_Q)         0.141     0.627 r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg[1]/Q
                         net (fo=1, routed)           0.110     0.737    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/Stage0_reg_n_0_[1]
    SLICE_X74Y57         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_250M_0 rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT1
                         net (fo=1, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_4
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_250M_0/O
                         net (fo=1558, routed)        0.869    -0.751    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/TDC_SAMPLING_CLK
    SLICE_X74Y57         SRL16E                                       r  MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2/CLK
                         clock pessimism              0.565    -0.186    
                         clock uncertainty            0.164    -0.022    
    SLICE_X74Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.080    MHTDC_0/MHTDC_Core_0/COUNTER_TRAILING_GENERATE[50].MHTDC_Counter_Trailing/FineCounter_0/DelayedStage1_reg[1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.737    
  -------------------------------------------------------------------
                         slack                                  0.657    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_125M
  To Clock:  CLK_125M

Setup :            0  Failing Endpoints,  Worst Slack        2.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.472ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.589ns (12.117%)  route 4.272ns (87.883%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 7.144 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.534    -0.381    Scaler_0/SCALER_CLK
    SLICE_X25Y48         FDRE                                         r  Scaler_0/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.379    -0.002 f  Scaler_0/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=8, routed)           0.685     0.682    Scaler_0/CurrentState[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I0_O)        0.105     0.787 f  Scaler_0/q1_i_2/O
                         net (fo=3, routed)           0.351     1.139    ResetManager_0/out5
    SLICE_X22Y48         LUT2 (Prop_lut2_I1_O)        0.105     1.244 f  ResetManager_0/q1_i_1/O
                         net (fo=1104, routed)        3.236     4.480    Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X53Y43         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.397     7.144    Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X53Y43         FDCE                                         r  Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.352     7.496    
                         clock uncertainty           -0.047     7.449    
    SLICE_X53Y43         FDCE (Recov_fdce_C_CLR)     -0.331     7.118    Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.118    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.589ns (12.117%)  route 4.272ns (87.883%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 7.144 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.534    -0.381    Scaler_0/SCALER_CLK
    SLICE_X25Y48         FDRE                                         r  Scaler_0/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.379    -0.002 f  Scaler_0/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=8, routed)           0.685     0.682    Scaler_0/CurrentState[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I0_O)        0.105     0.787 f  Scaler_0/q1_i_2/O
                         net (fo=3, routed)           0.351     1.139    ResetManager_0/out5
    SLICE_X22Y48         LUT2 (Prop_lut2_I1_O)        0.105     1.244 f  ResetManager_0/q1_i_1/O
                         net (fo=1104, routed)        3.236     4.480    Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X53Y43         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.397     7.144    Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X53Y43         FDCE                                         r  Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.352     7.496    
                         clock uncertainty           -0.047     7.449    
    SLICE_X53Y43         FDCE (Recov_fdce_C_CLR)     -0.331     7.118    Scaler_0/SINGLE_SCALER_GENERATE[10].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          7.118    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[14].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.589ns (12.117%)  route 4.272ns (87.883%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 7.144 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.534    -0.381    Scaler_0/SCALER_CLK
    SLICE_X25Y48         FDRE                                         r  Scaler_0/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.379    -0.002 f  Scaler_0/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=8, routed)           0.685     0.682    Scaler_0/CurrentState[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I0_O)        0.105     0.787 f  Scaler_0/q1_i_2/O
                         net (fo=3, routed)           0.351     1.139    ResetManager_0/out5
    SLICE_X22Y48         LUT2 (Prop_lut2_I1_O)        0.105     1.244 f  ResetManager_0/q1_i_1/O
                         net (fo=1104, routed)        3.236     4.480    Scaler_0/SINGLE_SCALER_GENERATE[14].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X53Y43         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[14].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.397     7.144    Scaler_0/SINGLE_SCALER_GENERATE[14].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X53Y43         FDCE                                         r  Scaler_0/SINGLE_SCALER_GENERATE[14].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.352     7.496    
                         clock uncertainty           -0.047     7.449    
    SLICE_X53Y43         FDCE (Recov_fdce_C_CLR)     -0.331     7.118    Scaler_0/SINGLE_SCALER_GENERATE[14].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.118    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.638ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[14].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 0.589ns (12.117%)  route 4.272ns (87.883%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.856ns = ( 7.144 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.534    -0.381    Scaler_0/SCALER_CLK
    SLICE_X25Y48         FDRE                                         r  Scaler_0/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.379    -0.002 f  Scaler_0/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=8, routed)           0.685     0.682    Scaler_0/CurrentState[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I0_O)        0.105     0.787 f  Scaler_0/q1_i_2/O
                         net (fo=3, routed)           0.351     1.139    ResetManager_0/out5
    SLICE_X22Y48         LUT2 (Prop_lut2_I1_O)        0.105     1.244 f  ResetManager_0/q1_i_1/O
                         net (fo=1104, routed)        3.236     4.480    Scaler_0/SINGLE_SCALER_GENERATE[14].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X53Y43         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[14].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.397     7.144    Scaler_0/SINGLE_SCALER_GENERATE[14].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X53Y43         FDCE                                         r  Scaler_0/SINGLE_SCALER_GENERATE[14].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.352     7.496    
                         clock uncertainty           -0.047     7.449    
    SLICE_X53Y43         FDCE (Recov_fdce_C_CLR)     -0.331     7.118    Scaler_0/SINGLE_SCALER_GENERATE[14].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          7.118    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                  2.638    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 0.589ns (11.997%)  route 4.320ns (88.003%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 7.153 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.534    -0.381    Scaler_0/SCALER_CLK
    SLICE_X25Y48         FDRE                                         r  Scaler_0/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.379    -0.002 f  Scaler_0/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=8, routed)           0.685     0.682    Scaler_0/CurrentState[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I0_O)        0.105     0.787 f  Scaler_0/q1_i_2/O
                         net (fo=3, routed)           0.351     1.139    ResetManager_0/out5
    SLICE_X22Y48         LUT2 (Prop_lut2_I1_O)        0.105     1.244 f  ResetManager_0/q1_i_1/O
                         net (fo=1104, routed)        3.285     4.528    Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X49Y44         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.406     7.153    Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X49Y44         FDCE                                         r  Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.412     7.565    
                         clock uncertainty           -0.047     7.518    
    SLICE_X49Y44         FDCE (Recov_fdce_C_CLR)     -0.331     7.187    Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.187    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 0.589ns (11.997%)  route 4.320ns (88.003%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 7.153 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.534    -0.381    Scaler_0/SCALER_CLK
    SLICE_X25Y48         FDRE                                         r  Scaler_0/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.379    -0.002 f  Scaler_0/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=8, routed)           0.685     0.682    Scaler_0/CurrentState[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I0_O)        0.105     0.787 f  Scaler_0/q1_i_2/O
                         net (fo=3, routed)           0.351     1.139    ResetManager_0/out5
    SLICE_X22Y48         LUT2 (Prop_lut2_I1_O)        0.105     1.244 f  ResetManager_0/q1_i_1/O
                         net (fo=1104, routed)        3.285     4.528    Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X49Y44         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.406     7.153    Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X49Y44         FDCE                                         r  Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.412     7.565    
                         clock uncertainty           -0.047     7.518    
    SLICE_X49Y44         FDCE (Recov_fdce_C_CLR)     -0.331     7.187    Scaler_0/SINGLE_SCALER_GENERATE[15].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          7.187    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[8].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 0.589ns (11.997%)  route 4.320ns (88.003%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 7.153 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.534    -0.381    Scaler_0/SCALER_CLK
    SLICE_X25Y48         FDRE                                         r  Scaler_0/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.379    -0.002 f  Scaler_0/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=8, routed)           0.685     0.682    Scaler_0/CurrentState[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I0_O)        0.105     0.787 f  Scaler_0/q1_i_2/O
                         net (fo=3, routed)           0.351     1.139    ResetManager_0/out5
    SLICE_X22Y48         LUT2 (Prop_lut2_I1_O)        0.105     1.244 f  ResetManager_0/q1_i_1/O
                         net (fo=1104, routed)        3.285     4.528    Scaler_0/SINGLE_SCALER_GENERATE[8].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X49Y44         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[8].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.406     7.153    Scaler_0/SINGLE_SCALER_GENERATE[8].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X49Y44         FDCE                                         r  Scaler_0/SINGLE_SCALER_GENERATE[8].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.412     7.565    
                         clock uncertainty           -0.047     7.518    
    SLICE_X49Y44         FDCE (Recov_fdce_C_CLR)     -0.331     7.187    Scaler_0/SINGLE_SCALER_GENERATE[8].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.187    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[8].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 0.589ns (11.997%)  route 4.320ns (88.003%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns = ( 7.153 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.534    -0.381    Scaler_0/SCALER_CLK
    SLICE_X25Y48         FDRE                                         r  Scaler_0/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.379    -0.002 f  Scaler_0/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=8, routed)           0.685     0.682    Scaler_0/CurrentState[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I0_O)        0.105     0.787 f  Scaler_0/q1_i_2/O
                         net (fo=3, routed)           0.351     1.139    ResetManager_0/out5
    SLICE_X22Y48         LUT2 (Prop_lut2_I1_O)        0.105     1.244 f  ResetManager_0/q1_i_1/O
                         net (fo=1104, routed)        3.285     4.528    Scaler_0/SINGLE_SCALER_GENERATE[8].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X49Y44         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[8].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.406     7.153    Scaler_0/SINGLE_SCALER_GENERATE[8].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X49Y44         FDCE                                         r  Scaler_0/SINGLE_SCALER_GENERATE[8].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.412     7.565    
                         clock uncertainty           -0.047     7.518    
    SLICE_X49Y44         FDCE (Recov_fdce_C_CLR)     -0.331     7.187    Scaler_0/SINGLE_SCALER_GENERATE[8].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          7.187    
                         arrival time                          -4.528    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.895ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[13].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 0.589ns (12.601%)  route 4.085ns (87.399%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 7.154 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.534    -0.381    Scaler_0/SCALER_CLK
    SLICE_X25Y48         FDRE                                         r  Scaler_0/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.379    -0.002 f  Scaler_0/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=8, routed)           0.685     0.682    Scaler_0/CurrentState[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I0_O)        0.105     0.787 f  Scaler_0/q1_i_2/O
                         net (fo=3, routed)           0.351     1.139    ResetManager_0/out5
    SLICE_X22Y48         LUT2 (Prop_lut2_I1_O)        0.105     1.244 f  ResetManager_0/q1_i_1/O
                         net (fo=1104, routed)        3.049     4.293    Scaler_0/SINGLE_SCALER_GENERATE[13].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X45Y43         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[13].SingleScaler_0/EdgeDetector_0/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.407     7.154    Scaler_0/SINGLE_SCALER_GENERATE[13].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X45Y43         FDCE                                         r  Scaler_0/SINGLE_SCALER_GENERATE[13].SingleScaler_0/EdgeDetector_0/q1_reg/C
                         clock pessimism              0.412     7.566    
                         clock uncertainty           -0.047     7.519    
    SLICE_X45Y43         FDCE (Recov_fdce_C_CLR)     -0.331     7.188    Scaler_0/SINGLE_SCALER_GENERATE[13].SingleScaler_0/EdgeDetector_0/q1_reg
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -4.293    
  -------------------------------------------------------------------
                         slack                                  2.895    

Slack (MET) :             2.895ns  (required time - arrival time)
  Source:                 Scaler_0/FSM_sequential_CurrentState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Scaler_0/SINGLE_SCALER_GENERATE[13].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (CLK_125M rise@8.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        4.674ns  (logic 0.589ns (12.601%)  route 4.085ns (87.399%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.846ns = ( 7.154 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.381ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.047ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.061ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.534    -0.381    Scaler_0/SCALER_CLK
    SLICE_X25Y48         FDRE                                         r  Scaler_0/FSM_sequential_CurrentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.379    -0.002 f  Scaler_0/FSM_sequential_CurrentState_reg[0]/Q
                         net (fo=8, routed)           0.685     0.682    Scaler_0/CurrentState[0]
    SLICE_X25Y47         LUT3 (Prop_lut3_I0_O)        0.105     0.787 f  Scaler_0/q1_i_2/O
                         net (fo=3, routed)           0.351     1.139    ResetManager_0/out5
    SLICE_X22Y48         LUT2 (Prop_lut2_I1_O)        0.105     1.244 f  ResetManager_0/q1_i_1/O
                         net (fo=1104, routed)        3.049     4.293    Scaler_0/SINGLE_SCALER_GENERATE[13].SingleScaler_0/EdgeDetector_0/RESET0_out
    SLICE_X45Y43         FDCE                                         f  Scaler_0/SINGLE_SCALER_GENERATE[13].SingleScaler_0/EdgeDetector_0/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      8.000     8.000 r  
    D18                                               0.000     8.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     8.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     9.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    10.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.365     4.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           1.633     5.670    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.077     5.747 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       1.407     7.154    Scaler_0/SINGLE_SCALER_GENERATE[13].SingleScaler_0/EdgeDetector_0/SCALER_CLK
    SLICE_X45Y43         FDCE                                         r  Scaler_0/SINGLE_SCALER_GENERATE[13].SingleScaler_0/EdgeDetector_0/q2_reg/C
                         clock pessimism              0.412     7.566    
                         clock uncertainty           -0.047     7.519    
    SLICE_X45Y43         FDCE (Recov_fdce_C_CLR)     -0.331     7.188    Scaler_0/SINGLE_SCALER_GENERATE[13].SingleScaler_0/EdgeDetector_0/q2_reg
  -------------------------------------------------------------------
                         required time                          7.188    
                         arrival time                          -4.293    
  -------------------------------------------------------------------
                         slack                                  2.895    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.895%)  route 0.228ns (55.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.640    -0.471    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X13Y7          FDRE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.053    -0.276    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X12Y7          LUT2 (Prop_lut2_I1_O)        0.045    -0.231 f  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__4/O
                         net (fo=3, routed)           0.175    -0.056    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/Delayer_0_n_0
    SLICE_X12Y7          FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.915    -0.705    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/SCALER_CLK
    SLICE_X12Y7          FDPE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.247    -0.458    
    SLICE_X12Y7          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.529    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.226ns (50.019%)  route 0.226ns (49.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.712ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.632    -0.479    TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X41Y10         FDRE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y10         FDRE (Prop_fdre_C_Q)         0.128    -0.351 r  TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.084    -0.266    TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X41Y10         LUT2 (Prop_lut2_I1_O)        0.098    -0.168 f  TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__60/O
                         net (fo=3, routed)           0.142    -0.027    TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/Delayer_0_n_0
    SLICE_X40Y10         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.908    -0.712    TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/SCALER_CLK
    SLICE_X40Y10         FDPE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.246    -0.466    
    SLICE_X40Y10         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.561    TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.561    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.186ns (25.508%)  route 0.543ns (74.492%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.629    -0.482    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/SCALER_CLK
    SLICE_X57Y11         FDRE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.218    -0.122    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/DOUT
    SLICE_X57Y11         LUT2 (Prop_lut2_I1_O)        0.045    -0.077 f  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__49/O
                         net (fo=3, routed)           0.325     0.248    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/Delayer_0_n_0
    SLICE_X46Y13         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.902    -0.718    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/SCALER_CLK
    SLICE_X46Y13         FDPE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/trigger_s_reg_P/C
                         clock pessimism              0.500    -0.218    
    SLICE_X46Y13         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.289    TriggerWidth_0/WidthAdjuster_GENERATE[25].Width_Adjuster_0/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           0.248    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.543ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.341%)  route 0.299ns (61.659%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.636    -0.475    TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X31Y11         FDRE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.079    -0.254    TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X30Y11         LUT2 (Prop_lut2_I1_O)        0.045    -0.209 f  TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__12/O
                         net (fo=3, routed)           0.220     0.010    TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/Delayer_0_n_0
    SLICE_X29Y11         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.911    -0.709    TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/SCALER_CLK
    SLICE_X29Y11         FDPE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.271    -0.438    
    SLICE_X29Y11         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.533    TriggerWidth_0/WidthAdjuster_GENERATE[6].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                           0.010    
  -------------------------------------------------------------------
                         slack                                  0.543    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.226ns (45.177%)  route 0.274ns (54.823%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.637    -0.474    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X9Y15          FDRE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.128    -0.346 r  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.083    -0.262    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X9Y15          LUT2 (Prop_lut2_I1_O)        0.098    -0.164 f  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__18/O
                         net (fo=3, routed)           0.191     0.027    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/Delayer_0_n_0
    SLICE_X11Y15         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.910    -0.710    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/SCALER_CLK
    SLICE_X11Y15         FDPE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.271    -0.439    
    SLICE_X11Y15         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.534    TriggerWidth_0/WidthAdjuster_GENERATE[9].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.534    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.226ns (47.231%)  route 0.253ns (52.769%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.627    -0.484    TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/SCALER_CLK
    SLICE_X35Y27         FDRE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.356 r  TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.083    -0.272    TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/DOUT
    SLICE_X35Y27         LUT2 (Prop_lut2_I1_O)        0.098    -0.174 f  TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0/delay_reg[0]_i_1__34/O
                         net (fo=3, routed)           0.169    -0.005    TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/Delayer_0_n_0
    SLICE_X36Y27         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.898    -0.722    TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/SCALER_CLK
    SLICE_X36Y27         FDPE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/trigger_s_reg_P/C
                         clock pessimism              0.251    -0.471    
    SLICE_X36Y27         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.566    TriggerWidth_0/WidthAdjuster_GENERATE[17].Width_Adjuster_1/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.470%)  route 0.324ns (63.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.640    -0.471    TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/SCALER_CLK
    SLICE_X13Y7          FDRE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.138    -0.192    TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/DOUT
    SLICE_X13Y7          LUT2 (Prop_lut2_I1_O)        0.045    -0.147 f  TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__5/O
                         net (fo=3, routed)           0.186     0.039    TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/Delayer_0_n_0
    SLICE_X12Y9          FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.915    -0.705    TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/SCALER_CLK
    SLICE_X12Y9          FDPE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/trigger_s_reg_P/C
                         clock pessimism              0.250    -0.455    
    SLICE_X12Y9          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.526    TriggerWidth_0/WidthAdjuster_GENERATE[3].Width_Adjuster_0/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.186ns (35.039%)  route 0.345ns (64.961%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.632    -0.479    TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/SCALER_CLK
    SLICE_X45Y10         FDRE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.157    -0.180    TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/DOUT
    SLICE_X45Y10         LUT2 (Prop_lut2_I1_O)        0.045    -0.135 f  TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__59/O
                         net (fo=3, routed)           0.187     0.052    TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/Delayer_0_n_0
    SLICE_X46Y9          FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.906    -0.714    TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/SCALER_CLK
    SLICE_X46Y9          FDPE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/trigger_s_reg_P/C
                         clock pessimism              0.271    -0.443    
    SLICE_X46Y9          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.514    TriggerWidth_0/WidthAdjuster_GENERATE[30].Width_Adjuster_0/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.226ns (43.996%)  route 0.288ns (56.004%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.639    -0.472    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/SCALER_CLK
    SLICE_X18Y8          FDRE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y8          FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.242    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/DOUT
    SLICE_X18Y8          LUT2 (Prop_lut2_I1_O)        0.098    -0.144 f  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__3/O
                         net (fo=3, routed)           0.186     0.042    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/Delayer_0_n_0
    SLICE_X20Y8          FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.915    -0.705    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/SCALER_CLK
    SLICE_X20Y8          FDPE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/trigger_s_reg_P/C
                         clock pessimism              0.271    -0.434    
    SLICE_X20Y8          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.529    TriggerWidth_0/WidthAdjuster_GENERATE[2].Width_Adjuster_0/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                           0.042    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/trigger_s_reg_P/PRE
                            (removal check against rising-edge clock CLK_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_125M rise@0.000ns - CLK_125M rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.183ns (39.869%)  route 0.276ns (60.131%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.628    -0.483    TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/SCALER_CLK
    SLICE_X31Y28         FDRE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/Dff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/Dff_reg[1]/Q
                         net (fo=1, routed)           0.157    -0.184    TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/DOUT
    SLICE_X31Y28         LUT2 (Prop_lut2_I1_O)        0.042    -0.142 f  TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0/delay_reg[0]_i_1__35/O
                         net (fo=3, routed)           0.119    -0.024    TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/Delayer_0_n_0
    SLICE_X32Y28         FDPE                                         f  TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/trigger_s_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_125M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT5
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_11
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_125M/O
                         net (fo=25940, routed)       0.900    -0.720    TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/SCALER_CLK
    SLICE_X32Y28         FDPE                                         r  TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/trigger_s_reg_P/C
                         clock pessimism              0.251    -0.469    
    SLICE_X32Y28         FDPE (Remov_fdpe_C_PRE)     -0.162    -0.631    TriggerWidth_0/WidthAdjuster_GENERATE[18].Width_Adjuster_0/trigger_s_reg_P
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.607    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_25M
  To Clock:  CLK_25M

Setup :            0  Failing Endpoints,  Worst Slack       33.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.575ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_16/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 0.398ns (6.834%)  route 5.426ns (93.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.183ns = ( 39.817 - 40.000 ) 
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.510     0.302    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.398     0.700 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         5.426     6.126    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X69Y17         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_16/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    38.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.399    39.817    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X69Y17         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_16/C
                         clock pessimism              0.387    40.205    
                         clock uncertainty           -0.046    40.159    
    SLICE_X69Y17         FDCE (Recov_fdce_C_CLR)     -0.458    39.701    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_16
  -------------------------------------------------------------------
                         required time                         39.701    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                 33.575    

Slack (MET) :             33.575ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_17/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 0.398ns (6.834%)  route 5.426ns (93.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.183ns = ( 39.817 - 40.000 ) 
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.510     0.302    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.398     0.700 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         5.426     6.126    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X69Y17         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_17/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    38.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.399    39.817    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X69Y17         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_17/C
                         clock pessimism              0.387    40.205    
                         clock uncertainty           -0.046    40.159    
    SLICE_X69Y17         FDCE (Recov_fdce_C_CLR)     -0.458    39.701    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_17
  -------------------------------------------------------------------
                         required time                         39.701    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                 33.575    

Slack (MET) :             33.575ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_18/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 0.398ns (6.834%)  route 5.426ns (93.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.183ns = ( 39.817 - 40.000 ) 
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.510     0.302    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.398     0.700 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         5.426     6.126    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X69Y17         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_18/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    38.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.399    39.817    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X69Y17         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_18/C
                         clock pessimism              0.387    40.205    
                         clock uncertainty           -0.046    40.159    
    SLICE_X69Y17         FDCE (Recov_fdce_C_CLR)     -0.458    39.701    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_18
  -------------------------------------------------------------------
                         required time                         39.701    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                 33.575    

Slack (MET) :             33.575ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_19/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 0.398ns (6.834%)  route 5.426ns (93.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.183ns = ( 39.817 - 40.000 ) 
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.510     0.302    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.398     0.700 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         5.426     6.126    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X69Y17         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_19/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    38.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.399    39.817    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X69Y17         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_19/C
                         clock pessimism              0.387    40.205    
                         clock uncertainty           -0.046    40.159    
    SLICE_X69Y17         FDCE (Recov_fdce_C_CLR)     -0.458    39.701    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_19
  -------------------------------------------------------------------
                         required time                         39.701    
                         arrival time                          -6.126    
  -------------------------------------------------------------------
                         slack                                 33.575    

Slack (MET) :             33.891ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_0/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 0.398ns (7.126%)  route 5.187ns (92.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.179ns = ( 39.821 - 40.000 ) 
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.510     0.302    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.398     0.700 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         5.187     5.887    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X70Y12         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    38.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.403    39.821    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X70Y12         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_0/C
                         clock pessimism              0.387    40.209    
                         clock uncertainty           -0.046    40.163    
    SLICE_X70Y12         FDCE (Recov_fdce_C_CLR)     -0.385    39.778    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_0
  -------------------------------------------------------------------
                         required time                         39.778    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 33.891    

Slack (MET) :             33.891ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_4/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 0.398ns (7.126%)  route 5.187ns (92.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.179ns = ( 39.821 - 40.000 ) 
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.510     0.302    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.398     0.700 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         5.187     5.887    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X70Y12         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    38.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.403    39.821    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X70Y12         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_4/C
                         clock pessimism              0.387    40.209    
                         clock uncertainty           -0.046    40.163    
    SLICE_X70Y12         FDCE (Recov_fdce_C_CLR)     -0.385    39.778    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_4
  -------------------------------------------------------------------
                         required time                         39.778    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 33.891    

Slack (MET) :             33.891ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_5/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 0.398ns (7.126%)  route 5.187ns (92.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.179ns = ( 39.821 - 40.000 ) 
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.510     0.302    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.398     0.700 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         5.187     5.887    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X70Y12         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_5/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    38.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.403    39.821    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X70Y12         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_5/C
                         clock pessimism              0.387    40.209    
                         clock uncertainty           -0.046    40.163    
    SLICE_X70Y12         FDCE (Recov_fdce_C_CLR)     -0.385    39.778    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_5
  -------------------------------------------------------------------
                         required time                         39.778    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 33.891    

Slack (MET) :             33.891ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_6/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.585ns  (logic 0.398ns (7.126%)  route 5.187ns (92.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.179ns = ( 39.821 - 40.000 ) 
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.510     0.302    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.398     0.700 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         5.187     5.887    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X70Y12         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_6/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    38.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.403    39.821    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X70Y12         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_6/C
                         clock pessimism              0.387    40.209    
                         clock uncertainty           -0.046    40.163    
    SLICE_X70Y12         FDCE (Recov_fdce_C_CLR)     -0.385    39.778    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_6
  -------------------------------------------------------------------
                         required time                         39.778    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 33.891    

Slack (MET) :             34.204ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_1/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 0.398ns (7.657%)  route 4.800ns (92.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.181ns = ( 39.819 - 40.000 ) 
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.510     0.302    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.398     0.700 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         4.800     5.499    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X71Y14         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    38.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.401    39.819    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y14         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_1/C
                         clock pessimism              0.387    40.207    
                         clock uncertainty           -0.046    40.161    
    SLICE_X71Y14         FDCE (Recov_fdce_C_CLR)     -0.458    39.703    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_1
  -------------------------------------------------------------------
                         required time                         39.703    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                 34.204    

Slack (MET) :             34.204ns  (required time - arrival time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_2/CLR
                            (recovery check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (CLK_25M rise@40.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 0.398ns (7.657%)  route 4.800ns (92.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.181ns = ( 39.819 - 40.000 ) 
    Source Clock Delay      (SCD):    0.302ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.059ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.903    -2.807    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    -2.730 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.441    -1.289    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.081    -1.208 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.510     0.302    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.398     0.700 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         4.800     5.499    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X71Y14         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)   40.000    40.000 r  
    D18                                               0.000    40.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000    40.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398    41.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004    42.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.365    36.037 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.858    36.895    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.968 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           1.374    38.341    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.077    38.418 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        1.401    39.819    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X71Y14         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_2/C
                         clock pessimism              0.387    40.207    
                         clock uncertainty           -0.046    40.161    
    SLICE_X71Y14         FDCE (Recov_fdce_C_CLR)     -0.458    39.703    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/TCP/TCP_TXCNT/sendSn_2
  -------------------------------------------------------------------
                         required time                         39.703    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                 34.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsVal/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.285%)  route 0.186ns (55.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.263ns
    Clock Pessimism Removal (CPR):    -0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.622    -0.263    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.148    -0.115 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.186     0.071    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X52Y29         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsVal/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.893    -0.473    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X52Y29         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsVal/C
                         clock pessimism              0.472    -0.001    
    SLICE_X52Y29         FDCE (Remov_fdce_C_CLR)     -0.145    -0.146    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/fcsVal
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_0/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.285%)  route 0.186ns (55.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.263ns
    Clock Pessimism Removal (CPR):    -0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.622    -0.263    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.148    -0.115 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.186     0.071    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X52Y29         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.893    -0.473    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X52Y29         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_0/C
                         clock pessimism              0.472    -0.001    
    SLICE_X52Y29         FDCE (Remov_fdce_C_CLR)     -0.145    -0.146    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_0
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_1/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.285%)  route 0.186ns (55.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.263ns
    Clock Pessimism Removal (CPR):    -0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.622    -0.263    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.148    -0.115 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.186     0.071    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X52Y29         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.893    -0.473    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X52Y29         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_1/C
                         clock pessimism              0.472    -0.001    
    SLICE_X52Y29         FDCE (Remov_fdce_C_CLR)     -0.145    -0.146    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/ldPrslt_1
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/protect/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.285%)  route 0.186ns (55.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.263ns
    Clock Pessimism Removal (CPR):    -0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.622    -0.263    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.148    -0.115 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.186     0.071    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X52Y29         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/protect/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.893    -0.473    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X52Y29         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/protect/C
                         clock pessimism              0.472    -0.001    
    SLICE_X52Y29         FDCE (Remov_fdce_C_CLR)     -0.145    -0.146    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/protect
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/crcOk/PRE
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.285%)  route 0.186ns (55.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.473ns
    Source Clock Delay      (SCD):    -0.263ns
    Clock Pessimism Removal (CPR):    -0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.622    -0.263    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.148    -0.115 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.186     0.071    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X52Y29         FDPE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/crcOk/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.893    -0.473    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X52Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/crcOk/C
                         clock pessimism              0.472    -0.001    
    SLICE_X52Y29         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.149    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/crcOk
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                           0.071    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_PRE/irEcifRxSod/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.148ns (33.259%)  route 0.297ns (66.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    -0.263ns
    Clock Pessimism Removal (CPR):    -0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.622    -0.263    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.148    -0.115 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.297     0.182    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X55Y31         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_PRE/irEcifRxSod/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.895    -0.471    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X55Y31         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_PRE/irEcifRxSod/C
                         clock pessimism              0.472     0.001    
    SLICE_X55Y31         FDCE (Remov_fdce_C_CLR)     -0.145    -0.144    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_PRE/irEcifRxSod
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_PRE/udpExe/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.148ns (33.259%)  route 0.297ns (66.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.471ns
    Source Clock Delay      (SCD):    -0.263ns
    Clock Pessimism Removal (CPR):    -0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.622    -0.263    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.148    -0.115 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.297     0.182    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X55Y31         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_PRE/udpExe/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.895    -0.471    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X55Y31         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_PRE/udpExe/C
                         clock pessimism              0.472     0.001    
    SLICE_X55Y31         FDCE (Remov_fdce_C_CLR)     -0.145    -0.144    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP/UDP/UDP_PRE/udpExe
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3BData_0/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.148ns (30.511%)  route 0.337ns (69.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.263ns
    Clock Pessimism Removal (CPR):    -0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.622    -0.263    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.148    -0.115 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.337     0.222    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X61Y30         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3BData_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.897    -0.469    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X61Y30         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3BData_0/C
                         clock pessimism              0.472     0.003    
    SLICE_X61Y30         FDCE (Remov_fdce_C_CLR)     -0.145    -0.142    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3BData_0
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3BData_1/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.148ns (30.511%)  route 0.337ns (69.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.263ns
    Clock Pessimism Removal (CPR):    -0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.622    -0.263    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.148    -0.115 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.337     0.222    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X61Y30         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3BData_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.897    -0.469    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X61Y30         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3BData_1/C
                         clock pessimism              0.472     0.003    
    SLICE_X61Y30         FDCE (Remov_fdce_C_CLR)     -0.145    -0.142    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3BData_1
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
                            (rising edge-triggered cell FDPE clocked by CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3BData_2/CLR
                            (removal check against rising-edge clock CLK_25M  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_25M rise@0.000ns - CLK_25M rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.148ns (30.511%)  route 0.337ns (69.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.469ns
    Source Clock Delay      (SCD):    -0.263ns
    Clock Pessimism Removal (CPR):    -0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.343    -1.456    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    -1.406 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.495    -0.911    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026    -0.885 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.622    -0.263    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X50Y29         FDPE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDPE (Prop_fdpe_C_Q)         0.148    -0.115 f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq_1/Q
                         net (fo=920, routed)         0.337     0.222    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/BBT_SiTCP_RST/resetReq[1]
    SLICE_X61Y30         FDCE                                         f  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3BData_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_25M rise edge)    0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT0
                         net (fo=1, routed)           0.377    -1.987    ClockManager_0/MMCM_0/CLKIN1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053    -1.934 r  ClockManager_0/MMCM_0/MMCM_1/CLKOUT0
                         net (fo=3, routed)           0.540    -1.395    ClockManager_0/MMCM_0/MMCM_1_n_2
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029    -1.366 r  ClockManager_0/MMCM_0/BUFG_CLK_25M/O
                         net (fo=4876, routed)        0.897    -0.469    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/CLK
    SLICE_X61Y30         FDCE                                         r  WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3BData_2/C
                         clock pessimism              0.472     0.003    
    SLICE_X61Y30         FDCE (Remov_fdce_C_CLR)     -0.145    -0.142    WRAP_SiTCP_GMII_XC7A_32K_0/SiTCP/SiTCP_INT/SiTCP_INT_REG/regX3BData_2
  -------------------------------------------------------------------
                         required time                          0.142    
                         arrival time                           0.222    
  -------------------------------------------------------------------
                         slack                                  0.364    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_500M
  To Clock:  CLK_500M

Setup :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
                            (recovery check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.484ns (38.107%)  route 0.786ns (61.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 1.157 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.384    -0.531    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X37Y50         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.379    -0.152 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.485     0.332    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DOUT
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.105     0.437 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.301     0.739    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X37Y49         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.633    -0.330    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.410     1.157    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X37Y49         FDCE                                         r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
                         clock pessimism              0.345     1.502    
                         clock uncertainty           -0.043     1.459    
    SLICE_X37Y49         FDCE (Recov_fdce_C_CLR)     -0.331     1.128    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
                            (recovery check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.000ns  (CLK_500M rise@2.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        1.270ns  (logic 0.484ns (38.107%)  route 0.786ns (61.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 1.157 - 2.000 ) 
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.345ns
  Clock Uncertainty:      0.043ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.065     2.530    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.240    -3.710 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.714    -1.996    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.081    -1.915 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.384    -0.531    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/FAST_CLK
    SLICE_X37Y50         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDCE (Prop_fdce_C_Q)         0.379    -0.152 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DoubleFFSynchronizerFF2/Q
                         net (fo=3, routed)           0.485     0.332    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DOUT
    SLICE_X37Y49         LUT3 (Prop_lut3_I2_O)        0.105     0.437 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.301     0.739    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X37Y49         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      2.000     2.000 r  
    D18                                               0.000     2.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     2.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         1.398     3.398 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           1.004     4.402    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -6.365    -1.963 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           1.633    -0.330    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.077    -0.253 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          1.410     1.157    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X37Y49         FDCE                                         r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/C
                         clock pessimism              0.345     1.502    
                         clock uncertainty           -0.043     1.459    
    SLICE_X37Y49         FDCE (Recov_fdce_C_CLR)     -0.331     1.128    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                  0.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
                            (removal check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.791%)  route 0.320ns (63.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.571    -0.540    TriggerManager_0/SynchEdgeDetector_IsDaqMode/FAST_CLK
    SLICE_X35Y50         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/Q
                         net (fo=2, routed)           0.193    -0.206    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DelayedDin
    SLICE_X37Y49         LUT3 (Prop_lut3_I1_O)        0.045    -0.161 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.126    -0.035    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X37Y49         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.912    -0.708    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X37Y49         FDCE                                         r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg/C
                         clock pessimism              0.504    -0.204    
    SLICE_X37Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.296    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q1_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
                            (removal check against rising-edge clock CLK_500M  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_500M rise@0.000ns - CLK_500M rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.791%)  route 0.320ns (63.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.440     0.741    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.541    -1.799 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.662    -1.137    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026    -1.111 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.571    -0.540    TriggerManager_0/SynchEdgeDetector_IsDaqMode/FAST_CLK
    SLICE_X35Y50         FDCE                                         r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.399 r  TriggerManager_0/SynchEdgeDetector_IsDaqMode/DelayedDin_reg/Q
                         net (fo=2, routed)           0.193    -0.206    TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/DelayedDin
    SLICE_X37Y49         LUT3 (Prop_lut3_I1_O)        0.045    -0.161 f  TriggerManager_0/SynchEdgeDetector_IsDaqMode/Synchronizer_0/q1_i_1__3/O
                         net (fo=3, routed)           0.126    -0.035    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/RESET1_out
    SLICE_X37Y49         FDCE                                         f  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_500M rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  EXTCLK50M (IN)
                         net (fo=0)                   0.000     0.000    ClockManager_0/MMCM_0/EXTCLK50M
    D18                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  ClockManager_0/MMCM_0/IBUFG_EXT_CLK/O
                         net (fo=1, routed)           0.480     0.970    ClockManager_0/MMCM_0/IBUFG_EXT_CLK_n_0
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.334    -2.364 r  ClockManager_0/MMCM_0/MMCM_0/CLKOUT6
                         net (fo=2, routed)           0.716    -1.649    ClockManager_0/MMCM_0/MMCM_0_n_12
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029    -1.620 r  ClockManager_0/MMCM_0/BUFG_CLK_500M/O
                         net (fo=80, routed)          0.912    -0.708    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/FAST_CLK
    SLICE_X37Y49         FDCE                                         r  TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg/C
                         clock pessimism              0.504    -0.204    
    SLICE_X37Y49         FDCE (Remov_fdce_C_CLR)     -0.092    -0.296    TriggerManager_0/HoldExpander_0/EdgeDetector_HOLD/q2_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.262    





