#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Jan 17 22:14:34 2018
# Process ID: 32341
# Current directory: /home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.runs/design_1_xbar_0_synth_1
# Command line: vivado -log design_1_xbar_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xbar_0.tcl
# Log file: /home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.runs/design_1_xbar_0_synth_1/design_1_xbar_0.vds
# Journal file: /home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.runs/design_1_xbar_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_xbar_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:40 . Memory (MB): peak = 1404.805 ; gain = 90.996 ; free physical = 82048 ; free virtual = 91168
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_axi_crossbar' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_crossbar' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_si_transactor' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_addr_decoder' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_addr_decoder' (3#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_13_axic_srl_fifo' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_13_ndeep_srl' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (4#1) [/usr/local/packages/xilinx_2017/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50855]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_13_ndeep_srl' (5#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_13_axic_srl_fifo' (6#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_arbiter_resp' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_arbiter_resp' (7#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (8#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_si_transactor' (9#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_si_transactor__parameterized0' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (9#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_si_transactor__parameterized0' (9#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_splitter' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_splitter' (10#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_wdata_router' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_13_axic_reg_srl_fifo' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_13_ndeep_srl__parameterized0' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_13_ndeep_srl__parameterized0' (10#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_13_axic_reg_srl_fifo' (11#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_wdata_router' (12#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_13_axic_srl_fifo__parameterized0' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_13_axic_srl_fifo__parameterized0' (12#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_wdata_mux' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_wdata_mux' (13#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' (14#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized0' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized0' (14#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized1' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized1' (14#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized2' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized2' (14#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (15#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (16#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice' (17#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_13_axic_srl_fifo__parameterized1' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_13_ndeep_srl__parameterized1' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_13_ndeep_srl__parameterized1' (17#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_13_axic_srl_fifo__parameterized1' (17#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/74ae/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_wdata_mux__parameterized0' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_wdata_mux__parameterized0' (17#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_decerr_slave' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_decerr_slave' (18#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_15_addr_arbiter' [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_addr_arbiter' (19#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_crossbar' (20#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_15_axi_crossbar' (21#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ipshared/a1b8/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (22#1) [/home/ecelrc/students/agroszewski/arch18/vivado/zynq_design_1/zynq_design_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:01:11 . Memory (MB): peak = 1538.348 ; gain = 224.539 ; free physical = 81460 ; free virtual = 90581
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:30 ; elapsed = 00:01:11 . Memory (MB): peak = 1538.348 ; gain = 224.539 ; free physical = 81457 ; free virtual = 90578
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1869.066 ; gain = 0.008 ; free physical = 82556 ; free virtual = 91679
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:02:20 . Memory (MB): peak = 1869.066 ; gain = 555.258 ; free physical = 82451 ; free virtual = 91574
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:02:20 . Memory (MB): peak = 1869.066 ; gain = 555.258 ; free physical = 82450 ; free virtual = 91573
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:02:20 . Memory (MB): peak = 1869.066 ; gain = 555.258 ; free physical = 82445 ; free virtual = 91568
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:02:22 . Memory (MB): peak = 1869.066 ; gain = 555.258 ; free physical = 82502 ; free virtual = 91624
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:02:31 . Memory (MB): peak = 1869.066 ; gain = 555.258 ; free physical = 82334 ; free virtual = 91457
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:02:47 . Memory (MB): peak = 1869.066 ; gain = 555.258 ; free physical = 82805 ; free virtual = 91944
Finished Timing Optimization : Time (s): cpu = 00:01:23 ; elapsed = 00:02:52 . Memory (MB): peak = 1870.492 ; gain = 556.684 ; free physical = 82617 ; free virtual = 91795
Finished Technology Mapping : Time (s): cpu = 00:01:24 ; elapsed = 00:02:53 . Memory (MB): peak = 1886.508 ; gain = 572.699 ; free physical = 82617 ; free virtual = 91799
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:02:54 . Memory (MB): peak = 1886.512 ; gain = 572.703 ; free physical = 82515 ; free virtual = 91699
Finished Renaming Generated Instances : Time (s): cpu = 00:01:25 ; elapsed = 00:02:54 . Memory (MB): peak = 1886.512 ; gain = 572.703 ; free physical = 82512 ; free virtual = 91695
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:25 ; elapsed = 00:02:54 . Memory (MB): peak = 1886.512 ; gain = 572.703 ; free physical = 82493 ; free virtual = 91676
Finished Renaming Generated Ports : Time (s): cpu = 00:01:25 ; elapsed = 00:02:54 . Memory (MB): peak = 1886.512 ; gain = 572.703 ; free physical = 82493 ; free virtual = 91676
Finished Handling Custom Attributes : Time (s): cpu = 00:01:25 ; elapsed = 00:02:54 . Memory (MB): peak = 1886.512 ; gain = 572.703 ; free physical = 82490 ; free virtual = 91674
Finished Renaming Generated Nets : Time (s): cpu = 00:01:25 ; elapsed = 00:02:54 . Memory (MB): peak = 1886.512 ; gain = 572.703 ; free physical = 82490 ; free virtual = 91673

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    32|
|2     |LUT1    |    32|
|3     |LUT2    |    14|
|4     |LUT3    |   147|
|5     |LUT4    |    96|
|6     |LUT5    |   106|
|7     |LUT6    |   308|
|8     |SRLC32E |     2|
|9     |FDRE    |   793|
|10    |FDSE    |     6|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:25 ; elapsed = 00:02:54 . Memory (MB): peak = 1886.512 ; gain = 572.703 ; free physical = 82490 ; free virtual = 91673
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:02:57 . Memory (MB): peak = 1936.535 ; gain = 641.824 ; free physical = 83092 ; free virtual = 92277
