Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Dec  6 17:37:14 2018
| Host         : DESKTOP-1GJPS2Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.511        0.000                      0                   64        0.269        0.000                      0                   64        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.511        0.000                      0                   64        0.269        0.000                      0                   64        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.511ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.511ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.177ns  (logic 2.579ns (41.753%)  route 3.598ns (58.247%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    clock_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  y_reg[1]/Q
                         net (fo=16, routed)          1.360     7.037    y_reg_n_0_[1]
    SLICE_X59Y42         LUT5 (Prop_lut5_I1_O)        0.124     7.161 r  out[1]_i_3/O
                         net (fo=1, routed)           0.322     7.483    out[1]_i_3_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.887 r  out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.887    out_reg[1]_i_1_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.210 r  out_reg[9]_i_11/O[1]
                         net (fo=2, routed)           0.640     8.850    out_reg[9]_i_11_n_6
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.331     9.181 r  out[9]_i_5/O
                         net (fo=2, routed)           0.605     9.786    out[9]_i_5_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I3_O)        0.332    10.118 r  out[9]_i_9/O
                         net (fo=1, routed)           0.000    10.118    out[9]_i_9_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.665 r  out_reg[9]_i_1/O[2]
                         net (fo=2, routed)           0.671    11.336    out[8]
    SLICE_X60Y44         FDRE                                         r  out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.518    14.859    clock_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  out_reg[8]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y44         FDRE (Setup_fdre_C_D)       -0.237    14.847    out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -11.336    
  -------------------------------------------------------------------
                         slack                                  3.511    

Slack (MET) :             3.525ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 2.638ns (42.863%)  route 3.517ns (57.137%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    clock_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  y_reg[1]/Q
                         net (fo=16, routed)          1.360     7.037    y_reg_n_0_[1]
    SLICE_X59Y42         LUT5 (Prop_lut5_I1_O)        0.124     7.161 r  out[1]_i_3/O
                         net (fo=1, routed)           0.322     7.483    out[1]_i_3_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.887 r  out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.887    out_reg[1]_i_1_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.210 r  out_reg[9]_i_11/O[1]
                         net (fo=2, routed)           0.640     8.850    out_reg[9]_i_11_n_6
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.331     9.181 r  out[9]_i_5/O
                         net (fo=2, routed)           0.605     9.786    out[9]_i_5_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I3_O)        0.332    10.118 r  out[9]_i_9/O
                         net (fo=1, routed)           0.000    10.118    out[9]_i_9_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.724 r  out_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.590    11.314    out[9]
    SLICE_X60Y44         FDRE                                         r  out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.518    14.859    clock_IBUF_BUFG
    SLICE_X60Y44         FDRE                                         r  out_reg[9]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y44         FDRE (Setup_fdre_C_D)       -0.245    14.839    out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -11.314    
  -------------------------------------------------------------------
                         slack                                  3.525    

Slack (MET) :             3.684ns  (required time - arrival time)
  Source:                 y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 2.505ns (41.908%)  route 3.472ns (58.092%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    clock_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  y_reg[2]/Q
                         net (fo=16, routed)          1.210     6.887    y_reg_n_0_[2]
    SLICE_X62Y40         LUT4 (Prop_lut4_I1_O)        0.124     7.011 r  out[9]_i_33/O
                         net (fo=1, routed)           0.000     7.011    out[9]_i_33_n_0
    SLICE_X62Y40         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.591 r  out_reg[9]_i_12/O[2]
                         net (fo=2, routed)           1.101     8.692    out_reg[9]_i_12_n_5
    SLICE_X61Y42         LUT2 (Prop_lut2_I0_O)        0.332     9.024 r  out[5]_i_2/O
                         net (fo=2, routed)           0.422     9.446    out[5]_i_2_n_0
    SLICE_X61Y42         LUT4 (Prop_lut4_I3_O)        0.327     9.773 r  out[5]_i_5/O
                         net (fo=1, routed)           0.000     9.773    out[5]_i_5_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.174 r  out_reg[5]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.174    out_reg[5]_i_1_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.397 r  out_reg[9]_i_1/O[0]
                         net (fo=2, routed)           0.740    11.137    out[6]
    SLICE_X62Y43         FDRE                                         r  out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519    14.860    clock_IBUF_BUFG
    SLICE_X62Y43         FDRE                                         r  out_reg[6]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X62Y43         FDRE (Setup_fdre_C_D)       -0.278    14.821    out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                  3.684    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 2.839ns (45.448%)  route 3.408ns (54.552%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    clock_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  y_reg[3]/Q
                         net (fo=17, routed)          1.189     6.804    y_reg_n_0_[3]
    SLICE_X63Y41         LUT6 (Prop_lut6_I3_O)        0.124     6.928 r  out[13]_i_32/O
                         net (fo=2, routed)           0.657     7.585    out[13]_i_32_n_0
    SLICE_X62Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.709 r  out[13]_i_36/O
                         net (fo=1, routed)           0.000     7.709    out[13]_i_36_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.315 r  out_reg[13]_i_13/O[3]
                         net (fo=2, routed)           0.968     9.283    out_reg[13]_i_13_n_4
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.331     9.614 r  out[13]_i_5/O
                         net (fo=2, routed)           0.594    10.208    out[13]_i_5_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I3_O)        0.332    10.540 r  out[13]_i_9/O
                         net (fo=1, routed)           0.000    10.540    out[13]_i_9_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.072 r  out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.072    out_reg[13]_i_1_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.406 r  out_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000    11.406    out[15]
    SLICE_X61Y45         FDRE                                         r  out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.518    14.859    clock_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  out_reg[15]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y45         FDRE (Setup_fdre_C_D)        0.062    15.146    out_reg[15]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -11.406    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             3.742ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[8]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.990ns  (logic 2.579ns (43.058%)  route 3.411ns (56.942%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    clock_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  y_reg[1]/Q
                         net (fo=16, routed)          1.360     7.037    y_reg_n_0_[1]
    SLICE_X59Y42         LUT5 (Prop_lut5_I1_O)        0.124     7.161 r  out[1]_i_3/O
                         net (fo=1, routed)           0.322     7.483    out[1]_i_3_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.887 r  out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.887    out_reg[1]_i_1_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.210 r  out_reg[9]_i_11/O[1]
                         net (fo=2, routed)           0.640     8.850    out_reg[9]_i_11_n_6
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.331     9.181 r  out[9]_i_5/O
                         net (fo=2, routed)           0.605     9.786    out[9]_i_5_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I3_O)        0.332    10.118 r  out[9]_i_9/O
                         net (fo=1, routed)           0.000    10.118    out[9]_i_9_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.665 r  out_reg[9]_i_1/O[2]
                         net (fo=2, routed)           0.484    11.149    out[8]
    SLICE_X60Y40         FDRE                                         r  out_reg[8]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    14.857    clock_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  out_reg[8]_lopt_replica/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y40         FDRE (Setup_fdre_C_D)       -0.191    14.891    out_reg[8]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.891    
                         arrival time                         -11.149    
  -------------------------------------------------------------------
                         slack                                  3.742    

Slack (MET) :             3.795ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.885ns  (logic 2.456ns (41.735%)  route 3.429ns (58.265%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    clock_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  y_reg[1]/Q
                         net (fo=16, routed)          1.360     7.037    y_reg_n_0_[1]
    SLICE_X59Y42         LUT5 (Prop_lut5_I1_O)        0.124     7.161 r  out[1]_i_3/O
                         net (fo=1, routed)           0.322     7.483    out[1]_i_3_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.887 r  out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.887    out_reg[1]_i_1_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.210 r  out_reg[9]_i_11/O[1]
                         net (fo=2, routed)           0.640     8.850    out_reg[9]_i_11_n_6
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.331     9.181 r  out[9]_i_5/O
                         net (fo=2, routed)           0.605     9.786    out[9]_i_5_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I3_O)        0.332    10.118 r  out[9]_i_9/O
                         net (fo=1, routed)           0.000    10.118    out[9]_i_9_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.542 r  out_reg[9]_i_1/O[1]
                         net (fo=2, routed)           0.502    11.044    out[7]
    SLICE_X62Y43         FDRE                                         r  out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.519    14.860    clock_IBUF_BUFG
    SLICE_X62Y43         FDRE                                         r  out_reg[7]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X62Y43         FDRE (Setup_fdre_C_D)       -0.260    14.839    out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -11.044    
  -------------------------------------------------------------------
                         slack                                  3.795    

Slack (MET) :             3.844ns  (required time - arrival time)
  Source:                 y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.870ns  (logic 2.456ns (41.842%)  route 3.414ns (58.158%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    clock_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.677 r  y_reg[1]/Q
                         net (fo=16, routed)          1.360     7.037    y_reg_n_0_[1]
    SLICE_X59Y42         LUT5 (Prop_lut5_I1_O)        0.124     7.161 r  out[1]_i_3/O
                         net (fo=1, routed)           0.322     7.483    out[1]_i_3_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.887 r  out_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.887    out_reg[1]_i_1_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.210 r  out_reg[9]_i_11/O[1]
                         net (fo=2, routed)           0.640     8.850    out_reg[9]_i_11_n_6
    SLICE_X61Y42         LUT3 (Prop_lut3_I2_O)        0.331     9.181 r  out[9]_i_5/O
                         net (fo=2, routed)           0.605     9.786    out[9]_i_5_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I3_O)        0.332    10.118 r  out[9]_i_9/O
                         net (fo=1, routed)           0.000    10.118    out[9]_i_9_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.542 r  out_reg[9]_i_1/O[1]
                         net (fo=2, routed)           0.487    11.029    out[7]
    SLICE_X60Y40         FDRE                                         r  out_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516    14.857    clock_IBUF_BUFG
    SLICE_X60Y40         FDRE                                         r  out_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y40         FDRE (Setup_fdre_C_D)       -0.209    14.873    out_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -11.029    
  -------------------------------------------------------------------
                         slack                                  3.844    

Slack (MET) :             3.851ns  (required time - arrival time)
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 2.728ns (44.461%)  route 3.408ns (55.539%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    clock_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  y_reg[3]/Q
                         net (fo=17, routed)          1.189     6.804    y_reg_n_0_[3]
    SLICE_X63Y41         LUT6 (Prop_lut6_I3_O)        0.124     6.928 r  out[13]_i_32/O
                         net (fo=2, routed)           0.657     7.585    out[13]_i_32_n_0
    SLICE_X62Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.709 r  out[13]_i_36/O
                         net (fo=1, routed)           0.000     7.709    out[13]_i_36_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.315 r  out_reg[13]_i_13/O[3]
                         net (fo=2, routed)           0.968     9.283    out_reg[13]_i_13_n_4
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.331     9.614 r  out[13]_i_5/O
                         net (fo=2, routed)           0.594    10.208    out[13]_i_5_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I3_O)        0.332    10.540 r  out[13]_i_9/O
                         net (fo=1, routed)           0.000    10.540    out[13]_i_9_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.072 r  out_reg[13]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.072    out_reg[13]_i_1_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.295 r  out_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000    11.295    out[14]
    SLICE_X61Y45         FDRE                                         r  out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.518    14.859    clock_IBUF_BUFG
    SLICE_X61Y45         FDRE                                         r  out_reg[14]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y45         FDRE (Setup_fdre_C_D)        0.062    15.146    out_reg[14]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -11.295    
  -------------------------------------------------------------------
                         slack                                  3.851    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 2.644ns (44.029%)  route 3.361ns (55.971%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    clock_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  y_reg[3]/Q
                         net (fo=17, routed)          1.189     6.804    y_reg_n_0_[3]
    SLICE_X63Y41         LUT6 (Prop_lut6_I3_O)        0.124     6.928 r  out[13]_i_32/O
                         net (fo=2, routed)           0.657     7.585    out[13]_i_32_n_0
    SLICE_X62Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.709 r  out[13]_i_36/O
                         net (fo=1, routed)           0.000     7.709    out[13]_i_36_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.256 r  out_reg[13]_i_13/O[2]
                         net (fo=2, routed)           1.093     9.349    out_reg[13]_i_13_n_5
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.331     9.680 r  out[9]_i_2/O
                         net (fo=2, routed)           0.422    10.102    out[9]_i_2_n_0
    SLICE_X61Y43         LUT4 (Prop_lut4_I3_O)        0.327    10.429 r  out[9]_i_6/O
                         net (fo=1, routed)           0.000    10.429    out[9]_i_6_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.830 r  out_reg[9]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.830    out_reg[9]_i_1_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.164 r  out_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.164    out[11]
    SLICE_X61Y44         FDRE                                         r  out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.518    14.859    clock_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  out_reg[11]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y44         FDRE (Setup_fdre_C_D)        0.062    15.146    out_reg[11]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -11.164    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.987ns  (logic 2.579ns (43.079%)  route 3.408ns (56.921%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638     5.159    clock_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  y_reg[3]/Q
                         net (fo=17, routed)          1.189     6.804    y_reg_n_0_[3]
    SLICE_X63Y41         LUT6 (Prop_lut6_I3_O)        0.124     6.928 r  out[13]_i_32/O
                         net (fo=2, routed)           0.657     7.585    out[13]_i_32_n_0
    SLICE_X62Y41         LUT6 (Prop_lut6_I0_O)        0.124     7.709 r  out[13]_i_36/O
                         net (fo=1, routed)           0.000     7.709    out[13]_i_36_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     8.315 r  out_reg[13]_i_13/O[3]
                         net (fo=2, routed)           0.968     9.283    out_reg[13]_i_13_n_4
    SLICE_X61Y43         LUT3 (Prop_lut3_I1_O)        0.331     9.614 r  out[13]_i_5/O
                         net (fo=2, routed)           0.594    10.208    out[13]_i_5_n_0
    SLICE_X61Y44         LUT4 (Prop_lut4_I3_O)        0.332    10.540 r  out[13]_i_9/O
                         net (fo=1, routed)           0.000    10.540    out[13]_i_9_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    11.146 r  out_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.146    out[13]
    SLICE_X61Y44         FDRE                                         r  out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.518    14.859    clock_IBUF_BUFG
    SLICE_X61Y44         FDRE                                         r  out_reg[13]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y44         FDRE (Setup_fdre_C_D)        0.062    15.146    out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -11.146    
  -------------------------------------------------------------------
                         slack                                  4.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.275ns (68.252%)  route 0.128ns (31.748%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.476    clock_IBUF_BUFG
    SLICE_X60Y42         FDRE                                         r  out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  out_reg[1]/Q
                         net (fo=3, routed)           0.128     1.768    led_OBUF[1]
    SLICE_X60Y42         LUT5 (Prop_lut5_I4_O)        0.045     1.813 r  out[1]_i_6/O
                         net (fo=1, routed)           0.000     1.813    out[1]_i_6_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.879 r  out_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.879    out[1]
    SLICE_X60Y42         FDRE                                         r  out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.990    clock_IBUF_BUFG
    SLICE_X60Y42         FDRE                                         r  out_reg[1]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y42         FDRE (Hold_fdre_C_D)         0.134     1.610    out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.179%)  route 0.242ns (56.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  state_reg[0]/Q
                         net (fo=4, routed)           0.242     1.860    state_reg_n_0_[0]
    SLICE_X63Y40         LUT2 (Prop_lut2_I1_O)        0.043     1.903 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.903    state[1]
    SLICE_X63Y40         FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.865     1.992    clock_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  state_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.107     1.584    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.279ns (61.121%)  route 0.177ns (38.879%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.593     1.476    clock_IBUF_BUFG
    SLICE_X60Y42         FDRE                                         r  out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y42         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  out_reg[0]/Q
                         net (fo=3, routed)           0.177     1.818    led_OBUF[0]
    SLICE_X60Y42         LUT3 (Prop_lut3_I0_O)        0.045     1.863 r  out[1]_i_7/O
                         net (fo=1, routed)           0.000     1.863    out[1]_i_7_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.933 r  out_reg[1]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.933    out[0]
    SLICE_X60Y42         FDRE                                         r  out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.990    clock_IBUF_BUFG
    SLICE_X60Y42         FDRE                                         r  out_reg[0]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X60Y42         FDRE (Hold_fdre_C_D)         0.134     1.610    out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.444%)  route 0.242ns (56.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  state_reg[0]/Q
                         net (fo=4, routed)           0.242     1.860    state_reg_n_0_[0]
    SLICE_X63Y40         LUT3 (Prop_lut3_I1_O)        0.045     1.905 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.905    state[0]_i_1_n_0
    SLICE_X63Y40         FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.865     1.992    clock_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  state_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.092     1.569    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.226ns (45.194%)  route 0.274ns (54.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.128     1.605 f  state_reg[1]/Q
                         net (fo=4, routed)           0.132     1.737    state_reg_n_0_[1]
    SLICE_X64Y40         LUT3 (Prop_lut3_I2_O)        0.098     1.835 r  x[7]_i_1/O
                         net (fo=16, routed)          0.142     1.977    y
    SLICE_X61Y40         FDRE                                         r  x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.990    clock_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  x_reg[0]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X61Y40         FDRE (Hold_fdre_C_CE)       -0.039     1.473    x_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.226ns (45.194%)  route 0.274ns (54.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.128     1.605 f  state_reg[1]/Q
                         net (fo=4, routed)           0.132     1.737    state_reg_n_0_[1]
    SLICE_X64Y40         LUT3 (Prop_lut3_I2_O)        0.098     1.835 r  x[7]_i_1/O
                         net (fo=16, routed)          0.142     1.977    y
    SLICE_X61Y40         FDRE                                         r  x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.990    clock_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  x_reg[1]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X61Y40         FDRE (Hold_fdre_C_CE)       -0.039     1.473    x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.226ns (45.194%)  route 0.274ns (54.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.128     1.605 f  state_reg[1]/Q
                         net (fo=4, routed)           0.132     1.737    state_reg_n_0_[1]
    SLICE_X64Y40         LUT3 (Prop_lut3_I2_O)        0.098     1.835 r  x[7]_i_1/O
                         net (fo=16, routed)          0.142     1.977    y
    SLICE_X61Y40         FDRE                                         r  x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.990    clock_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  x_reg[2]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X61Y40         FDRE (Hold_fdre_C_CE)       -0.039     1.473    x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.226ns (45.194%)  route 0.274ns (54.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.128     1.605 f  state_reg[1]/Q
                         net (fo=4, routed)           0.132     1.737    state_reg_n_0_[1]
    SLICE_X64Y40         LUT3 (Prop_lut3_I2_O)        0.098     1.835 r  x[7]_i_1/O
                         net (fo=16, routed)          0.142     1.977    y
    SLICE_X61Y40         FDRE                                         r  x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.990    clock_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  x_reg[3]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X61Y40         FDRE (Hold_fdre_C_CE)       -0.039     1.473    x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.226ns (45.194%)  route 0.274ns (54.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.128     1.605 f  state_reg[1]/Q
                         net (fo=4, routed)           0.132     1.737    state_reg_n_0_[1]
    SLICE_X64Y40         LUT3 (Prop_lut3_I2_O)        0.098     1.835 r  x[7]_i_1/O
                         net (fo=16, routed)          0.142     1.977    y
    SLICE_X61Y40         FDRE                                         r  x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.990    clock_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  x_reg[4]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X61Y40         FDRE (Hold_fdre_C_CE)       -0.039     1.473    x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.226ns (45.194%)  route 0.274ns (54.806%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y40         FDRE (Prop_fdre_C_Q)         0.128     1.605 f  state_reg[1]/Q
                         net (fo=4, routed)           0.132     1.737    state_reg_n_0_[1]
    SLICE_X64Y40         LUT3 (Prop_lut3_I2_O)        0.098     1.835 r  x[7]_i_1/O
                         net (fo=16, routed)          0.142     1.977    y
    SLICE_X61Y40         FDRE                                         r  x_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.863     1.990    clock_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  x_reg[5]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X61Y40         FDRE (Hold_fdre_C_CE)       -0.039     1.473    x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.504    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y42   out_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y44   out_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y44   out_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y44   out_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y44   out_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   out_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y45   out_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y42   out_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y41   out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y42   out_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y42   out_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y41   out_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y40   out_reg[2]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y41   out_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y40   out_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y42   out_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y40   out_reg[4]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y42   out_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y40   out_reg[5]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   out_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   out_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   out_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y44   out_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   out_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y45   out_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   out_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y43   out_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y44   out_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y44   out_reg[9]/C



