<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="ConceptTopic" />
<meta name="DC.Title" content="Hierarchical Circuit Extraction Transcript" />
<meta name="abstract" content="The hierarchical circuit extraction run transcript has certain features unique to it that you should be aware of." />
<meta name="description" content="The hierarchical circuit extraction run transcript has certain features unique to it that you should be aware of." />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="ida1374dc1-e443-4f75-a493-eded4283ed37" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Hierarchical Circuit Extraction Transcript</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Hierarchical Circuit Extraction Transcript" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="ida1374dc1-e443-4f75-a493-eded4283ed37">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Hierarchical Circuit Extraction Transcript</h1>
<div class="body conbody ConceptBody"><div class="abstract ConceptAbstract"><span class="shortdesc">The hierarchical
circuit extraction run transcript has certain features unique to
it that you should be aware of.</span>
</div>
<p class="p">The section “<a class="xref fm:HeadingAndPage" href="Contain_TranscriptFeaturesBasedRunMode_id0d7529ad.html#id0d7529ad-27dc-4119-899a-598f18e3474c__Contain_TranscriptFeaturesBasedRunMode_id0d7529ad.xml#id0d7529ad-27dc-4119-899a-598f18e3474c" title="Calibre multithreaded run modes have specific transcript features. Some of these features are common among the various modes, while others differ.">Transcript Features Based Upon Run Mode</a>” shows various differences that
appear during the hierarchical database construction phase that
depend on hierarchical modes of operation such as MT, MTflex,
and hyperscaling.</p>
<p class="p">During the hierarchical database construction
phase, hcell performance cost is reported in the section entitled
HIGH‑COST HCELLS. The estimated performance impact of an hcell is measured
and rated from 0 to 100, with 100 representing the highest cost.
The following example shows how such a report might appear:</p>
<pre class="pre codeblock leveled"><code>HIGH-COST HCELLS 
    blk1 (EXPANDING DENSE OVERLAPS): 73.8 
    route2 (EXPANDING DENSE OVERLAPS): 70.8 
    blk2 (EXPANDING DENSE OVERLAPS): 51.2 
    seg (EXPANDING DENSE OVERLAPS): 25.7 </code></pre><p class="p">The report shows the names of the hcells, the
hierarchy-management optimization for which the cost is being estimated,
and the cost score. You can manage automatic expansion of such hcells through
the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Auto Expand Hcells', 'svrf_ur'); return false;">LVS Auto Expand Hcell</a> specification statement.</p>
<p class="p">After the initial three sections listed under <a class="xref fm:HeadingOnly" href="Contain_LvsTranscript_idf233b974.html#idf233b974-4ca6-4c16-a289-b055f688d106__Contain_LvsTranscript_idf233b974.xml#idf233b974-4ca6-4c16-a289-b055f688d106" title="The LVS transcript is similar in many respects to those written by all Calibre batch tools.">LVS Transcript</a>, the CALIBRE::HIERARCHICAL CIRCUIT
EXTRACTOR - EXECUTIVE MODULE section appears. This section shows
layer derivations. The statistics that appear in this section are
described under “<a class="xref fm:HeadingAndPage" href="Contain_LayoutDataInput_idfd4f037d.html#idfd4f037d-94ba-47e4-aa00-ff1cf7b7bdd5__Contain_LayoutDataInput_idfd4f037d.xml#idfd4f037d-94ba-47e4-aa00-ff1cf7b7bdd5" title="The “CALIBRE LAYOUT DATA INPUT MODULE” section of the transcript includes information about the layout system, magnification, and layout statistics. The discussion in this section assumes hierarchical run data.">Layout Data Input</a>”, “<a class="xref fm:HeadingAndPage" href="Concept_LayerStatisticsInHierarchicalProcessing_idc79a5714.html#idc79a5714-26c9-4739-91a1-6fe499a32355__Concept_LayerStatisticsInHierarchicalProcessing_idc79a5714.xml#idc79a5714-26c9-4739-91a1-6fe499a32355" title="Certain statistics in the run transcript are relevant to hierarchical processing of layers.">Layer Statistics in Hierarchical Processing</a>”, and “<a class="xref fm:HeadingAndPage" href="Concept_LvheapStatistics_id5966ae02.html#id5966ae02-5088-410b-b310-7ef5bf555fab__Concept_LvheapStatistics_id5966ae02.xml#id5966ae02-5088-410b-b310-7ef5bf555fab" title="The LVHEAP numbers, which appear with all derived layer and results layer statistics in the transcript, report approximate current memory usage for Calibre applications. These applications run completely in memory when layers are memory-based.">LVHEAP Statistics</a>”.</p>
<p class="p">Next, the CONNECTIVITY EXTRACTION module section
appears. Statistics are shown such as these:</p>
<pre class="pre codeblock leveled"><code>CONNECTIVITY EXTRACTION 
----------------------- 
NC = Net Count  IPC = Internal Pin Count 
CEC = Cell Edge Count  PEC = Promoted Edge Count 
LVHEAP = Geometry heap memory allocation. 
MALLOC = Total heap memory allocation. 
CELL nand 
     nand (NC=18 IPC=0 CEC=150 PEC=0 CFGC=63) 
     nand  CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 80/80/80
ELAPSED TIME = 2 </code></pre><p class="p">If the rule file specifies <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Isolate Shorts', 'svrf_ur'); return false;">LVS Isolate Shorts</a> YES, you will see something like the following in the
transcript:</p>
<pre class="pre codeblock leveled"><code>HIERARCHICAL SHORT ISOLATION started. 
HIERARCHICAL SHORT ISOLATION in cell TOPCELL started. 
  GLOBAL HEURISTICS: HCC=3 FCC=5(5) HGC=117 FGC=225 
  SHORT 0: HCC=3 FCC=5(5) HGC=40 FGC=79 PWR vdd (2/2)/3[1/3]/1/1/1
CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 80/80/80
ELAPSED TIME = 2 
HIERARCHICAL SHORT ISOLATION in cell TOPCELL completed.  CPU TIME = 0 
REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 80/80/80  ELAPSED TIME = 2 </code></pre><p class="p">Any shorts are written to the short isolation
database. They are reported later in the transcript after device
recognition.</p>
<p class="p">The beginning of device recognition is indicated
by this line:</p>
<pre class="pre codeblock leveled"><code>DEVICE RECOGNITION</code></pre><p class="p">After device recognition has occurred, any
circuit extraction errors are listed, such as this:</p>
<pre class="pre codeblock leveled"><code>Extraction Errors and Warnings for cell "TOPCELL" 
------------------------------------------------- 
WARNING:  Short circuit - Different names on one net: 
          Net Id:  5 
          (1)  name  "PWR"  at location  (-1.75,82.5)  on layer  10 "metal2"
         (2)  name  "vdd"  at location  (7,77)  on layer  10 "metal2" 
          The name "PWR" was assigned to the net. </code></pre><p class="p">The extraction of the SPICE netlist is indicated
by the following lines:</p>
<pre class="pre codeblock leveled"><code>HIERARCHICAL SPICE NETLISTER 
---------------------------- 
HIERARCHICAL SPICE NETLISTER completed.  CPU TIME = 0  REAL TIME = 0  LVHEAP = 3/5/67  MALLOC = 80/80/80 ELAPSED TIME = 2 </code></pre><p class="p">If the rule file specifies that ERC should
occur (see “<a class="xref fm:HeadingAndPage" href="MGCChap_ElectricalRuleChecks_id1f6d46d3.html#id1f6d46d3-45db-4a56-a732-39b20e779963__MGCChap_ElectricalRuleChecks_id1f6d46d3.xml#id1f6d46d3-45db-4a56-a732-39b20e779963" title="Electrical rule check (ERC) operations in Calibre perform geometric checks based upon connectivity. ERC checking can be accomplished in two ways: in an LVS circuit extraction run or using Calibre nmLVS Reconnaissance ERC.">Electrical Rule Checks</a>”), then you will see something
like this in the transcript:</p>
<pre class="pre codeblock leveled"><code>CALIBRE HIERARCHICAL ERC 
---------------------------- 

no_supply::&lt;1&gt; = PATHCHK !POWER &amp;&amp; !GROUND 

------------------------------------------ 

ERC PATHCHK initialization. 

ERC NET GRAPH initialization started. 

ERC NET GRAPH initialization completed CPU TIME = 0  REAL TIME = 0 
LVHEAP = 3/5/67  MALLOC = 80/80/80 
no_supply::&lt;1&gt; (HIER TYP=1 CFG=1 HGC=3 FGC=3 HEC=38 FEC=38 VHC=F VPC=F) 
CPU TIME = 0  REAL TIME = 0  LVHEAP = 2/5/67  OPS COMPLETE = 20 OF 20 
ELAPSED TIME = 2 </code></pre><p class="p">The end of the transcript appears as follows:</p>
<pre class="pre codeblock leveled"><code>--- CALIBRE::HIERARCHICAL CIRCUIT EXTRACTOR COMPLETED - Thu Jan 17 13:51:43 2013 
--- TOTAL CPU TIME = 0  REAL TIME = 1  LVHEAP = 2/5/67  MALLOC = 80/80/80 
ELAPSED TIME = 2 
--- PROCESSOR COUNT = 1 

--- SPICE NETLIST FILE = TOP.ext.sp 
--- CIRCUIT EXTRACTION REPORT FILE = lvs.report.compare.ext 
--- SHORT ISOLATION RESULTS DATABASE = lvs.report.compare.shorts 
--- PERSISTENT HIERARCHICAL DATABASE(PHDB) = svdb/TOPCELL.phdb 
--- QUERY DATABASE = svdb  TOP CELL = TOPCELL 
--- TOTAL RULECHECKS EXECUTED = 1 
--- TOTAL RESULTS GENERATED = 3 (3) 
--- ERC RESULTS DATABASE FILE = erc.db (ASCII) 
--- ERC SUMMARY REPORT FILE = erc.report.hier</code></pre><p class="p">This section shows the runtime statistics,
the <a class="xref fm:HeadingOnly" href="General_CircuitExtractionReport_id4143d65a.html#id4143d65a-aef4-4c02-9703-90430df279e2__General_CircuitExtractionReport_id4143d65a.xml#id4143d65a-aef4-4c02-9703-90430df279e2" title="The circuit extraction report is written during the circuit extraction phase. This report contains a summary of circuit extraction warnings and errors that appear in the transcript or in the extracted layout netlist.">Circuit Extraction Report</a>, and the filename of the extracted
SPICE netlist. It also shows the name of the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Mask SVDB Directory', 'svrf_ur'); return false;">Mask SVDB Directory</a> (if specified), the location of the short isolation
database (if specified), and the ERC results database and summary
report (if specified). See “<a class="xref fm:HeadingAndPage" href="Concept_ErcShortIsolationSoftchkResults_idad61b113.html#idad61b113-4999-4593-b994-cdfa0695ab94__Concept_ErcShortIsolationSoftchkResults_idad61b113.xml#idad61b113-4999-4593-b994-cdfa0695ab94" title="ERC, short isolation, and soft-connection checking are performed during circuit extraction when any of them are enabled.">ERC, Short Isolation, and Softchk Results</a>” for additional information.</p>
<p class="p">If the -hyper option is used, then statistics for the HDBs along
with aggregate values are reported like this:</p>
<pre class="pre codeblock"><code>--- CALIBRE::HIERARCHICAL CIRCUIT EXTRACTOR COMPLETED - Thu Mar  4 13:37:27 2021
--- TOTAL CPU TIME = 8  REAL TIME = 8  LVHEAP = 18/50/67  SHARED = 0/32  
MALLOC = 91/91/91  ELAPSED TIME = 9
--- HDB 0     : CPU TIME = 6     LVHEAP = 67    MALLOC = 91
--- HDB 1     : CPU TIME = 1     LVHEAP = 8     RX = 0     TX = 1
--- HDB 2     : CPU TIME = 1     LVHEAP = 16    RX = 0     TX = 1
--- HDB 3     : CPU TIME = 1     LVHEAP = 8     RX = 0     TX = 1
--- HDB 4     : CPU TIME = 1     LVHEAP = 8     RX = 0     TX = 1
--- EXTRACTION TOTAL HDB 0-4   CPU TIME = 9  REAL TIME = 8  LVHEAP = 107   
     .
     .
     .
--- GRAND TOTAL HDB 0-4 TOTAL  CPU TIME = 9  REAL TIME = 10  LVHEAP = 107</code></pre></div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_LvsTranscript_idf233b974.html" title="The LVS transcript is similar in many respects to those written by all Calibre batch tools.">LVS Transcript</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "Hierarchical Circuit Extraction Transcript"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Concept_HierarchicalCircuitExtractionTranscript_ida1374dc1.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>