

================================================================
== Vitis HLS Report for 'Context_layer'
================================================================
* Date:           Tue Sep  5 22:48:34 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.929 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2517|     2517| 8.389 us | 8.389 us |  2517|  2517|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dataflow_parent_loop_proc_fu_127  |dataflow_parent_loop_proc  |      580|      580| 1.933 us | 1.933 us |  580|  580|   none  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1      |      768|      768|         2|          1|          1|   768|    yes   |
        |- block_gemm  |     1746|     1746|       582|          -|          -|     3|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       51|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|    32|    12606|     9650|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      153|    -|
|Register             |        -|     -|       47|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    32|    12653|     9854|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|        1|        2|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+---------------------------------+---------+----+-------+------+-----+
    |                Instance               |              Module             | BRAM_18K| DSP|   FF  |  LUT | URAM|
    +---------------------------------------+---------------------------------+---------+----+-------+------+-----+
    |Bert_layer_add_10ns_10ns_10_1_1_U2923  |Bert_layer_add_10ns_10ns_10_1_1  |        0|   0|      0|    10|    0|
    |Bert_layer_add_10ns_10ns_10_1_1_U2926  |Bert_layer_add_10ns_10ns_10_1_1  |        0|   0|      0|    10|    0|
    |Bert_layer_add_2ns_2ns_2_1_1_U2927     |Bert_layer_add_2ns_2ns_2_1_1     |        0|   0|      0|     3|    0|
    |Bert_layer_add_4ns_4ns_4_1_1_U2924     |Bert_layer_add_4ns_4ns_4_1_1     |        0|   0|      0|     6|    0|
    |Bert_layer_add_7ns_7ns_7_1_1_U2925     |Bert_layer_add_7ns_7ns_7_1_1     |        0|   0|      0|     7|    0|
    |grp_dataflow_parent_loop_proc_fu_127   |dataflow_parent_loop_proc        |        0|  32|  12606|  9614|    0|
    +---------------------------------------+---------------------------------+---------+----+-------+------+-----+
    |Total                                  |                                 |        0|  32|  12606|  9650|    0|
    +---------------------------------------+---------------------------------+---------+----+-------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |                     Variable Name                     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |icmp_ln111_fu_206_p2                                   |   icmp   |   0|  0|   8|           2|           2|
    |icmp_ln119_fu_139_p2                                   |   icmp   |   0|  0|  13|          10|          10|
    |icmp_ln120_fu_157_p2                                   |   icmp   |   0|  0|  11|           7|           8|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_127_ap_done   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_dataflow_parent_loop_proc_fu_127_ap_ready  |    or    |   0|  0|   2|           1|           1|
    |add_ln120_fu_179_p0                                    |  select  |   0|  0|   7|           1|           1|
    |select_ln119_1_fu_171_p3                               |  select  |   0|  0|   4|           1|           4|
    |ap_enable_pp0                                          |    xor   |   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                                |    xor   |   0|  0|   2|           2|           1|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                  |          |   0|  0|  51|          26|          30|
    +-------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1      |  15|          3|    1|          3|
    |ap_phi_mux_v70_phi_fu_97_p4  |   9|          2|    4|          8|
    |ii_reg_115                   |   9|          2|    2|          4|
    |indvar_flatten_reg_82        |   9|          2|   10|         20|
    |v68_V_address0               |  15|          3|   10|         30|
    |v68_V_ce0                    |  15|          3|    1|          3|
    |v68_V_d0                     |  15|          3|   24|         72|
    |v68_V_we0                    |  15|          3|    1|          3|
    |v70_reg_93                   |   9|          2|    4|          8|
    |v71_reg_104                  |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 153|         31|   65|        171|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |add_ln111_reg_246                                          |   2|   0|    2|          0|
    |ap_CS_fsm                                                  |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                    |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_127_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_dataflow_parent_loop_proc_fu_127_ap_ready  |   1|   0|    1|          0|
    |grp_dataflow_parent_loop_proc_fu_127_ap_start_reg          |   1|   0|    1|          0|
    |icmp_ln119_reg_218                                         |   1|   0|    1|          0|
    |ii_reg_115                                                 |   2|   0|    2|          0|
    |indvar_flatten_reg_82                                      |  10|   0|   10|          0|
    |select_ln119_1_reg_232                                     |   4|   0|    4|          0|
    |select_ln119_reg_227                                       |   7|   0|    7|          0|
    |v70_reg_93                                                 |   4|   0|    4|          0|
    |v71_reg_104                                                |   7|   0|    7|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      |  47|   0|   47|          0|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Context_layer | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Context_layer | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Context_layer | return value |
|ap_done         | out |    1| ap_ctrl_hs | Context_layer | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Context_layer | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Context_layer | return value |
|v66_V_address0  | out |    8|  ap_memory |     v66_V     |     array    |
|v66_V_ce0       | out |    1|  ap_memory |     v66_V     |     array    |
|v66_V_q0        |  in |   24|  ap_memory |     v66_V     |     array    |
|v66_V_address1  | out |    8|  ap_memory |     v66_V     |     array    |
|v66_V_ce1       | out |    1|  ap_memory |     v66_V     |     array    |
|v66_V_q1        |  in |   24|  ap_memory |     v66_V     |     array    |
|v67_V_address0  | out |   10|  ap_memory |     v67_V     |     array    |
|v67_V_ce0       | out |    1|  ap_memory |     v67_V     |     array    |
|v67_V_q0        |  in |   24|  ap_memory |     v67_V     |     array    |
|v67_V_address1  | out |   10|  ap_memory |     v67_V     |     array    |
|v67_V_ce1       | out |    1|  ap_memory |     v67_V     |     array    |
|v67_V_q1        |  in |   24|  ap_memory |     v67_V     |     array    |
|v68_V_address0  | out |   10|  ap_memory |     v68_V     |     array    |
|v68_V_ce0       | out |    1|  ap_memory |     v68_V     |     array    |
|v68_V_we0       | out |    1|  ap_memory |     v68_V     |     array    |
|v68_V_d0        | out |   24|  ap_memory |     v68_V     |     array    |
|v68_V_q0        |  in |   24|  ap_memory |     v68_V     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

