

================================================================
== Vitis HLS Report for 'sobel_hls'
================================================================
* Date:           Fri Nov  8 22:16:22 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.641 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9842|     9842|  98.420 us|  98.420 us|  9843|  9843|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                               |                                                    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                            Instance                           |                       Module                       |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_sobel_hls_Pipeline_1_fu_98                                 |sobel_hls_Pipeline_1                                |     2502|     2502|  25.020 us|  25.020 us|  2502|  2502|       no|
        |grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104  |sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2  |     2510|     2510|  25.100 us|  25.100 us|  2510|  2510|       no|
        |grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125  |sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4  |     2317|     2317|  23.170 us|  23.170 us|  2317|  2317|       no|
        |grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139  |sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8  |     2505|     2505|  25.050 us|  25.050 us|  2505|  2505|       no|
        +---------------------------------------------------------------+----------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|    1111|    2608|    -|
|Memory           |       11|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     464|    -|
|Register         |        -|     -|      13|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       11|     2|    1124|    3074|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        3|    ~0|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+------+-----+
    |                            Instance                           |                       Module                       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+------+-----+
    |grp_sobel_hls_Pipeline_1_fu_98                                 |sobel_hls_Pipeline_1                                |        0|   0|   14|    65|    0|
    |grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104  |sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2  |        0|   0|  444|   492|    0|
    |grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125  |sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4  |        0|   1|  604|  1847|    0|
    |grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139  |sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8  |        0|   1|   49|   204|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                          |                                                    |        0|   2| 1111|  2608|    0|
    +---------------------------------------------------------------+----------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |frame_U    |frame_RAM_AUTO_1R1W   |        1|  0|   0|    0|   289|    8|     1|         2312|
    |frame_1_U  |frame_RAM_AUTO_1R1W   |        1|  0|   0|    0|   289|    8|     1|         2312|
    |frame_2_U  |frame_RAM_AUTO_1R1W   |        1|  0|   0|    0|   289|    8|     1|         2312|
    |frame_3_U  |frame_RAM_AUTO_1R1W   |        1|  0|   0|    0|   289|    8|     1|         2312|
    |frame_4_U  |frame_RAM_AUTO_1R1W   |        1|  0|   0|    0|   289|    8|     1|         2312|
    |frame_5_U  |frame_RAM_AUTO_1R1W   |        1|  0|   0|    0|   289|    8|     1|         2312|
    |frame_6_U  |frame_RAM_AUTO_1R1W   |        1|  0|   0|    0|   289|    8|     1|         2312|
    |frame_7_U  |frame_RAM_AUTO_1R1W   |        1|  0|   0|    0|   289|    8|     1|         2312|
    |frame_8_U  |frame_RAM_AUTO_1R1W   |        1|  0|   0|    0|   289|    8|     1|         2312|
    |output_U   |output_RAM_AUTO_1R1W  |        2|  0|   0|    0|  2500|    8|     1|        20000|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                      |       11|  0|   0|    0|  5101|   80|    10|        40808|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                Variable Name                                | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_M_AXIS_TREADY  |       and|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                        |          |   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |S_AXIS_TREADY_int_regslice  |   9|          2|    1|          2|
    |ap_NS_fsm                   |  54|         10|    1|         10|
    |frame_1_address0            |  14|          3|    9|         27|
    |frame_1_ce0                 |  14|          3|    1|          3|
    |frame_1_we0                 |   9|          2|    1|          2|
    |frame_2_address0            |  14|          3|    9|         27|
    |frame_2_ce0                 |  14|          3|    1|          3|
    |frame_2_we0                 |   9|          2|    1|          2|
    |frame_3_address0            |  14|          3|    9|         27|
    |frame_3_ce0                 |  14|          3|    1|          3|
    |frame_3_we0                 |   9|          2|    1|          2|
    |frame_4_address0            |  14|          3|    9|         27|
    |frame_4_ce0                 |  14|          3|    1|          3|
    |frame_4_we0                 |   9|          2|    1|          2|
    |frame_5_address0            |  14|          3|    9|         27|
    |frame_5_ce0                 |  14|          3|    1|          3|
    |frame_5_we0                 |   9|          2|    1|          2|
    |frame_6_address0            |  14|          3|    9|         27|
    |frame_6_ce0                 |  14|          3|    1|          3|
    |frame_6_we0                 |   9|          2|    1|          2|
    |frame_7_address0            |  14|          3|    9|         27|
    |frame_7_ce0                 |  14|          3|    1|          3|
    |frame_7_we0                 |   9|          2|    1|          2|
    |frame_8_address0            |  14|          3|    9|         27|
    |frame_8_ce0                 |  14|          3|    1|          3|
    |frame_8_we0                 |   9|          2|    1|          2|
    |frame_address0              |  14|          3|    9|         27|
    |frame_ce0                   |  14|          3|    1|          3|
    |frame_we0                   |   9|          2|    1|          2|
    |output_address0             |  20|          4|   12|         48|
    |output_ce0                  |  20|          4|    1|          4|
    |output_d0                   |  14|          3|    8|         24|
    |output_we0                  |  14|          3|    1|          3|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 464|         98|  123|        379|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |                                    Name                                    | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                   |  9|   0|    9|          0|
    |grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg                                 |  1|   0|    1|          0|
    |grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg  |  1|   0|    1|          0|
    |grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg  |  1|   0|    1|          0|
    |grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                       | 13|   0|   13|          0|
    +----------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_none|        sobel_hls|  return value|
|ap_rst_n       |   in|    1|  ap_ctrl_none|        sobel_hls|  return value|
|S_AXIS_TDATA   |   in|   32|          axis|  S_AXIS_V_data_V|       pointer|
|S_AXIS_TVALID  |   in|    1|          axis|  S_AXIS_V_last_V|       pointer|
|S_AXIS_TREADY  |  out|    1|          axis|  S_AXIS_V_last_V|       pointer|
|S_AXIS_TLAST   |   in|    1|          axis|  S_AXIS_V_last_V|       pointer|
|S_AXIS_TKEEP   |   in|    4|          axis|  S_AXIS_V_keep_V|       pointer|
|S_AXIS_TSTRB   |   in|    4|          axis|  S_AXIS_V_strb_V|       pointer|
|M_AXIS_TDATA   |  out|   32|          axis|  M_AXIS_V_data_V|       pointer|
|M_AXIS_TVALID  |  out|    1|          axis|  M_AXIS_V_last_V|       pointer|
|M_AXIS_TREADY  |   in|    1|          axis|  M_AXIS_V_last_V|       pointer|
|M_AXIS_TLAST   |  out|    1|          axis|  M_AXIS_V_last_V|       pointer|
|M_AXIS_TKEEP   |  out|    4|          axis|  M_AXIS_V_keep_V|       pointer|
|M_AXIS_TSTRB   |  out|    4|          axis|  M_AXIS_V_strb_V|       pointer|
+---------------+-----+-----+--------------+-----------------+--------------+

