PHY_MODE	GEN	DATA_RATE (GB/S )	PLL_RATE_SEL[3:0]	PLL Frequency (GHz)	TX_VDDCAL_RATE_EN_LANE	TX_SPEEDDIV_LANE[2:0]	Divider Ratio	TX_CLK, GHz ,for 80bits mode (160bits for PAM4)	TX_CLK, GHz, for 64bits mode (128bits for PAM4)	TXREG_SPEEDTRK_CLK_LANE[2:0]	TXREG_SPEEDTRK_DATA_LANE[2:0]	TX_PAM2_EN_LANE	TX_HALFRATE_EN_LANE	tx_train_pat_sel_lane[1:0] 	ssc amp unit
SERDES	0	1.25	0	10	1	4	16	0.031	0.039	0	0	1	1	1	111
SERDES	20	2.578125	1	10.3125	1	3	8	0.064	0.081	0	0	1	1	1	114
SERDES	1	3.125	3	12.5	1	3	8	0.078	0.098	0	0	1	1	1	139
SERDES	2	5.15625	1	10.3125	1	2	4	0.129	0.161	0	0	1	1	1	114
SERDES	21	5	0	10	1	2	4	0.125	0.156	1	1	1	1	1	111
SERDES	3	6.25	3	12.5	1	2	4	0.156	0.195	1	1	1	1	1	139
SERDES	22	10	0	10	1	1	2	0.250	0.313	1	1	1	1	1	111
SERDES	4	10.3125	1	10.3125	1	1	2	0.258	0.322	1	1	1	1	1	114
SERDES	5	12.1875	2	12.1875	1	1	2	0.305	0.381	1	1	1	1	1	135
SERDES	6	12.5	3	12.5	1	1	2	0.313	0.391	1	1	1	1	1	139
SERDES	7	25.78125	4	12.890625	1	0	1	0.645	0.806	4	4	1	1	2	143
SERDES	16	26.5625	5	13.28125	1	0	1	0.664	0.830	4	4	1	1	2	147
SERDES	8	27.5	6	13.75	1	0	1	0.688	0.859	4	4	1	1	2	102
SERDES	9	28.125	7	14.0625	1	0	1	0.703	0.879	4	4	1	1	2	104
SERDES	10	53.125	5	13.28125	1	0	1	0.664	0.830	4	4	0	1	3	147
SERDES	11	56	8	14	1	0	1	0.700	0.875	4	4	0	1	3	103
SERDES	23	56.25	7	14.0625	1	0	1	0.703	0.879	4	4	0	1	3	104
SERDES	12	2.5	0	10	1	3	8	0.063	0.078	0	0	1	1	1	111
SERDES	13	20.625	1	10.3125	1	0	1	0.516	0.645	4	4	1	1	2	114
SERDES	14	106.25	5	13.28125	1	0	1	0.664	0.830	7	7	0	0	3	147
SERDES	15	112	8	14	1	0	1	0.700	0.875	7	7	0	0	3	103
SERDES	17	12.890625	4	12.890625	1	1	2	0.322	0.403	4	4	1	1	1	143
SERDES	18	51.5625	4	12.890625	1	0	1	0.645	0.806	4	4	0	1	3	143
SERDES	19	103.125	4	12.890625	1	0	1	0.645	0.806	7	7	0	0	3	143

