\doxysection{ADC\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_a_d_c___type_def}{}\label{struct_a_d_c___type_def}\index{ADC\_TypeDef@{ADC\_TypeDef}}


Analog to Digital Converter ~\newline
  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}{SMPR1}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}{SMPR2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b}{JOFR1}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a11e65074b9f06b48c17cdfa5bea9f125}{JOFR2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a613f6b76d20c1a513976b920ecd7f4f8}{JOFR3}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a2fd59854223e38158b4138ee8e913ab3}{JOFR4}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}{HTR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a9f8712dfef7125c0bb39db11f2b7416b}{LTR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}{SQR1}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}{SQR2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}{SQR3}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}{JSQR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}{JDR1}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}{JDR2}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}{JDR3}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}{JDR4}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Analog to Digital Converter ~\newline
 

\doxysubsection{Field Documentation}
\Hypertarget{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0}\label{struct_a_d_c___type_def_ab0ec7102960640751d44e92ddac994f0} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR1}

ADC control register 1, Address offset\+: 0x04 \Hypertarget{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586}\label{struct_a_d_c___type_def_afdfa307571967afb1d97943e982b6586} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR2}

ADC control register 2, Address offset\+: 0x08 \Hypertarget{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_a_d_c___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!DR@{DR}}
\index{DR@{DR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

ADC regular data register, Address offset\+: 0x4C \Hypertarget{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b}\label{struct_a_d_c___type_def_a24c3512abcc90ef75cf3e9145e5dbe9b} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!HTR@{HTR}}
\index{HTR@{HTR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HTR}{HTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HTR}

ADC watchdog higher threshold register, Address offset\+: 0x24 \Hypertarget{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598}\label{struct_a_d_c___type_def_a22fa21352be442bd02f9c26a1013d598} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR1@{JDR1}}
\index{JDR1@{JDR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JDR1}{JDR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t JDR1}

ADC injected data register 1, Address offset\+: 0x3C \Hypertarget{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167}\label{struct_a_d_c___type_def_ae9156af81694b7a85923348be45a2167} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR2@{JDR2}}
\index{JDR2@{JDR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JDR2}{JDR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t JDR2}

ADC injected data register 2, Address offset\+: 0x40 \Hypertarget{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46}\label{struct_a_d_c___type_def_a3a54028253a75a470fccf841178cba46} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR3@{JDR3}}
\index{JDR3@{JDR3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JDR3}{JDR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t JDR3}

ADC injected data register 3, Address offset\+: 0x44 \Hypertarget{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1}\label{struct_a_d_c___type_def_a9274ceea3b2c6d5c1903d0a7abad91a1} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JDR4@{JDR4}}
\index{JDR4@{JDR4}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JDR4}{JDR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t JDR4}

ADC injected data register 4, Address offset\+: 0x48 \Hypertarget{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b}\label{struct_a_d_c___type_def_a427dda1678f254bd98b1f321d7194a3b} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JOFR1@{JOFR1}}
\index{JOFR1@{JOFR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JOFR1}{JOFR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t JOFR1}

ADC injected channel data offset register 1, Address offset\+: 0x14 \Hypertarget{struct_a_d_c___type_def_a11e65074b9f06b48c17cdfa5bea9f125}\label{struct_a_d_c___type_def_a11e65074b9f06b48c17cdfa5bea9f125} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JOFR2@{JOFR2}}
\index{JOFR2@{JOFR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JOFR2}{JOFR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t JOFR2}

ADC injected channel data offset register 2, Address offset\+: 0x18 \Hypertarget{struct_a_d_c___type_def_a613f6b76d20c1a513976b920ecd7f4f8}\label{struct_a_d_c___type_def_a613f6b76d20c1a513976b920ecd7f4f8} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JOFR3@{JOFR3}}
\index{JOFR3@{JOFR3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JOFR3}{JOFR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t JOFR3}

ADC injected channel data offset register 3, Address offset\+: 0x1C \Hypertarget{struct_a_d_c___type_def_a2fd59854223e38158b4138ee8e913ab3}\label{struct_a_d_c___type_def_a2fd59854223e38158b4138ee8e913ab3} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JOFR4@{JOFR4}}
\index{JOFR4@{JOFR4}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JOFR4}{JOFR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t JOFR4}

ADC injected channel data offset register 4, Address offset\+: 0x20 \Hypertarget{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4}\label{struct_a_d_c___type_def_a75e0cc079831adcc051df456737d3ae4} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!JSQR@{JSQR}}
\index{JSQR@{JSQR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{JSQR}{JSQR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t JSQR}

ADC injected sequence register, Address offset\+: 0x38 \Hypertarget{struct_a_d_c___type_def_a9f8712dfef7125c0bb39db11f2b7416b}\label{struct_a_d_c___type_def_a9f8712dfef7125c0bb39db11f2b7416b} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!LTR@{LTR}}
\index{LTR@{LTR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LTR}{LTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LTR}

ADC watchdog lower threshold register, Address offset\+: 0x28 \Hypertarget{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498}\label{struct_a_d_c___type_def_af9d6c604e365c7d9d7601bf4ef373498} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SMPR1@{SMPR1}}
\index{SMPR1@{SMPR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SMPR1}{SMPR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SMPR1}

ADC sample time register 1, Address offset\+: 0x0C \Hypertarget{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8}\label{struct_a_d_c___type_def_a6ac83fae8377c7b7fcae50fa4211b0e8} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SMPR2@{SMPR2}}
\index{SMPR2@{SMPR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SMPR2}{SMPR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SMPR2}

ADC sample time register 2, Address offset\+: 0x10 \Hypertarget{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c}\label{struct_a_d_c___type_def_a3302e1bcfdfbbfeb58779d0761fb377c} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SQR1@{SQR1}}
\index{SQR1@{SQR1}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SQR1}{SQR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SQR1}

ADC regular sequence register 1, Address offset\+: 0x2C \Hypertarget{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60}\label{struct_a_d_c___type_def_aab440b0ad8631f5666dd32768a89cf60} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SQR2@{SQR2}}
\index{SQR2@{SQR2}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SQR2}{SQR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SQR2}

ADC regular sequence register 2, Address offset\+: 0x30 \Hypertarget{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f}\label{struct_a_d_c___type_def_a97e40d9928fa25a5628d6442f0aa6c0f} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SQR3@{SQR3}}
\index{SQR3@{SQR3}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SQR3}{SQR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SQR3}

ADC regular sequence register 3, Address offset\+: 0x34 \Hypertarget{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_a_d_c___type_def_af6aca2bbd40c0fb6df7c3aebe224a360} 
\index{ADC\_TypeDef@{ADC\_TypeDef}!SR@{SR}}
\index{SR@{SR}!ADC\_TypeDef@{ADC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

ADC status register, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
VGA\+\_\+\+Driver/\+Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
