Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot Pipeline_Otter_tb_behav xil_defaultlib.Pipeline_Otter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_ALU_sv_3557859668
Compiling module xil_defaultlib.PC_MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCTOP
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.HDU
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ImmedGen
Compiling module xil_defaultlib.MUXA
Compiling module xil_defaultlib.MUXB
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCondGen
Compiling module xil_defaultlib.BranchAddGen
Compiling module xil_defaultlib.RFMUX
Compiling module xil_defaultlib.Pipeline_Otter
Compiling module xil_defaultlib.Pipeline_Otter_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_Otter_tb_behav
