/*
Developer   - Sriram Venkata Krishna
Date        - 14-09-2025
Platform    - HDL Bits
*/

//069. Adder

module top_module 
    (
        input [3:0] x,
        input [3:0] y, 
        output [4:0] sum
    );
    
    wire [2:0] carry;
    
    fadd instance_0 (.a(x[0]), .b(y[0]), .cin(1'b0), .cout(carry[0]), .sum(sum[0]));
    fadd instance_1 (.a(x[1]), .b(y[1]), .cin(carry[0]), .cout(carry[1]), .sum(sum[1]));
    fadd instance_2 (.a(x[2]), .b(y[2]), .cin(carry[1]), .cout(carry[2]), .sum(sum[2])); 
    fadd instance_3 (.a(x[3]), .b(y[3]), .cin(carry[2]), .cout(sum[4]), .sum(sum[3]));                                                                       

endmodule

        
module fadd
    (
        input a, b, cin,
        output cout, sum
    );
    
    assign cout = (a & b) | ((a | b) & cin);
    assign sum = (a ^ b ^ cin);
    
endmodule
