module tb_circuit_2;
    reg a, b, c;
    wire Q;

    circuit_2 uut (a, b, c, Q);

    initial begin
        $dumpfile("dump.vcd"); $dumpvars(1);
        a=0; b=0; c=0; #10;
        a=0; b=0; c=1; #10;
        a=0; b=1; c=0; #10;
        a=0; b=1; c=1; #10;
        a=1; b=0; c=0; #10;
        a=1; b=0; c=1; #10;
        a=1; b=1; c=0; #10;
        a=1; b=1; c=1; #10;
        
        $finish;
    end
endmodule