# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 370 6.4e-05 2048 100 1690 112640 90.2362 28.3109 488.987 835.298 1443.03 1443.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 760 0.001024 4096 250 1000 11648 2.71795 42.2818 123.553 168.597 168.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1390 3.2e-05 4096 430 1670 498688 290.77 137.447 4244.5 4032.23 8705.29 8705.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1990 0.000256 1024 490 1630 69376 4.50778 3.4041 125.901 104.603 238.522 238.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 420 0.000512 512 90 220 20480 2.12138 0.831648 3.04122 26.3134 32.4636 32.5898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 360 6.4e-05 1024 87 620 122880 51.023 15.3375 101.177 417.741 585.501 585.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 450 3.2e-05 2048 135 4100 249856 372.34 90.5154 2720.48 2673.47 5857.25 5857.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1680 0.000128 1024 340 1960 139264 11.0046 6.83622 328.025 235.634 581.64 581.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 290 0.001024 512 50 270 8704 0.970944 0.38912 1.5536 25.6906 28.7315 28.8527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1920 0.000128 4096 490 1920 137472 23.1178 28.3407 1020.71 838.271 1910.52 1910.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 370 6.4e-05 2048 100 1690 110592 90.8779 28.3369 553.036 835.414 1507.86 1508.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 760 0.001024 4096 250 1000 11592 2.71139 48.3205 124.426 175.502 175.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1390 3.2e-05 4096 430 1670 498816 290.823 137.578 4831.75 4046.23 9306.71 9306.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1990 0.000256 1024 490 1630 69696 4.52413 3.42979 148.625 104.987 261.663 261.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 420 0.000512 512 90 220 19584 2.10288 0.808896 3.28822 25.7335 32.0896 32.2148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 360 6.4e-05 1024 87 620 119808 50.9615 13.4615 113.041 414.597 592.274 592.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 450 3.2e-05 2048 135 4100 248832 373.324 90.8643 3211.63 2672.35 6348.6 6348.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1680 0.000128 1024 340 1960 139392 11.0223 6.84106 386.316 237.765 642.075 642.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 290 0.001024 512 50 270 8064 0.994304 0.380448 1.6809 25.4097 28.5914 28.7085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1920 0.000128 4096 490 1920 137376 23.1514 28.381 1156.85 838.694 2047.16 2047.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 370 6.4e-05 2048 100 1690 112640 90.528 28.4151 589.124 837.935 1546.2 1546.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 760 0.001024 4096 250 1000 11600 2.71443 50.6533 124.723 178.135 178.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1390 3.2e-05 4096 430 1670 499200 290.027 137.425 5036.08 4023.45 9487.31 9487.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1990 0.000256 1024 490 1630 69120 4.50336 3.40787 153.658 104.498 266.168 266.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 420 0.000512 512 90 220 20480 2.09206 0.818912 3.59142 25.9681 32.6254 32.7515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 360 6.4e-05 1024 87 620 122880 51.2221 14.3345 121.592 419.077 606.447 606.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 450 3.2e-05 2048 135 4100 250880 373.01 90.8506 3371.59 2677.65 6513.53 6513.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1680 0.000128 1024 340 1960 139520 10.9945 6.84032 403.497 237.397 658.87 658.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 290 0.001024 512 50 270 8320 0.994144 0.385024 1.83389 25.5312 28.8726 28.9935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1920 0.000128 4096 490 1920 137440 23.0859 28.3794 1206.74 838.012 2096.29 2096.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 370 6.4e-05 2048 100 1690 110592 90.223 28.2886 540.2 832.566 1491.48 1491.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 760 0.001024 4096 250 1000 11616 2.72835 47.0297 124.411 174.214 174.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1390 3.2e-05 4096 430 1670 497664 289.954 137.305 4695.69 4041.09 9164.37 9164.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1990 0.000256 1024 490 1630 69504 4.50342 3.41174 144.228 104.808 257.056 257.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 420 0.000512 512 90 220 19968 2.10896 0.818336 3.28429 25.9859 32.3503 32.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 360 6.4e-05 1024 87 620 116736 51.0176 13.3202 107.349 412.327 584.234 584.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 450 3.2e-05 2048 135 4100 245760 373.125 90.4131 3084.68 2679.24 6227.92 6228.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1680 0.000128 1024 340 1960 139008 10.9794 6.83213 375.009 235.621 628.58 628.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 290 0.001024 512 50 270 8448 0.989536 0.385376 1.71034 25.5389 28.7556 28.8772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1920 0.000128 4096 490 1920 137280 23.0636 28.3289 1126.03 845.139 2022.64 2022.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 370 6.4e-05 2048 100 1690 108800 91.0563 28.2931 538.235 833.646 1491.43 1491.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 760 0.001024 4096 250 1000 11600 2.72794 47.6815 122.326 172.777 172.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1390 3.2e-05 4096 430 1670 497600 292.118 137.729 4745.76 4029.99 9205.94 9206.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1990 0.000256 1024 490 1630 69600 4.53427 3.42016 145.664 104.969 258.688 258.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 420 0.000512 512 90 220 20800 2.09523 0.8192 3.47718 26.0151 32.5669 32.7004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 360 6.4e-05 1024 87 620 115200 51.3228 13.3519 107.351 412.685 584.923 585.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 450 3.2e-05 2048 135 4100 243200 375.942 90.6622 3082.51 2680.99 6230.56 6230.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1680 0.000128 1024 340 1960 139200 11.0348 6.85056 379.12 236.427 633.57 633.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 290 0.001024 512 50 270 8000 0.967776 0.39072 1.62838 25.5534 28.667 28.7844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1920 0.000128 4096 490 1920 137200 23.2633 28.416 1135.46 838.327 2025.54 2025.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 370 6.4e-05 2048 100 1690 111104 90.8675 28.3554 564.655 837.376 1521.46 1521.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 760 0.001024 4096 250 1000 11536 2.70976 49.0189 124.41 176.182 176.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1390 3.2e-05 4096 430 1670 498176 289.615 137.344 4853.78 4022.64 9303.72 9304.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1990 0.000256 1024 490 1630 69440 4.50806 3.41494 149.522 104.911 262.463 262.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 420 0.000512 512 90 220 19712 2.06451 0.797824 3.38659 25.5017 31.9068 32.0364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 360 6.4e-05 1024 87 620 114688 51.5943 13.364 109.997 418.422 593.592 593.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 450 3.2e-05 2048 135 4100 250880 371.755 90.3018 3256.77 2675.14 6394.43 6394.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1680 0.000128 1024 340 1960 138880 10.9863 6.83222 388.17 233.01 639.138 639.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 290 0.001024 512 50 270 8064 0.928224 0.376832 1.67754 25.311 28.4211 28.5425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1920 0.000128 4096 490 1920 137312 23.0999 28.3769 1161.43 838.812 2051.8 2051.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 370 6.4e-05 2048 100 1690 111360 90.6565 28.3381 567.818 834.533 1521.54 1521.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 760 0.001024 4096 250 1000 11520 2.71565 48.9984 124.14 175.895 175.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1390 3.2e-05 4096 430 1670 497280 292.126 137.686 4883.88 4032.82 9346.83 9347.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1990 0.000256 1024 490 1630 69120 4.52198 3.41568 149.513 104.56 262.112 262.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 420 0.000512 512 90 220 19200 2.14502 0.81808 3.34122 25.9979 32.4561 32.5816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 360 6.4e-05 1024 87 620 115200 51.3605 13.345 110.894 412.212 588.03 588.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 450 3.2e-05 2048 135 4100 245760 375.215 90.6866 3214.69 2678.1 6359.12 6359.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1680 0.000128 1024 340 1960 138240 11.0101 6.83958 388.731 235.465 642.18 642.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 290 0.001024 512 50 270 7680 1.01459 0.385344 1.64317 25.5565 28.7292 28.8437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1920 0.000128 4096 490 1920 137280 23.1506 28.3771 1171.51 837.423 2060.54 2060.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 370 6.4e-05 2048 100 1690 110592 90.5979 28.2696 546.579 836.039 1501.68 1501.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 760 0.001024 4096 250 1000 11520 2.71456 47.5412 124.396 174.694 174.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1390 3.2e-05 4096 430 1670 497664 292.086 137.543 4727.13 4036.39 9193.5 9193.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1990 0.000256 1024 490 1630 69120 4.5023 3.40992 144.084 104.763 256.861 256.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 420 0.000512 512 90 220 20480 2.12912 0.83344 3.4513 26.368 32.9419 33.0691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 360 6.4e-05 1024 87 620 122880 50.9385 13.4808 114.556 418.111 597.308 597.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 450 3.2e-05 2048 135 4100 245760 374.748 90.6862 3106.45 2683.64 6255.95 6256.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1680 0.000128 1024 340 1960 138240 10.9793 6.83146 375.531 236.314 629.786 629.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 290 0.001024 512 50 270 7168 0.982368 0.370048 1.54064 24.0104 27.0286 27.1484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1920 0.000128 4096 490 1920 137216 23.0646 28.332 1132.58 837.735 2021.79 2021.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 370 6.4e-05 2048 100 1690 104448 90.6202 28.0804 519.707 824.527 1463.13 1463.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 760 0.001024 4096 250 1000 11520 2.72397 48.0788 123.726 174.572 174.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1390 3.2e-05 4096 430 1670 497664 290.264 137.339 4773.23 4025.69 9226.83 9227.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1990 0.000256 1024 490 1630 69120 4.49158 3.40426 145.946 104.41 258.358 258.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 420 0.000512 512 90 220 18432 2.06614 0.776448 3.18614 25.0201 31.2057 31.3284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 360 6.4e-05 1024 87 620 110592 52.0045 13.3127 103.739 412.355 581.631 581.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 450 3.2e-05 2048 135 4100 233472 376.297 90.1416 2984.29 2673.78 6124.95 6125.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1680 0.000128 1024 340 1960 138240 10.9381 6.82781 379.041 233.331 630.269 630.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 290 0.001024 512 50 270 7680 0.970624 0.373632 1.59658 25.0892 28.1593 28.2787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1920 0.000128 4096 490 1920 137088 23.0584 28.3238 1141.73 837.416 2030.61 2030.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 370 6.4e-05 2048 100 1690 102400 91.2134 27.9777 544.517 825.328 1489.23 1489.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 760 0.001024 4096 250 1000 11400 2.71222 50.54 122.17 175.466 175.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1390 3.2e-05 4096 430 1670 496000 293.244 137.666 5059.29 4039.56 9530.09 9530.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1990 0.000256 1024 490 1630 68800 4.5145 3.41488 155.921 104.562 268.512 268.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 420 0.000512 512 90 220 19200 2.15302 0.8192 3.53971 26.075 32.7402 32.8658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 360 6.4e-05 1024 87 620 115200 51.3333 13.3465 115.516 412.83 593.245 593.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 450 3.2e-05 2048 135 4100 230400 378.549 90.4929 3160.55 2681.54 6311.56 6311.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1680 0.000128 1024 340 1960 137600 11.0263 6.84726 405.778 233.512 657.292 657.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 290 0.001024 512 50 270 8000 0.95296 0.39184 1.7583 25.6212 28.8531 28.9626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1920 0.000128 4096 490 1920 137200 23.152 28.385 1215.42 838.766 2105.8 2105.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 370 6.4e-05 2048 100 1690 106496 91.2639 28.3527 663.318 836.313 1619.44 1619.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 760 0.001024 4096 250 1000 11264 2.69312 58.8227 123.548 185.107 185.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1390 3.2e-05 4096 430 1670 495616 290.942 137.303 5919.08 4026.26 10373.9 10374.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1990 0.000256 1024 490 1630 68608 4.5209 3.41197 180.98 104.982 293.994 294.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 420 0.000512 512 90 220 16384 2.14358 0.780288 3.61574 25.0811 31.7756 31.8996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 360 6.4e-05 1024 87 620 114688 52.2631 13.4982 134.934 418.237 619.151 619.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 450 3.2e-05 2048 135 4100 245760 374.518 90.4341 3892.88 2686.01 7044.27 7044.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1680 0.000128 1024 340 1960 137216 11.0352 6.83014 468.894 234.262 721.155 721.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 290 0.001024 512 50 270 6144 1.01472 0.373216 1.67453 25.1415 28.3338 28.4456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1920 0.000128 4096 490 1920 136704 23.0666 28.3289 1414.6 836.988 2303.06 2303.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 370 6.4e-05 2048 100 1695 110592 90.9291 28.446 474.148 838.681 1432.4 1432.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 760 0.001024 4096 250 1005 11648 2.72746 79.0283 125.508 207.307 207.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1390 3.2e-05 4096 430 1665 499200 290.693 137.35 8023.66 4027.03 12479.1 12479.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1990 0.000256 1024 490 1635 69632 4.50704 3.42221 126.936 104.972 239.939 240.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 420 0.000512 512 90 225 20992 2.09466 0.82976 5.38173 26.3165 34.7781 34.9012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 360 6.4e-05 1024 87 615 116736 52.0083 13.4858 153.951 418.066 637.73 637.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 450 3.2e-05 2048 135 4110 251904 372.591 90.5414 2776.91 2677.47 5917.94 5918.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1680 0.000128 1024 340 1965 139520 10.976 6.83213 330.62 238.478 587.036 587.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 290 0.001024 512 50 270 8448 0.973888 0.387072 2.85165 25.6803 30.0368 30.1364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1920 0.000128 4096 490 1920 137344 23.1438 28.3372 1894.32 838.625 2784.49 2784.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 370 6.4e-05 2048 100 1695 111360 91.0978 28.3857 483.66 838.464 1441.81 1441.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 760 0.001024 4096 250 1005 11640 2.72384 41.8079 124.06 168.636 168.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1390 3.2e-05 4096 430 1665 499200 291.387 137.583 8490.24 4027.32 12946.9 12947.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1990 0.000256 1024 490 1635 69600 4.53754 3.42563 128.638 104.969 241.673 241.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 420 0.000512 512 90 225 20480 2.09507 0.817152 5.35994 25.9642 34.3888 34.5156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 360 6.4e-05 1024 87 615 117760 52.1251 13.5515 95.902 419.321 581.114 581.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 450 3.2e-05 2048 135 4110 250880 374.037 90.5438 2799.79 2679.93 5944.74 5945.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1680 0.000128 1024 340 1965 139520 11.0393 6.84621 334.449 236.948 589.415 589.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 290 0.001024 512 50 270 8320 0.991872 0.390816 1.57878 25.5156 28.6042 28.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1920 0.000128 4096 490 1920 137360 23.2601 28.3914 2023.09 838.48 2913.3 2913.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 370 6.4e-05 2048 100 1695 110592 91.0035 28.4283 474.551 837.318 1431.5 1431.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 760 0.001024 4096 250 1005 11616 2.71885 41.1613 124.912 168.837 168.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1390 3.2e-05 4096 430 1665 499200 290.3 137.329 8049.7 4030.4 12508.1 12508.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1990 0.000256 1024 490 1635 69504 4.50765 3.41402 127.406 104.835 240.269 240.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 420 0.000512 512 90 225 19968 2.09875 0.819232 2.94582 25.9752 31.9968 32.1264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 360 6.4e-05 1024 87 615 116736 51.7339 13.682 94.6042 416.746 576.991 577.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 450 3.2e-05 2048 135 4110 248832 374.777 90.7272 2759.88 2687 5912.84 5913.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1680 0.000128 1024 340 1965 139392 10.9814 6.84237 332.061 236.404 586.427 586.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 290 0.001024 512 50 270 8064 0.972544 0.38912 1.45043 25.5192 28.4612 28.5778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1920 0.000128 4096 490 1920 137376 23.1437 28.3777 1000.94 838.965 1891.51 1891.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 370 6.4e-05 2048 100 1695 109312 91.4282 28.4826 483.903 837.219 1441.23 1441.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 760 0.001024 4096 250 1005 11592 2.71955 42.8015 125.247 170.811 170.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1390 3.2e-05 4096 430 1665 499072 290.843 137.583 4282.04 4026.79 8737.58 8737.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1990 0.000256 1024 490 1635 69440 4.52915 3.42016 130.532 104.908 243.488 243.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 420 0.000512 512 90 225 20608 2.09968 0.817504 3.16426 26.065 32.3 32.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 360 6.4e-05 1024 87 615 118272 51.997 13.5189 98.3504 418.696 582.781 582.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 450 3.2e-05 2048 135 4110 250880 373.53 90.5855 2849.31 2674.99 5988.85 5989.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1680 0.000128 1024 340 1965 139328 11.0265 6.98205 340.902 239.442 598.481 598.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 290 0.001024 512 50 270 8064 1.00365 0.385792 1.56864 25.5704 28.6581 28.7764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1920 0.000128 4096 490 1920 137312 23.2038 28.3887 1023.36 845.166 1920.2 1920.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 370 6.4e-05 2048 100 1695 108544 91.123 28.2674 489.223 843.328 1452.14 1452.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 760 0.001024 4096 250 1005 11584 2.72112 43.5346 125.539 171.839 171.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1390 3.2e-05 4096 430 1665 498688 290.76 137.399 4369.58 4084.46 8882.53 8882.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1990 0.000256 1024 490 1635 69376 4.50314 3.40787 131.49 105.612 245.114 245.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 420 0.000512 512 90 225 20480 2.12157 0.83136 3.21459 26.5605 32.8817 33.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 360 6.4e-05 1024 87 615 114688 52.2549 13.482 97.3883 421.802 585.141 585.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 450 3.2e-05 2048 135 4110 249856 372.22 90.4643 2825.63 2696.06 5984.8 5985.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1680 0.000128 1024 340 1965 139264 11.0053 6.83187 340.442 239.461 597.876 597.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 290 0.001024 512 50 270 8192 1.0112 0.389312 1.57213 25.8123 28.9126 29.0324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1920 0.000128 4096 490 1920 137344 23.094 28.3306 1048.87 846.312 1946.69 1946.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 370 6.4e-05 2048 100 1695 108288 91.2424 28.3341 556.42 835.308 1511.51 1511.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 760 0.001024 4096 250 1005 11592 2.72278 49.934 124.621 177.321 177.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1390 3.2e-05 4096 430 1665 498816 290.582 137.552 4900.63 4027.17 9356.28 9356.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1990 0.000256 1024 490 1635 69408 4.53242 3.42589 151.311 104.997 264.373 264.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 420 0.000512 512 90 225 19584 2.1032 0.806784 3.43197 25.7358 32.2282 32.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 360 6.4e-05 1024 87 615 115200 51.6862 13.3939 111.266 414.648 591.217 591.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 450 3.2e-05 2048 135 4110 248832 373.055 90.6356 3270.96 2672.64 6407.73 6408.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1680 0.000128 1024 340 1965 139392 11.0236 6.84416 394.905 236.99 649.899 650.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 290 0.001024 512 50 270 8064 0.991744 0.378912 1.75277 25.4078 28.6656 28.7892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1920 0.000128 4096 490 1920 137232 23.1158 28.4078 1172.65 838.598 2062.85 2062.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 370 6.4e-05 2048 100 1695 110080 90.9837 28.3464 552.747 837.974 1510.25 1510.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 760 0.001024 4096 250 1005 11600 2.72445 48.6663 123.948 175.382 175.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1390 3.2e-05 4096 430 1665 499200 290.072 137.428 4767.2 4024.55 9219.59 9219.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1990 0.000256 1024 490 1635 69120 4.50502 3.40787 147.266 104.624 259.906 260
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 420 0.000512 512 90 225 20480 2.09514 0.816736 3.54128 25.9753 32.5838 32.7076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 360 6.4e-05 1024 87 615 117760 52.0193 13.5168 111.23 419.072 596.054 596.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 450 3.2e-05 2048 135 4110 250880 372.925 90.5359 3218.91 2680.62 6363.43 6363.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1680 0.000128 1024 340 1965 139520 10.9874 6.83827 384.767 233.581 636.304 636.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 290 0.001024 512 50 270 8320 0.99392 0.38608 1.8064 25.5326 28.8477 28.9713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1920 0.000128 4096 490 1920 137280 23.1098 28.375 1140.24 838.163 2029.97 2030.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 370 6.4e-05 2048 100 1695 107520 90.8556 28.2075 576.885 832.346 1528.5 1528.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 760 0.001024 4096 250 1005 11520 2.7177 51.8611 124.105 178.728 178.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1390 3.2e-05 4096 430 1665 497664 289.709 137.265 5069.2 4020.82 9517.32 9517.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1990 0.000256 1024 490 1635 69504 4.49699 3.40986 157.528 104.783 270.317 270.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 420 0.000512 512 90 225 19968 2.10819 0.817632 3.65738 25.9787 32.7197 32.8438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 360 6.4e-05 1024 87 615 110592 51.9323 13.6973 111.57 412.217 589.628 589.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 450 3.2e-05 2048 135 4110 245760 372.545 90.2609 3355.6 2669.78 6488.62 6488.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1680 0.000128 1024 340 1965 139008 10.9684 6.83008 408.559 235.836 662.323 662.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 290 0.001024 512 50 270 7680 1.00032 0.385024 1.7703 25.5393 28.8213 28.9464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1920 0.000128 4096 490 1920 137280 23.038 28.3288 1216.01 837.761 2105.22 2105.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 370 6.4e-05 2048 100 1695 108800 91.0087 28.2752 578.49 833.568 1531.54 1531.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 760 0.001024 4096 250 1005 11500 2.71155 51.386 121.984 176.123 176.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1390 3.2e-05 4096 430 1665 497600 291.921 137.699 5033.38 4029.5 9492.84 9493.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1990 0.000256 1024 490 1635 69200 4.53738 3.41805 155.447 104.959 268.468 268.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 420 0.000512 512 90 225 19200 2.14506 0.820704 3.56109 26.0056 32.6913 32.8192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 360 6.4e-05 1024 87 615 108800 52.4558 13.3511 108.956 412.656 587.642 587.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 450 3.2e-05 2048 135 4110 243200 375.523 90.6875 3299.56 2680.73 6446.96 6447.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1680 0.000128 1024 340 1965 139200 11.0329 6.85059 407.55 235.614 661.18 661.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 290 0.001024 512 50 270 8000 0.950336 0.38256 1.79968 25.5547 28.8135 28.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1920 0.000128 4096 490 1920 137200 23.2128 28.4381 1209.66 838.144 2099.53 2099.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 370 6.4e-05 2048 100 1695 107520 91.278 28.3498 576.809 836.674 1533.3 1533.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 760 0.001024 4096 250 1005 11536 2.72186 51.9582 123.556 178.279 178.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1390 3.2e-05 4096 430 1665 498176 289.449 137.343 5088.38 4019.04 9534.54 9534.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1990 0.000256 1024 490 1635 69440 4.50346 3.41939 157.651 104.822 270.494 270.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 420 0.000512 512 90 225 19712 2.06218 0.79728 3.5945 25.4782 32.0866 32.2091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 360 6.4e-05 1024 87 615 114688 51.5588 13.3607 115.387 413.619 594.141 594.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 450 3.2e-05 2048 135 4110 250880 371.679 90.4116 3434.99 2673.06 6570.56 6570.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1680 0.000128 1024 340 1965 138880 10.9848 6.83981 409.608 232.343 659.909 660.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 290 0.001024 512 50 270 7168 0.947296 0.381472 1.56986 25.2923 28.3218 28.4351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1920 0.000128 4096 490 1920 137312 23.0912 28.3706 1223.09 838.213 2112.84 2112.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 370 6.4e-05 2048 100 1695 107520 91.3809 28.3556 566.006 835.338 1521.28 1521.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 760 0.001024 4096 250 1005 11520 2.71808 50.9614 122.349 176.071 176.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1390 3.2e-05 4096 430 1665 497280 292.08 137.719 5010.16 4031.66 9471.99 9472.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1990 0.000256 1024 490 1635 69120 4.52643 3.41933 153.487 104.663 266.203 266.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 420 0.000512 512 90 225 19200 2.14669 0.819488 3.5495 26.0188 32.6897 32.8151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 360 6.4e-05 1024 87 615 107520 52.6947 13.353 106.489 412.675 585.428 585.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 450 3.2e-05 2048 135 4110 245760 375.038 90.7369 3309.09 2680.79 6456.1 6456.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1680 0.000128 1024 340 1965 138240 11.0034 6.83827 400.218 234.376 652.571 652.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 290 0.001024 512 50 270 7680 0.958112 0.385024 1.70013 25.562 28.7307 28.8456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1920 0.000128 4096 490 1920 137040 23.1477 28.3734 1203.6 838.24 2093.44 2093.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 370 6.4e-05 2048 100 1695 106496 91.2966 28.3095 537.681 836.158 1493.64 1493.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 760 0.001024 4096 250 1005 11520 2.71802 48.9001 123.553 175.213 175.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1390 3.2e-05 4096 430 1665 497664 292.025 137.549 4811.51 4037.49 9278.9 9279.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1990 0.000256 1024 490 1635 69120 4.50355 3.40762 147.016 104.759 259.785 259.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 420 0.000512 512 90 225 20480 2.1183 0.8328 3.64298 26.3675 33.1177 33.2414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 360 6.4e-05 1024 87 615 114688 52.2227 13.5002 108.846 418.168 592.953 593.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 450 3.2e-05 2048 135 4110 245760 374.625 90.654 3168.26 2683.45 6317.42 6317.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1680 0.000128 1024 340 1965 138240 10.968 6.82934 384.273 236.086 638.287 638.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 290 0.001024 512 50 270 7168 0.979104 0.371808 1.56115 24.0079 27.0483 27.1695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1920 0.000128 4096 490 1920 136960 23.0564 28.3224 1150.7 837.882 2040.04 2040.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 370 6.4e-05 2048 100 1695 104448 90.5623 27.8953 614.549 824.528 1557.73 1557.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 760 0.001024 4096 250 1005 11328 2.70128 55.9947 121.709 180.449 180.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1390 3.2e-05 4096 430 1665 497664 290.173 137.35 5560.28 4022.76 10010.9 10011.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1990 0.000256 1024 490 1635 69120 4.49197 3.40787 172.481 104.476 284.959 285.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 420 0.000512 512 90 225 18432 2.07178 0.778208 3.96048 25.0223 31.9901 32.1146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 360 6.4e-05 1024 87 615 110592 51.9842 13.3172 122.978 412.369 600.861 601.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 450 3.2e-05 2048 135 4110 233472 375.796 90.1573 3489.76 2670.61 6626.76 6627.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1680 0.000128 1024 340 1965 138240 10.9386 6.83475 445.383 233.71 697 697.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 290 0.001024 512 50 270 6144 1.00893 0.371264 1.63168 25.0915 28.2294 28.3423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1920 0.000128 4096 490 1920 137088 23.0444 28.3295 1329.92 837.439 2218.81 2218.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 370 6.4e-05 2048 100 1695 102400 91.1668 28.0749 604.481 824.353 1548.26 1548.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 760 0.001024 4096 250 1005 11400 2.7136 56.3719 122.247 181.376 181.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1390 3.2e-05 4096 430 1665 496000 293.132 137.676 5588.33 4034.8 10054.3 10054.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1990 0.000256 1024 490 1635 68800 4.51443 3.41238 172.576 104.437 285.04 285.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 420 0.000512 512 90 225 19200 2.15491 0.822848 4.14454 26.0436 33.3221 33.4484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 360 6.4e-05 1024 87 615 102400 53.4444 13.3465 114.063 412.36 593.43 593.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 450 3.2e-05 2048 135 4110 230400 378.299 90.661 3478.7 2678.26 6626.35 6626.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1680 0.000128 1024 340 1965 137600 11.0268 6.84202 447.424 231.533 696.961 697.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 290 0.001024 512 50 270 8000 0.922784 0.39248 2.16928 25.6038 29.2137 29.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1920 0.000128 4096 490 1920 137200 23.1499 28.402 1341.87 837.746 2231.24 2231.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 370 6.4e-05 2048 100 1695 106496 91.2715 28.2696 574.157 836.622 1531.59 1531.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 760 0.001024 4096 250 1005 11264 2.70339 50.7041 123.765 177.218 177.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1390 3.2e-05 4096 430 1665 495616 290.822 137.306 5099.87 4044.93 9573.26 9573.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1990 0.000256 1024 490 1635 68608 4.5185 3.41069 155.878 104.929 268.837 268.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 420 0.000512 512 90 225 16384 2.14381 0.779648 3.20995 25.08 31.3669 31.4907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 360 6.4e-05 1024 87 615 114688 52.2899 13.4922 116.708 418.285 600.985 601.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 450 3.2e-05 2048 135 4110 245760 374.471 90.4668 3366.09 2693.46 6524.92 6525.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1680 0.000128 1024 340 1965 137216 11.028 6.8264 403.944 233.69 655.62 655.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 290 0.001024 512 50 270 6144 1.01446 0.370688 1.6583 25.1434 28.3149 28.4306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1920 0.000128 4096 490 1920 136704 23.0545 28.3443 1221.63 837.02 2110.12 2110.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 370 6.4e-05 2048 100 1700 113664 90.1992 28.3216 464.331 838.53 1421.59 1421.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 760 0.001024 4096 250 1000 11680 2.72096 77.3101 124.059 204.136 204.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1390 3.2e-05 4096 430 1680 497664 292.686 137.579 8012.2 4053.84 12496.7 12496.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1990 0.000256 1024 490 1640 69632 4.51379 3.42099 120.547 104.976 233.562 233.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 420 0.000512 512 90 220 19456 2.16205 0.829216 4.79971 26.3122 34.256 34.3818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 360 6.4e-05 1024 87 620 122880 50.9485 13.5066 155.19 418.06 637.924 638.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 450 3.2e-05 2048 135 4100 251904 372.698 90.6365 2629.85 2677.44 5771.09 5771.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1680 0.000128 1024 340 1960 139520 10.9924 6.8335 314.099 233.824 565.879 565.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 290 0.001024 512 50 280 7424 1.01994 0.388256 2.47168 25.6812 29.6905 29.7964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1920 0.000128 4096 490 1920 137472 23.1567 28.3401 1849.93 838.532 2740.04 2740.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 370 6.4e-05 2048 100 1700 112640 90.664 28.4024 517.378 838.575 1475.22 1475.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 760 0.001024 4096 250 1000 11680 2.72272 44.3076 125.085 172.158 172.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1390 3.2e-05 4096 430 1680 497920 293.076 137.785 8663.84 4043.29 13138.4 13138.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1990 0.000256 1024 490 1640 69600 4.53242 3.42701 136.647 104.987 249.698 249.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 420 0.000512 512 90 220 18560 2.16938 0.818752 5.1936 25.969 34.3049 34.4344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 360 6.4e-05 1024 87 620 122880 51.3027 13.6223 106.202 429.122 600.462 600.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 450 3.2e-05 2048 135 4100 250880 374.068 90.7633 2953.36 2690.14 6108.78 6109.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1680 0.000128 1024 340 1960 139520 11.0364 6.8473 353.435 238.627 610.082 610.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 290 0.001024 512 50 280 7040 0.999104 0.385024 1.47136 25.5166 28.5016 28.6174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1920 0.000128 4096 490 1920 137440 23.2371 28.3888 2084.06 849.037 2984.81 2985.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 370 6.4e-05 2048 100 1700 112128 90.6587 28.3111 480.522 837.089 1436.78 1436.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 760 0.001024 4096 250 1000 11664 2.72179 41.0587 125.36 169.186 169.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1390 3.2e-05 4096 430 1680 497664 292.089 137.561 4962.72 4032.29 9425.01 9425.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1990 0.000256 1024 490 1640 69504 4.50624 3.41786 125.979 104.811 238.819 238.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 420 0.000512 512 90 220 18432 2.1712 0.817056 2.79206 25.9721 31.9012 32.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 360 6.4e-05 1024 87 620 119808 51.1785 13.4529 96.5191 421.439 582.806 582.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 450 3.2e-05 2048 135 4100 248832 374.213 90.7606 2717.61 2691.71 5874.74 5875.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1680 0.000128 1024 340 1960 139392 10.9732 6.83827 327.802 237.127 582.873 583.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 290 0.001024 512 50 280 7296 1.01725 0.382304 1.38755 25.5227 28.4436 28.5587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1920 0.000128 4096 490 1920 137472 23.1369 28.416 979.641 838.765 1870.04 1870.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 370 6.4e-05 2048 100 1700 112896 90.668 28.3459 492.112 836.653 1447.98 1448.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 760 0.001024 4096 250 1000 11648 2.72384 42.3532 125.24 170.359 170.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1390 3.2e-05 4096 430 1680 497280 293.345 137.842 4224.29 4062.42 8718.24 8718.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1990 0.000256 1024 490 1640 69440 4.52381 3.41578 128.077 104.778 240.898 240.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 420 0.000512 512 90 220 18816 2.29997 0.8192 2.96083 26.0497 32.285 32.4157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 360 6.4e-05 1024 87 620 121856 51.3815 13.5227 100.25 422.584 587.96 588.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 450 3.2e-05 2048 135 4100 250880 373.314 90.568 2776.98 2697.04 5938.36 5938.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1680 0.000128 1024 340 1960 139328 11.0219 6.84829 332.691 236.482 587.175 587.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 290 0.001024 512 50 280 7168 0.999456 0.383936 1.37427 25.5536 28.4415 28.5614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1920 0.000128 4096 490 1920 137424 23.1943 28.3881 1004.98 855.522 1912.16 1912.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 370 6.4e-05 2048 100 1700 112640 90.1973 28.3054 494.559 834.955 1448.23 1448.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 760 0.001024 4096 250 1000 11648 2.71974 42.6112 123.544 168.919 168.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1390 3.2e-05 4096 430 1680 497664 292.288 137.544 4264.75 4031.2 8726.13 8726.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1990 0.000256 1024 490 1640 69376 4.50451 3.40749 127.253 104.567 239.837 239.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 420 0.000512 512 90 220 19456 2.16019 0.827776 3.05094 26.3014 32.4946 32.6176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 360 6.4e-05 1024 87 620 122880 50.9244 13.4842 101.994 417.621 584.24 584.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 450 3.2e-05 2048 135 4100 249856 372.005 90.6533 2723.21 2669.22 5855.54 5855.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1680 0.000128 1024 340 1960 139264 10.9943 6.83766 329.005 235.641 582.61 582.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 290 0.001024 512 50 280 7168 1.03722 0.387072 1.43885 25.7442 28.7352 28.8581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1920 0.000128 4096 490 1920 137472 23.1035 28.3429 1015.24 837.885 1904.66 1904.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 370 6.4e-05 2048 100 1700 110592 90.8479 28.4423 599.196 835.342 1554.03 1554.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 760 0.001024 4096 250 1000 11592 2.71798 52.2482 122.21 177.22 177.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1390 3.2e-05 4096 430 1680 497664 292.171 137.762 5150.55 4052.09 9632.91 9633.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1990 0.000256 1024 490 1640 69408 4.5263 3.42778 159.237 104.981 272.274 272.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 420 0.000512 512 90 220 18432 2.14544 0.806208 3.47984 25.7315 32.3172 32.4438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 360 6.4e-05 1024 87 620 119808 50.9036 13.3975 122.136 414.598 601.254 601.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 450 3.2e-05 2048 135 4100 248832 372.64 90.5337 3421.05 2672.2 6556.87 6557.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1680 0.000128 1024 340 1960 139392 11.0192 6.8425 412.593 235.466 666.058 666.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 290 0.001024 512 50 280 6912 0.96096 0.37888 1.61114 25.4048 28.4826 28.6003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1920 0.000128 4096 490 1920 137376 23.1138 28.3892 1224.37 838.41 2114.36 2114.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 370 6.4e-05 2048 100 1700 105984 90.7865 28.0199 401.438 828.412 1348.85 1349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 760 0.001024 4096 250 1000 11520 2.71974 36.3405 122.725 161.828 161.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1390 3.2e-05 4096 430 1680 497664 291.434 137.639 3577.21 4029.85 8036.45 8036.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1990 0.000256 1024 490 1640 69120 4.50653 3.41315 110.952 108.16 227.133 227.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 420 0.000512 512 90 220 16128 2.1497 0.777632 2.38506 24.9844 30.4489 30.5725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 360 6.4e-05 1024 87 620 110592 51.36 13.3606 78.9488 408.33 552.218 552.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 450 3.2e-05 2048 135 4100 239616 374.725 90.6266 2290.9 2673.35 5430.05 5430.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1680 0.000128 1024 340 1960 138240 10.9568 6.8895 285.566 233.92 537.469 537.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 290 0.001024 512 50 280 5760 1.01491 0.36928 1.10048 24.0066 26.6211 26.7382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1920 0.000128 4096 490 1920 137376 23.0871 28.39 850.428 838.067 1740.05 1740.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 370 6.4e-05 2048 100 1700 112640 90.4769 28.3572 587.456 838.083 1544.58 1544.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 760 0.001024 4096 250 1000 11600 2.71053 50.135 123.578 176.466 176.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1390 3.2e-05 4096 430 1680 497920 291.658 137.565 4987.67 4050.91 9468.15 9468.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1990 0.000256 1024 490 1640 69120 4.49648 3.43245 152.017 104.535 264.587 264.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 420 0.000512 512 90 220 17920 2.18486 0.81696 3.32406 25.9802 32.4636 32.5878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 360 6.4e-05 1024 87 620 122880 51.2394 13.5107 120.713 419.205 604.969 605.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 450 3.2e-05 2048 135 4100 250880 372.755 90.7102 3341.83 2678.7 6484.45 6484.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1680 0.000128 1024 340 1960 139520 10.9897 6.83942 400.062 235.234 653.258 653.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 290 0.001024 512 50 280 7040 1.0264 0.386944 1.61926 25.5296 28.6881 28.8154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1920 0.000128 4096 490 1920 137440 23.0679 28.3729 1188.79 838.3 2078.61 2078.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 370 6.4e-05 2048 100 1700 112640 90.3183 28.3916 412.127 838.883 1369.91 1370.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 760 0.001024 4096 250 1000 11520 2.71354 35.1073 123.587 161.45 161.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1390 3.2e-05 4096 430 1680 496640 291.842 137.458 3461.94 4042.32 7933.88 7934.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1990 0.000256 1024 490 1640 68480 4.48262 3.39402 106.354 104.286 218.615 218.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 420 0.000512 512 90 220 17920 2.19571 0.81776 2.55795 26.0452 31.7684 31.8956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 360 6.4e-05 1024 87 620 112640 51.6157 13.3253 78.2942 412.721 556.166 556.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 450 3.2e-05 2048 135 4100 245760 375.946 90.7961 2279.35 2694.65 5441.17 5441.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1680 0.000128 1024 340 1960 138240 10.8995 6.81779 277.203 232.859 527.907 528.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 290 0.001024 512 50 280 6400 1.04374 0.387264 1.19318 25.596 28.3475 28.4592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1920 0.000128 4096 490 1920 136960 23.0336 28.324 824.098 837.785 1713.32 1713.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 370 6.4e-05 2048 100 1700 110592 90.1489 28.1928 540.895 833.455 1492.89 1493.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 760 0.001024 4096 250 1000 11616 2.71933 47.5159 124.498 174.777 174.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1390 3.2e-05 4096 430 1680 496128 291.709 137.414 4676.03 4052.15 9157.63 9157.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1990 0.000256 1024 490 1640 69504 4.49789 3.41232 143.886 104.901 256.802 256.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 420 0.000512 512 90 220 18432 2.17322 0.81888 3.26288 26.0072 32.4165 32.5414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 360 6.4e-05 1024 87 620 116736 51.0105 13.3175 107.53 412.626 584.706 584.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 450 3.2e-05 2048 135 4100 245760 372.689 90.4313 3069 2677.51 6210.07 6210.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1680 0.000128 1024 340 1960 139008 10.9737 6.8303 372.756 234.59 625.286 625.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 290 0.001024 512 50 280 6912 1.02896 0.38432 1.53402 25.5478 28.6254 28.7436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1920 0.000128 4096 490 1920 137280 23.0369 28.3301 1115.11 838.724 2005.28 2005.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 370 6.4e-05 2048 100 1700 104448 90.5588 28.0211 365.764 824.536 1309.07 1309.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 760 0.001024 4096 250 1000 11520 2.72045 33.9078 122.532 159.204 159.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1390 3.2e-05 4096 430 1680 494592 292.963 137.474 3316.13 4040.05 7786.93 7787.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1990 0.000256 1024 490 1640 69120 4.49286 3.40582 103.029 104.412 215.438 215.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 420 0.000512 512 90 220 15360 2.18304 0.77824 2.00371 25.21 30.3306 30.4519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 360 6.4e-05 1024 87 620 110592 51.9751 13.3159 73.5709 412.417 551.499 551.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 450 3.2e-05 2048 135 4100 233472 375.973 90.274 2076.91 2670.72 5214.3 5214.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1680 0.000128 1024 340 1960 138240 10.9389 6.82803 265.411 229.107 512.418 512.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 290 0.001024 512 50 280 6144 1.01331 0.369952 1.12845 25.0906 27.7302 27.8445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1920 0.000128 4096 490 1920 137088 23.0548 28.3303 792.228 837.535 1681.22 1681.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 370 6.4e-05 2048 100 1700 108800 91.0071 28.2936 555.964 832.684 1508.15 1508.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 760 0.001024 4096 250 1000 11600 2.71821 49.4838 122.143 174.39 174.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1390 3.2e-05 4096 430 1680 496000 293.253 137.765 4855.75 4034.45 9321.55 9321.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1990 0.000256 1024 490 1640 69200 4.53718 3.41744 149.73 104.849 262.638 262.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 420 0.000512 512 90 220 17600 2.20867 0.8192 3.19184 25.9778 32.3501 32.4772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 360 6.4e-05 1024 87 620 115200 51.3126 13.3549 110.932 412.141 587.962 588.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 450 3.2e-05 2048 135 4100 243200 375.482 90.5756 3164.59 2680.25 6311.35 6311.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1680 0.000128 1024 340 1960 139200 11.0403 6.8503 390.723 233.386 642.139 642.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 290 0.001024 512 50 280 7200 0.970752 0.38672 1.62525 25.5388 28.6468 28.7665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1920 0.000128 4096 490 1920 137200 23.2346 28.4119 1159.91 837.259 2048.89 2048.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 370 6.4e-05 2048 100 1700 102400 91.1869 28.0062 370.35 824.53 1314.27 1314.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 760 0.001024 4096 250 1000 11400 2.70746 34.0726 121.942 158.764 158.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1390 3.2e-05 4096 430 1680 496000 293.119 137.692 3411.04 4036.52 7878.7 7878.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1990 0.000256 1024 490 1640 68800 4.51779 3.41402 105.031 104.469 217.532 217.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 420 0.000512 512 90 220 16000 2.26509 0.821536 2.1376 26.0523 31.4335 31.5617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 360 6.4e-05 1024 87 620 115200 51.333 13.3571 78.8172 412.355 556.088 556.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 450 3.2e-05 2048 135 4100 230400 378.239 90.4801 2103.59 2691.87 5264.62 5264.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1680 0.000128 1024 340 1960 137600 11.0145 6.84086 270.906 232.238 521.134 521.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 290 0.001024 512 50 280 6400 1.05149 0.385024 1.20131 25.6098 28.3781 28.4977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1920 0.000128 4096 490 1920 137200 23.1536 28.4027 813.386 850.317 1715.34 1715.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 370 6.4e-05 2048 100 1700 111104 90.8334 28.3305 724.427 836.924 1680.72 1680.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 760 0.001024 4096 250 1000 11536 2.70733 62.3279 122.178 187.257 187.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1390 3.2e-05 4096 430 1680 496384 291.798 137.633 6166.23 4047.52 10643.5 10643.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1990 0.000256 1024 490 1640 69440 4.5097 3.416 190.496 104.836 303.36 303.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 420 0.000512 512 90 220 17920 2.13952 0.79504 4.01488 25.4868 32.5922 32.7226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 360 6.4e-05 1024 87 620 114688 51.5635 13.3816 140.387 413.677 619.23 619.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 450 3.2e-05 2048 135 4100 250880 371.275 90.3677 4123.58 2673.19 7258.86 7259.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1680 0.000128 1024 340 1960 138880 10.9867 6.83827 491.539 234.755 744.252 744.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 290 0.001024 512 50 280 6272 0.996448 0.376032 1.97184 25.2963 28.7687 28.8891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1920 0.000128 4096 490 1920 137312 23.0808 28.3778 1467.25 838.214 2357 2357.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 370 6.4e-05 2048 100 1700 107520 90.144 28.0334 458.03 827.349 1403.75 1403.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 760 0.001024 4096 250 1000 11424 2.7111 40.3825 122.415 165.552 165.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1390 3.2e-05 4096 430 1680 494592 292.398 137.568 4062.97 4058.85 8552.11 8552.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1990 0.000256 1024 490 1640 68096 4.46822 3.37853 123.315 103.766 235.028 235.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 420 0.000512 512 90 220 14336 2.15264 0.750016 2.47926 24.3565 29.8868 30.0134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 360 6.4e-05 1024 87 620 100352 52.3489 13.2276 81.5534 404.226 551.579 551.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 450 3.2e-05 2048 135 4100 243712 369.887 89.8341 2636.93 2654.41 5751.5 5751.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1680 0.000128 1024 340 1960 137984 11.004 7.21174 321.873 233.827 574.045 574.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 290 0.001024 512 50 280 5376 0.999744 0.363136 1.13062 23.7174 26.3427 26.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1920 0.000128 4096 490 1920 137088 23.0205 28.3159 970.912 837.546 1859.87 1859.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 370 6.4e-05 2048 100 1700 111360 90.5951 28.3916 694.542 834.586 1648.31 1648.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 760 0.001024 4096 250 1000 11520 2.71126 59.7235 122.977 185.454 185.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1390 3.2e-05 4096 430 1680 497280 291.909 137.695 5946.74 4027.87 10404.5 10404.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1990 0.000256 1024 490 1640 69120 4.52083 3.41261 181.811 104.569 294.417 294.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 420 0.000512 512 90 220 17280 2.21514 0.83872 3.87373 25.9956 33.0782 33.2036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 360 6.4e-05 1024 87 620 115200 51.3302 15.0328 135.335 412.239 614.153 614.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 450 3.2e-05 2048 135 4100 245760 374.8 90.6903 3877.87 2681.02 7024.81 7025.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1680 0.000128 1024 340 1960 138240 10.994 6.8423 470.396 232.372 720.74 720.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 290 0.001024 512 50 280 6720 1.01146 0.385376 2.03549 25.556 29.1189 29.2434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1920 0.000128 4096 490 1920 137280 23.1372 28.38 1411.81 837.464 2300.88 2300.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 370 6.4e-05 2048 100 1700 107520 89.8711 27.9331 455.824 824.635 1398.46 1398.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 760 0.001024 4096 250 1000 11280 2.69763 39.9565 121.498 164.2 164.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1390 3.2e-05 4096 430 1680 495360 291.167 137.411 4013.31 4018.95 8461.18 8461.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1990 0.000256 1024 490 1640 69120 4.51293 3.41402 123.67 104.736 236.437 236.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 420 0.000512 512 90 220 15360 2.28218 0.823296 2.59981 26.0811 31.9389 32.0716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 360 6.4e-05 1024 87 620 107520 52.6068 13.3293 86.2869 412.405 564.849 565.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 450 3.2e-05 2048 135 4100 230400 377.722 90.407 2462.7 2679 5610.29 5610.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1680 0.000128 1024 340 1960 138240 10.979 6.84733 318.477 231.666 568.106 568.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 290 0.001024 512 50 280 5760 1.03024 0.387072 1.17162 25.6331 28.3504 28.4677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1920 0.000128 4096 490 1920 137280 23.0851 28.3719 957.708 838.167 1847.41 1847.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 370 6.4e-05 2048 100 1700 110592 90.6213 28.2823 672.561 835.393 1627.05 1627.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 760 0.001024 4096 250 1000 11520 2.71568 58.5528 123.655 184.966 185.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1390 3.2e-05 4096 430 1680 497664 291.876 137.558 5802.76 4036.41 10268.9 10269.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1990 0.000256 1024 490 1640 69120 4.50515 3.40874 176.401 104.672 289.09 289.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 420 0.000512 512 90 220 18432 2.19731 0.832736 4.03098 26.3493 33.5661 33.6917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 360 6.4e-05 1024 87 620 122880 50.9154 13.4909 140.124 417.783 622.53 622.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 450 3.2e-05 2048 135 4100 245760 374.501 90.6429 3779.36 2681.48 6926.43 6926.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1680 0.000128 1024 340 1960 138240 10.9707 6.83238 460.332 233.488 711.752 711.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 290 0.001024 512 50 280 6144 1.00448 0.370464 1.77507 24.0005 27.2758 27.3959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1920 0.000128 4096 490 1920 137216 23.0632 28.3321 1382.18 837.279 2270.93 2271.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 370 6.4e-05 2048 100 1700 106496 91.2808 28.4137 435.551 835.586 1391.03 1391.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 760 0.001024 4096 250 1000 11264 2.70099 38.7192 122.407 163.872 163.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1390 3.2e-05 4096 430 1680 495616 290.84 137.297 3884.35 4028.87 8341.7 8341.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1990 0.000256 1024 490 1640 68608 4.51866 3.41002 118.04 104.829 230.901 230.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 420 0.000512 512 90 220 16384 2.14662 0.783488 2.64854 25.0554 30.7878 30.9143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 360 6.4e-05 1024 87 620 114688 52.26 13.4938 88.7429 417.882 572.597 572.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 450 3.2e-05 2048 135 4100 245760 374.408 90.37 2531 2681.53 5677.74 5678.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1680 0.000128 1024 340 1960 137216 11.0341 6.82803 304.407 234.072 556.474 556.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 290 0.001024 512 50 280 6144 0.97984 0.374208 1.19578 25.1325 27.8112 27.9291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1920 0.000128 4096 490 1920 136704 23.0504 28.3232 922.625 836.284 1810.36 1810.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 370 6.4e-05 2048 100 1700 104448 90.5526 27.9149 552.379 825.219 1496.26 1496.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 760 0.001024 4096 250 1000 11520 2.7177 50.8675 120.501 174.13 174.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1390 3.2e-05 4096 430 1680 494592 292.967 137.441 5048.02 4061.8 9540.55 9540.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1990 0.000256 1024 490 1640 69120 4.48512 3.40173 154.053 104.5 266.539 266.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 420 0.000512 512 90 220 15360 2.18381 0.776096 2.92387 25.0386 31.0761 31.1972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 360 6.4e-05 1024 87 620 110592 51.9674 13.3197 110.138 412.705 588.346 588.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 450 3.2e-05 2048 135 4100 233472 375.915 90.2007 3138.79 2673.07 6278.43 6278.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1680 0.000128 1024 340 1960 138240 10.9506 6.95069 397.475 227.19 642.698 642.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 290 0.001024 512 50 280 6144 0.954752 0.375968 1.61949 25.1012 28.1745 28.2833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1920 0.000128 4096 490 1920 137088 23.048 28.3313 1203.65 838.122 2093.23 2093.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 370 6.4e-05 2048 100 1700 98304 91.7914 27.9265 367.109 825.741 1312.77 1312.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 760 0.001024 4096 250 1000 11136 2.70058 34.857 121.633 159.234 159.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1390 3.2e-05 4096 430 1680 491520 292.328 137.024 3491.29 4028.09 7949.07 7949.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1990 0.000256 1024 490 1640 67584 4.47472 3.37712 106.991 103.729 218.674 218.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 420 0.000512 512 90 220 12288 2.3064 0.784288 2.11901 25.1674 30.5332 30.6632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 360 6.4e-05 1024 87 620 98304 51.0724 13.1652 69.2997 396.471 530.229 530.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 450 3.2e-05 2048 135 4100 221184 382.721 91.0474 2084.72 2706.96 5265.88 5266.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1680 0.000128 1024 340 1960 135168 10.9148 6.80141 274.789 231.794 524.424 524.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 290 0.001024 512 50 280 6144 1.02195 0.374752 1.35453 25.2292 28.1092 28.2265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1920 0.000128 4096 490 1920 135936 23.0422 28.3075 832.161 835.107 1718.69 1718.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 370 6.4e-05 2048 100 1700 102400 91.1778 27.9798 562.951 825.15 1507.45 1507.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 760 0.001024 4096 250 1000 11400 2.71133 51.8077 123.206 177.767 177.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1390 3.2e-05 4096 430 1680 496000 293.135 137.659 5184.25 4038.77 9654.14 9654.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1990 0.000256 1024 490 1640 68800 4.51728 3.4143 160.67 104.544 273.247 273.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 420 0.000512 512 90 220 16000 2.26934 0.8192 3.14906 26.0725 32.4623 32.5873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 360 6.4e-05 1024 87 620 115200 51.3284 13.7498 119.177 412.671 597.142 597.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 450 3.2e-05 2048 135 4100 230400 378.267 90.4943 3208.09 2680.96 6358.25 6358.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1680 0.000128 1024 340 1960 137600 11.0197 6.8448 412.67 232.408 663.074 663.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 290 0.001024 512 50 280 6400 1.0295 0.391168 1.73677 25.6185 28.905 29.0088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1920 0.000128 4096 490 1920 137200 23.1471 28.3947 1235.02 838.587 2125.22 2125.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 370 6.4e-05 2048 100 1700 102400 91.0291 28.0566 400.504 824.869 1344.65 1344.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 760 0.001024 4096 250 1000 11200 2.70573 36.2677 121.95 160.967 161.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1390 3.2e-05 4096 430 1680 492800 291.625 137.103 3683.79 4019.97 8132.81 8133.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1990 0.000256 1024 490 1640 67200 4.47914 3.3816 113.994 105.593 227.55 227.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 420 0.000512 512 90 220 12800 2.39824 0.825696 2.30659 26.1791 31.8598 31.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 360 6.4e-05 1024 87 620 102400 53.3548 13.3366 75.622 412.536 555.066 555.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 450 3.2e-05 2048 135 4100 230400 377.928 90.3493 2327.81 2679.42 5475.93 5476.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1680 0.000128 1024 340 1960 134400 10.9463 6.81002 293.099 230.414 541.397 541.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 290 0.001024 512 50 280 3200 0.948736 0.329568 1.0505 21.5044 23.9629 24.0684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1920 0.000128 4096 490 1920 136000 23.0584 28.3484 876.579 834.567 1762.62 1762.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 370 6.4e-05 2048 100 1704 111616 90.6337 28.3163 450.746 838.345 1408.24 1408.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 760 0.001024 4096 250 1008 11616 2.72288 74.7211 123.843 201.33 201.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1390 3.2e-05 4096 430 1680 495616 293.821 137.55 7696.6 4045.33 12173.6 12173.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1990 0.000256 1024 490 1632 69632 4.51107 3.4177 118.374 104.949 231.352 231.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 420 0.000512 512 90 240 19968 2.13309 0.831488 5.11766 28.0329 36.2683 36.3995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 360 6.4e-05 1024 87 624 116736 51.9848 13.4893 144.294 417.947 627.937 628.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 450 3.2e-05 2048 135 4104 249856 373.978 90.7075 2571.03 2690.98 5727.16 5727.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1680 0.000128 1024 340 1968 139520 10.9777 15.6079 310.466 237.058 574.249 574.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 290 0.001024 512 50 264 8192 1.00051 0.38912 2.61923 25.68 29.8189 29.9223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1920 0.000128 4096 490 1920 137536 23.1404 28.3326 1780.54 838.344 2670.43 2670.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 370 6.4e-05 2048 100 1704 111360 91.0748 28.4017 476.561 837.694 1433.93 1434.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 760 0.001024 4096 250 1008 11600 2.72179 41.1651 124.878 168.807 168.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1390 3.2e-05 4096 430 1680 496000 294.664 137.857 7604.35 4040.83 12078.1 12078.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1990 0.000256 1024 490 1632 69600 4.53974 3.42589 125.555 107.948 241.571 241.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 420 0.000512 512 90 240 19200 2.14074 0.8192 4.98413 25.9417 34.0384 34.1652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 360 6.4e-05 1024 87 624 117760 52.1419 13.632 94.6283 418.95 579.565 579.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 450 3.2e-05 2048 135 4104 248320 375.865 90.7653 2707.21 2684.43 5858.71 5859.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1680 0.000128 1024 340 1968 139520 11.027 6.84394 328.362 236.416 582.786 582.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 290 0.001024 512 50 264 8000 1.00173 0.384992 1.51818 25.5 28.5335 28.6495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1920 0.000128 4096 490 1920 137520 23.2612 28.396 1838.48 837.809 2728.03 2728.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 370 6.4e-05 2048 100 1704 110592 90.9105 28.3349 468.665 836.569 1424.68 1424.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 760 0.001024 4096 250 1008 11616 2.73155 41.0245 123.757 167.556 167.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1390 3.2e-05 4096 430 1680 495360 293.343 137.654 4058.87 4061.41 8551.6 8551.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1990 0.000256 1024 490 1632 69504 4.51219 3.41066 123.794 104.809 236.632 236.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 420 0.000512 512 90 240 19200 2.13533 0.819584 2.97466 25.9568 32.0394 32.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 360 6.4e-05 1024 87 624 113664 52.1959 13.9227 90.635 416.307 573.279 573.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 450 3.2e-05 2048 135 4104 248832 374.019 90.7617 2670.29 2678.41 5813.91 5814.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1680 0.000128 1024 340 1968 139008 10.9897 6.84403 322.342 237.985 578.289 578.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 290 0.001024 512 50 264 7680 1.00874 0.3832 1.38086 25.5092 28.4105 28.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1920 0.000128 4096 490 1920 137568 23.1257 28.3981 962.186 838.997 1852.78 1852.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 370 6.4e-05 2048 100 1704 107520 90.9184 28.1708 293.272 832.891 1245.45 1245.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 760 0.001024 4096 250 1008 11520 2.72384 26.3571 123.161 152.284 152.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1390 3.2e-05 4096 430 1680 494592 293.161 137.427 7814.95 4038.93 12284.8 12285.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1990 0.000256 1024 490 1632 69504 4.50144 3.40838 80.2867 104.815 193.113 193.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 420 0.000512 512 90 240 18432 2.16646 0.818848 4.80778 25.9907 33.9379 34.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 360 6.4e-05 1024 87 624 110592 51.9132 13.4967 57.2788 412.378 535.279 535.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 450 3.2e-05 2048 135 4104 245760 372.855 90.3503 1705.08 2672.62 4841.33 4841.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1680 0.000128 1024 340 1968 139008 10.976 6.82803 209.156 239.609 466.703 466.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 290 0.001024 512 50 264 7680 1.00995 0.384032 1.06333 25.5408 28.1292 28.2397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1920 0.000128 4096 490 1920 137472 23.1035 28.3352 1906.71 837.968 2796.19 2796.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 370 6.4e-05 2048 100 1704 111104 91.0455 28.3955 543.613 837.312 1500.56 1500.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 760 0.001024 4096 250 1008 11592 2.72589 47.6747 123.807 174.25 174.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1390 3.2e-05 4096 430 1680 495488 293.955 137.848 4686.32 4046.61 9165.07 9165.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1990 0.000256 1024 490 1632 69440 4.51837 3.41811 142.211 104.847 255.094 255.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 420 0.000512 512 90 240 19712 2.13072 0.818944 3.56851 26.0683 32.7428 32.8673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 360 6.4e-05 1024 87 624 114688 52.475 13.5196 105.693 423.815 595.722 595.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 450 3.2e-05 2048 135 4104 247296 375.195 90.8697 3072.72 2684.89 6224.1 6224.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1680 0.000128 1024 340 1968 139328 10.9886 6.84486 372.459 237.389 627.808 627.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 290 0.001024 512 50 264 8064 1.00525 0.390144 1.76051 25.5654 28.8481 28.9626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1920 0.000128 4096 490 1920 137424 23.1503 28.3761 1117.1 838.683 2007.38 2007.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 370 6.4e-05 2048 100 1704 111104 90.8554 28.3513 345.293 836.665 1301.36 1301.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 760 0.001024 4096 250 1008 11536 2.72394 30.3315 123.662 156.761 156.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1390 3.2e-05 4096 430 1680 494592 293.333 137.773 9285.64 4047.87 13765 13765.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1990 0.000256 1024 490 1632 69440 4.5087 3.41968 90.5861 104.918 203.533 203.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 420 0.000512 512 90 240 17920 2.14093 0.796992 2.2423 25.5512 30.8882 31.0271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 360 6.4e-05 1024 87 624 107520 52.7708 13.3813 63.7676 413.614 543.749 543.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 450 3.2e-05 2048 135 4104 243712 377.035 91.0784 1912.29 2692.11 5072.97 5073.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1680 0.000128 1024 340 1968 138880 10.9871 6.83302 236.1 229.629 483.683 483.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 290 0.001024 512 50 264 7168 1.0024 0.379008 1.15638 25.2937 27.9586 28.0693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1920 0.000128 4096 490 1920 137312 23.0769 28.4175 711.129 838.093 1600.79 1600.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 370 6.4e-05 2048 100 1704 110592 90.6029 28.2849 523.682 835.985 1478.75 1478.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 760 0.001024 4096 250 1008 11584 2.72179 46.2541 123.674 172.692 172.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1390 3.2e-05 4096 430 1680 495616 292.979 137.597 4555.21 4050.23 9036.32 9036.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1990 0.000256 1024 490 1632 69376 4.50234 3.40787 136.541 104.686 249.238 249.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 420 0.000512 512 90 240 19456 2.15872 0.828288 3.44544 26.3324 32.9193 33.0451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 360 6.4e-05 1024 87 624 114688 52.2269 13.487 102.51 418.154 586.595 586.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 450 3.2e-05 2048 135 4104 245760 374.727 90.5422 2872.23 2686.96 6024.89 6025.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1680 0.000128 1024 340 1968 139264 10.9925 6.82726 355.193 239.583 612.726 612.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 290 0.001024 512 50 264 8192 0.970656 0.389152 1.72544 25.7036 28.9171 29.0403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1920 0.000128 4096 490 1920 137472 23.084 28.3418 1087.6 838.962 1978.07 1978.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 370 6.4e-05 2048 100 1704 110592 90.5874 28.3364 345.132 836.37 1300.63 1300.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 760 0.001024 4096 250 1008 11520 2.7183 30.6624 123.544 156.97 157.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1390 3.2e-05 4096 430 1680 495616 292.889 137.596 3036.16 4047.72 7514.7 7515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1990 0.000256 1024 490 1632 69120 4.51062 3.40672 89.3477 104.772 202.14 202.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 420 0.000512 512 90 240 18432 2.20035 0.831872 2.4039 26.3727 31.9627 32.0935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 360 6.4e-05 1024 87 624 114688 52.2454 13.4856 68.8862 418.156 552.993 553.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 450 3.2e-05 2048 135 4104 245760 374.494 90.6401 1868.08 2683.81 5017.47 5017.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1680 0.000128 1024 340 1968 138240 10.966 6.8297 229.701 234.228 481.861 481.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 290 0.001024 512 50 264 7168 0.976128 0.369824 1.21069 24.0078 26.6949 26.8104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1920 0.000128 4096 490 1920 137216 23.065 28.3278 722.067 837.781 1611.32 1611.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 370 6.4e-05 2048 100 1704 108288 91.2344 28.5011 563.575 834.515 1518.03 1518.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 760 0.001024 4096 250 1008 11592 2.72794 50.4773 124.553 177.801 177.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1390 3.2e-05 4096 430 1680 495360 293.718 137.798 4932.95 4042.33 9407.13 9407.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1990 0.000256 1024 490 1632 69408 4.52608 3.4263 152.111 104.976 265.14 265.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 420 0.000512 512 90 240 18432 2.14768 0.80896 3.51805 25.7069 32.336 32.4669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 360 6.4e-05 1024 87 624 110592 52.4743 13.3945 108.402 414.249 588.735 588.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 450 3.2e-05 2048 135 4104 244224 376.107 90.684 3225.52 2686.91 6379.66 6380
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1680 0.000128 1024 340 1968 139392 11.0152 14.549 397.877 236.402 659.982 660.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 290 0.001024 512 50 264 7488 0.94928 0.384992 1.60474 25.3934 28.4629 28.5824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1920 0.000128 4096 490 1920 137376 23.1117 28.3895 1177.17 837.786 2066.53 2066.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 370 6.4e-05 2048 100 1704 105984 90.7747 28.0658 386.764 828.53 1334.33 1334.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 760 0.001024 4096 250 1008 11520 2.73203 35.4428 122.957 161.175 161.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1390 3.2e-05 4096 430 1680 495360 293.056 137.716 3450.79 4062.21 7944.1 7944.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1990 0.000256 1024 490 1632 69120 4.5016 3.40992 106.679 104.609 219.302 219.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 420 0.000512 512 90 240 16128 2.1479 0.773952 2.38582 24.9845 30.4479 30.5708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 360 6.4e-05 1024 87 624 101376 52.8566 13.2585 70.1945 408.167 544.696 544.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 450 3.2e-05 2048 135 4104 239616 374.811 90.4895 2215.94 2670.34 5352.02 5352.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1680 0.000128 1024 340 1968 138240 10.9566 6.83472 277.105 234.093 529.12 529.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 290 0.001024 512 50 264 6912 0.987744 0.370688 1.18365 24.008 26.6778 26.7984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1920 0.000128 4096 490 1920 137376 23.0769 28.3778 823.47 838.103 1713.11 1713.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 370 6.4e-05 2048 100 1704 110080 90.9355 28.3464 543.109 838.083 1500.67 1500.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 760 0.001024 4096 250 1008 11520 2.71686 47.6034 123.486 173.847 173.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1390 3.2e-05 4096 430 1680 495360 293.615 137.673 4693.19 4047.37 9172.19 9172.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1990 0.000256 1024 490 1632 69120 4.50058 3.40557 143.088 104.535 255.631 255.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 420 0.000512 512 90 240 19200 2.13814 0.817152 3.53933 25.9754 32.6232 32.7465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 360 6.4e-05 1024 87 624 117760 52.0036 13.5144 109.784 423.749 599.263 599.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 450 3.2e-05 2048 135 4104 245760 376.543 90.9604 3085.31 2694.97 6248.22 6248.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1680 0.000128 1024 340 1968 139520 10.9941 6.84918 378.487 237.386 633.847 633.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 290 0.001024 512 50 264 7680 1.01338 0.39056 1.65856 25.5282 28.7184 28.8338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1920 0.000128 4096 490 1920 137440 23.0782 28.3756 1118.97 838.322 2008.82 2008.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 370 6.4e-05 2048 100 1704 107520 91.2408 28.8531 381.562 838.781 1340.64 1340.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 760 0.001024 4096 250 1008 11360 2.7095 33.9019 123.068 159.721 159.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1390 3.2e-05 4096 430 1680 494080 293.698 137.692 3331.19 4055.71 7818.62 7818.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1990 0.000256 1024 490 1632 68480 4.48582 3.39251 102.27 104.277 214.527 214.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 420 0.000512 512 90 240 17920 2.19629 0.8192 2.55363 26.0415 31.764 31.8898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 360 6.4e-05 1024 87 624 112640 51.6261 13.3161 75.8296 412.707 553.691 553.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 450 3.2e-05 2048 135 4104 245760 376.048 90.7134 2207.92 2696.3 5371.42 5371.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1680 0.000128 1024 340 1968 138240 10.8885 6.81574 268.428 234.027 520.291 520.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 290 0.001024 512 50 264 7680 0.960512 0.385952 1.24998 25.5934 28.3184 28.4324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1920 0.000128 4096 490 1920 136960 23.0461 28.3225 794.201 837.527 1683.17 1683.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 370 6.4e-05 2048 100 1704 107520 90.8773 28.1746 681.459 832.635 1633.63 1633.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 760 0.001024 4096 250 1008 11520 2.7151 61.2291 123.053 187.041 187.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1390 3.2e-05 4096 430 1680 494592 292.415 137.426 5955.64 4038.83 10424.6 10424.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1990 0.000256 1024 490 1632 69504 4.50099 3.41731 184.131 104.816 296.962 297.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 420 0.000512 512 90 240 18432 2.1641 0.817152 4.29971 25.9884 33.4212 33.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 360 6.4e-05 1024 87 624 110592 51.8847 13.3223 132.032 412.293 609.749 609.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 450 3.2e-05 2048 135 4104 245760 372.432 90.272 3922.83 2672.43 7058.4 7058.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1680 0.000128 1024 340 1968 139008 10.9591 6.83427 478.889 235.675 732.488 732.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 290 0.001024 512 50 264 7680 0.983584 0.383168 2.10659 25.5379 29.1406 29.2541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1920 0.000128 4096 490 1920 137472 23.0362 28.3318 1421.45 838.039 2310.93 2311.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 370 6.4e-05 2048 100 1704 104448 90.5415 27.9065 423.783 824.536 1366.97 1367.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 760 0.001024 4096 250 1008 11328 2.7032 38.3451 121.838 162.93 162.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1390 3.2e-05 4096 430 1680 494592 292.919 137.472 3869.48 4039.82 8340.03 8340.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1990 0.000256 1024 490 1632 69120 4.49174 3.40278 118.548 104.413 230.958 231.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 420 0.000512 512 90 240 15360 2.18509 0.777728 2.56909 25.02 30.7078 30.8309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 360 6.4e-05 1024 87 624 110592 51.9807 13.318 85.5435 412.362 563.419 563.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 450 3.2e-05 2048 135 4104 233472 375.869 90.0738 2400.1 2694.83 5561.32 5561.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1680 0.000128 1024 340 1968 138240 10.9383 6.83123 308.035 232.401 558.334 558.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 290 0.001024 512 50 264 6144 1.00915 0.371872 1.37472 25.0933 27.9756 28.0924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1920 0.000128 4096 490 1920 137088 23.0456 28.3374 924.283 837.333 1813.07 1813.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 370 6.4e-05 2048 100 1704 108800 90.9586 28.2862 676.656 832.854 1628.95 1629.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 760 0.001024 4096 250 1008 11500 2.71667 60.0948 124.005 186.857 186.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1390 3.2e-05 4096 430 1680 494400 294.717 137.879 5882.82 4043.68 10359.4 10359.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1990 0.000256 1024 490 1632 69200 4.54016 3.42163 180.614 104.869 293.55 293.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 420 0.000512 512 90 240 19200 2.14771 0.8192 4.41069 25.9829 33.5096 33.6323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 360 6.4e-05 1024 87 624 108800 52.4569 13.3517 127.766 413.033 606.823 606.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 450 3.2e-05 2048 135 4104 243200 375.222 90.5753 3819.21 2678.28 6963.71 6964.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1680 0.000128 1024 340 1968 139200 11.0325 6.84426 472.704 234.668 725.376 725.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 290 0.001024 512 50 264 8000 0.978432 0.384768 2.16208 25.5385 29.1884 29.3086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1920 0.000128 4096 490 1920 137200 23.2188 28.4078 1401.94 837.397 2291.03 2291.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 370 6.4e-05 2048 100 1704 102400 91.182 28.1743 433.872 825.319 1378.74 1378.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 760 0.001024 4096 250 1008 11400 2.7144 40.6723 122.366 165.795 165.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1390 3.2e-05 4096 430 1680 492800 295.555 137.935 3978.71 4059.14 8471.67 8471.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1990 0.000256 1024 490 1632 68800 4.51101 3.41619 121.856 104.566 234.451 234.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 420 0.000512 512 90 240 19200 2.15578 0.820288 3.16067 26.0785 32.3682 32.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 360 6.4e-05 1024 87 624 102400 53.4213 13.4967 82.4892 412.748 562.372 562.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 450 3.2e-05 2048 135 4104 230400 378.283 90.4889 2452.41 2685.19 5606.81 5607.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1680 0.000128 1024 340 1968 137600 11.0013 6.84032 316.73 232.54 567.246 567.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 290 0.001024 512 50 264 8000 1.01181 0.38528 1.59235 25.6184 28.738 28.8522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1920 0.000128 4096 490 1920 137200 23.1574 28.3902 952.316 838.755 1842.69 1842.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 370 6.4e-05 2048 100 1704 111104 90.8403 28.4406 677.996 837.465 1634.94 1635.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 760 0.001024 4096 250 1008 11536 2.71974 58.9386 123.655 185.353 185.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1390 3.2e-05 4096 430 1680 494592 292.966 137.791 5781.91 4042.05 10255 10255.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1990 0.000256 1024 490 1632 69440 4.50883 3.41229 177.464 104.923 290.408 290.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 420 0.000512 512 90 240 17920 2.14045 0.796672 4.1232 25.5027 32.7168 32.8455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 360 6.4e-05 1024 87 624 107520 52.7406 13.374 124.166 414.011 604.509 604.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 450 3.2e-05 2048 135 4104 243712 376.836 90.8878 3761.95 2696.75 6926.85 6927.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1680 0.000128 1024 340 1968 138880 10.9911 6.83942 462.227 236.143 716.332 716.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 290 0.001024 512 50 264 7168 0.946464 0.377856 2.0233 25.3051 28.7778 28.8915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1920 0.000128 4096 490 1920 137312 23.0761 28.378 1379.56 838.945 2270.04 2270.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 370 6.4e-05 2048 100 1704 107520 90.1363 27.9628 434.757 828.13 1381.17 1381.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 760 0.001024 4096 250 1008 11424 2.72384 38.6184 122.847 164.23 164.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1390 3.2e-05 4096 430 1680 494592 292.342 137.561 3808.37 4047.15 8285.76 8286.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1990 0.000256 1024 490 1632 68096 4.46218 3.3793 115.586 103.862 227.39 227.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 420 0.000512 512 90 240 14336 2.1527 0.749568 2.31661 24.3731 29.748 29.8741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 360 6.4e-05 1024 87 624 100352 52.3359 13.2272 76.9816 404.731 547.495 547.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 450 3.2e-05 2048 135 4104 229376 379.046 90.8792 2337.05 2696.17 5503.56 5503.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1680 0.000128 1024 340 1968 137984 11.0006 6.83418 304.517 235.266 557.747 557.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 290 0.001024 512 50 264 5376 1.00157 0.362528 1.09034 23.7273 26.3097 26.4274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1920 0.000128 4096 490 1920 137088 23.018 28.3279 906.588 838.384 1796.39 1796.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 370 6.4e-05 2048 100 1704 107520 91.322 28.3423 637.136 834.652 1591.66 1591.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 760 0.001024 4096 250 1008 11520 2.71782 57.1694 124.373 184.302 184.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1390 3.2e-05 4096 430 1680 495360 293.674 137.865 5581.78 4056.79 10070.4 10070.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1990 0.000256 1024 490 1632 69120 4.52522 3.41421 171.962 104.575 284.578 284.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 420 0.000512 512 90 240 19200 2.14736 0.818432 4.26099 25.9971 33.3754 33.4977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 360 6.4e-05 1024 87 624 107520 52.6686 13.3468 120.517 412.274 599.026 599.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 450 3.2e-05 2048 135 4104 245760 374.833 90.721 3671.47 2678.48 6815.96 6816.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1680 0.000128 1024 340 1968 138240 11.0109 6.84032 448.554 231.511 698.049 698.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 290 0.001024 512 50 264 7680 0.990592 0.389152 2.11325 25.5523 29.1724 29.2864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1920 0.000128 4096 490 1920 137280 23.1305 28.3814 1328.59 837.47 2217.65 2217.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 370 6.4e-05 2048 100 1704 99840 91.6373 28.0125 382.688 824.709 1327.24 1327.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 760 0.001024 4096 250 1008 11280 2.71565 36.9187 123.026 162.701 162.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1390 3.2e-05 4096 430 1680 491520 294.487 137.621 3570.72 4059.36 8062.51 8062.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1990 0.000256 1024 490 1632 69120 4.50534 3.40963 111.349 104.743 224.109 224.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 420 0.000512 512 90 240 19200 2.14784 0.821248 3.00262 26.0803 32.2064 32.3339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 360 6.4e-05 1024 87 624 107520 52.5857 13.8068 78.2918 412.448 557.349 557.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 450 3.2e-05 2048 135 4104 230400 377.7 90.4172 2219.78 2679.42 5367.76 5368.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1680 0.000128 1024 340 1968 138240 10.9769 6.84032 289.807 229.135 536.885 536.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 290 0.001024 512 50 264 7680 1.02112 0.387072 1.58941 25.6361 28.7631 28.8794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1920 0.000128 4096 490 1920 137280 23.086 28.3757 857.071 838.358 1746.97 1747.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 370 6.4e-05 2048 100 1704 110592 90.5974 28.363 626.774 836.134 1582.07 1582.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 760 0.001024 4096 250 1008 11520 2.72118 54.5772 122.619 179.962 180.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1390 3.2e-05 4096 430 1680 495616 292.969 137.576 5342.66 4066.05 9839.6 9839.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1990 0.000256 1024 490 1632 69120 4.50515 3.41331 164.165 104.77 276.954 277.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 420 0.000512 512 90 240 18432 2.19907 0.832 4.0736 26.3794 33.6372 33.7708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 360 6.4e-05 1024 87 624 114688 52.2373 13.5094 122.632 418.167 606.768 606.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 450 3.2e-05 2048 135 4104 245760 374.168 90.4997 3508.67 2683.76 6657.55 6657.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1680 0.000128 1024 340 1968 138240 10.9849 6.82899 427.381 236.337 681.666 681.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 290 0.001024 512 50 264 7168 0.951776 0.377888 2.01142 24.0092 27.48 27.5985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1920 0.000128 4096 490 1920 137216 23.0572 28.3308 1270.62 837.764 2159.85 2159.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 370 6.4e-05 2048 100 1704 106496 91.2963 28.2972 406.631 836.352 1362.78 1362.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 760 0.001024 4096 250 1008 11264 2.71021 35.9678 123.894 162.617 162.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1390 3.2e-05 4096 430 1680 491520 293.93 137.602 3602.34 4067.01 8101.21 8101.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1990 0.000256 1024 490 1632 68608 4.51597 3.41402 110.438 104.926 223.393 223.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 420 0.000512 512 90 240 16384 2.1504 0.784672 2.52442 25.0871 30.6994 30.8212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 360 6.4e-05 1024 87 624 114688 52.278 13.4943 83.3301 418.276 567.594 567.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 450 3.2e-05 2048 135 4104 245760 374.423 90.5732 2376.74 2684.09 5526.27 5526.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1680 0.000128 1024 340 1968 137216 11.0317 6.83213 287.27 230.227 535.493 535.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 290 0.001024 512 50 264 6144 1.01405 0.372736 1.18058 25.1416 27.8379 27.9532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1920 0.000128 4096 490 1920 136704 23.0666 28.3192 864.07 837.145 1752.68 1752.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 370 6.4e-05 2048 100 1700 111616 90.5902 28.4199 509.364 838.641 1467.21 1467.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 760 0.001024 4096 250 1000 11680 2.72045 84.4285 124.935 212.132 212.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1390 3.2e-05 4096 430 1675 497664 292.566 137.595 8586.43 4035.73 13052.7 13053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1990 0.000256 1024 490 1625 69504 4.51168 3.41648 133.995 104.992 247.019 247.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 420 0.000512 512 90 225 19456 2.15098 0.831296 5.43226 26.3104 34.8753 35.0063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 360 6.4e-05 1024 87 625 118784 51.5443 13.4881 103.459 418.03 586.741 586.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 450 3.2e-05 2048 135 4100 251904 371.843 90.8425 2934.88 2677.8 6075.81 6076.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1680 0.000128 1024 340 1975 139264 10.9754 6.86899 351.645 236.917 606.541 606.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 290 0.001024 512 50 275 7936 0.978656 0.388288 2.84419 25.6778 30.0113 30.1127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1920 0.000128 4096 490 1925 137408 23.0884 28.3341 2058.14 838.722 2948.36 2948.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 370 6.4e-05 2048 100 1700 111360 91.0451 28.3935 458.965 837.961 1416.57 1416.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 760 0.001024 4096 250 1000 11680 2.72349 39.5439 122.824 165.134 165.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1390 3.2e-05 4096 430 1675 497920 293.518 137.768 7301.83 4035.21 11768.7 11769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1990 0.000256 1024 490 1625 69600 4.53533 3.42858 120.359 104.91 233.335 233.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 420 0.000512 512 90 225 18560 2.16646 0.818176 4.47475 25.9508 33.564 33.6922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 360 6.4e-05 1024 87 625 120320 51.73 13.5437 93.9108 419.136 578.539 578.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 450 3.2e-05 2048 135 4100 250880 374.265 91.0391 2631.26 2678.38 5775.4 5775.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1680 0.000128 1024 340 1975 139200 11.0455 6.8457 315.587 237.271 570.888 571.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 290 0.001024 512 50 275 7680 1.00826 0.390496 1.42653 25.504 28.4613 28.5716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1920 0.000128 4096 490 1925 137440 23.2764 28.3893 1758.74 838.004 2648.49 2648.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 370 6.4e-05 2048 100 1700 110080 91.0003 28.3417 293.867 837.961 1251.36 1251.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 760 0.001024 4096 250 1000 11600 2.72221 73.2052 124.052 200.025 200.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1390 3.2e-05 4096 430 1675 497920 293.062 137.585 7414.68 4031.06 11876.7 11877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1990 0.000256 1024 490 1625 69120 4.50403 3.40429 77.4948 104.522 190.029 190.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 420 0.000512 512 90 225 17920 2.18493 0.817152 4.30083 25.9728 33.4376 33.5626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 360 6.4e-05 1024 87 625 117760 52.0404 13.5127 59.6249 419.07 544.466 544.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 450 3.2e-05 2048 135 4100 250880 373.165 90.4972 1697.68 2678.21 4839.99 4840.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1680 0.000128 1024 340 1975 138880 11.0158 6.84726 203.704 236.164 457.86 457.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 290 0.001024 512 50 275 7680 1.01133 0.384896 1.05747 25.5263 28.1151 28.2308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1920 0.000128 4096 490 1925 137440 23.1796 28.3742 1770.23 838.08 2659.94 2660.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 370 6.4e-05 2048 100 1700 110592 90.9059 28.3196 485.436 836.475 1441.33 1441.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 760 0.001024 4096 250 1000 11664 2.72179 42.4162 122.675 167.856 167.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1390 3.2e-05 4096 430 1675 497664 291.634 137.548 4221.53 4046.9 8697.95 8698.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1990 0.000256 1024 490 1625 69312 4.51901 3.41197 127.511 104.803 240.346 240.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 420 0.000512 512 90 225 18432 2.16458 0.816864 2.90704 25.9507 31.9896 32.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 360 6.4e-05 1024 87 625 116736 51.7133 13.4827 97.1383 416.27 578.823 578.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 450 3.2e-05 2048 135 4100 251904 371.349 90.4765 2806.99 2669.77 5939.02 5939.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1680 0.000128 1024 340 1975 139008 10.9917 6.84442 335.321 235.683 588.973 589.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 290 0.001024 512 50 275 7680 0.982848 0.383072 1.44474 25.5062 28.4453 28.5696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1920 0.000128 4096 490 1925 137472 23.1219 28.3774 1002.64 838.132 1892.35 1892.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 370 6.4e-05 2048 100 1700 107520 90.9246 28.2542 304.442 832.489 1256.3 1256.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 760 0.001024 4096 250 1000 11616 2.72474 27.3306 123.365 153.463 153.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1390 3.2e-05 4096 430 1675 496128 292.518 137.427 7734.2 4030.82 12195.3 12195.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1990 0.000256 1024 490 1625 69120 4.50646 3.40998 82.5498 104.795 195.365 195.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 420 0.000512 512 90 225 18432 2.16784 0.816992 4.57862 25.9842 33.7029 33.8309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 360 6.4e-05 1024 87 625 110592 51.9242 13.3366 60.1268 412.281 537.885 538.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 450 3.2e-05 2048 135 4100 245760 373.015 90.4196 1775.6 2670.03 4909.52 4909.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1680 0.000128 1024 340 1975 139008 10.9665 6.82998 217.958 235.449 471.336 471.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 290 0.001024 512 50 275 7680 1.00918 0.3848 1.12061 25.5382 28.1861 28.2965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1920 0.000128 4096 490 1925 137280 23.1055 28.3268 1893.99 837.902 2783.4 2783.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 370 6.4e-05 2048 100 1700 111104 91.0484 28.3566 522.65 837.321 1479.58 1479.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 760 0.001024 4096 250 1000 11648 2.71875 45.9609 124.809 173.533 173.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1390 3.2e-05 4096 430 1675 497280 293.092 137.8 4506.53 4052.79 8990.54 8990.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1990 0.000256 1024 490 1625 69440 4.52192 3.41709 136.694 104.846 249.581 249.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 420 0.000512 512 90 225 18816 2.17056 0.8192 3.18387 26.0676 32.3984 32.5243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 360 6.4e-05 1024 87 625 118272 51.9557 13.5272 105.493 418.804 590.004 590.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 450 3.2e-05 2048 135 4100 250880 372.745 90.6203 2996.59 2676.4 6136.8 6137.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1680 0.000128 1024 340 1975 138880 11.0248 6.91834 357.652 237.642 613.371 613.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 290 0.001024 512 50 275 7616 1.01606 0.385088 1.59686 25.5672 28.6953 28.8175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1920 0.000128 4096 490 1925 137312 23.1634 28.3771 1077.08 838.681 1967.38 1967.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 370 6.4e-05 2048 100 1700 111104 90.839 28.4257 331.716 837.28 1288.46 1288.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 760 0.001024 4096 250 1000 11536 2.71542 29.0263 123.427 155.211 155.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1390 3.2e-05 4096 430 1675 496384 292.158 137.567 8925.21 4032.47 13387.7 13388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1990 0.000256 1024 490 1625 69440 4.51053 3.41494 86.7994 104.896 199.721 199.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 420 0.000512 512 90 225 17920 2.13997 0.796672 2.12336 25.4957 30.7107 30.8377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 360 6.4e-05 1024 87 625 114688 51.5562 13.4129 65.6589 413.925 544.766 544.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 450 3.2e-05 2048 135 4100 250880 371.589 90.6642 1892.22 2674.89 5029.78 5030.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1680 0.000128 1024 340 1975 138880 10.9825 7.1415 227.541 234.914 480.714 480.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 290 0.001024 512 50 275 7168 0.922976 0.375136 1.05818 25.3033 27.789 27.8974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1920 0.000128 4096 490 1925 137312 23.0839 28.37 689.083 838.705 1579.32 1579.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 370 6.4e-05 2048 100 1700 110592 90.5976 28.299 540.774 835.527 1495.4 1495.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 760 0.001024 4096 250 1000 11648 2.7231 47.8167 122.589 173.171 173.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1390 3.2e-05 4096 430 1675 497664 291.978 137.605 4662.4 4032.85 9125.18 9125.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1990 0.000256 1024 490 1625 69120 4.50333 3.40582 141.083 104.603 253.698 253.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 420 0.000512 512 90 225 19456 2.16435 0.82944 3.40278 26.3152 32.864 32.9892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 360 6.4e-05 1024 87 625 118784 51.564 13.5107 110.591 420.802 596.691 596.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 450 3.2e-05 2048 135 4100 249856 371.478 90.4995 3051.24 2670.36 6184.03 6184.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1680 0.000128 1024 340 1975 139264 10.9941 6.82797 370.096 238.169 626.224 626.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 290 0.001024 512 50 275 7680 0.996992 0.387968 1.66627 25.6886 28.8686 28.9891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1920 0.000128 4096 490 1925 137344 23.0769 28.3561 1116.49 838.383 2006.39 2006.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 370 6.4e-05 2048 100 1700 110592 90.6251 28.3499 357.289 836.197 1312.66 1312.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 760 0.001024 4096 250 1000 11520 2.7136 31.4184 122.296 156.47 156.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1390 3.2e-05 4096 430 1675 497664 292.058 137.54 3122.42 4036.98 7589.34 7589.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1990 0.000256 1024 490 1625 69120 4.50605 3.40992 92.2841 104.759 205.063 205.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 420 0.000512 512 90 225 18432 2.19734 0.835328 2.42323 26.3698 31.9821 32.1085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 360 6.4e-05 1024 87 625 114688 52.2588 13.4847 71.2674 418.108 555.338 555.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 450 3.2e-05 2048 135 4100 245760 374.579 90.5425 1944.1 2683.57 5093.26 5093.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1680 0.000128 1024 340 1975 138240 10.9934 6.8321 240.734 237.829 496.531 496.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 290 0.001024 512 50 275 6144 1.00272 0.370688 1.03219 24.0075 26.5456 26.6639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1920 0.000128 4096 490 1925 136960 23.0664 28.3435 746.333 837.813 1635.63 1635.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 370 6.4e-05 2048 100 1700 110592 90.8598 28.4059 574.029 835.1 1528.6 1528.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 760 0.001024 4096 250 1000 11592 2.72198 49.8596 123.343 175.97 176.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1390 3.2e-05 4096 430 1675 497664 292.218 137.722 4942.41 4036.64 9409.33 9409.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1990 0.000256 1024 490 1625 69408 4.52989 3.42426 151.253 104.971 264.279 264.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 420 0.000512 512 90 225 18432 2.14966 0.81008 3.41331 25.7265 32.2494 32.3779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 360 6.4e-05 1024 87 625 115200 51.6696 13.908 113.451 414.611 593.862 594.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 450 3.2e-05 2048 135 4100 248832 372.573 90.6903 3288.66 2676.09 6428.47 6428.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1680 0.000128 1024 340 1975 139392 11.0095 6.84032 398.614 231.117 647.714 647.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 290 0.001024 512 50 275 7488 1.00557 0.382976 1.70141 25.4048 28.6227 28.7438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1920 0.000128 4096 490 1925 137376 23.1114 28.3967 1182.99 838.346 2072.92 2073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 370 6.4e-05 2048 100 1700 105984 90.8031 28.0781 395.075 829.295 1343.45 1343.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 760 0.001024 4096 250 1000 11520 2.71485 36.0306 122.71 161.498 161.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1390 3.2e-05 4096 430 1675 497664 291.505 137.669 3534.57 4040.89 8004.96 8005.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1990 0.000256 1024 490 1625 69120 4.50896 3.41354 108.914 104.704 221.641 221.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 420 0.000512 512 90 225 16128 2.14528 0.776192 2.35011 25.0078 30.4359 30.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 360 6.4e-05 1024 87 625 110592 51.3831 13.2606 78.4962 408.555 551.915 552.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 450 3.2e-05 2048 135 4100 239616 374.833 90.3046 2269.63 2672.96 5408.18 5408.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1680 0.000128 1024 340 1975 138240 10.9604 6.84032 284.26 233 535.195 535.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 290 0.001024 512 50 275 6912 0.990976 0.36912 1.23459 24.0172 26.7395 26.8593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1920 0.000128 4096 490 1925 137376 23.0953 28.3712 844.782 838.889 1735.22 1735.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 370 6.4e-05 2048 100 1700 110080 90.9737 28.3428 555.244 837.972 1512.73 1512.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 760 0.001024 4096 250 1000 11600 2.7177 48.6871 122.489 173.939 173.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1390 3.2e-05 4096 430 1675 497920 291.575 137.575 4789.21 4031.72 9250.42 9250.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1990 0.000256 1024 490 1625 69120 4.49331 3.4095 146.587 104.525 259.118 259.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 420 0.000512 512 90 225 17920 2.1856 0.817152 3.29459 25.972 32.423 32.5509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 360 6.4e-05 1024 87 625 117760 52.0006 13.5147 113.306 421.861 600.902 601.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 450 3.2e-05 2048 135 4100 250880 372.552 90.5642 3216.93 2678.24 6358.73 6359.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1680 0.000128 1024 340 1975 138880 11.0205 6.84403 384.67 232.964 635.638 635.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 290 0.001024 512 50 275 7680 0.954112 0.39168 1.67952 25.526 28.6774 28.7962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1920 0.000128 4096 490 1925 137440 23.0839 28.375 1145.44 838.234 2035.21 2035.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 370 6.4e-05 2048 100 1700 107520 91.2303 28.4216 382.398 838.986 1341.24 1341.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 760 0.001024 4096 250 1000 11520 2.71974 34.4385 123.645 160.847 160.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1390 3.2e-05 4096 430 1675 496640 291.925 137.467 3346.13 4042.7 7818.55 7818.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1990 0.000256 1024 490 1625 68480 4.49331 3.39254 102.484 104.302 214.777 214.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 420 0.000512 512 90 225 17920 2.19232 0.817152 2.46451 26.0501 31.6806 31.8109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 360 6.4e-05 1024 87 625 112640 51.6101 13.3202 76.7038 412.695 554.55 554.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 450 3.2e-05 2048 135 4100 245760 376.011 90.6672 2213.68 2695.04 5375.84 5376.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1680 0.000128 1024 340 1975 136960 10.9519 6.81878 267.895 233.352 519.154 519.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 290 0.001024 512 50 275 7680 0.972992 0.385952 1.28928 25.593 28.3707 28.4867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1920 0.000128 4096 490 1925 136960 23.0393 28.3298 799.86 837.786 1689.09 1689.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 370 6.4e-05 2048 100 1700 107520 90.8506 28.1738 660.696 832.494 1612.41 1612.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 760 0.001024 4096 250 1000 11616 2.72285 59.4937 123.211 185.467 185.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1390 3.2e-05 4096 430 1675 496128 291.623 137.394 5808.05 4033.07 10270.5 10270.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1990 0.000256 1024 490 1625 69120 4.51136 3.40992 178.116 104.796 290.937 291.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 420 0.000512 512 90 225 18432 2.16627 0.8192 4.05446 25.9886 33.1827 33.3092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 360 6.4e-05 1024 87 625 110592 51.9367 13.8689 129.173 412.215 607.417 607.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 450 3.2e-05 2048 135 4100 245760 372.454 90.5019 3817.75 2672.59 6953.73 6954.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1680 0.000128 1024 340 1975 139008 10.9648 6.83539 468.204 229.151 715.294 715.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 290 0.001024 512 50 275 7680 0.984448 0.389792 2.17376 25.5388 29.2159 29.3294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1920 0.000128 4096 490 1925 137280 23.027 28.3238 1390.2 837.813 2279.45 2279.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 370 6.4e-05 2048 100 1700 104448 90.5426 28.1598 431.875 825.25 1376.02 1376.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 760 0.001024 4096 250 1000 11520 2.71818 39.6308 122.607 165 165.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1390 3.2e-05 4096 430 1675 494592 292.995 137.466 3903.35 4046.59 8380.73 8381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1990 0.000256 1024 490 1625 68352 4.50438 3.4055 118.76 104.5 231.272 231.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 420 0.000512 512 90 225 15360 2.18019 0.777504 2.53379 25.0372 30.6814 30.8062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 360 6.4e-05 1024 87 625 110592 51.9855 13.628 87.6314 412.709 566.174 566.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 450 3.2e-05 2048 135 4100 233472 375.898 90.0759 2440.68 2674.72 5581.82 5582.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1680 0.000128 1024 340 1975 138240 10.9468 6.83421 312.987 233.474 564.368 564.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 290 0.001024 512 50 275 6144 1.01274 0.370688 1.28445 25.1007 27.9002 28.0146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1920 0.000128 4096 490 1925 137088 23.0441 28.332 936.733 838.103 1826.29 1826.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 370 6.4e-05 2048 100 1700 108800 90.981 28.2439 668.662 832.849 1620.93 1621.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 760 0.001024 4096 250 1000 11600 2.71616 59.4715 123.148 185.379 185.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1390 3.2e-05 4096 430 1675 496000 293.274 137.759 5834.54 4034.56 10300.5 10300.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1990 0.000256 1024 490 1625 69200 4.53376 3.41782 178.158 104.867 291.078 291.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 420 0.000512 512 90 225 17600 2.20224 0.820256 4.00378 25.9868 33.1662 33.2982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 360 6.4e-05 1024 87 625 115200 51.261 13.3559 134.623 412.228 611.686 611.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 450 3.2e-05 2048 135 4100 243200 375.132 90.731 3781.64 2678.28 6926.21 6926.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1680 0.000128 1024 340 1975 139200 11.0234 6.85219 468.441 234.505 720.964 721.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 290 0.001024 512 50 275 7200 1.00637 0.390624 2.12915 25.5432 29.1959 29.3108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1920 0.000128 4096 490 1925 137200 23.2038 28.416 1398.67 837.322 2287.69 2287.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 370 6.4e-05 2048 100 1700 102400 91.1927 27.9703 424.18 832.463 1376 1376.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 760 0.001024 4096 250 1000 11400 2.71446 39.5267 124.153 166.439 166.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1390 3.2e-05 4096 430 1675 496000 293.157 137.683 3916.76 4092.12 8440.03 8440.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1990 0.000256 1024 490 1625 68800 4.51645 3.41331 118.648 105.47 232.146 232.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 420 0.000512 512 90 225 16000 2.26602 0.81792 2.64749 26.2992 32.1819 32.3123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 360 6.4e-05 1024 87 625 115200 51.3165 14.1669 90.6984 416.364 572.753 572.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 450 3.2e-05 2048 135 4100 230400 378.268 90.5028 2394.99 2704.58 5568.75 5569.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1680 0.000128 1024 340 1975 137600 11.0094 6.8391 308.805 234.215 560.999 561.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 290 0.001024 512 50 275 6400 1.00829 0.38592 1.35078 25.7303 28.5996 28.7169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1920 0.000128 4096 490 1925 137200 23.1399 28.3873 936.703 845.957 1834.26 1834.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 370 6.4e-05 2048 100 1700 111104 90.8129 28.3628 662.922 836.659 1618.94 1619.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 760 0.001024 4096 250 1000 11536 2.70925 57.0658 124.268 184.087 184.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1390 3.2e-05 4096 430 1675 496384 291.792 137.628 5628.96 4028.54 10087.3 10087.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1990 0.000256 1024 490 1625 69440 4.50768 3.41606 174.158 104.819 286.999 287.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 420 0.000512 512 90 225 17920 2.13274 0.796384 3.93821 25.4764 32.4972 32.6246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 360 6.4e-05 1024 87 625 114688 51.5464 13.3604 130.457 413.614 609.194 609.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 450 3.2e-05 2048 135 4100 250880 371.427 90.3497 3781.38 2672.87 6916.46 6916.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1680 0.000128 1024 340 1975 138880 10.9902 6.83728 455.666 235.763 709.39 709.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 290 0.001024 512 50 275 7168 0.995296 0.379648 1.97101 25.2943 28.7673 28.8828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1920 0.000128 4096 490 1925 137312 23.0828 28.3822 1349.33 838.135 2239.01 2239.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 370 6.4e-05 2048 100 1700 107520 90.139 27.9409 422.74 827.479 1368.5 1368.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 760 0.001024 4096 250 1000 11424 2.7095 37.3067 122.432 162.494 162.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1390 3.2e-05 4096 430 1675 494592 292.414 137.618 3672.13 4040.04 8142.54 8142.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1990 0.000256 1024 490 1625 68096 4.47203 3.37936 111.91 103.784 223.647 223.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 420 0.000512 512 90 225 14336 2.15165 0.749824 2.19578 24.3532 29.6117 29.7387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 360 6.4e-05 1024 87 625 100352 52.3633 13.3178 74.7536 404.228 544.887 545.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 450 3.2e-05 2048 135 4100 243712 369.883 89.7567 2406.68 2656.78 5523.56 5523.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1680 0.000128 1024 340 1975 137984 11.0114 6.83018 295.799 234.874 548.654 548.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 290 0.001024 512 50 275 5376 1.00189 0.36112 1.10227 23.718 26.3137 26.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1920 0.000128 4096 490 1925 137088 23.0318 28.3325 879.253 837.605 1768.3 1768.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 370 6.4e-05 2048 100 1700 107520 91.3468 28.3777 622.503 835.376 1577.81 1577.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 760 0.001024 4096 250 1000 11520 2.71722 55.36 123.046 181.167 181.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1390 3.2e-05 4096 430 1675 497280 291.876 137.68 5453.98 4030.51 9914.38 9914.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1990 0.000256 1024 490 1625 69120 4.5199 3.41402 167.8 104.71 280.547 280.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 420 0.000512 512 90 225 17280 2.21523 0.82064 3.79744 26.0118 33.0026 33.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 360 6.4e-05 1024 87 625 115200 51.3356 13.3448 126.546 412.519 603.956 604.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 450 3.2e-05 2048 135 4100 245760 374.776 90.8101 3585.68 2680.11 6731.83 6732.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1680 0.000128 1024 340 1975 138240 10.9957 6.84586 437.724 239.149 694.849 694.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 290 0.001024 512 50 275 7680 0.991488 0.38448 2.02902 25.5593 29.0838 29.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1920 0.000128 4096 490 1925 137280 23.1338 28.3791 1303.59 838.021 2193.21 2193.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 370 6.4e-05 2048 100 1700 99840 91.6438 27.9409 383.705 824.655 1328.14 1328.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 760 0.001024 4096 250 1000 11280 2.69754 35.5749 122.558 160.873 160.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1390 3.2e-05 4096 430 1675 495360 291.165 137.332 3628.76 4019.2 8076.81 8077.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1990 0.000256 1024 490 1625 69120 4.50954 3.41578 112.129 104.733 224.89 224.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 420 0.000512 512 90 225 15360 2.28461 0.822848 2.3184 26.0768 31.6554 31.7822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 360 6.4e-05 1024 87 625 107520 52.5976 13.3607 78.8608 412.425 557.476 557.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 450 3.2e-05 2048 135 4100 230400 377.758 90.4172 2242.74 2678.97 5390.34 5390.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1680 0.000128 1024 340 1975 138240 10.9816 6.84317 292.256 231.652 541.869 541.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 290 0.001024 512 50 275 7680 1.02086 0.387168 1.49645 25.6338 28.6661 28.7858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1920 0.000128 4096 490 1925 137280 23.0797 28.373 869.732 838.098 1759.36 1759.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 370 6.4e-05 2048 100 1700 110592 90.6183 28.3132 611.431 843.376 1573.93 1574.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 760 0.001024 4096 250 1000 11520 2.7095 52.734 124.18 179.666 179.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1390 3.2e-05 4096 430 1675 497664 291.84 137.55 5234.25 4071.64 9735.63 9735.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1990 0.000256 1024 490 1625 69120 4.50413 3.40829 159.936 105.709 273.658 273.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 420 0.000512 512 90 225 18432 2.19917 0.835232 3.92819 26.598 33.7165 33.8452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 360 6.4e-05 1024 87 625 114688 52.2529 13.4873 120.431 421.775 608.161 608.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 450 3.2e-05 2048 135 4100 245760 374.157 90.4456 3422.52 2711.38 6598.94 6599.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1680 0.000128 1024 340 1975 138240 10.969 6.83062 416.932 236.905 671.772 671.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 290 0.001024 512 50 275 6144 0.94832 0.376032 1.58653 25.164 28.2009 28.3213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1920 0.000128 4096 490 1925 136960 23.0517 28.3279 1248.03 854.287 2153.77 2153.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 370 6.4e-05 2048 100 1700 106496 91.2771 28.267 416.529 836.392 1372.66 1372.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 760 0.001024 4096 250 1000 11264 2.69718 36.1083 121.461 160.311 160.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1390 3.2e-05 4096 430 1675 495616 290.916 137.278 3729.44 4028.54 8186.51 8186.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1990 0.000256 1024 490 1625 68608 4.52237 3.41174 112.662 104.93 225.629 225.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 420 0.000512 512 90 225 16384 2.14438 0.781088 2.46826 25.0808 30.632 30.7569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 360 6.4e-05 1024 87 625 114688 52.2752 13.5025 85.3542 418.292 569.64 569.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 450 3.2e-05 2048 135 4100 245760 374.485 90.5222 2435.38 2688.49 5589.33 5589.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1680 0.000128 1024 340 1975 137216 11.0239 6.83616 294.483 232.231 544.703 544.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 290 0.001024 512 50 275 6144 0.990944 0.372736 1.22794 25.1411 27.8643 27.9796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1920 0.000128 4096 490 1925 136704 23.0649 28.3166 890.489 837.007 1778.95 1779.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 370 6.4e-05 2048 100 1696 109568 91.0032 28.3288 437.802 838.828 1396.16 1396.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 760 0.001024 4096 250 992 11744 2.71987 70.1753 123.908 196.849 196.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1390 3.2e-05 4096 430 1664 495616 293.959 137.604 7194.69 4046.72 11673.4 11673.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1990 0.000256 1024 490 1632 69376 4.51725 3.41402 117.635 104.987 230.662 230.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 420 0.000512 512 90 224 17408 2.22541 0.830368 3.90816 26.3126 33.4302 33.5585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 360 6.4e-05 1024 87 640 110592 52.9609 13.4874 86.1574 418.038 570.851 571.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 450 3.2e-05 2048 135 4128 249856 374.063 90.7415 2565.5 2683.3 5714.06 5714.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1680 0.000128 1024 340 1984 139520 10.9641 6.83181 309.599 238.327 565.854 565.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 290 0.001024 512 50 288 6400 1.05149 0.39936 1.30198 25.6792 28.562 28.6746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1920 0.000128 4096 490 1920 137536 23.1484 28.3276 1718.1 838.648 2608.3 2608.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 370 6.4e-05 2048 100 1696 108544 91.0503 28.3272 280.479 835.176 1235.24 1235.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 760 0.001024 4096 250 992 11712 2.72224 69.6443 124.659 197.07 197.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1390 3.2e-05 4096 430 1664 495616 294.461 137.634 7219.18 4048.38 11700 11700.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1990 0.000256 1024 490 1632 69120 4.51168 3.40874 75.6608 104.584 188.271 188.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 420 0.000512 512 90 224 17408 2.23104 0.82944 3.99501 26.3101 33.5199 33.6466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 360 6.4e-05 1024 87 640 110592 53.1397 13.4864 125.152 417.748 609.748 609.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 450 3.2e-05 2048 135 4128 245760 375.484 90.5461 1624.39 2680.94 4771.81 4772.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1680 0.000128 1024 340 1984 139264 10.9905 6.83194 198.77 235.066 451.802 451.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 290 0.001024 512 50 288 6144 1.00726 0.4096 2.00982 25.7145 29.2657 29.3712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1920 0.000128 4096 490 1920 137472 23.2041 28.3505 1715.08 838.078 2604.79 2604.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 370 6.4e-05 2048 100 1696 108800 91.3896 28.3828 445.286 837.948 1403.2 1403.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 760 0.001024 4096 250 992 11720 2.72534 39.5222 124.817 167.108 167.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1390 3.2e-05 4096 430 1664 495360 294.995 137.875 7361.02 4049.28 11843.5 11843.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1990 0.000256 1024 490 1632 69440 4.54064 3.42442 120.528 104.91 233.508 233.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 420 0.000512 512 90 224 17280 2.21245 0.8192 4.16182 25.9498 33.2948 33.4281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 360 6.4e-05 1024 87 640 110080 53.3295 13.5377 87.0313 428.128 582.247 582.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 450 3.2e-05 2048 135 4128 250880 374.124 90.753 2638.42 2690.57 5794.38 5794.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1680 0.000128 1024 340 1984 139520 11.0336 6.84262 317.193 237.508 572.71 572.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 290 0.001024 512 50 288 6080 1.05206 0.390464 1.25722 25.5039 28.3346 28.4467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1920 0.000128 4096 490 1920 137520 23.2039 28.3894 942.553 838.059 1832.28 1832.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 370 6.4e-05 2048 100 1696 107520 91.3942 28.3341 283.581 838.658 1242.16 1242.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 760 0.001024 4096 250 992 11680 2.72589 72.1156 123.858 198.743 198.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1390 3.2e-05 4096 430 1664 495360 294.637 137.681 7249.7 4048.15 11730.5 11730.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1990 0.000256 1024 490 1632 69120 4.50131 3.40419 77.6372 104.608 190.254 190.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 420 0.000512 512 90 224 16640 2.23533 0.817152 3.91078 25.9979 33.1167 33.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 360 6.4e-05 1024 87 640 107520 53.5426 13.5332 55.2776 419.508 542.081 542.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 450 3.2e-05 2048 135 4128 250880 373.278 90.4242 1701.03 2680.47 4845.64 4846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1680 0.000128 1024 340 1984 139520 11.0014 6.94979 205.407 234.442 457.933 458.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 290 0.001024 512 50 288 5760 1.05712 0.385024 0.93216 25.5405 28.0479 28.1596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1920 0.000128 4096 490 1920 137440 23.2136 28.3752 1770.97 838.867 2661.5 2661.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 370 6.4e-05 2048 100 1696 109056 91.1656 28.3259 485.522 836.488 1441.69 1441.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 760 0.001024 4096 250 992 11712 2.7256 43.0001 124.109 169.877 169.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1390 3.2e-05 4096 430 1664 495360 293.16 137.652 4250.61 4061.1 8742.86 8743.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1990 0.000256 1024 490 1632 69312 4.5119 3.41856 129.272 104.744 242.049 242.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 420 0.000512 512 90 224 16896 2.2209 0.816992 2.68419 25.9501 31.8279 31.9518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 360 6.4e-05 1024 87 640 107520 53.1474 13.4518 91.8437 420.732 579.516 579.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 450 3.2e-05 2048 135 4128 248832 373.846 90.6506 2834.7 2678.16 5977.8 5978.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1680 0.000128 1024 340 1984 139008 10.9773 6.83571 338.88 238.093 594.919 595.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 290 0.001024 512 50 288 6144 1.02528 0.382688 1.2975 25.5071 28.3429 28.4628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1920 0.000128 4096 490 1920 137568 23.1044 28.3668 1013.79 838.155 1903.49 1903.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 370 6.4e-05 2048 100 1696 107520 90.8777 28.1708 307.95 832.327 1259.53 1259.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 760 0.001024 4096 250 992 11616 2.71565 27.7381 123.008 153.505 153.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1390 3.2e-05 4096 430 1664 494592 292.807 137.439 8291.16 4038.12 12759.9 12760.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1990 0.000256 1024 490 1632 69120 4.50704 3.41251 83.8332 104.775 196.635 196.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 420 0.000512 512 90 224 16896 2.22864 0.818976 1.85824 25.9773 31.0391 31.1681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 360 6.4e-05 1024 87 640 104448 52.9314 13.3391 58.0983 412.135 536.724 536.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 450 3.2e-05 2048 135 4128 245760 372.567 90.4224 1790.62 2669.48 4923.54 4923.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1680 0.000128 1024 340 1984 139008 10.967 6.8695 219.965 236.617 474.552 474.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 290 0.001024 512 50 288 6144 1.05379 0.385024 0.966336 25.5332 28.0666 28.1791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1920 0.000128 4096 490 1920 137472 23.0236 28.3392 643.318 837.647 1532.4 1532.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 370 6.4e-05 2048 100 1696 107520 91.4928 28.3566 470.457 837.136 1427.65 1427.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 760 0.001024 4096 250 992 11704 2.72285 42.5513 122.661 167.98 168.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1390 3.2e-05 4096 430 1664 495488 294.001 137.859 4150.84 4049.63 8632.66 8632.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1990 0.000256 1024 490 1632 69216 4.52771 3.42125 128.058 104.819 240.928 241.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 420 0.000512 512 90 224 17024 2.2296 0.81936 2.73312 26.0617 31.9981 32.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 360 6.4e-05 1024 87 640 111104 53.1867 13.6253 94.5526 418.648 580.231 580.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 450 3.2e-05 2048 135 4128 247296 375.527 90.6708 2760.11 2686.19 5912.94 5913.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1680 0.000128 1024 340 1984 138880 11.0426 6.84698 335.898 236.198 590.118 590.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 290 0.001024 512 50 288 6272 1.0496 0.391168 1.33763 25.5655 28.4693 28.5856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1920 0.000128 4096 490 1920 137424 23.1882 28.4025 994.983 838.47 1885.12 1885.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 370 6.4e-05 2048 100 1696 107520 91.3162 28.337 301.627 837.471 1258.95 1259.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 760 0.001024 4096 250 992 11648 2.72176 27.5864 122.659 153.009 153.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1390 3.2e-05 4096 430 1664 494592 293.163 137.732 2703.11 4043.67 7178.01 7178.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1990 0.000256 1024 490 1632 68992 4.51741 3.41584 81.777 104.936 194.753 194.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 420 0.000512 512 90 224 16128 2.2063 0.794816 1.85661 25.5 30.5114 30.6355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 360 6.4e-05 1024 87 640 107520 52.7263 13.361 59.3388 414.118 539.766 539.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 450 3.2e-05 2048 135 4128 243712 377.12 90.9009 1746.18 2699.5 4914.14 4914.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1680 0.000128 1024 340 1984 138880 10.9919 6.83789 215.794 236.619 470.374 470.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 290 0.001024 512 50 288 5376 1.04448 0.37648 0.950496 25.3026 27.8018 27.9204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1920 0.000128 4096 490 1920 137312 23.1014 28.3706 646.023 839.062 1536.63 1536.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 370 6.4e-05 2048 100 1696 107520 91.4427 28.3829 247.979 836.81 1204.81 1204.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 760 0.001024 4096 250 992 11592 2.71578 22.853 122.437 148.05 148.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1390 3.2e-05 4096 430 1664 494592 295.111 137.714 7398.49 4039.31 11871 11871.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1990 0.000256 1024 490 1632 69216 4.53478 3.42602 67.756 104.893 180.713 180.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 420 0.000512 512 90 224 16128 2.20768 0.800768 4.06339 25.5143 32.7411 32.8642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 360 6.4e-05 1024 87 640 107520 53.5187 13.6417 49.5827 418.562 535.521 535.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 450 3.2e-05 2048 135 4128 247296 374.534 90.6112 1452.9 2682.78 4601.26 4601.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1680 0.000128 1024 340 1984 138432 11.0314 6.8399 176.967 232.187 427.16 427.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 290 0.001024 512 50 288 5376 1.05469 0.37664 0.901024 25.3281 27.7937 27.8987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1920 0.000128 4096 490 1920 137088 23.1354 28.3924 534.651 837.185 1423.44 1423.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 370 6.4e-05 2048 100 1696 108544 91.0652 28.3508 479.157 835.968 1434.75 1434.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 760 0.001024 4096 250 992 11712 2.72499 43.0695 122.576 168.413 168.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1390 3.2e-05 4096 430 1664 495616 293.129 137.581 4249.87 4047.11 8728.01 8728.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1990 0.000256 1024 490 1632 69120 4.50422 3.40582 128.175 104.77 240.955 241.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 420 0.000512 512 90 224 17408 2.23718 0.829632 2.74202 26.3333 32.2995 32.4226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 360 6.4e-05 1024 87 640 110592 52.9898 13.6859 95.7246 418.064 580.682 580.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 450 3.2e-05 2048 135 4128 245760 375.303 90.5457 2725.23 2683.54 5875.06 5875.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1680 0.000128 1024 340 1984 139264 10.9845 6.83008 336.31 237.32 591.574 591.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 290 0.001024 512 50 288 6144 1.06342 0.387872 1.36768 25.6948 28.6402 28.7611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1920 0.000128 4096 490 1920 137472 23.079 28.3277 1022.4 838.902 1912.79 1912.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 370 6.4e-05 2048 100 1696 106496 91.2441 28.4061 316.133 835.19 1271.18 1271.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 760 0.001024 4096 250 992 11648 2.72605 29.3227 122.489 154.582 154.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1390 3.2e-05 4096 430 1664 495616 292.95 137.658 2894.56 4043.98 7369.48 7369.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1990 0.000256 1024 490 1632 69120 4.50595 3.40963 85.1406 104.652 197.812 197.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 420 0.000512 512 90 224 16384 2.26688 0.837408 1.98394 26.3462 31.5891 31.7215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 360 6.4e-05 1024 87 640 106496 53.4564 13.6851 62.7968 417.797 547.953 548.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 450 3.2e-05 2048 135 4128 245760 374.689 90.5804 1786.76 2680.92 4933.39 4933.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1680 0.000128 1024 340 1984 138240 10.9894 6.8359 219.328 230.283 467.569 467.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 290 0.001024 512 50 288 5120 1.03235 0.372576 0.996032 23.9981 26.5281 26.6543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1920 0.000128 4096 490 1920 137216 23.0502 28.3278 694.401 839.232 1585.08 1585.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 370 6.4e-05 2048 100 1696 104448 90.5956 27.962 257.611 825.227 1201.59 1201.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 760 0.001024 4096 250 992 11520 2.7136 24.4825 122.429 149.668 149.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1390 3.2e-05 4096 430 1664 494592 292.952 137.441 2383.51 4046.54 6860.77 6861.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1990 0.000256 1024 490 1632 68352 4.50218 3.40582 70.4126 104.501 182.924 183.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 420 0.000512 512 90 224 15360 2.18259 0.77664 1.70832 25.0372 29.8594 29.9848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 360 6.4e-05 1024 87 640 98304 53.8849 13.3304 48.5322 412.797 528.763 528.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 450 3.2e-05 2048 135 4128 233472 376.043 90.3554 1417.11 2672.99 4556.93 4557.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1680 0.000128 1024 340 1984 138240 10.943 6.82685 183.509 230.398 431.809 431.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 290 0.001024 512 50 288 4608 1.03178 0.370688 0.901376 25.1011 27.5306 27.6477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1920 0.000128 4096 490 1920 137088 23.0564 28.3238 573.331 850.941 1475.73 1475.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 370 6.4e-05 2048 100 1696 108288 91.2107 28.3651 685.288 834.62 1639.68 1639.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 760 0.001024 4096 250 992 11664 2.71178 60.5804 123.175 186.512 186.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1390 3.2e-05 4096 430 1664 495360 293.586 137.81 5928.87 4061.71 10422.3 10422.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1990 0.000256 1024 490 1632 69408 4.52922 3.42445 185.009 104.92 297.989 298.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 420 0.000512 512 90 224 16128 2.22992 0.808992 3.64966 25.7154 32.5571 32.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 360 6.4e-05 1024 87 640 105984 53.1691 13.4056 129.399 414.304 610.498 610.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 450 3.2e-05 2048 135 4128 244224 376.214 90.7096 3923.74 2682.73 7073.85 7074.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1680 0.000128 1024 340 1984 139392 10.9968 6.84592 482.382 235.622 735.982 736.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 290 0.001024 512 50 288 5760 0.993632 0.37888 1.84163 25.3939 28.7352 28.8543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1920 0.000128 4096 490 1920 137376 23.1149 28.3853 1420.24 837.894 2309.71 2309.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 370 6.4e-05 2048 100 1696 105984 90.8083 28.0254 423.795 829.302 1372.13 1372.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 760 0.001024 4096 250 992 11520 2.70352 38.2116 121.333 162.29 162.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1390 3.2e-05 4096 430 1664 495360 293.106 137.728 3825.9 4049.22 8306.28 8306.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1990 0.000256 1024 490 1632 69120 4.50106 3.41197 118.421 104.704 231.139 231.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 420 0.000512 512 90 224 13824 2.2288 0.772096 2.34166 25.0083 30.5053 30.6349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 360 6.4e-05 1024 87 640 101376 52.8714 13.4288 80.073 408.564 555.156 555.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 450 3.2e-05 2048 135 4128 239616 374.777 90.2989 2465.27 2676.23 5607.02 5607.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1680 0.000128 1024 340 1984 138240 10.9663 6.83514 308.203 235.165 561.306 561.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 290 0.001024 512 50 288 4608 1.04893 0.373024 1.11635 24.0146 26.6809 26.7961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1920 0.000128 4096 490 1920 137376 23.0788 28.3804 918.296 838.884 1808.71 1808.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 370 6.4e-05 2048 100 1696 103680 92.1375 28.3546 342.669 834.884 1298.24 1298.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 760 0.001024 4096 250 992 11448 2.70902 31.6088 122.788 157.148 157.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1390 3.2e-05 4096 430 1664 490752 295.753 137.712 3099.47 4067.12 7600.37 7600.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1990 0.000256 1024 490 1632 69120 4.52595 3.41894 98.2691 104.705 211.019 211.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 420 0.000512 512 90 224 13824 2.32534 0.810688 2.01696 25.8375 31.1411 31.2601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 360 6.4e-05 1024 87 640 96768 53.7456 13.2703 63.6298 408.258 539.114 539.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 450 3.2e-05 2048 135 4128 235008 380.212 91.1954 2002.4 2707.76 5181.99 5182.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1680 0.000128 1024 340 1984 138240 11.0172 6.84669 256.235 230.47 504.697 504.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 290 0.001024 512 50 288 5184 1.03987 0.38176 1.18458 25.4907 28.2252 28.3402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1920 0.000128 4096 490 1920 136944 23.1137 28.3873 750.555 837.708 1639.84 1639.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 370 6.4e-05 2048 100 1696 107520 91.3512 28.3382 633.336 838.738 1591.96 1592.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 760 0.001024 4096 250 992 11680 2.71571 56.7235 124.755 184.237 184.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1390 3.2e-05 4096 430 1664 495360 293.484 137.686 5573.72 4066.91 10072.1 10072.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1990 0.000256 1024 490 1632 69120 4.49488 3.40976 172.041 104.622 284.67 284.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 420 0.000512 512 90 224 16640 2.23171 0.817152 3.61734 25.9939 32.8133 32.9374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 360 6.4e-05 1024 87 640 107520 53.5304 13.5148 122.948 419.468 609.681 609.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 450 3.2e-05 2048 135 4128 250880 372.728 90.4674 3775.97 2680.73 6920.33 6920.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1680 0.000128 1024 340 1984 139520 10.981 6.84032 452.787 235.488 706.225 706.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 290 0.001024 512 50 288 5760 1.05702 0.383008 1.87514 25.5386 28.9829 29.0982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1920 0.000128 4096 490 1920 137440 23.0874 28.373 1337.65 838.938 2228.12 2228.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 370 6.4e-05 2048 100 1696 107520 91.2411 28.3138 427.219 838.305 1385.27 1385.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 760 0.001024 4096 250 992 11520 2.7087 38.7241 123.193 164.669 164.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1390 3.2e-05 4096 430 1664 494080 293.761 137.685 3742.18 4072.39 8246.34 8246.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1990 0.000256 1024 490 1632 68480 4.48717 3.39552 113.977 104.215 226.18 226.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 420 0.000512 512 90 224 15360 2.28512 0.819168 2.44909 26.0319 31.7416 31.8648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 360 6.4e-05 1024 87 640 102400 53.257 13.3469 78.955 412.392 558.17 558.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 450 3.2e-05 2048 135 4128 245760 375.952 90.7881 2474.87 2692.75 5634.78 5635.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1680 0.000128 1024 340 1984 138240 10.896 6.81962 298.949 234.846 551.641 551.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 290 0.001024 512 50 288 5120 1.04746 0.383936 1.17357 25.582 28.3135 28.4303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1920 0.000128 4096 490 1920 136960 23.0269 28.3244 897.511 836.993 1785.93 1786.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 370 6.4e-05 2048 100 1696 99840 91.6222 27.945 332.468 824.653 1276.89 1277.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 760 0.001024 4096 250 992 11520 2.71523 31.8894 122.459 157.106 157.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1390 3.2e-05 4096 430 1664 491520 294.57 137.632 3131.54 4086.59 7650.65 7650.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1990 0.000256 1024 490 1632 69120 4.5087 3.41728 97.2639 104.732 210.023 210.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 420 0.000512 512 90 224 15360 2.29165 0.821248 2.19587 26.0769 31.5381 31.6641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 360 6.4e-05 1024 87 640 92160 54.8844 13.3342 59.8206 416.924 545.184 545.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 450 3.2e-05 2048 135 4128 230400 377.734 90.4083 1949.64 2679.05 5097.26 5097.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1680 0.000128 1024 340 1984 138240 10.9741 6.8457 252.652 233.91 504.508 504.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 290 0.001024 512 50 288 5760 1.06797 0.385184 1.25997 25.6311 28.4723 28.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1920 0.000128 4096 490 1920 137280 23.0861 28.3786 755.389 838.183 1645.11 1645.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 370 6.4e-05 2048 100 1696 107520 90.8575 28.2522 601.676 832.399 1553.38 1553.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 760 0.001024 4096 250 992 11616 2.70538 53.8132 122.874 179.436 179.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1390 3.2e-05 4096 430 1664 494592 292.477 137.436 5250.28 4056.87 9737.38 9737.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1990 0.000256 1024 490 1632 69120 4.50179 3.40867 163.993 104.784 276.79 276.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 420 0.000512 512 90 224 16896 2.21702 0.818624 3.44621 25.9871 32.6229 32.7468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 360 6.4e-05 1024 87 640 104448 52.9392 13.3161 113.292 412.17 591.936 592.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 450 3.2e-05 2048 135 4128 245760 372.428 90.4745 3501.33 2669.7 6634.36 6634.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1680 0.000128 1024 340 1984 139008 10.9581 6.832 429.62 234.548 682.089 682.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 290 0.001024 512 50 288 6144 0.993152 0.384576 1.64922 25.5404 28.6887 28.8092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1920 0.000128 4096 490 1920 137472 23.0283 28.3484 1260.71 837.722 2149.89 2149.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 370 6.4e-05 2048 100 1696 104448 90.5433 27.9294 380.337 825.147 1324.16 1324.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 760 0.001024 4096 250 992 11520 2.71155 34.9961 123.469 161.22 161.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1390 3.2e-05 4096 430 1664 494592 292.922 137.443 3427.86 4072.83 7931.38 7931.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1990 0.000256 1024 490 1632 68352 4.5049 3.40419 106.246 104.492 218.745 218.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 420 0.000512 512 90 224 15360 2.18502 0.778528 2.2561 25.0348 30.4094 30.5324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 360 6.4e-05 1024 87 640 98304 53.8952 13.7939 70.4166 412.659 550.977 551.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 450 3.2e-05 2048 135 4128 233472 375.934 90.1381 2174.67 2672.68 5313.86 5314.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1680 0.000128 1024 340 1984 138240 10.9376 6.82858 281.017 233.924 532.836 532.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 290 0.001024 512 50 288 4608 1.04627 0.371584 1.14064 25.0989 27.7871 27.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1920 0.000128 4096 490 1920 137088 23.0402 28.3259 822.325 838.058 1711.82 1711.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 370 6.4e-05 2048 100 1696 101376 90.1712 27.7734 322.279 817.145 1257.56 1257.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 760 0.001024 4096 250 992 11232 2.68509 29.5425 120.602 152.872 152.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1390 3.2e-05 4096 430 1664 493056 292.724 137.278 2953.11 4035.48 7418.92 7419.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1990 0.000256 1024 490 1632 67968 4.48662 3.3833 91.2004 104.105 203.272 203.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 420 0.000512 512 90 224 13824 2.24554 0.778752 2.00182 25.0967 30.2767 30.3988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 360 6.4e-05 1024 87 640 92160 52.0384 13.2527 57.6748 396.369 519.551 519.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 450 3.2e-05 2048 135 4128 221184 378.438 90.0406 1778.78 2673.07 4920.76 4921.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1680 0.000128 1024 340 1984 135936 10.9412 6.82579 237.28 231.34 486.515 486.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 290 0.001024 512 50 288 4608 1.0552 0.372544 1.16435 25.1638 27.885 27.9995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1920 0.000128 4096 490 1920 136512 23.013 28.3116 706.959 836.473 1594.83 1594.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 370 6.4e-05 2048 100 1696 105600 91.5272 28.2481 582.165 832.993 1535.13 1535.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 760 0.001024 4096 250 992 11600 2.70746 52.6654 122.828 178.243 178.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1390 3.2e-05 4096 430 1664 494400 294.701 137.882 5172.57 4062.38 9667.87 9668.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1990 0.000256 1024 490 1632 69200 4.53971 3.42582 160.778 104.891 273.735 273.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 420 0.000512 512 90 224 16000 2.25584 0.821248 3.32515 25.9891 32.547 32.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 360 6.4e-05 1024 87 640 102400 53.4123 13.3573 109.491 412.282 588.763 588.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 450 3.2e-05 2048 135 4128 243200 375.157 90.6067 3402.38 2678.76 6547.34 6547.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1680 0.000128 1024 340 1984 139200 11.0311 6.84909 421.559 235.62 675.191 675.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 290 0.001024 512 50 288 5600 1.0121 0.38912 1.59501 25.5412 28.6627 28.7764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1920 0.000128 4096 490 1920 137200 23.2059 28.4201 1240.91 837.566 2130.18 2130.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 370 6.4e-05 2048 100 1696 102400 91.1973 28.0207 393.005 825.1 1337.51 1337.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 760 0.001024 4096 250 992 11400 2.70131 35.8158 122.733 161.291 161.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1390 3.2e-05 4096 430 1664 492800 295.544 137.924 3642.67 4074.8 8151.25 8151.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1990 0.000256 1024 490 1632 68800 4.51709 3.4121 112.048 104.537 224.616 224.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 420 0.000512 512 90 224 16000 2.26454 0.820576 2.46205 26.0658 31.7661 31.8941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 360 6.4e-05 1024 87 640 102400 53.4443 13.363 77.0792 412.646 556.746 556.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 450 3.2e-05 2048 135 4128 230400 378.253 90.4691 2258.73 2680.61 5408.49 5408.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1680 0.000128 1024 340 1984 137600 11.0172 6.84666 291.911 232.425 542.326 542.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 290 0.001024 512 50 288 4800 0.991872 0.384704 1.19808 25.6194 28.3206 28.4385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1920 0.000128 4096 490 1920 137200 23.1401 28.3917 874.439 838.444 1764.49 1764.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 370 6.4e-05 2048 100 1696 96000 92.6892 28.1049 307.026 825.433 1253.46 1253.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 760 0.001024 4096 250 992 11400 2.71069 30.8124 123.304 156.871 156.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1390 3.2e-05 4096 430 1664 494400 295.577 137.822 3013.41 4067.88 7515 7515.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1990 0.000256 1024 490 1632 67200 4.49581 3.38602 91.6602 103.608 203.251 203.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 420 0.000512 512 90 224 14400 2.33574 0.824736 2.16208 26.1379 31.616 31.7399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 360 6.4e-05 1024 87 640 96000 54.4415 13.3571 61.0456 412.869 541.927 542.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 450 3.2e-05 2048 135 4128 230400 378.468 90.5526 1879.13 2681.43 5030 5030.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1680 0.000128 1024 340 1984 136800 10.8889 6.82685 242.255 230.504 490.602 490.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 290 0.001024 512 50 288 4800 1.09638 0.386688 1.24592 25.6851 28.5455 28.6602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1920 0.000128 4096 490 1920 136200 23.1897 28.3976 720.018 835.827 1607.51 1607.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 370 6.4e-05 2048 100 1696 107520 91.2376 28.328 575.829 836.459 1532.05 1532.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 760 0.001024 4096 250 992 11648 2.72131 51.5671 115.069 169.402 169.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1390 3.2e-05 4096 430 1664 494592 293.021 137.755 5072.61 4056.58 9560.31 9560.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1990 0.000256 1024 490 1632 68992 4.51773 3.41402 157.522 104.825 270.384 270.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 420 0.000512 512 90 224 16128 2.19827 0.79792 3.32122 25.471 31.9428 32.0737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 360 6.4e-05 1024 87 640 107520 52.756 13.4087 112.233 413.512 592.133 592.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 450 3.2e-05 2048 135 4128 243712 376.825 90.8573 3343.76 2691.46 6503.36 6503.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1680 0.000128 1024 340 1984 138880 10.9788 6.83827 410.831 235.783 664.568 664.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 290 0.001024 512 50 288 5376 1.04694 0.382976 1.55651 25.2931 28.4126 28.5327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1920 0.000128 4096 490 1920 137312 23.0926 28.38 1219.9 837.98 2109.44 2109.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 370 6.4e-05 2048 100 1696 100352 91.6761 27.9631 376.498 828.128 1324.46 1324.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 760 0.001024 4096 250 992 11424 2.70208 35.4956 122.189 160.43 160.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1390 3.2e-05 4096 430 1664 494592 292.396 137.591 3545.44 4043.27 8019.04 8019.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1990 0.000256 1024 490 1632 68096 4.46883 3.37997 108.468 103.869 220.287 220.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 420 0.000512 512 90 224 14336 2.14899 0.75088 2.26288 24.3753 29.6928 29.8168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 360 6.4e-05 1024 87 640 100352 52.3648 13.2287 74.1163 404.539 544.47 544.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 450 3.2e-05 2048 135 4128 229376 379.155 90.7744 2202.57 2695.55 5368.49 5368.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1680 0.000128 1024 340 1984 137984 11.0024 7.30349 286.512 236.247 541.194 541.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 290 0.001024 512 50 288 3584 1.04614 0.361888 1.07155 23.7294 26.3368 26.4507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1920 0.000128 4096 490 1920 137088 23.0195 28.3308 853.031 838.407 1742.87 1742.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 370 6.4e-05 2048 100 1696 107520 91.3389 28.3457 332.682 837.383 1289.95 1290.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 760 0.001024 4096 250 992 11424 2.7177 29.8658 123.542 156.168 156.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1390 3.2e-05 4096 430 1664 494592 293.651 137.62 2907.62 4041.35 7380.56 7380.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1990 0.000256 1024 490 1632 67200 4.46336 3.37107 88.6648 103.332 199.935 200.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 420 0.000512 512 90 224 16128 2.22038 0.799776 2.31581 25.6319 31.1271 31.2528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 360 6.4e-05 1024 87 640 86016 54.7381 13.2383 53.0695 407.635 528.9 529.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 450 3.2e-05 2048 135 4128 236544 380.203 91.4166 1863.85 2715.07 5050.99 5051.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1680 0.000128 1024 340 1984 137088 11.1036 6.83866 234.02 234.519 486.614 486.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 290 0.001024 512 50 288 5376 1.06173 0.378912 1.32435 25.4427 28.3355 28.4508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1920 0.000128 4096 490 1920 137088 23.0748 28.373 698.269 838.267 1588.06 1588.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 370 6.4e-05 2048 100 1696 107520 91.302 28.33 565.8 835.203 1520.84 1520.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 760 0.001024 4096 250 992 11640 2.71904 50.6611 123.365 176.789 176.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1390 3.2e-05 4096 430 1664 493440 295.039 137.94 4991.95 4051.54 9476.82 9477.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1990 0.000256 1024 490 1632 69120 4.51597 3.41354 153.119 104.648 265.798 265.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 420 0.000512 512 90 224 17280 2.21712 0.819712 3.49926 26.0141 32.7079 32.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 360 6.4e-05 1024 87 640 99840 53.8732 13.8482 101.902 412.536 582.385 582.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 450 3.2e-05 2048 135 4128 245760 374.776 90.5851 3295.32 2680.29 6441.43 6441.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1680 0.000128 1024 340 1984 138240 11.0144 6.84016 397.949 234.612 650.554 650.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 290 0.001024 512 50 288 5760 1.0631 0.386784 1.63789 25.5606 28.775 28.8971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1920 0.000128 4096 490 1920 137280 23.126 28.3779 1199.26 838.116 2088.96 2089.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 370 6.4e-05 2048 100 1696 99840 91.6243 28.0009 376.874 824.643 1321.34 1321.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 760 0.001024 4096 250 992 11520 2.72333 35.7478 121.405 159.919 159.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1390 3.2e-05 4096 430 1664 491520 294.498 137.627 3513.69 4055.65 8001.8 8002.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1990 0.000256 1024 490 1632 69120 4.51366 3.41229 110.459 104.734 223.219 223.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 420 0.000512 512 90 224 15360 2.2864 0.821248 2.42816 26.0811 31.7697 31.9032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 360 6.4e-05 1024 87 640 92160 54.8637 13.3335 67.5916 412.42 548.431 548.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 450 3.2e-05 2048 135 4128 230400 377.772 90.4704 2208.68 2679.12 5356.5 5356.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1680 0.000128 1024 340 1984 138240 10.9894 6.83712 287.147 232.762 537.87 537.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 290 0.001024 512 50 288 5760 1.03754 0.386592 1.36378 25.636 28.5528 28.6745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1920 0.000128 4096 490 1920 137280 23.0687 28.3892 848.271 838.14 1737.95 1738.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 370 6.4e-05 2048 100 1696 103680 92.0907 28.4526 323.831 835.265 1279.84 1280.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 760 0.001024 4096 250 992 11160 2.68854 29.9843 121.051 153.765 153.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1390 3.2e-05 4096 430 1664 489600 296.12 137.56 2924.57 4069.24 7427.83 7428.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1990 0.000256 1024 490 1632 69120 4.532 3.42579 92.308 104.899 205.264 205.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 420 0.000512 512 90 224 11520 2.1841 0.714336 1.96621 23.5864 28.6076 28.7355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 360 6.4e-05 1024 87 640 92160 53.4104 13.2246 57.6433 402.334 526.828 526.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 450 3.2e-05 2048 135 4128 230400 384.732 91.5808 1843.72 2721.74 5042.21 5042.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1680 0.000128 1024 340 1984 138240 11.0287 6.84483 238.946 225.829 482.786 482.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 290 0.001024 512 50 288 2880 1.03626 0.353312 1.14314 23.387 26.0458 26.1655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1920 0.000128 4096 490 1920 136800 23.169 28.39 712.79 836.238 1600.66 1600.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 370 6.4e-05 2048 100 1696 106496 91.2595 28.3011 563.394 836.047 1519.19 1519.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 760 0.001024 4096 250 992 11648 2.71795 51.0962 124.597 178.455 178.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1390 3.2e-05 4096 430 1664 495616 292.964 137.634 4976.73 4065.69 9473.35 9473.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1990 0.000256 1024 490 1632 69120 4.51158 3.41066 154.379 104.758 267.158 267.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 420 0.000512 512 90 224 16384 2.26883 0.833536 3.22141 26.3683 32.8435 32.9725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 360 6.4e-05 1024 87 640 106496 53.4577 14.1946 109.55 418.107 595.528 595.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 450 3.2e-05 2048 135 4128 245760 374.351 90.4287 3307.7 2688.72 6461.63 6461.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1680 0.000128 1024 340 1984 138240 10.9787 17.4151 402.725 234.127 665.385 665.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 290 0.001024 512 50 288 5120 1.03142 0.368896 1.5512 24.0059 27.0868 27.2109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1920 0.000128 4096 490 1920 137216 23.0508 28.3312 1190.54 842.009 2084 2084.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 370 6.4e-05 2048 100 1696 106496 91.3109 28.2604 382.562 836.385 1338.71 1338.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 760 0.001024 4096 250 992 11520 2.72163 34.5713 123.548 160.885 160.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1390 3.2e-05 4096 430 1664 491520 293.959 137.6 3350.12 4048.73 7830.75 7831.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1990 0.000256 1024 490 1632 68608 4.52112 3.41197 104.385 104.936 217.352 217.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 420 0.000512 512 90 224 12288 2.30106 0.780288 2.02054 25.0836 30.3394 30.4599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 360 6.4e-05 1024 87 640 98304 54.8179 13.4841 69.2623 418.275 556.059 556.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 450 3.2e-05 2048 135 4128 245760 374.437 90.433 2250.7 2684.3 5400.29 5400.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1680 0.000128 1024 340 1984 137216 11.0398 6.82858 273.198 234.625 525.825 525.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 290 0.001024 512 50 288 4096 1.06579 0.372736 1.17296 25.1451 27.8858 27.9956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1920 0.000128 4096 490 1920 136704 23.0638 28.3197 807.03 837.171 1695.66 1695.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 370 6.4e-05 2048 100 1696 98304 91.7836 28.0089 321.017 825.825 1266.83 1267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 760 0.001024 4096 250 992 11136 2.68461 30.4479 121.314 154.49 154.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1390 3.2e-05 4096 430 1664 491520 292.382 137.036 3076.91 4028.68 7535.34 7535.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1990 0.000256 1024 490 1632 67584 4.47251 3.37082 93.2633 103.798 205.005 205.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 420 0.000512 512 90 224 12288 2.30794 0.787904 2.03686 25.1694 30.461 30.5869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 360 6.4e-05 1024 87 640 73728 55.0435 13.5703 47.6636 396.569 513.065 513.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 450 3.2e-05 2048 135 4128 221184 382.757 91.0102 1835.9 2709.03 5019.15 5019.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1680 0.000128 1024 340 1984 135168 10.9201 6.80755 242.446 230.804 491.111 491.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 290 0.001024 512 50 288 3072 1.09866 0.372736 1.1705 25.2318 28.0028 28.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1920 0.000128 4096 490 1920 135936 23.0442 28.3209 738.36 835.081 1624.88 1624.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 370 6.4e-05 2048 100 1720 109568 90.9413 28.2978 452.922 837.962 1410.31 1410.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 760 0.001024 4096 250 1000 11680 2.72096 72.2217 123.785 198.769 198.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1390 3.2e-05 4096 430 1680 496640 293.049 137.604 7517.43 4038.07 11986.5 11986.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1990 0.000256 1024 490 1640 69376 4.51082 3.41808 120.218 104.903 233.154 233.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 420 0.000512 512 90 240 17920 2.2104 0.83328 4.60083 26.2889 34.0821 34.2122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 360 6.4e-05 1024 87 640 116736 51.8883 13.4881 94.0251 417.766 577.379 577.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 450 3.2e-05 2048 135 4120 247808 375.363 90.6716 2579.2 2686.63 5732.3 5732.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1680 0.000128 1024 340 1960 139520 10.9549 6.82973 312.754 236.785 567.449 567.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 290 0.001024 512 50 280 5888 1.03843 0.388768 1.1904 25.6732 28.4162 28.5354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1920 0.000128 4096 490 1920 137088 23.1219 28.3423 1779.5 838.034 2669.08 2669.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 370 6.4e-05 2048 100 1720 108544 91.0252 28.2903 288.935 835.302 1243.75 1243.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 760 0.001024 4096 250 1000 11648 2.72106 73.7658 123.566 200.095 200.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1390 3.2e-05 4096 430 1680 496640 293.715 137.59 7498.99 4039.08 11969.7 11970
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1990 0.000256 1024 490 1640 69120 4.50586 3.40992 77.427 104.603 190.048 190.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 420 0.000512 512 90 240 17408 2.23197 0.828352 4.54403 26.3115 34.0679 34.2002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 360 6.4e-05 1024 87 640 114688 52.3882 13.4965 131.952 421.996 620.053 620.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 450 3.2e-05 2048 135 4120 245760 375.284 90.6199 1649.02 2683.71 4799.07 4799.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1680 0.000128 1024 340 1960 139264 10.9876 6.83213 200.583 236.885 455.42 455.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 290 0.001024 512 50 280 5632 1.01488 0.38912 1.77082 25.6958 29.0167 29.1161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1920 0.000128 4096 490 1920 137088 23.1601 28.3425 1778.66 838.224 2668.47 2668.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 370 6.4e-05 2048 100 1720 108800 91.3366 28.3825 514.579 837.716 1472.21 1472.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 760 0.001024 4096 250 1000 11680 2.72723 45.3434 123.856 171.97 172.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1390 3.2e-05 4096 430 1680 496640 294.005 137.877 8453.17 4036.82 12922.2 12922.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1990 0.000256 1024 490 1640 69280 4.52838 3.4263 135.844 104.879 248.778 248.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 420 0.000512 512 90 240 17280 2.21427 0.817152 3.20026 25.9426 32.3289 32.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 360 6.4e-05 1024 87 640 117760 52.0754 13.553 107.704 423.255 596.799 596.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 450 3.2e-05 2048 135 4120 248320 375.051 90.8514 2961.52 2688.92 6116.79 6117.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1680 0.000128 1024 340 1960 139520 11.0265 6.85235 354.231 236.997 609.239 609.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 290 0.001024 512 50 280 5440 1.06512 0.383168 1.23773 25.4968 28.3153 28.4243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1920 0.000128 4096 490 1920 137120 23.1606 28.3846 1072.52 844.572 1968.72 1968.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 370 6.4e-05 2048 100 1720 107520 91.3775 28.3631 323.475 838.763 1282.18 1282.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 760 0.001024 4096 250 1000 11600 2.71734 29.0488 124.819 156.63 156.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1390 3.2e-05 4096 430 1680 496640 293.156 137.59 8316.96 4042.49 12790.6 12790.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1990 0.000256 1024 490 1640 68800 4.50093 3.40614 86.9222 104.623 199.559 199.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 420 0.000512 512 90 240 16640 2.23482 0.818784 4.7985 25.9962 34.0017 34.1295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 360 6.4e-05 1024 87 640 117760 52.0158 13.8699 69.2441 419.539 554.882 555.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 450 3.2e-05 2048 135 4120 245760 376.573 91.0449 1852.69 2696.86 5017.61 5017.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1680 0.000128 1024 340 1960 139520 10.9759 6.84211 227.067 233.054 478.063 478.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 290 0.001024 512 50 280 5120 1.04643 0.381568 0.88976 25.538 27.9885 28.0984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1920 0.000128 4096 490 1920 137120 23.1404 28.3772 2031.76 838.898 2922.26 2922.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 370 6.4e-05 2048 100 1720 107520 91.3499 28.3266 265.173 834.764 1219.81 1219.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 760 0.001024 4096 250 1000 11520 2.71866 79.0733 123.119 204.956 205.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1390 3.2e-05 4096 430 1680 495360 294.337 137.856 8545.44 4038.95 13016.9 13017.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1990 0.000256 1024 490 1640 68640 4.52186 3.41197 71.3426 104.588 183.966 184.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 420 0.000512 512 90 240 17280 2.21718 0.817376 4.90051 26.0006 34.0873 34.2194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 360 6.4e-05 1024 87 640 107520 52.6709 13.3755 52.1277 412.31 530.697 530.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 450 3.2e-05 2048 135 4120 245760 374.799 90.872 1514.27 2678.82 4659.19 4659.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1680 0.000128 1024 340 1960 138240 11.0017 7.36051 184.711 232.403 435.607 435.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 290 0.001024 512 50 280 4800 1.0871 0.384768 0.821184 25.5514 27.9692 28.0852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1920 0.000128 4096 490 1920 136800 23.2038 28.3875 2028.86 837.571 2918.11 2918.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 370 6.4e-05 2048 100 1720 109056 91.1736 28.3416 472.838 836.477 1429.02 1429.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 760 0.001024 4096 250 1000 11664 2.7217 41.5007 123.712 167.979 168.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1390 3.2e-05 4096 430 1680 496128 292.695 137.596 4114.71 4056.82 8602.15 8602.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1990 0.000256 1024 490 1640 69120 4.50963 3.41606 125.815 104.734 238.571 238.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 420 0.000512 512 90 240 17664 2.19958 0.8192 3.08986 25.9504 32.2162 32.3441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 360 6.4e-05 1024 87 640 113664 52.1295 13.482 95.1045 416.351 577.286 577.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 450 3.2e-05 2048 135 4120 245760 375.846 90.8132 2683.2 2686.24 5836.52 5836.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1680 0.000128 1024 340 1960 139008 10.985 6.83958 327.025 237.419 582.404 582.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 290 0.001024 512 50 280 5376 1.06579 0.38208 1.16442 25.5067 28.2425 28.3671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1920 0.000128 4096 490 1920 137088 23.1179 28.3706 975.268 838.161 1864.99 1865.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 370 6.4e-05 2048 100 1720 107520 90.8786 28.1867 306.808 832.559 1258.63 1258.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 760 0.001024 4096 250 1000 11616 2.72192 27.4604 123.33 153.556 153.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1390 3.2e-05 4096 430 1680 494592 293.399 137.423 7158.38 4056.1 11645.7 11645.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1990 0.000256 1024 490 1640 69120 4.5128 3.41194 82.4984 104.788 195.312 195.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 420 0.000512 512 90 240 16896 2.22666 0.817152 1.96534 25.9823 31.1408 31.2692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 360 6.4e-05 1024 87 640 110592 51.9171 13.333 61.2199 412.234 538.916 539.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 450 3.2e-05 2048 135 4120 239616 376.628 90.7964 1708.37 2686.2 4862.42 4862.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1680 0.000128 1024 340 1960 139008 10.9652 7.19443 213.224 236.302 467.812 467.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 290 0.001024 512 50 280 5376 1.06816 0.385024 0.908832 25.5359 28.0315 28.1407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1920 0.000128 4096 490 1920 136896 23.0187 28.3342 634.359 837.72 1523.5 1523.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 370 6.4e-05 2048 100 1720 105984 90.8376 28.1381 248.893 829.109 1197.17 1197.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 760 0.001024 4096 250 1000 11520 2.71888 22.4683 122.845 148.075 148.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1390 3.2e-05 4096 430 1680 495360 293.999 137.676 7146.98 4055.69 11634.7 11634.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1990 0.000256 1024 490 1640 68544 4.51328 3.41018 67.8634 104.683 180.572 180.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 420 0.000512 512 90 240 16128 2.14832 0.777344 4.18368 25.003 32.2689 32.3936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 360 6.4e-05 1024 87 640 101376 52.8657 13.2702 46.7825 408.517 521.643 521.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 450 3.2e-05 2048 135 4120 239616 374.759 90.1999 1409.68 2672.21 4547.26 4547.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1680 0.000128 1024 340 1960 138240 10.9676 6.83494 176.572 234.904 429.407 429.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 290 0.001024 512 50 280 4608 1.04726 0.370784 0.77392 24.0152 26.3347 26.4461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1920 0.000128 4096 490 1920 136800 23.1771 28.3846 1738.54 838.672 2628.85 2628.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 370 6.4e-05 2048 100 1720 107520 91.4914 28.4017 669.937 836.369 1626.39 1626.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 760 0.001024 4096 250 1000 11648 2.71974 59.3328 123.495 185.591 185.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1390 3.2e-05 4096 430 1680 496384 293.463 137.857 5862.58 4036.9 10331.1 10331.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1990 0.000256 1024 490 1640 69216 4.52582 3.41606 182.253 104.73 295.025 295.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 420 0.000512 512 90 240 17920 2.2016 0.821952 4.31373 26.0353 33.525 33.6547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 360 6.4e-05 1024 87 640 114688 52.4902 13.5467 139.916 418.274 624.438 624.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 450 3.2e-05 2048 135 4120 247296 375.097 90.6477 3856.58 2681.67 7004.42 7004.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1680 0.000128 1024 340 1960 138880 11.0211 6.84547 471.284 237.497 726.778 726.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 290 0.001024 512 50 280 5376 0.976352 0.390656 1.59462 25.5526 28.6428 28.7567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1920 0.000128 4096 490 1920 137088 23.1339 28.3775 1390.42 837.659 2279.67 2279.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 370 6.4e-05 2048 100 1720 107520 91.2862 28.3218 422.762 837.47 1380.04 1380.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 760 0.001024 4096 250 1000 11536 2.7095 37.0176 124.371 164.141 164.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1390 3.2e-05 4096 430 1680 494592 293.021 137.732 3648.74 4042.06 8121.89 8122.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1990 0.000256 1024 490 1640 68992 4.51309 3.41402 113.964 104.92 226.912 227.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 420 0.000512 512 90 240 16128 2.20614 0.796512 2.65312 25.5013 31.3089 31.4354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 360 6.4e-05 1024 87 640 107520 52.7627 14.1255 82.3098 414.009 563.422 563.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 450 3.2e-05 2048 135 4120 243712 376.75 90.9613 2392.18 2694.67 5554.99 5555.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1680 0.000128 1024 340 1960 138880 10.985 6.83338 294.442 235.7 548.086 548.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 290 0.001024 512 50 280 4480 1.07146 0.374784 1.04803 25.3051 27.9268 28.0433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1920 0.000128 4096 490 1920 137088 23.0898 28.3854 875.072 838.97 1765.59 1765.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 370 6.4e-05 2048 100 1720 107520 91.4302 28.3972 343.222 836.828 1300.07 1300.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 760 0.001024 4096 250 1000 11424 2.70282 29.8501 122.925 155.52 155.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1390 3.2e-05 4096 430 1680 494592 294.18 137.712 4832.82 4038.85 9303.91 9304.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1990 0.000256 1024 490 1640 69216 4.53555 3.42954 93.7006 104.982 206.747 206.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 420 0.000512 512 90 240 16128 2.21686 0.79872 2.45098 25.5144 31.1343 31.2617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 360 6.4e-05 1024 87 640 107520 53.4838 13.5284 67.7722 418.504 553.503 553.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 450 3.2e-05 2048 135 4120 247296 374.462 90.562 1978.88 2682.8 5127.14 5127.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1680 0.000128 1024 340 1960 138432 11.0404 6.84851 239.893 231.801 489.712 489.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 290 0.001024 512 50 280 4032 1.05597 0.37888 0.954976 25.3338 27.8539 27.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1920 0.000128 4096 490 1920 136752 23.1334 28.3894 715.351 837.573 1604.52 1604.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 370 6.4e-05 2048 100 1720 108544 91.0133 28.2967 627.996 835.166 1582.66 1582.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 760 0.001024 4096 250 1000 11648 2.7177 54.8915 124.494 182.144 182.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1390 3.2e-05 4096 430 1680 496640 292.525 137.579 5405.34 4038.46 9874.24 9874.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1990 0.000256 1024 490 1640 69120 4.49946 3.40941 167.539 104.584 280.131 280.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 420 0.000512 512 90 240 17408 2.23552 0.831072 3.85782 26.3044 33.3821 33.5094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 360 6.4e-05 1024 87 640 114688 52.2058 13.4875 130.028 417.678 613.612 613.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 450 3.2e-05 2048 135 4120 245760 374.841 90.5316 3539.5 2680.85 6686.15 6686.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1680 0.000128 1024 340 1960 139264 10.9804 6.8319 434.183 236.897 689.029 689.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 290 0.001024 512 50 280 5632 1.07766 0.387616 1.58573 25.6897 28.8719 28.9913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1920 0.000128 4096 490 1920 137088 23.07 28.3399 1288.31 838.001 2177.8 2177.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 370 6.4e-05 2048 100 1720 106496 91.2709 28.296 391.813 836.181 1347.76 1347.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 760 0.001024 4096 250 1000 11520 2.7136 35.3369 123.196 161.292 161.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1390 3.2e-05 4096 430 1680 495616 292.922 137.599 3489.08 4047.2 7967.14 7967.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1990 0.000256 1024 490 1640 69120 4.50592 3.41034 106.375 104.758 219.154 219.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 420 0.000512 512 90 240 16384 2.27014 0.83424 2.60227 26.3701 32.2302 32.3555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 360 6.4e-05 1024 87 640 114688 52.2436 13.8059 83.2478 418.1 567.62 567.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 450 3.2e-05 2048 135 4120 245760 374.418 90.4665 2210.04 2683.46 5358.83 5359.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1680 0.000128 1024 340 1960 138240 10.9798 6.83488 271.408 232.753 522.115 522.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 290 0.001024 512 50 280 4096 1.05498 0.367456 0.983328 24.0087 26.5439 26.6633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1920 0.000128 4096 490 1920 136704 23.0564 28.3413 832.332 837.676 1721.48 1721.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 370 6.4e-05 2048 100 1720 104448 90.5587 27.9313 312.689 824.657 1256.03 1256.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 760 0.001024 4096 250 1000 11520 2.71574 29.1807 122.539 154.479 154.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1390 3.2e-05 4096 430 1680 494592 293 137.468 2807.96 4040.57 7279.33 7279.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1990 0.000256 1024 490 1640 68352 4.51302 3.40442 86.173 104.431 198.621 198.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 420 0.000512 512 90 240 15360 2.19184 0.777344 2.1488 25.0186 30.2905 30.4126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 360 6.4e-05 1024 87 640 110592 51.9876 13.3202 65.4257 412.416 543.366 543.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 450 3.2e-05 2048 135 4120 233472 375.872 90.1431 1723.38 2670.98 4860.8 4861.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1680 0.000128 1024 340 1960 138240 10.9318 6.83149 220.616 234.173 472.685 472.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 290 0.001024 512 50 280 4608 1.05072 0.371136 1.00749 25.0927 27.6542 27.7674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1920 0.000128 4096 490 1920 136704 23.0378 28.3113 673.653 837.507 1562.58 1562.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 370 6.4e-05 2048 100 1720 108288 91.2028 28.4085 642.561 834.634 1597 1597.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 760 0.001024 4096 250 1000 11592 2.7097 56.4326 124.178 183.366 183.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1390 3.2e-05 4096 430 1680 496512 293.169 137.786 5542.31 4054.84 10028.4 10028.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1990 0.000256 1024 490 1640 69120 4.53715 3.42426 173.18 104.913 286.155 286.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 420 0.000512 512 90 240 17280 2.19075 0.80896 4.09958 25.7139 32.9669 33.0949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 360 6.4e-05 1024 87 640 110592 52.4774 13.3941 127.515 414.328 607.932 608.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 450 3.2e-05 2048 135 4120 244224 376.163 90.7403 3635.75 2682.63 6785.72 6786.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1680 0.000128 1024 340 1960 139392 11.0119 6.83786 448.94 236.418 703.338 703.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 290 0.001024 512 50 280 5184 1.06618 0.387072 1.51498 25.3939 28.4903 28.6069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1920 0.000128 4096 490 1920 136944 23.1077 28.3877 1318.58 837.84 2207.99 2208.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 370 6.4e-05 2048 100 1720 105984 90.7526 28.0392 410.354 829.506 1358.85 1359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 760 0.001024 4096 250 1000 11520 2.71155 37.0852 122.724 162.565 162.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1390 3.2e-05 4096 430 1680 495360 293.068 137.713 3585.16 4049.53 8065.81 8066.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1990 0.000256 1024 490 1640 68544 4.5143 3.41642 111.014 104.709 223.753 223.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 420 0.000512 512 90 240 16128 2.14592 0.778688 2.66794 25.0073 30.7569 30.8808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 360 6.4e-05 1024 87 640 101376 52.8489 13.4977 75.8791 408.576 551.015 551.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 450 3.2e-05 2048 135 4120 239616 374.813 90.299 2310.21 2675.95 5451.71 5452.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1680 0.000128 1024 340 1960 138240 10.9656 6.83418 287.985 235.943 541.859 541.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 290 0.001024 512 50 280 4608 1.04547 0.372032 1.12256 24.0146 26.6859 26.8042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1920 0.000128 4096 490 1920 136800 23.0713 28.3757 854.431 838.887 1744.84 1744.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 370 6.4e-05 2048 100 1720 103680 92.2066 28.4229 354.729 835.686 1311.25 1311.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 760 0.001024 4096 250 1000 11448 2.7264 32.7395 122.704 158.215 158.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1390 3.2e-05 4096 430 1680 494208 292.931 137.502 3164.85 4048.11 7643.74 7644.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1990 0.000256 1024 490 1640 68256 4.55034 3.41606 97.7808 104.802 210.647 210.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 420 0.000512 512 90 240 17280 2.20323 0.813056 2.59584 25.8336 31.6003 31.7249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 360 6.4e-05 1024 87 640 96768 53.7572 13.2735 64.47 408.641 540.356 540.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 450 3.2e-05 2048 135 4120 235008 380.189 91.2024 2005.03 2710.3 5187.16 5187.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1680 0.000128 1024 340 1960 138240 11.0129 6.84678 254.318 232.406 504.718 504.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 290 0.001024 512 50 280 5184 0.977056 0.382976 1.1895 25.5054 28.1784 28.2952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1920 0.000128 4096 490 1920 136512 23.1014 28.3925 754.842 838.515 1644.93 1645.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 370 6.4e-05 2048 100 1720 101376 90.1371 27.6767 308.996 816.549 1243.56 1243.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 760 0.001024 4096 250 1000 11232 2.69546 28.8724 120.841 152.451 152.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1390 3.2e-05 4096 430 1680 493056 292.706 137.246 2821.12 4031.94 7283.32 7283.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1990 0.000256 1024 490 1640 67968 4.4865 3.38534 87.8246 104.027 199.821 199.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 420 0.000512 512 90 240 13824 2.23936 0.779584 2.35606 25.0825 30.6127 30.7383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 360 6.4e-05 1024 87 640 92160 52.0628 13.1606 55.5512 396.054 517.042 517.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 450 3.2e-05 2048 135 4120 221184 378.379 89.9 1690.63 2671.22 4830.55 4830.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1680 0.000128 1024 340 1960 135936 10.9489 6.81933 224.478 230.906 473.281 473.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 290 0.001024 512 50 280 4608 1.01341 0.373184 1.14579 25.1545 27.8174 27.9306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1920 0.000128 4096 490 1920 135936 23.0068 28.3177 674.703 835.843 1561.94 1562.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 370 6.4e-05 2048 100 1720 107520 91.3627 28.3218 599.022 837.982 1556.88 1557.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 760 0.001024 4096 250 1000 11600 2.71405 53.2361 123.484 179.479 179.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1390 3.2e-05 4096 430 1680 496640 292.484 137.599 5200.51 4037.05 9667.98 9668.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1990 0.000256 1024 490 1640 68800 4.50336 3.40634 160.496 104.501 273.011 273.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 420 0.000512 512 90 240 16640 2.23232 0.8192 3.79907 25.9646 32.9692 33.0983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 360 6.4e-05 1024 87 640 117760 52.0078 13.5118 126.933 423.433 616.101 616.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 450 3.2e-05 2048 135 4120 245760 376.464 90.8981 3419.49 2691.38 6578.67 6579.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1680 0.000128 1024 340 1960 139520 10.9855 6.84038 418.777 232.73 669.465 669.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 290 0.001024 512 50 280 5120 1.0768 0.38336 1.46515 25.5279 28.5839 28.7022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1920 0.000128 4096 490 1920 137120 23.083 28.379 1240.59 844.198 2136.33 2136.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 370 6.4e-05 2048 100 1720 107520 91.2109 28.373 407.708 838.801 1366.29 1366.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 760 0.001024 4096 250 1000 11520 2.71363 35.9411 123.582 162.279 162.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1390 3.2e-05 4096 430 1680 496640 291.923 137.455 3555.37 4044.52 8029.59 8029.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1990 0.000256 1024 490 1640 68480 4.49414 3.39558 109.79 104.277 222.058 222.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 420 0.000512 512 90 240 15360 2.27712 0.820544 2.70134 26.0412 31.9938 32.1175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 360 6.4e-05 1024 87 640 112640 51.6202 13.5968 83.2546 412.62 561.315 561.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 450 3.2e-05 2048 135 4120 245760 375.932 90.7564 2342.01 2697.85 5506.99 5507.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1680 0.000128 1024 340 1960 138240 10.8894 6.81587 283.922 233.655 535.418 535.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 290 0.001024 512 50 280 5120 1.02192 0.385024 1.18822 25.7042 28.4284 28.5434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1920 0.000128 4096 490 1920 136640 23.0317 28.3218 845.351 837.429 1734.21 1734.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 370 6.4e-05 2048 100 1720 99840 91.6394 28.0976 319.403 825.441 1264.77 1264.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 760 0.001024 4096 250 1000 11280 2.69594 30.2408 122.661 155.641 155.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1390 3.2e-05 4096 430 1680 491520 294.553 137.615 2945.99 4062.11 7440.59 7440.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1990 0.000256 1024 490 1640 68160 4.53264 3.4143 92.098 104.834 204.981 205.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 420 0.000512 512 90 240 15360 2.28528 0.82112 2.34118 26.1016 31.7067 31.8294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 360 6.4e-05 1024 87 640 107520 52.5902 13.7327 67.2828 412.863 546.689 546.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 450 3.2e-05 2048 135 4120 230400 377.711 90.4727 1843.91 2681.75 4994.27 4994.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1680 0.000128 1024 340 1960 138240 10.9865 7.35232 239.267 232.684 490.419 490.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 290 0.001024 512 50 280 3840 1.11498 0.385088 1.03341 25.6443 28.3087 28.4258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1920 0.000128 4096 490 1920 136800 23.0851 28.3675 709.275 838.982 1599.78 1599.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 370 6.4e-05 2048 100 1720 102400 90.9626 27.919 322.426 825.569 1267.08 1267.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 760 0.001024 4096 250 1000 11200 2.69869 29.7718 121.631 154.145 154.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1390 3.2e-05 4096 430 1680 496640 292.962 137.4 2989.37 4062.42 7482.48 7482.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1990 0.000256 1024 490 1640 67840 4.46778 3.37235 90.838 103.718 202.494 202.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 420 0.000512 512 90 240 10240 2.31776 0.753664 1.78938 24.4433 29.4609 29.5834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 360 6.4e-05 1024 87 640 102400 53.3313 13.547 63.3797 412.873 543.345 543.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 450 3.2e-05 2048 135 4120 225280 380.264 90.83 1786.78 2695.54 4953.85 4954.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1680 0.000128 1024 340 1960 135680 10.8911 6.7976 229.877 223.018 470.72 470.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 290 0.001024 512 50 280 2560 1.07747 0.363296 0.990592 23.7919 26.3525 26.4721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1920 0.000128 4096 490 1920 136320 23.0498 28.3134 712.719 836.783 1600.94 1601.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 370 6.4e-05 2048 100 1720 107520 90.8447 28.1948 564.653 833.192 1517.08 1517.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 760 0.001024 4096 250 1000 11616 2.72352 50.053 123.42 176.24 176.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1390 3.2e-05 4096 430 1680 494592 292.431 137.425 4937.91 4041.35 9409.45 9409.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1990 0.000256 1024 490 1640 69120 4.50899 3.41219 150.71 104.885 263.614 263.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 420 0.000512 512 90 240 16896 2.22182 0.819584 3.4881 26.0018 32.6835 32.8083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 360 6.4e-05 1024 87 640 110592 51.9138 13.8056 112.26 412.561 590.759 590.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 450 3.2e-05 2048 135 4120 239616 376.484 91.069 3158.89 2690.73 6317.61 6317.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1680 0.000128 1024 340 1960 139008 10.9647 6.83213 388.81 237.495 644.23 644.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 290 0.001024 512 50 280 5376 1.06909 0.385024 1.48669 25.5467 28.6136 28.7334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1920 0.000128 4096 490 1920 136896 23.0183 28.3341 1177.18 838.531 2067.14 2067.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 370 6.4e-05 2048 100 1720 104448 90.5885 27.9055 391.861 825.317 1335.86 1336.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 760 0.001024 4096 250 1000 11520 2.73024 36.1961 123.791 162.76 162.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1390 3.2e-05 4096 430 1680 494592 292.987 137.461 3493.94 4062.2 7986.9 7987.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1990 0.000256 1024 490 1640 68352 4.50224 3.40646 107.82 104.512 220.342 220.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 420 0.000512 512 90 240 15360 2.1919 0.778816 2.54685 25.042 30.717 30.8408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 360 6.4e-05 1024 87 640 110592 51.9804 13.3515 81.1304 412.749 559.429 559.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 450 3.2e-05 2048 135 4120 233472 375.895 90.2179 2191.48 2673.42 5331.45 5331.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1680 0.000128 1024 340 1960 138240 10.9447 6.82586 279.674 235.632 533.206 533.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 290 0.001024 512 50 280 4608 1.04685 0.370688 1.18656 25.0972 27.8313 27.9409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1920 0.000128 4096 490 1920 136704 23.0489 28.3205 835.166 838.12 1724.73 1724.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 370 6.4e-05 2048 100 1720 101376 90.1499 27.7361 314.435 817.339 1249.86 1250.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 760 0.001024 4096 250 1000 11232 2.69555 29.3254 120.947 153.012 153.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1390 3.2e-05 4096 430 1680 493056 292.801 137.277 2867.93 4035.83 7334.17 7334.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1990 0.000256 1024 490 1640 67968 4.49152 3.38675 89.3865 104.206 201.572 201.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 420 0.000512 512 90 240 13824 2.24131 0.779488 2.4168 25.1042 30.692 30.8163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 360 6.4e-05 1024 87 640 92160 52.0715 13.1577 56.4821 396.391 518.318 518.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 450 3.2e-05 2048 135 4120 221184 378.539 90.141 1715.97 2673.71 4858.79 4859.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1680 0.000128 1024 340 1960 135936 10.9466 6.82387 227.622 232.151 477.672 477.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 290 0.001024 512 50 280 4608 1.0545 0.372704 1.18842 25.1658 27.9094 28.0255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1920 0.000128 4096 490 1920 135936 23.0138 28.3198 684.688 841.789 1577.89 1577.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 370 6.4e-05 2048 100 1720 98304 91.7306 27.91 286.776 824.857 1231.47 1231.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 760 0.001024 4096 250 1000 11136 2.69776 27.1646 121.515 151.421 151.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1390 3.2e-05 4096 430 1680 491520 292.281 137.031 2669.89 4026.03 7125.56 7125.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1990 0.000256 1024 490 1640 67584 4.46829 3.37456 83.0074 103.617 194.569 194.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 420 0.000512 512 90 240 12288 2.30342 0.785568 2.04662 25.1388 30.4298 30.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 360 6.4e-05 1024 87 640 98304 51.0648 13.5403 57.3484 396.047 518.217 518.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 450 3.2e-05 2048 135 4120 221184 382.713 90.9825 1604.87 2708.21 4787.21 4787.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1680 0.000128 1024 340 1960 135168 10.911 6.80755 211.896 231.302 461.044 461.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 290 0.001024 512 50 280 3072 1.09757 0.380928 1.10762 25.2129 27.9274 28.0409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1920 0.000128 4096 490 1920 135936 23.0509 28.3053 637.619 839.343 1528.4 1528.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 370 6.4e-05 2048 100 1720 105600 91.54 28.2549 575.311 833.659 1528.96 1529.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 760 0.001024 4096 250 1000 11600 2.72173 51.7987 124.305 178.868 178.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1390 3.2e-05 4096 430 1680 496000 293.267 137.77 5088.24 4056.78 9576.38 9576.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1990 0.000256 1024 490 1640 69200 4.5408 3.42035 158.632 104.969 271.661 271.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 420 0.000512 512 90 240 17600 2.21248 0.8192 3.68973 26.01 32.8867 33.0105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 360 6.4e-05 1024 87 640 108800 52.4349 13.3549 114.848 412.63 593.485 593.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 450 3.2e-05 2048 135 4120 243200 375.215 90.6687 3319.78 2685.64 6471.74 6472.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1680 0.000128 1024 340 1960 139200 11.0376 6.84902 409.97 236.565 664.553 664.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 290 0.001024 512 50 280 5600 1.06589 0.387776 1.55344 25.5488 28.6833 28.8005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1920 0.000128 4096 490 1920 136800 23.21 28.4181 1213.1 838.139 2102.94 2103.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 370 6.4e-05 2048 100 1720 102400 91.1853 28.0096 380.86 825.242 1325.49 1325.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 760 0.001024 4096 250 1000 11400 2.70515 34.5573 123.078 160.383 160.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1390 3.2e-05 4096 430 1680 496000 293.116 137.67 3458.62 4057.58 7947.32 7947.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1990 0.000256 1024 490 1640 68800 4.51814 3.41197 108.049 104.548 220.628 220.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 420 0.000512 512 90 240 16000 2.2665 0.819968 2.64931 26.0722 31.9654 32.0942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 360 6.4e-05 1024 87 640 102400 53.4462 13.4492 74.6289 412.715 554.459 554.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 450 3.2e-05 2048 135 4120 230400 378.309 90.5912 2139.07 2681.4 5289.81 5290.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1680 0.000128 1024 340 1960 137600 11.0247 6.83978 276.113 229.041 523.15 523.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 290 0.001024 512 50 280 4800 1.09155 0.387072 1.24707 25.6158 28.4724 28.5891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1920 0.000128 4096 490 1920 136800 23.1408 28.3868 826.384 838.637 1716.63 1716.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 370 6.4e-05 2048 100 1720 96000 92.6981 28.0219 311.378 825.02 1257.32 1257.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 760 0.001024 4096 250 1000 11400 2.71482 30.761 123.552 157.071 157.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1390 3.2e-05 4096 430 1680 494400 295.532 137.828 3077.74 4064.94 7576.37 7576.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1990 0.000256 1024 490 1640 67200 4.50179 3.3833 91.7303 103.534 203.249 203.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 420 0.000512 512 90 240 14400 2.33923 0.823296 2.57821 26.116 32.0092 32.1353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 360 6.4e-05 1024 87 640 96000 54.4432 13.4779 61.5808 412.565 542.283 542.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 450 3.2e-05 2048 135 4120 230400 378.279 90.5832 1872.37 2679.44 5021.09 5021.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1680 0.000128 1024 340 1960 136800 10.8864 6.82211 238.965 230.045 486.844 486.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 290 0.001024 512 50 280 4800 1.1015 0.38912 1.2327 25.6744 28.5266 28.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1920 0.000128 4096 490 1920 136200 23.1906 28.3988 740.79 835.291 1627.74 1627.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 370 6.4e-05 2048 100 1720 102400 91.0462 27.9962 305.167 825.689 1250.09 1250.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 760 0.001024 4096 250 1000 11200 2.7095 28.9517 120.988 152.692 152.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1390 3.2e-05 4096 430 1680 492800 291.713 137.107 2748.62 4039.65 7217.41 7217.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1990 0.000256 1024 490 1640 67200 4.48922 3.38298 84.9965 103.74 196.714 196.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 420 0.000512 512 90 240 12800 2.40163 0.824864 2.16835 26.2077 31.7547 31.8832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 360 6.4e-05 1024 87 640 102400 53.3494 13.3857 61.4473 412.92 541.316 541.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 450 3.2e-05 2048 135 4120 230400 377.955 90.4133 1714.4 2681.85 4865.06 4865.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1680 0.000128 1024 340 1960 134400 10.9592 6.80957 215.844 230.349 464.094 464.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 290 0.001024 512 50 280 0 0.328416 0.004512 21.4769 21.8915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1920 0.000128 4096 490 1920 136000 23.0543 28.6891 657.05 856.805 1565.76 1543.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 370 6.4e-05 2048 100 1728 109568 90.8786 28.3672 491.271 837.637 1448.35 1448.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 760 0.001024 4096 250 1008 11616 2.72637 85.2828 124.81 212.863 212.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1390 3.2e-05 4096 430 1680 494592 294.029 137.69 8607.67 4059.85 13099.6 13099.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1990 0.000256 1024 490 1632 69504 4.51216 3.41773 130.277 116.741 255.048 255.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 420 0.000512 512 90 240 16896 2.24666 0.831488 4.54765 26.2802 34.0604 34.1838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 360 6.4e-05 1024 87 624 104448 53.8584 13.4799 89.2317 421.87 578.649 578.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 450 3.2e-05 2048 135 4128 247808 374.973 90.8427 2791.01 2685.71 5942.99 5943.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1680 0.000128 1024 340 1968 139008 15.4132 6.8319 334.516 238.428 595.326 595.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 290 0.001024 512 50 288 6656 0.99632 0.389216 1.54611 25.6671 28.7249 28.8399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1920 0.000128 4096 490 1920 137536 23.0878 28.3361 2039.69 837.649 2928.84 2928.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 370 6.4e-05 2048 100 1728 108544 91.0161 28.2754 314.278 835.769 1269.53 1269.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 760 0.001024 4096 250 1008 11584 2.72589 84.5394 124.693 211.999 212.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1390 3.2e-05 4096 430 1680 494592 294.66 137.719 8588.14 4068.84 13089.7 13090
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1990 0.000256 1024 490 1632 69120 4.49971 3.40595 83.7127 104.756 196.475 196.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 420 0.000512 512 90 240 16384 2.26781 0.832672 4.46902 26.3216 34.0414 34.1711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 360 6.4e-05 1024 87 624 102400 54.1981 13.4861 124.422 418.03 610.354 610.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 450 3.2e-05 2048 135 4128 245760 374.824 90.4018 1775.36 2682.79 4923.81 4924.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1680 0.000128 1024 340 1968 138752 11.0029 6.84166 217.833 235.193 471.005 471.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 290 0.001024 512 50 288 6656 0.954528 0.364896 2.21795 22.75 26.4268 26.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1920 0.000128 4096 490 1920 137472 23.1099 28.3444 2037.34 838.671 2927.54 2927.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 370 6.4e-05 2048 100 1728 107520 90.8384 28.2131 257.226 833.22 1209.7 1209.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 760 0.001024 4096 250 1008 11520 2.72077 84.1136 124.318 211.196 211.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1390 3.2e-05 4096 430 1680 493056 294.308 137.625 8620.93 4071.04 13124.3 13124.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1990 0.000256 1024 490 1632 69120 4.51034 3.41146 69.0108 105.006 182.04 182.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 420 0.000512 512 90 240 15360 2.27706 0.818912 4.24262 26.0035 33.4959 33.6237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 360 6.4e-05 1024 87 624 98304 53.871 13.3856 117.699 412.576 597.746 597.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 450 3.2e-05 2048 135 4128 239616 376.455 90.8242 1432.74 2688.83 4589.27 4589.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1680 0.000128 1024 340 1968 138240 10.9974 6.83622 178.234 236.794 432.992 433.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 290 0.001024 512 50 288 6144 1.01274 0.40336 2.30221 25.5488 29.3985 29.4981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1920 0.000128 4096 490 1920 137472 23.0915 28.3401 2034.1 838.644 2924.25 2924.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 370 6.4e-05 2048 100 1728 108800 91.3422 28.4137 470.397 838.567 1428.91 1429.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 760 0.001024 4096 250 1008 11600 2.72125 41.5382 123.818 168.118 168.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1390 3.2e-05 4096 430 1680 494720 295.668 137.892 7391.46 4052.09 11877.5 11877.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1990 0.000256 1024 490 1632 69440 4.53552 3.42835 125.841 104.984 238.89 238.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 420 0.000512 512 90 240 16000 2.25706 0.817728 2.63638 25.9665 31.8322 31.9577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 360 6.4e-05 1024 87 624 104960 54.0295 13.5503 86.2479 423.075 577.119 577.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 450 3.2e-05 2048 135 4128 245760 377.156 90.9187 2683.45 2701.21 5853.18 5853.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1680 0.000128 1024 340 1968 138880 11.0458 6.84237 327.225 235.53 580.777 580.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 290 0.001024 512 50 288 6400 1.00826 0.382816 1.38531 25.5126 28.4169 28.5228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1920 0.000128 4096 490 1920 137520 23.1626 28.3914 976.454 843.349 1871.43 1871.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 370 6.4e-05 2048 100 1728 107520 91.3708 28.3994 306.55 838.088 1264.61 1264.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 760 0.001024 4096 250 1008 11520 2.72794 27.4842 124.616 154.87 154.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1390 3.2e-05 4096 430 1680 494080 295.412 137.838 7218.72 4052.5 11704.8 11705.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1990 0.000256 1024 490 1632 69120 4.49882 3.41027 81.9331 104.538 194.481 194.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 420 0.000512 512 90 240 15360 2.27434 0.8192 3.83078 25.9754 33.0534 33.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 360 6.4e-05 1024 87 624 102400 54.3452 13.5327 55.8275 419.215 543.137 543.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 450 3.2e-05 2048 135 4128 245760 376.541 90.7747 1752.52 2692.4 4912.67 4913.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1680 0.000128 1024 340 1968 138880 11.0238 6.8393 213.449 231.253 462.701 462.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 290 0.001024 512 50 288 6400 1.01696 0.382848 1.07642 25.5295 28.1351 28.2436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1920 0.000128 4096 490 1920 137440 23.1875 28.3771 1732.73 838.231 2622.61 2622.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 370 6.4e-05 2048 100 1728 107520 91.3188 28.3238 250.746 834.758 1205.35 1205.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 760 0.001024 4096 250 1008 11520 2.72179 71.7271 123.456 197.951 198.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1390 3.2e-05 4096 430 1680 493440 296.008 137.918 7301.92 4050.46 11786.7 11786.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1990 0.000256 1024 490 1632 69120 4.52592 3.41651 67.8054 104.588 180.441 180.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 420 0.000512 512 90 240 15360 2.28589 0.818752 3.7833 26.0024 33.0481 33.1735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 360 6.4e-05 1024 87 624 99840 53.9075 13.4369 45.3525 421.481 534.392 534.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 450 3.2e-05 2048 135 4128 238080 379.068 91.1194 1395.79 2701.56 4567.99 4568.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1680 0.000128 1024 340 1968 138240 11.0039 6.8433 175.334 235.59 428.902 429.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 290 0.001024 512 50 288 5760 1.03389 0.382976 0.957472 25.5566 28.0548 28.1705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1920 0.000128 4096 490 1920 137280 23.2295 28.3894 1739.14 837.59 2628.42 2628.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 370 6.4e-05 2048 100 1728 109056 91.1239 28.3341 659.763 844.541 1623.97 1624.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 760 0.001024 4096 250 1008 11616 2.7296 57.2893 123.585 183.65 183.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1390 3.2e-05 4096 430 1680 494592 293.651 137.726 5654.69 4084.66 10171.1 10171.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1990 0.000256 1024 490 1632 69312 4.51149 3.41603 176.389 105.742 290.161 290.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 420 0.000512 512 90 240 16128 2.24678 0.818944 3.5353 26.1993 32.9532 33.0812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 360 6.4e-05 1024 87 624 104448 53.574 14.0099 120.941 420.281 609.028 609.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 450 3.2e-05 2048 135 4128 245760 375.288 90.8287 3737.79 2712.09 6916.44 6916.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1680 0.000128 1024 340 1968 138624 10.9895 6.84275 459.07 237.464 714.498 714.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 290 0.001024 512 50 288 6528 1.0159 0.381152 1.90733 25.6265 29.0634 29.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1920 0.000128 4096 490 1920 137568 23.0806 28.3785 1339.44 846.184 2237.16 2237.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 370 6.4e-05 2048 100 1728 107520 90.847 28.2032 410.292 832.574 1362.12 1362.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 760 0.001024 4096 250 1008 11520 2.71789 36.8769 124.252 163.891 163.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1390 3.2e-05 4096 430 1680 493056 293.756 137.631 4610.5 4065.07 9107.28 9107.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1990 0.000256 1024 490 1632 69120 4.50592 3.41248 110.031 104.805 222.856 222.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 420 0.000512 512 90 240 15360 2.27357 0.819264 2.38179 25.9843 31.6108 31.7353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 360 6.4e-05 1024 87 624 98304 53.8063 13.7318 72.0418 412.253 552.045 552.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 450 3.2e-05 2048 135 4128 239616 376.587 90.6501 2291.35 2696.81 5455.84 5456.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1680 0.000128 1024 340 1968 138240 11.001 6.82816 285.973 236.633 540.566 540.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 290 0.001024 512 50 288 6144 1.05165 0.384384 1.30771 25.5365 28.4148 28.5268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1920 0.000128 4096 490 1920 137472 23.034 28.3365 843.782 837.893 1733.12 1733.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 370 6.4e-05 2048 100 1728 105984 90.8139 28.0522 327.519 829.216 1275.8 1275.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 760 0.001024 4096 250 1008 11520 2.72589 29.2803 123.039 155.088 155.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1390 3.2e-05 4096 430 1680 493056 294.973 137.945 10507.5 4058.55 14999.3 14999.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1990 0.000256 1024 490 1632 69120 4.50768 3.40957 90.2468 104.697 202.963 203.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 420 0.000512 512 90 240 13824 2.23174 0.772704 1.99363 25.0031 30.1554 30.2836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 360 6.4e-05 1024 87 624 92160 54.2654 13.3827 55.2902 408.643 531.794 531.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 450 3.2e-05 2048 135 4128 239616 374.754 90.5111 1856.8 2672.56 4995.06 4995.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1680 0.000128 1024 340 1968 138240 10.9704 6.87104 232.872 232.13 482.972 483.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 290 0.001024 512 50 288 5760 1.01782 0.369984 1.12394 24.0159 26.656 26.7634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1920 0.000128 4096 490 1920 137376 23.0931 28.3871 686.361 846.479 1584.4 1584.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 370 6.4e-05 2048 100 1728 104448 90.5644 27.9728 272.36 825.405 1216.5 1216.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 760 0.001024 4096 250 1008 11328 2.70637 24.8035 121.922 149.475 149.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1390 3.2e-05 4096 430 1680 491520 294.883 137.688 10549.8 4059.13 15041.8 15042.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1990 0.000256 1024 490 1632 68352 4.51085 3.40794 75.5889 104.504 188.114 188.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 420 0.000512 512 90 240 12288 2.29194 0.777216 4.36394 25.038 32.62 32.7418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 360 6.4e-05 1024 87 624 98304 53.878 13.7565 49.7421 412.829 530.411 530.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 450 3.2e-05 2048 135 4128 233472 375.962 90.1549 1527.11 2675.15 4668.82 4669.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1680 0.000128 1024 340 1968 136704 11.0021 6.83008 194.485 233.549 445.994 446.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 290 0.001024 512 50 288 4608 1.01731 0.370688 0.979744 25.104 27.6038 27.7105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1920 0.000128 4096 490 1920 137088 23.0527 28.3259 2585.26 838.35 3475.06 3475.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 370 6.4e-05 2048 100 1728 107520 91.4998 28.3421 602.188 837.348 1559.58 1559.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 760 0.001024 4096 250 1008 11592 2.72384 53.0572 122.707 178.53 178.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1390 3.2e-05 4096 430 1680 494592 294.719 137.922 5231.92 4051.15 9716.06 9716.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1990 0.000256 1024 490 1632 69216 4.53088 3.42272 163.476 104.842 276.372 276.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 420 0.000512 512 90 240 16128 2.26045 0.815936 3.58445 26.0663 32.8806 33.0035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 360 6.4e-05 1024 87 624 103936 54.0661 13.522 112.272 418.762 598.845 599.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 450 3.2e-05 2048 135 4128 243712 377.321 91.0874 3417.66 2694.42 6580.94 6581.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1680 0.000128 1024 340 1968 138432 11.0414 7.00006 424.237 234.893 677.309 677.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 290 0.001024 512 50 288 6272 1.0321 0.382848 1.86528 25.5649 28.9727 29.0885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1920 0.000128 4096 490 1920 137424 23.1404 28.3873 1241.56 838.644 2131.8 2131.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 370 6.4e-05 2048 100 1728 107520 91.2896 28.3189 380.87 837.466 1338.14 1338.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 760 0.001024 4096 250 1008 11536 2.71971 33.8036 124.715 161.28 161.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1390 3.2e-05 4096 430 1680 492800 294.524 137.787 3328.9 4071.05 7832.59 7832.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1990 0.000256 1024 490 1632 68992 4.51584 3.41699 102.741 104.923 215.699 215.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 420 0.000512 512 90 240 14336 2.26851 0.796672 2.11213 25.5016 30.8347 30.9605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 360 6.4e-05 1024 87 624 100352 53.806 13.41 69.0888 414.015 550.544 550.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 450 3.2e-05 2048 135 4128 243712 376.796 91.0929 2167.75 2694.8 5330.88 5331.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1680 0.000128 1024 340 1968 137984 11.0184 6.89091 267.004 231.852 516.904 517.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 290 0.001024 512 50 288 5376 1.05072 0.377248 1.32339 25.3034 28.1882 28.3075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1920 0.000128 4096 490 1920 137312 23.0855 28.3712 792.334 838.898 1682.77 1682.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 370 6.4e-05 2048 100 1728 107520 91.412 28.3991 313.858 837.514 1271.37 1271.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 760 0.001024 4096 250 1008 11424 2.70973 27.4207 123.339 153.514 153.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1390 3.2e-05 4096 430 1680 491904 295.942 137.845 2731.38 4075.17 7240.66 7240.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1990 0.000256 1024 490 1632 69216 4.53267 3.42387 84.8287 104.982 197.865 197.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 420 0.000512 512 90 240 13440 2.30787 0.79872 1.87875 25.536 30.6767 30.8036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 360 6.4e-05 1024 87 624 96768 55.2426 13.5314 54.9364 418.849 542.777 542.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 450 3.2e-05 2048 135 4128 236544 380.274 91.5657 1728.25 2713.83 4914.34 4914.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1680 0.000128 1024 340 1968 138432 11.0397 6.8424 219.988 233.368 471.372 471.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 290 0.001024 512 50 288 5376 1.05613 0.378112 1.06298 25.3428 27.9691 28.0904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1920 0.000128 4096 490 1920 137088 23.1342 28.3853 651.472 837.894 1540.96 1541.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 370 6.4e-05 2048 100 1728 100352 91.654 27.9859 265.232 828.335 1213.41 1213.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 760 0.001024 4096 250 1008 11424 2.72282 24.8873 122.838 150.494 150.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1390 3.2e-05 4096 430 1680 491008 294.969 137.847 9315.62 4062.54 13811.3 13811.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1990 0.000256 1024 490 1632 68096 4.47331 3.37744 75.6551 111.799 195.406 195.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 420 0.000512 512 90 240 10752 2.28547 0.753664 1.63866 24.3735 29.2059 29.3323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 360 6.4e-05 1024 87 624 86016 54.6017 13.2887 44.8778 404.598 517.584 517.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 450 3.2e-05 2048 135 4128 229376 379.112 91.0144 1517.89 2695.26 4683.7 4684.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1680 0.000128 1024 340 1968 137984 11.016 6.84198 198.093 237.297 453.379 453.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 290 0.001024 512 50 288 3584 1.04358 0.368256 1.04883 23.7279 26.3172 26.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1920 0.000128 4096 490 1920 137088 23.0293 28.3183 589.937 838.294 1479.66 1479.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 370 6.4e-05 2048 100 1728 108544 90.9962 28.2808 587.776 835.291 1542.54 1542.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 760 0.001024 4096 250 1008 11584 2.71869 51.4396 124.503 178.706 178.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1390 3.2e-05 4096 430 1680 494592 293.988 137.696 5079.82 4049.28 9561.12 9561.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1990 0.000256 1024 490 1632 69120 4.50477 3.41165 156.365 104.604 268.986 269.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 420 0.000512 512 90 240 16384 2.27229 0.82944 3.37037 26.3096 32.9388 33.0746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 360 6.4e-05 1024 87 624 102400 54.0997 13.4857 106.451 417.731 591.991 592.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 450 3.2e-05 2048 135 4128 245760 374.871 90.6814 3293.71 2683.16 6442.88 6443.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1680 0.000128 1024 340 1968 138752 11.0051 6.82803 407.073 230.874 655.911 656.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 290 0.001024 512 50 288 6656 1.02854 0.387232 1.97814 25.6882 29.2086 29.3294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1920 0.000128 4096 490 1920 137472 23.061 28.3476 1205.91 838.214 2095.62 2095.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 370 6.4e-05 2048 100 1728 106496 91.2668 28.33 374.47 835.342 1329.61 1329.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 760 0.001024 4096 250 1008 11520 2.71997 33.6783 124.498 160.94 160.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1390 3.2e-05 4096 430 1680 493568 294.528 137.777 3288.65 4054.88 7776.17 7776.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1990 0.000256 1024 490 1632 69120 4.5057 3.40992 100.485 106.854 215.355 215.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 420 0.000512 512 90 240 16384 2.276 0.831488 2.32096 26.3454 31.9265 32.0528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 360 6.4e-05 1024 87 624 98304 54.7723 13.4925 66.3835 417.756 552.626 552.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 450 3.2e-05 2048 135 4128 245760 374.341 90.3544 2114.38 2681.33 5260.85 5261.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1680 0.000128 1024 340 1968 138240 10.9782 6.83898 260.373 230.826 509.148 509.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 290 0.001024 512 50 288 5120 1.03254 0.370688 1.10752 23.9991 26.6388 26.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1920 0.000128 4096 490 1920 137216 23.0594 28.3201 783.871 837.029 1672.36 1672.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 370 6.4e-05 2048 100 1728 104448 90.5576 27.8992 306.43 825.329 1250.41 1250.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 760 0.001024 4096 250 1008 11328 2.7096 28.4511 121.936 153.14 153.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1390 3.2e-05 4096 430 1680 491520 294.794 137.714 2760.58 4059.62 7253.03 7253.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1990 0.000256 1024 490 1632 68352 4.51392 3.40816 83.0536 104.508 195.587 195.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 420 0.000512 512 90 240 12288 2.29654 0.778016 1.72173 25.0418 29.9937 30.1162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 360 6.4e-05 1024 87 624 98304 53.9078 13.3201 56.2922 412.751 536.49 536.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 450 3.2e-05 2048 135 4128 233472 375.944 90.1724 1661.02 2673.15 4800.72 4801.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1680 0.000128 1024 340 1968 136704 11.0128 6.86621 212.633 232.518 463.164 463.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 290 0.001024 512 50 288 4608 1.01546 0.370688 1.14426 25.0982 27.7556 27.8733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1920 0.000128 4096 490 1920 137088 23.0584 28.3197 661.985 840.294 1553.74 1553.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 370 6.4e-05 2048 100 1728 106496 91.3013 28.3243 275.602 836.379 1231.81 1231.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 760 0.001024 4096 250 1008 11264 2.70365 24.704 122.84 150.289 150.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1390 3.2e-05 4096 430 1680 491520 293.971 137.603 2433.29 4048.75 6913.94 6914.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1990 0.000256 1024 490 1632 68608 4.52323 3.41389 73.3252 104.937 186.3 186.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 420 0.000512 512 90 240 12288 2.30163 0.780672 1.79318 25.0788 30.1104 30.2373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 360 6.4e-05 1024 87 624 98304 54.8212 13.5148 49.9613 418.341 536.858 537.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 450 3.2e-05 2048 135 4128 245760 374.416 90.3542 1545.84 2686.17 4697.22 4697.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1680 0.000128 1024 340 1968 137216 11.0456 6.8328 187.651 233.303 438.966 439.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 290 0.001024 512 50 288 4096 1.06534 0.372896 1.11606 25.1446 27.8292 27.9452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1920 0.000128 4096 490 1920 136704 23.0687 28.3238 579.944 837.094 1468.51 1468.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 370 6.4e-05 2048 100 1728 108288 91.2453 28.4648 573.52 834.498 1527.92 1528.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 760 0.001024 4096 250 1008 11592 2.72461 50.7216 123.445 176.937 176.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1390 3.2e-05 4096 430 1680 494208 294.812 137.974 4987.9 4047.96 9468.97 9469.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1990 0.000256 1024 490 1632 69408 4.52832 3.42266 153.35 105.921 267.326 267.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 420 0.000512 512 90 240 14976 2.27322 0.80608 3.30227 25.7169 32.256 32.3802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 360 6.4e-05 1024 87 624 101376 53.8534 13.396 102.684 414.245 584.394 584.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 450 3.2e-05 2048 135 4128 244224 376.204 90.8205 3264.07 2686.58 6418.12 6418.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1680 0.000128 1024 340 1968 138816 11.0238 6.84646 396.93 231.412 646.342 646.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 290 0.001024 512 50 288 6336 0.978944 0.383424 1.66157 25.3937 28.545 28.6597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1920 0.000128 4096 490 1920 137376 23.1112 28.3886 1187.15 844.2 2082.93 2083.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 370 6.4e-05 2048 100 1728 105984 90.793 28.0109 392.018 828.541 1339.56 1339.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 760 0.001024 4096 250 1008 11520 2.72598 35.392 122.951 161.114 161.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1390 3.2e-05 4096 430 1680 493056 294.755 137.96 3431.92 4073.74 7938.69 7938.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1990 0.000256 1024 490 1632 69120 4.50477 3.41197 107.038 104.608 219.666 219.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 420 0.000512 512 90 240 13824 2.22896 0.776192 2.34573 24.9864 30.4952 30.6207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 360 6.4e-05 1024 87 624 92160 54.2539 13.2748 65.7388 408.239 541.726 541.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 450 3.2e-05 2048 135 4128 239616 374.773 90.3721 2222.41 2670.34 5358.33 5358.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1680 0.000128 1024 340 1968 138240 10.9629 6.83898 278.204 230.867 527.001 527.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 290 0.001024 512 50 288 5760 1.01523 0.369984 1.28016 24.0075 26.7997 26.9148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1920 0.000128 4096 490 1920 137376 23.082 28.3894 822.123 838.097 1711.76 1711.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 370 6.4e-05 2048 100 1728 103680 92.1423 28.3464 325.26 834.759 1280.7 1280.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 760 0.001024 4096 250 1008 11448 2.72598 30.5628 124.498 157.829 157.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1390 3.2e-05 4096 430 1680 490752 295.805 137.722 2904.59 4045.49 7383.94 7384.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1990 0.000256 1024 490 1632 69120 4.52141 3.41222 91.4913 104.687 204.215 204.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 420 0.000512 512 90 240 13824 2.32333 0.80896 2.01504 25.8002 31.1007 31.2218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 360 6.4e-05 1024 87 624 96768 53.7494 13.3654 59.1496 408.207 534.689 534.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 450 3.2e-05 2048 135 4128 235008 380.21 91.2291 1854.69 2711.33 5037.88 5038.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1680 0.000128 1024 340 1968 138240 11.013 6.84211 235.86 231.21 485.059 485.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 290 0.001024 512 50 288 5184 1.07251 0.380928 1.33664 25.4887 28.4068 28.5204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1920 0.000128 4096 490 1920 136944 23.1095 28.3939 695.82 839.985 1587.38 1587.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 370 6.4e-05 2048 100 1728 101376 90.1486 27.7212 320.78 817.15 1255.99 1256.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 760 0.001024 4096 250 1008 11232 2.70598 30.2978 121.257 154.301 154.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1390 3.2e-05 4096 430 1680 488448 295.556 137.445 2895.12 4060.31 7388.78 7389.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1990 0.000256 1024 490 1632 67968 4.48317 3.38534 90.0744 104.104 202.147 202.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 420 0.000512 512 90 240 13824 2.23872 0.77824 2.22333 25.1004 30.492 30.6129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 360 6.4e-05 1024 87 624 73728 55.0163 13.1582 45.4619 396.298 510.145 510.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 450 3.2e-05 2048 135 4128 221184 378.319 90.0038 1754.67 2673.18 4896.6 4896.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1680 0.000128 1024 340 1968 135936 10.9367 6.81389 232.78 230.646 481.306 481.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 290 0.001024 512 50 288 4608 1.0536 0.373888 1.31664 25.1657 28.0322 28.1458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1920 0.000128 4096 490 1920 136512 23.0073 28.3177 694.61 836.392 1582.4 1582.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 370 6.4e-05 2048 100 1728 107520 91.3391 28.37 565.275 838.519 1523.69 1523.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 760 0.001024 4096 250 1008 11520 2.71974 49.919 124.534 177.216 177.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1390 3.2e-05 4096 430 1680 494080 294.328 137.814 4943.36 4058.39 9434.21 9434.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1990 0.000256 1024 490 1632 69120 4.49574 3.40582 149.789 104.594 262.386 262.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 420 0.000512 512 90 240 15360 2.27507 0.820416 3.29014 25.9878 32.5289 32.6513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 360 6.4e-05 1024 87 624 102400 54.3578 13.5148 102.651 419.342 590.082 590.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 450 3.2e-05 2048 135 4128 245760 376.508 90.8376 3249.97 2695.71 6413.46 6413.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1680 0.000128 1024 340 1968 138880 11.0127 6.84688 389.786 236.532 644.306 644.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 290 0.001024 512 50 288 6400 1.0401 0.383392 1.79005 25.5391 28.8786 28.9919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1920 0.000128 4096 490 1920 137440 23.083 28.373 1177.71 838.65 2067.89 2067.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 370 6.4e-05 2048 100 1728 107520 91.2229 28.4452 407.109 838.874 1365.85 1366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 760 0.001024 4096 250 1008 11360 2.70582 35.3731 123.076 161.197 161.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1390 3.2e-05 4096 430 1680 494080 293.678 137.723 3513.72 4056.11 8001.55 8001.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1990 0.000256 1024 490 1632 68480 4.48336 3.39251 108.167 104.288 220.432 220.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 420 0.000512 512 90 240 15360 2.28285 0.819008 2.58998 26.0458 31.8919 32.0122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 360 6.4e-05 1024 87 624 92160 54.779 13.3615 67.2169 412.662 548.238 548.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 450 3.2e-05 2048 135 4128 245760 376.025 90.6707 2327.43 2697.66 5492.22 5492.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1680 0.000128 1024 340 1968 136960 10.932 6.81667 279.645 229.748 527.279 527.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 290 0.001024 512 50 288 6400 1.04758 0.386112 1.39942 25.5922 28.5596 28.6718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1920 0.000128 4096 490 1920 136960 23.0459 28.3242 835.33 837.511 1724.29 1724.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 370 6.4e-05 2048 100 1728 99840 91.6446 27.9839 312.114 824.668 1256.61 1256.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 760 0.001024 4096 250 1008 11280 2.7095 29.6899 120.783 153.226 153.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1390 3.2e-05 4096 430 1680 491520 294.553 137.614 2876.7 4039.76 7348.97 7349.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1990 0.000256 1024 490 1632 69120 4.51338 3.41229 90.766 104.736 203.533 203.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 420 0.000512 512 90 240 15360 2.28602 0.824672 2.18211 26.0809 31.5244 31.6512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 360 6.4e-05 1024 87 624 92160 54.8951 13.3344 56.1906 412.487 537.133 537.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 450 3.2e-05 2048 135 4128 230400 377.694 90.5974 1804.72 2679.4 4952.85 4953.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1680 0.000128 1024 340 1968 138240 10.9927 6.84032 234.454 232.788 485.213 485.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 290 0.001024 512 50 288 5760 1.06707 0.386944 1.44874 25.634 28.6676 28.7867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1920 0.000128 4096 490 1920 137280 23.069 28.3799 689.951 838.099 1579.58 1579.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 370 6.4e-05 2048 100 1728 102400 90.9341 27.9736 299.356 824.878 1243.34 1243.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 760 0.001024 4096 250 1008 11200 2.70429 27.3689 122.934 153.051 153.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1390 3.2e-05 4096 430 1680 491520 296.344 137.353 2682.84 4069.93 7186.78 7187.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1990 0.000256 1024 490 1632 67840 4.46874 3.37056 83.0797 103.556 194.577 194.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 420 0.000512 512 90 240 10240 2.31254 0.75184 1.97309 24.4182 29.612 29.7403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 360 6.4e-05 1024 87 624 81920 56.4813 13.3263 46.7043 412.522 529.253 529.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 450 3.2e-05 2048 135 4128 225280 380.272 90.7429 1640.84 2697.49 4809.78 4810.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1680 0.000128 1024 340 1968 135680 10.8848 6.79866 214.485 228.438 460.745 460.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 290 0.001024 512 50 288 5120 1.0143 0.364352 1.43344 23.779 26.7173 26.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1920 0.000128 4096 490 1920 136320 23.0713 28.3333 637.303 838.27 1527.05 1527.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 370 6.4e-05 2048 100 1700 105472 91.7669 28.4409 493.261 837.623 1451.29 1451.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 760 0.001024 4096 250 1000 11680 2.72906 80.3068 124.835 207.917 207.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1390 3.2e-05 4096 430 1700 492032 295.558 137.813 8582.54 4061.15 13077.4 13077.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1990 0.000256 1024 490 1650 69504 4.50771 3.41408 136.153 117.109 261.285 261.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 420 0.000512 512 90 250 15872 2.28198 0.831488 4.46477 26.2801 34.014 34.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 360 6.4e-05 1024 87 650 116736 51.8793 13.4893 108.35 417.525 591.457 591.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 450 3.2e-05 2048 135 4100 251904 371.515 90.743 2975.01 2674.61 6112.32 6112.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1680 0.000128 1024 340 2000 139008 10.987 6.83142 351.739 238.113 607.807 607.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 290 0.001024 512 50 300 6912 1.03875 0.387456 1.65347 25.6671 28.8762 28.9937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1920 0.000128 4096 490 1950 137216 23.0752 28.332 2054.29 837.63 2943.41 2943.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 370 6.4e-05 2048 100 1700 104448 91.792 28.2768 311.672 835.083 1267.02 1267.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 760 0.001024 4096 250 1000 11648 2.72486 80.427 123.531 206.726 206.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1390 3.2e-05 4096 430 1700 491520 296.5 137.799 8644.58 4064.83 13144 13144.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1990 0.000256 1024 490 1650 69120 4.5015 3.40176 86.8451 104.682 199.533 199.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 420 0.000512 512 90 250 15360 2.3063 0.82944 4.43629 26.3019 34.0284 34.1524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 360 6.4e-05 1024 87 650 114688 52.334 13.4815 147.576 417.642 631.251 631.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 450 3.2e-05 2048 135 4100 249856 371.218 90.4725 1866.6 2669.66 4998.39 4998.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1680 0.000128 1024 340 2000 138752 11.0009 6.83546 226.983 236.511 481.458 481.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 290 0.001024 512 50 300 6656 1.02035 0.38736 2.4088 25.6898 29.6504 29.7513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1920 0.000128 4096 490 1950 137216 23.1516 28.3423 2056.99 837.938 2946.5 2946.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 370 6.4e-05 2048 100 1700 101376 92.0354 28.1481 248.457 833.294 1202.12 1202.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 760 0.001024 4096 250 1000 11616 2.72998 80.4409 124.46 207.674 207.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1390 3.2e-05 4096 430 1700 489984 296.173 137.669 8608.42 4067.44 13110 13110.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1990 0.000256 1024 490 1650 69120 4.50758 3.40963 71.4196 104.897 184.333 184.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 420 0.000512 512 90 250 15360 2.27661 0.818016 4.45235 26.0071 33.7082 33.8364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 360 6.4e-05 1024 87 650 110592 51.9986 14.1925 140.691 412.679 619.775 619.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 450 3.2e-05 2048 135 4100 245760 372.464 90.575 1505.81 2672.57 4641.84 4642.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1680 0.000128 1024 340 2000 138240 10.9924 6.83418 186.215 236.639 440.809 440.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 290 0.001024 512 50 300 6144 1.03136 0.401408 2.22317 25.5512 29.3362 29.4402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1920 0.000128 4096 490 1950 137088 23.0845 28.3412 2051.92 838.628 2942.05 2942.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 370 6.4e-05 2048 100 1700 104960 92.2029 28.3797 455.942 837.661 1414.38 1414.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 760 0.001024 4096 250 1000 11680 2.72384 41.6623 123.795 168.223 168.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1390 3.2e-05 4096 430 1700 492160 297.079 138.111 7400.19 4061.44 11897.2 11897.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1990 0.000256 1024 490 1650 69440 4.53229 3.42557 127.028 104.872 239.953 240.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 420 0.000512 512 90 250 15360 2.28438 0.816384 2.69322 25.9462 31.8904 32.0204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 360 6.4e-05 1024 87 650 117760 52.08 13.5455 100.973 418.975 585.788 585.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 450 3.2e-05 2048 135 4100 250880 373.544 91.0109 2742.43 2677.43 5884.84 5885.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1680 0.000128 1024 340 2000 138880 11.0332 6.84646 331.587 238.264 587.863 587.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 290 0.001024 512 50 300 6720 1.03437 0.385952 1.45245 25.4989 28.5006 28.6144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1920 0.000128 4096 490 1950 137200 23.167 28.3873 991.343 837.687 1880.66 1880.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 370 6.4e-05 2048 100 1700 104960 92.0022 28.3279 294.156 837.981 1252.66 1252.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 760 0.001024 4096 250 1000 11600 2.71565 27.0275 123.582 153.368 153.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1390 3.2e-05 4096 430 1700 491520 296.442 137.798 7247.28 4065.43 11747.3 11747.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1990 0.000256 1024 490 1650 69120 4.49533 3.4079 81.2544 104.521 193.777 193.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 420 0.000512 512 90 250 15360 2.27338 0.81712 3.95635 25.9687 33.1704 33.2945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 360 6.4e-05 1024 87 650 117760 52.0164 13.5325 65.6143 419.136 550.507 550.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 450 3.2e-05 2048 135 4100 250880 372.47 90.5633 1760.44 2678.28 4902.18 4902.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1680 0.000128 1024 340 2000 138880 11.0192 6.83808 213.096 231.904 462.987 463.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 290 0.001024 512 50 300 6400 1.04269 0.382976 1.1311 25.5297 28.2168 28.3292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1920 0.000128 4096 490 1950 137120 23.1734 28.3756 1768.18 838.098 2657.9 2657.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 370 6.4e-05 2048 100 1700 103680 92.1722 28.3215 243.815 835.403 1199.91 1200.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 760 0.001024 4096 250 1000 11520 2.71565 71.5348 123.185 197.479 197.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1390 3.2e-05 4096 430 1700 491520 297.012 138.137 7293.32 4063.59 11792.4 11792.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1990 0.000256 1024 490 1650 69120 4.51235 3.4137 68.5689 104.677 181.276 181.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 420 0.000512 512 90 250 15360 2.28442 0.818976 3.91584 26.0229 33.1963 33.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 360 6.4e-05 1024 87 650 107520 52.6836 13.3683 50.6975 412.644 529.61 529.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 450 3.2e-05 2048 135 4100 245760 374.803 90.6523 1444.47 2681.05 4591.43 4591.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1680 0.000128 1024 340 2000 138240 11.0044 6.8608 178.527 234.549 431.072 431.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 290 0.001024 512 50 300 6720 1.03302 0.384928 0.966528 25.5644 28.072 28.1917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1920 0.000128 4096 490 1950 137040 23.2284 28.3868 1775.54 838.314 2665.55 2665.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 370 6.4e-05 2048 100 1700 102400 92.4544 28.3279 207.01 838.963 1166.96 1167.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 760 0.001024 4096 250 1000 11520 2.71974 71.2417 122.663 196.667 196.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1390 3.2e-05 4096 430 1700 491520 296.352 137.717 7398.37 4070.24 11903 11903.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1990 0.000256 1024 490 1650 68480 4.49005 3.39354 58.3811 104.298 170.662 170.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 420 0.000512 512 90 250 15360 2.27856 0.81936 4.076 26.0499 33.382 33.5073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 360 6.4e-05 1024 87 650 112640 51.7702 13.3181 126.326 420.223 611.858 612.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 450 3.2e-05 2048 135 4100 245760 376.128 90.6978 1240.8 2696.98 4405.05 4405.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1680 0.000128 1024 340 2000 136960 10.9449 6.82122 151.321 232.789 402.005 402.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 290 0.001024 512 50 300 6400 1.02189 0.391168 2.09117 25.5933 29.2378 29.3376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1920 0.000128 4096 490 1950 136640 23.1345 28.3394 1756.38 844.032 2651.96 2652.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 370 6.4e-05 2048 100 1700 104448 92.0666 28.3697 618.975 836.317 1575.93 1576.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 760 0.001024 4096 250 1000 11664 2.72058 56.3937 124.589 183.748 183.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1390 3.2e-05 4096 430 1700 491520 295.297 137.871 5602.14 4079.87 10115.5 10115.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1990 0.000256 1024 490 1650 69312 4.50547 3.41267 174.102 104.712 286.834 286.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 420 0.000512 512 90 250 15360 2.27107 0.817152 3.50762 25.9487 32.6999 32.8232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 360 6.4e-05 1024 87 650 116736 51.657 13.4537 138.287 416.195 619.812 619.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 450 3.2e-05 2048 135 4100 251904 370.577 90.3318 3748.73 2669.2 6879.75 6880.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1680 0.000128 1024 340 2000 138624 10.9946 7.24378 455.086 236.444 709.897 710.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 290 0.001024 512 50 300 6528 1.03798 0.38912 1.8417 25.5084 28.9033 29.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1920 0.000128 4096 490 1950 137184 23.0788 28.3771 1338.07 837.964 2227.56 2227.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 370 6.4e-05 2048 100 1700 101376 92.0811 28.1887 375.704 833.248 1329.42 1329.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 760 0.001024 4096 250 1000 11616 2.72966 35.5879 123.844 162.204 162.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1390 3.2e-05 4096 430 1700 489984 295.389 137.61 3470.88 4066.14 7970.35 7970.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1990 0.000256 1024 490 1650 69120 4.50534 3.40944 107.742 104.888 220.644 220.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 420 0.000512 512 90 250 15360 2.27626 0.817152 2.42227 26.0051 31.6751 31.7977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 360 6.4e-05 1024 87 650 110592 51.9089 13.3719 81.4073 412.573 559.484 559.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 450 3.2e-05 2048 135 4100 245760 372.467 90.3469 2270.03 2672.24 5405.51 5405.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1680 0.000128 1024 340 2000 138240 10.9949 6.83418 280.211 233.457 531.621 531.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 290 0.001024 512 50 300 6144 1.03539 0.38368 1.19757 25.5488 28.2967 28.4035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1920 0.000128 4096 490 1950 137088 23.0232 28.3323 829.643 838.552 1719.63 1719.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 370 6.4e-05 2048 100 1700 101376 91.7734 28.0183 307.01 829.205 1256.21 1256.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 760 0.001024 4096 250 1000 11520 2.70947 28.8192 121.647 153.221 153.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1390 3.2e-05 4096 430 1700 490752 296.253 137.931 10307.9 4071.68 14814.1 14814.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1990 0.000256 1024 490 1650 69120 4.51072 3.40787 88.8026 104.696 201.521 201.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 420 0.000512 512 90 250 13824 2.23229 0.778176 2.02906 25.0074 30.2061 30.3288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 360 6.4e-05 1024 87 650 110592 51.3561 13.279 66.7341 408.514 540.096 540.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 450 3.2e-05 2048 135 4100 239616 374.7 90.332 1812.59 2672.49 4950.56 4950.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1680 0.000128 1024 340 2000 138240 10.9759 6.83594 229.279 227.667 474.891 475.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 290 0.001024 512 50 300 5760 1.0176 0.370688 1.13616 24.0149 26.6678 26.7777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1920 0.000128 4096 490 1950 137088 23.0851 28.3915 680.752 838.787 1571.09 1571.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 370 6.4e-05 2048 100 1700 98304 91.7609 27.9569 253.485 825.218 1198.62 1198.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 760 0.001024 4096 250 1000 11520 2.72179 24.2483 123.659 150.672 150.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1390 3.2e-05 4096 430 1700 488448 297.795 137.695 10248.8 4075.58 14760.2 14760.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1990 0.000256 1024 490 1650 68352 4.50717 3.40426 74.8702 104.548 187.429 187.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 420 0.000512 512 90 250 12288 2.29373 0.77824 4.36144 25.0365 32.626 32.7511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 360 6.4e-05 1024 87 650 110592 51.9881 13.4185 57.3912 412.757 535.77 535.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 450 3.2e-05 2048 135 4100 233472 375.972 90.2122 1507.18 2672.91 4646.73 4647.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1680 0.000128 1024 340 2000 136704 11.0082 6.82598 194.04 231.335 443.344 443.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 290 0.001024 512 50 300 4608 1.0295 0.376832 1.00813 25.1036 27.6519 27.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1920 0.000128 4096 490 1950 136704 23.0564 28.33 2529.42 838.027 3418.91 3418.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 370 6.4e-05 2048 100 1700 103936 92.284 28.4146 566.825 836.655 1524.38 1524.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 760 0.001024 4096 250 1000 11648 2.71779 51.9907 123.536 178.291 178.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1390 3.2e-05 4096 430 1700 491904 296.096 138.14 5176.18 4064.59 9675.33 9675.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1990 0.000256 1024 490 1650 69216 4.52755 3.41898 160.49 104.762 273.3 273.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 420 0.000512 512 90 250 15232 2.2904 0.820352 3.23187 26.0457 32.5383 32.6634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 360 6.4e-05 1024 87 650 118272 51.9232 13.5741 129.743 418.418 613.873 614.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 450 3.2e-05 2048 135 4100 250880 372.589 90.4853 3433.19 2677.71 6574.42 6574.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1680 0.000128 1024 340 2000 138880 11.0112 6.84442 420.412 234.895 673.294 673.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 290 0.001024 512 50 300 6720 0.985056 0.384 1.87126 25.5573 28.9242 29.0434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1920 0.000128 4096 490 1950 137088 23.147 28.3881 1235.09 842.835 2129.54 2129.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 370 6.4e-05 2048 100 1700 103936 92.0836 28.3656 361.258 837.448 1319.35 1319.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 760 0.001024 4096 250 1000 11536 2.71565 33.3373 123.303 159.398 159.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1390 3.2e-05 4096 430 1700 491008 295.207 137.998 3307.67 4060.49 7801.68 7801.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1990 0.000256 1024 490 1650 68992 4.51133 3.41136 101.473 104.904 214.4 214.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 420 0.000512 512 90 250 14336 2.26294 0.796672 2.15894 25.4946 30.8712 30.9944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 360 6.4e-05 1024 87 650 114688 51.5584 13.3715 80.2718 413.93 559.345 559.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 450 3.2e-05 2048 135 4100 250880 371.447 90.4072 2181.35 2674.92 5318.55 5318.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1680 0.000128 1024 340 2000 138880 10.9936 6.83827 266.319 235.878 520.155 520.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 290 0.001024 512 50 300 6272 1.02435 0.37568 1.20794 25.3063 28.0414 28.1598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1920 0.000128 4096 490 1950 137088 23.0932 28.3689 788.343 838.789 1678.67 1678.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 370 6.4e-05 2048 100 1700 102144 92.8025 28.4158 290.656 837.612 1249.69 1249.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 760 0.001024 4096 250 1000 11424 2.70291 26.6322 123.017 152.397 152.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1390 3.2e-05 4096 430 1700 489216 297.788 137.866 2708.87 4071.48 7216.34 7216.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1990 0.000256 1024 490 1650 69216 4.53411 3.4263 83.5709 104.995 196.626 196.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 420 0.000512 512 90 250 13440 2.31341 0.799552 1.91427 28.5471 33.7287 33.8453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 360 6.4e-05 1024 87 650 118272 51.9469 13.532 67.9522 418.892 552.538 552.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 450 3.2e-05 2048 135 4100 247296 375.003 90.8474 1765.75 2687.68 4919.72 4920.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1680 0.000128 1024 340 2000 138432 11.0464 6.84646 217.199 235.246 470.467 470.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 290 0.001024 512 50 300 5376 1.05376 0.377568 1.08643 25.3385 27.9843 28.0943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1920 0.000128 4096 490 1950 136752 23.1299 28.4119 648.643 838.064 1538.32 1538.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 370 6.4e-05 2048 100 1700 100352 91.678 27.9372 257.81 827.297 1204.93 1205.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 760 0.001024 4096 250 1000 11424 2.70947 23.8112 122.41 148.974 149.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1390 3.2e-05 4096 430 1700 491008 295.061 137.862 9135.34 4062.82 13631.4 13631.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1990 0.000256 1024 490 1650 68096 4.47245 3.37914 74.8682 103.76 186.58 186.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 420 0.000512 512 90 250 10752 2.28787 0.749152 1.66173 24.3513 29.2062 29.3324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 360 6.4e-05 1024 87 650 100352 52.3759 13.2506 52.3771 407.396 525.612 525.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 450 3.2e-05 2048 135 4100 243712 369.957 89.6942 1567.85 2660.58 4688.52 4688.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1680 0.000128 1024 340 2000 137984 11.0218 6.83027 195.521 232.158 445.664 445.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 290 0.001024 512 50 300 5376 1.00006 0.368256 1.2705 23.7172 26.4827 26.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1920 0.000128 4096 490 1950 136640 23.0257 28.328 581.674 837.433 1470.53 1470.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 370 6.4e-05 2048 100 1700 104448 91.7821 28.3525 562.663 835.776 1518.78 1518.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 760 0.001024 4096 250 1000 11648 2.72179 51.7007 122.464 176.931 176.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1390 3.2e-05 4096 430 1700 491520 295.605 137.804 5100.98 4068.23 9602.95 9603.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1990 0.000256 1024 490 1650 69120 4.50125 3.40832 157.252 104.724 269.988 270.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 420 0.000512 512 90 250 15360 2.31133 0.8368 3.33978 26.3326 32.986 33.1181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 360 6.4e-05 1024 87 650 114688 52.2287 13.4891 122.846 417.967 606.748 606.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 450 3.2e-05 2048 135 4100 249856 371.051 90.4395 3335.49 2671.78 6469.2 6469.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1680 0.000128 1024 340 2000 138752 11.0028 6.83162 410.137 230.313 658.424 658.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 290 0.001024 512 50 300 6656 0.999232 0.390048 1.90861 25.7534 29.1808 29.2994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1920 0.000128 4096 490 1950 137216 23.0564 28.3382 1222.14 842.243 2115.86 2115.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 370 6.4e-05 2048 100 1700 102400 92.2104 28.3378 358.254 835.465 1314.47 1314.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 760 0.001024 4096 250 1000 11520 2.71603 33.7326 123.125 159.619 159.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1390 3.2e-05 4096 430 1700 491520 295.595 137.818 3317.87 4084.96 7836.57 7836.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1990 0.000256 1024 490 1650 69120 4.50608 3.40989 101.509 104.692 214.218 214.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 420 0.000512 512 90 250 14336 2.3545 0.83296 2.27066 26.3512 31.9678 32.0928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 360 6.4e-05 1024 87 650 114688 52.2399 13.5004 80.2953 417.819 564.077 564.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 450 3.2e-05 2048 135 4100 245760 374.226 90.8282 2129.97 2682.54 5278.01 5278.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1680 0.000128 1024 340 2000 138240 10.9778 6.83379 263.177 229.618 510.741 510.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 290 0.001024 512 50 300 5120 1.03187 0.370592 1.16099 23.9942 26.6853 26.7958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1920 0.000128 4096 490 1950 136960 23.0467 28.33 794.735 837.192 1683.38 1683.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 370 6.4e-05 2048 100 1700 98304 91.7546 28.0108 291.999 825.298 1237.26 1237.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 760 0.001024 4096 250 1000 11520 2.7208 28.5543 123.677 154.994 155.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1390 3.2e-05 4096 430 1700 488448 297.605 137.707 2813.53 4095.23 7344.4 7344.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1990 0.000256 1024 490 1650 68352 4.50787 3.40582 84.498 104.514 197.027 197.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 420 0.000512 512 90 250 12288 2.29642 0.778016 1.82067 25.0427 30.0903 30.2163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 360 6.4e-05 1024 87 650 110592 51.9775 13.3186 66.3317 412.838 544.685 544.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 450 3.2e-05 2048 135 4100 233472 375.904 90.172 1687.54 2673.27 4827.32 4827.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1680 0.000128 1024 340 2000 136704 11.015 6.83117 219.319 230.295 467.593 467.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 290 0.001024 512 50 300 4608 1.02326 0.372736 1.20646 25.1034 27.8356 27.9532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1920 0.000128 4096 490 1950 136704 23.053 28.327 675.416 838.181 1565.05 1565.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 370 6.4e-05 2048 100 1700 98304 93.39 28.2788 258.481 836.279 1216.62 1216.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 760 0.001024 4096 250 1000 11264 2.69936 24.1398 122.493 149.374 149.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1390 3.2e-05 4096 430 1700 487424 296.918 137.787 2500.6 4070.06 7005.7 7005.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1990 0.000256 1024 490 1650 68608 4.5256 3.41072 75.0701 104.914 188.025 188.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 420 0.000512 512 90 250 12288 2.30042 0.780288 1.88941 25.075 30.2021 30.3261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 360 6.4e-05 1024 87 650 114688 52.27 13.4864 61.1473 419.043 546.166 546.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 450 3.2e-05 2048 135 4100 245760 374.423 90.7165 1568.63 2683.7 4717.92 4718.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1680 0.000128 1024 340 2000 137216 11.0423 6.82429 193.451 227.898 439.352 439.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 290 0.001024 512 50 300 4096 1.05846 0.37136 1.18179 25.144 27.8842 28.0056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1920 0.000128 4096 490 1950 136704 23.0626 28.3178 602.048 836.866 1490.37 1490.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 370 6.4e-05 2048 100 1700 103680 92.1296 28.4408 573.18 835.08 1529.04 1529.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 760 0.001024 4096 250 1000 11592 2.7143 52.8139 122.128 177.7 177.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1390 3.2e-05 4096 430 1700 491904 295.679 138.057 5233.76 4063.23 9731.06 9731.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1990 0.000256 1024 490 1650 69408 4.53299 3.4263 160.466 104.969 273.501 273.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 420 0.000512 512 90 250 14976 2.26854 0.806624 3.52102 25.7268 32.4797 32.6038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 360 6.4e-05 1024 87 650 115200 51.6848 13.3977 126.093 414.539 605.934 606.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 450 3.2e-05 2048 135 4100 248832 372.647 90.454 3437.86 2673.88 6575.28 6575.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1680 0.000128 1024 340 2000 138816 11.0357 6.84282 417.532 232.135 667.683 667.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 290 0.001024 512 50 300 6336 0.941984 0.382976 1.76566 25.4057 28.6245 28.7413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1920 0.000128 4096 490 1950 137088 23.1065 28.3802 1254.39 838.34 2144.29 2144.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 370 6.4e-05 2048 100 1700 101376 91.7865 28.1172 400.031 829.31 1349.44 1349.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 760 0.001024 4096 250 1000 11520 2.71264 37.7878 122.712 163.254 163.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1390 3.2e-05 4096 430 1700 490752 296.053 137.919 3719.44 4071.36 8225.11 8225.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1990 0.000256 1024 490 1650 69120 4.50355 3.40992 115.001 104.708 227.723 227.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 420 0.000512 512 90 250 13824 2.22912 0.77696 2.51014 25.0088 30.681 30.8062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 360 6.4e-05 1024 87 650 110592 51.3639 13.2639 87.0824 408.591 560.516 560.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 450 3.2e-05 2048 135 4100 239616 374.741 90.4272 2364.26 2694.31 5524.17 5524.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1680 0.000128 1024 340 2000 138240 10.9551 6.84438 298.202 232.948 549.081 549.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 290 0.001024 512 50 300 5760 1.01651 0.370048 1.37875 24.0121 26.9055 27.0213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1920 0.000128 4096 490 1950 137088 23.0905 28.3791 892.883 843.065 1787.51 1787.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 370 6.4e-05 2048 100 1700 103680 92.1806 28.3303 336.971 835.68 1293.36 1293.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 760 0.001024 4096 250 1000 11448 2.7095 31.0252 123.212 156.991 157.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1390 3.2e-05 4096 430 1700 487296 297.674 137.725 3047.91 4065.92 7549.55 7549.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1990 0.000256 1024 490 1650 69120 4.52963 3.41622 95.0329 104.803 207.884 207.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 420 0.000512 512 90 250 13824 2.32502 0.810816 2.1465 25.8308 31.2697 31.3917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 360 6.4e-05 1024 87 650 110592 51.4722 13.2792 72.6486 408.714 546.331 546.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 450 3.2e-05 2048 135 4100 248832 372.697 90.2502 2033.29 2677.4 5174.07 5174.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1680 0.000128 1024 340 2000 138240 11.0227 7.37075 247.558 232.342 498.427 498.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 290 0.001024 512 50 300 5184 1.07126 0.383008 1.37373 25.5018 28.457 28.5735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1920 0.000128 4096 490 1950 136944 23.1106 28.3894 736.687 843.332 1631.6 1631.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 370 6.4e-05 2048 100 1700 92160 92.2396 27.6687 285.253 816.666 1222.02 1222.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 760 0.001024 4096 250 1000 11232 2.69872 29.6243 120.867 153.234 153.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1390 3.2e-05 4096 430 1700 488448 295.574 137.422 2879.16 4057.52 7370 7370.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1990 0.000256 1024 490 1650 67968 4.4816 3.388 88.4161 104.043 200.431 200.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 420 0.000512 512 90 250 13824 2.24074 0.779872 2.33405 25.088 30.5953 30.7202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 360 6.4e-05 1024 87 650 92160 52.3927 15.1078 58.2921 396.059 522.168 522.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 450 3.2e-05 2048 135 4100 221184 378.353 89.9577 1701.94 2671.42 4842.11 4842.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1680 0.000128 1024 340 2000 135936 10.9341 6.81642 228.859 227.103 473.844 473.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 290 0.001024 512 50 300 4608 1.05274 0.378176 1.41821 25.1572 28.1353 28.2501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1920 0.000128 4096 490 1950 136512 23.0084 28.3136 688.406 835.891 1575.69 1575.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 370 6.4e-05 2048 100 1700 103680 92.104 28.3761 295.981 835.966 1252.63 1252.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 760 0.001024 4096 250 1000 11160 2.6975 28.1441 123.558 154.444 154.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1390 3.2e-05 4096 430 1700 489600 296.041 137.576 2645.14 4055.68 7134.77 7135.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1990 0.000256 1024 490 1650 69120 4.53696 3.42522 83.3847 104.984 196.433 196.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 420 0.000512 512 90 250 11520 2.18397 0.714688 2.20781 23.6061 28.8652 28.9935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 360 6.4e-05 1024 87 650 92160 53.4168 13.232 53.791 402.612 523.264 523.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 450 3.2e-05 2048 135 4100 230400 384.668 91.563 1635.2 2728.46 4840.34 4840.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1680 0.000128 1024 340 2000 138240 11.0441 6.84634 215.247 229.048 462.317 462.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 290 0.001024 512 50 300 2880 1.03242 0.351072 1.24877 23.3911 26.1556 26.2697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1920 0.000128 4096 490 1950 136080 23.1457 28.3964 631.823 838.934 1522.38 1522.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 370 6.4e-05 2048 100 1700 104960 91.9801 28.3753 562.327 838.761 1521.64 1521.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 760 0.001024 4096 250 1000 11600 2.7136 50.9159 123.605 177.277 177.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1390 3.2e-05 4096 430 1700 491520 295.56 137.852 5059.38 4087.52 9580.64 9580.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1990 0.000256 1024 490 1650 69120 4.49997 3.40787 156.557 104.626 269.191 269.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 420 0.000512 512 90 250 15360 2.27405 0.8192 3.4456 25.9991 32.6963 32.8253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 360 6.4e-05 1024 87 650 117760 52.0155 13.5168 125.841 419.473 611.067 611.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 450 3.2e-05 2048 135 4100 250880 372.419 90.6711 3372.88 2680.74 6517.14 6517.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1680 0.000128 1024 340 2000 138880 11.0266 6.84304 409.866 236.301 664.166 664.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 290 0.001024 512 50 300 6400 0.99584 0.384576 1.83674 25.5368 28.8795 28.9942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1920 0.000128 4096 490 1950 137120 23.0812 28.3786 1211.85 838.886 2102.28 2102.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 370 6.4e-05 2048 100 1700 102400 92.4334 28.3137 379.295 838.872 1339.11 1339.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 760 0.001024 4096 250 1000 11520 2.71578 36.096 124.653 163.507 163.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1390 3.2e-05 4096 430 1700 491520 295.125 137.655 3473.97 4069.61 7976.68 7976.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1990 0.000256 1024 490 1650 68480 4.48934 3.39629 106.451 104.286 218.723 218.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 420 0.000512 512 90 250 15360 2.27725 0.822592 2.66026 26.0454 31.963 32.0832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 360 6.4e-05 1024 87 650 112640 51.5979 13.3141 82.7497 412.653 560.529 560.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 450 3.2e-05 2048 135 4100 245760 376.008 90.8129 2267.95 2694.63 5429.83 5430.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1680 0.000128 1024 340 2000 136960 10.9449 6.81802 276.754 233.821 528.47 528.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 290 0.001024 512 50 300 6400 1.04826 0.385536 1.44819 25.5904 28.6052 28.7125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1920 0.000128 4096 490 1950 136640 23.0388 28.3222 827.278 837.562 1716.28 1716.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 370 6.4e-05 2048 100 1700 99840 91.6633 28.0015 315.046 824.79 1259.7 1259.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 760 0.001024 4096 250 1000 11280 2.69718 29.0974 121.517 153.36 153.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1390 3.2e-05 4096 430 1700 487680 296.593 137.695 2949.32 4061.71 7445.65 7445.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1990 0.000256 1024 490 1650 69120 4.5144 3.41555 92.07 104.754 204.856 204.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 420 0.000512 512 90 250 15360 2.28957 0.821376 2.27443 26.0852 31.6284 31.7601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 360 6.4e-05 1024 87 650 107520 52.6332 13.5089 67.9588 412.544 546.874 547.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 450 3.2e-05 2048 135 4100 230400 377.628 90.3626 1822.35 2679.55 4970.34 4970.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1680 0.000128 1024 340 2000 138240 10.9895 6.84032 238.975 226.357 483.291 483.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 290 0.001024 512 50 300 5760 1.03571 0.385984 1.43312 25.6342 28.6166 28.7334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1920 0.000128 4096 490 1950 136800 23.0912 28.3791 715.175 840.645 1607.37 1607.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 370 6.4e-05 2048 100 1700 92160 93.4831 27.9013 269.902 824.883 1216.37 1216.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 760 0.001024 4096 250 1000 11200 2.69789 28.2601 121.54 152.541 152.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1390 3.2e-05 4096 430 1700 491520 296.366 137.332 2725.18 4086.46 7245.68 7245.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1990 0.000256 1024 490 1650 67840 4.4624 3.37101 83.727 103.554 195.215 195.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 420 0.000512 512 90 250 10240 2.31453 0.751264 2.03229 24.4163 29.6724 29.8012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 360 6.4e-05 1024 87 650 102400 53.3299 13.3263 61.3779 412.53 540.789 540.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 450 3.2e-05 2048 135 4100 225280 380.282 90.6194 1645.71 2693.23 4810.29 4810.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1680 0.000128 1024 340 2000 135680 10.8923 6.8055 216.907 224.114 458.851 458.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 290 0.001024 512 50 300 5120 1.01443 0.370688 1.484 23.7815 26.779 26.8984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1920 0.000128 4096 490 1950 136320 23.0482 28.3189 651.104 835.957 1538.51 1538.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 370 6.4e-05 2048 100 1700 89600 94.2685 28.0171 251.197 824.912 1198.58 1198.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 760 0.001024 4096 250 1000 11200 2.71091 27.563 121.948 152.264 152.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1390 3.2e-05 4096 430 1700 486400 296.391 137.381 2596.37 4054.55 7085 7085.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1990 0.000256 1024 490 1650 67200 4.48653 3.3832 79.7584 103.639 191.367 191.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 420 0.000512 512 90 250 12800 2.40138 0.827296 2.36576 26.1774 31.9276 32.0532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 360 6.4e-05 1024 87 650 102400 53.374 13.3386 58.5391 412.541 538.006 538.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 450 3.2e-05 2048 135 4100 230400 377.945 90.5205 1620.33 2681.51 4770.72 4771.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1680 0.000128 1024 340 2000 134400 10.9546 6.81814 206.045 230.503 454.45 454.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 290 0.001024 512 50 300 3200 0.947872 0.328192 1.32352 21.5033 24.2327 24.3499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1920 0.000128 4096 490 1950 136000 23.0482 28.3423 623.706 834.485 1509.65 1509.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 370 6.4e-05 2048 100 1740 103424 92.1589 28.4367 449.369 838.621 1408.79 1408.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 760 0.001024 4096 250 1020 11520 2.72384 71.597 122.854 197.219 197.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1390 3.2e-05 4096 430 1680 493568 295.278 137.765 7540.16 4057.78 12031.3 12031.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1990 0.000256 1024 490 1680 69120 4.51174 3.41811 127.848 104.988 240.867 240.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 420 0.000512 512 90 240 14336 2.34579 0.832864 3.68464 26.3081 33.3283 33.4616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 360 6.4e-05 1024 87 660 100352 54.3501 13.6001 86.6741 418.027 572.873 573.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 450 3.2e-05 2048 135 4140 249856 373.527 90.6746 2723.09 2685.31 5873.05 5873.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1680 0.000128 1024 340 1980 139264 10.9772 6.82998 328.114 235.658 581.716 581.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 290 0.001024 512 50 300 6912 1.04282 0.387008 1.48899 25.6777 28.7271 28.8508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1920 0.000128 4096 490 1920 137088 23.0937 28.3311 1747.25 838.701 2637.45 2637.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 370 6.4e-05 2048 100 1740 102400 92.2118 28.2708 293.648 835.948 1250.27 1250.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 760 0.001024 4096 250 1020 11456 2.72384 70.9181 124.558 198.242 198.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1390 3.2e-05 4096 430 1680 493568 295.817 137.841 7523.82 4062.28 12020.1 12020.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1990 0.000256 1024 490 1680 68864 4.5087 3.41139 83.4199 104.679 196.12 196.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 420 0.000512 512 90 240 14336 2.34323 0.83024 3.58176 26.3304 33.2423 33.3669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 360 6.4e-05 1024 87 660 98304 54.7484 13.484 56.3135 418.067 542.823 542.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 450 3.2e-05 2048 135 4140 245760 374.804 90.4853 1751.29 2691.97 4908.97 4909.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1680 0.000128 1024 340 1980 139264 10.9839 6.83078 214.841 236.769 469.558 469.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 290 0.001024 512 50 300 6656 0.985056 0.38896 2.13091 25.7215 29.3538 29.4505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1920 0.000128 4096 490 1920 137088 23.1711 28.3411 1746.5 838.89 2636.98 2637.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 370 6.4e-05 2048 100 1740 101376 92.0196 28.2449 235.735 832.464 1188.66 1188.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 760 0.001024 4096 250 1020 11424 2.71709 70.6422 124.265 197.668 197.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1390 3.2e-05 4096 430 1680 491520 295.622 137.711 7493.98 4072.93 12000.6 12000.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1990 0.000256 1024 490 1680 68736 4.5129 3.40992 68.5132 104.797 181.331 181.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 420 0.000512 512 90 240 13824 2.33232 0.8192 3.68208 25.9818 32.9719 33.1019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 360 6.4e-05 1024 87 660 92160 54.8671 13.3307 106.652 416.935 592.021 592.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 450 3.2e-05 2048 135 4140 245760 372.459 90.4144 1425.6 2679.09 4568.01 4568.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1680 0.000128 1024 340 1980 139008 10.9701 6.83718 176.642 213.68 408.259 408.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 290 0.001024 512 50 300 6144 1.03226 0.383744 2.00493 25.5388 29.1044 29.2063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1920 0.000128 4096 490 1920 136896 23.1055 28.3298 1742.14 837.868 2631.52 2631.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 370 6.4e-05 2048 100 1740 102400 92.2113 28.3032 206.694 836.08 1163.48 1163.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 760 0.001024 4096 250 1020 11392 2.72026 70.9953 123.435 197.193 197.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1390 3.2e-05 4096 430 1680 493568 295.829 137.841 7557.55 4076.22 12067.8 12068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1990 0.000256 1024 490 1680 68608 4.51338 3.40918 58.9711 104.741 171.736 171.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 420 0.000512 512 90 240 14336 2.35206 0.833536 3.83056 26.3665 33.5348 33.6584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 360 6.4e-05 1024 87 660 98304 54.9397 13.6683 112.326 418.105 599.251 599.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 450 3.2e-05 2048 135 4140 245760 374.459 90.4397 1234.29 2683.07 4382.69 4383.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1680 0.000128 1024 340 1980 138240 10.9769 6.8336 150.659 234.566 403.163 403.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 290 0.001024 512 50 300 5120 0.973184 0.387072 1.67507 24.004 27.162 27.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1920 0.000128 4096 490 1920 136704 23.1625 28.3244 1742.22 837.564 2631.35 2631.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 370 6.4e-05 2048 100 1740 103680 92.3516 28.4396 624.08 838.633 1583.7 1583.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 760 0.001024 4096 250 1020 11520 2.72051 56.6082 123.794 183.167 183.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1390 3.2e-05 4096 430 1680 493440 295.467 138.074 10494.3 4058.64 14986.8 14987.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1990 0.000256 1024 490 1680 69120 4.53216 3.42288 178.781 105.081 291.917 292.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 420 0.000512 512 90 240 14080 2.32467 0.817152 3.30483 25.9724 32.5736 32.6918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 360 6.4e-05 1024 87 660 99840 54.8229 13.5434 120.107 419.413 608.093 608.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 450 3.2e-05 2048 135 4140 248320 374.958 90.858 3732.65 2697.14 6896.04 6896.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1680 0.000128 1024 340 1980 139200 11.0339 6.84746 457.866 236.952 712.827 712.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 290 0.001024 512 50 300 6720 1.02589 0.382976 2.05526 25.5089 29.1 29.2106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1920 0.000128 4096 490 1920 137120 23.163 28.3837 1327.61 838.727 2217.96 2218.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 370 6.4e-05 2048 100 1740 102400 92.5564 28.3812 383.713 838.067 1342.92 1343.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 760 0.001024 4096 250 1020 11440 2.71603 35.5205 122.451 160.732 160.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1390 3.2e-05 4096 430 1680 492800 295.149 137.837 10363.9 4059.04 14856.3 14856.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1990 0.000256 1024 490 1680 68800 4.51258 3.40787 110.133 104.536 222.691 222.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 420 0.000512 512 90 240 14080 2.32285 0.8192 5.19386 25.9827 34.4746 34.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 360 6.4e-05 1024 87 660 97280 55.1434 13.536 72.727 419.231 560.852 561.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 450 3.2e-05 2048 135 4140 245760 376.545 90.7776 2292.93 2694.81 5455.5 5455.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1680 0.000128 1024 340 1980 138880 11.0102 6.99882 282.125 235.188 535.461 535.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 290 0.001024 512 50 300 6400 1.01648 0.385024 1.38515 25.5293 28.4471 28.5547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1920 0.000128 4096 490 1920 137120 23.0854 28.373 822.957 838.183 1712.68 1712.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 370 6.4e-05 2048 100 1740 99840 93.0047 28.4078 306.609 835.407 1263.63 1263.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 760 0.001024 4096 250 1020 11400 2.71638 28.9137 124.335 156.008 156.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1390 3.2e-05 4096 430 1680 491520 296.04 138.103 10327.2 4081.27 14843 14843.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1990 0.000256 1024 490 1680 68640 4.52784 3.41914 90.1675 104.68 202.896 202.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 420 0.000512 512 90 240 13440 2.35946 0.818848 4.90627 26.022 34.2593 34.3859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 360 6.4e-05 1024 87 660 92160 54.9337 13.375 57.0289 417.184 542.737 542.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 450 3.2e-05 2048 135 4140 245760 374.721 90.5954 1879.1 2680.97 5025.83 5026.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1680 0.000128 1024 340 1980 138240 11.0106 6.85008 230.081 236.196 484.273 484.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 290 0.001024 512 50 300 6720 1.04186 0.384992 1.32064 25.5662 28.4443 28.5574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1920 0.000128 4096 490 1920 136800 23.1465 28.3744 2508.85 838.23 3398.68 3398.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 370 6.4e-05 2048 100 1740 102400 92.455 28.3604 266.877 838.774 1226.66 1226.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 760 0.001024 4096 250 1020 11360 2.7169 104.97 123.558 231.289 231.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1390 3.2e-05 4096 430 1680 491520 295.277 137.694 10580.6 4069.21 15083.1 15083.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1990 0.000256 1024 490 1680 68480 4.48915 3.39558 76.6772 104.274 188.935 189.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 420 0.000512 512 90 240 12800 2.37594 0.817696 4.5767 26.0412 33.967 34.0932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 360 6.4e-05 1024 87 660 92160 54.7915 13.3169 48.6274 412.719 529.674 529.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 450 3.2e-05 2048 135 4140 245760 376.031 90.8081 1593.16 2696.86 4757.27 4757.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1680 0.000128 1024 340 1980 136960 10.9417 6.81827 194.516 242.01 454.415 454.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 290 0.001024 512 50 300 6400 1.04931 0.385824 1.12051 25.5919 28.2727 28.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1920 0.000128 4096 490 1920 136640 23.042 28.3407 2505.46 837.411 3394.33 3394.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 370 6.4e-05 2048 100 1740 102912 92.2837 28.3497 569.96 836.284 1527.07 1527.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 760 0.001024 4096 250 1020 11520 2.72758 51.9739 123.779 178.521 178.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1390 3.2e-05 4096 430 1680 493056 294.735 137.898 5144.57 4053.75 9631.28 9631.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1990 0.000256 1024 490 1680 68928 4.51136 3.41258 163.303 104.706 276.032 276.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 420 0.000512 512 90 240 13824 2.33181 0.817504 3.13562 25.9482 32.3867 32.5147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 360 6.4e-05 1024 87 660 98304 54.4887 13.4688 108.947 416.17 593.294 593.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 450 3.2e-05 2048 135 4140 248832 373.484 90.492 3432.39 2682.37 6579.18 6579.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1680 0.000128 1024 340 1980 139008 10.9822 6.8608 420.237 234.715 672.927 673.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 290 0.001024 512 50 300 6528 1.03885 0.382304 1.69274 25.5042 28.7468 28.8636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1920 0.000128 4096 490 1920 137088 23.0807 28.373 1213.13 837.876 2102.53 2102.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 370 6.4e-05 2048 100 1740 101376 92.0069 28.3239 352.849 833.304 1306.68 1306.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 760 0.001024 4096 250 1020 11424 2.71926 32.7408 123.131 158.632 158.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1390 3.2e-05 4096 430 1680 491520 294.474 137.678 3239.8 4058.38 7730.66 7730.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1990 0.000256 1024 490 1680 68736 4.5152 3.41046 102.308 104.901 215.234 215.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 420 0.000512 512 90 240 13824 2.33555 0.820896 2.30662 26.0066 31.6236 31.7501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 360 6.4e-05 1024 87 660 92160 54.7637 13.3202 64.5918 412.619 545.506 545.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 450 3.2e-05 2048 135 4140 245760 372.467 90.1765 2127.49 2672.67 5263.22 5263.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1680 0.000128 1024 340 1980 139008 10.9684 6.83075 263.499 234.915 516.347 516.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 290 0.001024 512 50 300 6144 1.05261 0.385024 1.20771 25.5483 28.3205 28.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1920 0.000128 4096 490 1920 136896 23.0195 28.332 762.718 838.638 1652.78 1652.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 370 6.4e-05 2048 100 1740 96768 92.7401 28.0493 277.087 829.217 1227.29 1227.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 760 0.001024 4096 250 1020 11376 2.71571 26.7858 123.814 153.36 153.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1390 3.2e-05 4096 430 1680 493056 295.138 137.952 8927.55 4058.4 13419.4 13419.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1990 0.000256 1024 490 1680 68544 4.51453 3.4119 83.9223 104.701 196.652 196.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 420 0.000512 512 90 240 11520 2.32042 0.77824 1.76022 25.0077 30.0196 30.1507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 360 6.4e-05 1024 87 660 92160 54.2598 13.2837 53.2913 408.571 529.622 529.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 450 3.2e-05 2048 135 4140 239616 374.808 90.2636 1710.51 2672.5 4848.53 4848.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1680 0.000128 1024 340 1980 138240 10.9658 6.84352 215.419 234.623 467.982 468.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 290 0.001024 512 50 300 5760 1.01776 0.372096 1.10048 24.0185 26.6359 26.7496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1920 0.000128 4096 490 1920 136800 23.0932 28.3783 627.278 838.872 1517.7 1517.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 370 6.4e-05 2048 100 1740 98304 91.7077 28.0166 255.258 825.219 1200.4 1200.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 760 0.001024 4096 250 1020 11328 2.71565 24.2809 123.475 150.514 150.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1390 3.2e-05 4096 430 1680 491520 295.234 137.721 8905.25 4059.02 13397.6 13397.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1990 0.000256 1024 490 1680 68352 4.50765 3.40787 75.4122 104.501 187.931 188.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 420 0.000512 512 90 240 12288 2.29238 0.776192 4.04918 25.037 32.3101 32.4321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 360 6.4e-05 1024 87 660 86016 55.8268 13.3468 45.1889 425.817 540.39 540.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 450 3.2e-05 2048 135 4140 233472 375.881 90.153 1500.49 2672.74 4639.7 4640.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1680 0.000128 1024 340 1980 138240 10.9442 6.8288 193.177 234.032 445.111 445.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 290 0.001024 512 50 300 4608 1.05085 0.37888 1.0607 25.1024 27.7275 27.8345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1920 0.000128 4096 490 1920 136704 23.0542 28.33 567.347 838.032 1456.84 1456.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 370 6.4e-05 2048 100 1740 92160 93.4869 27.9212 206.449 825.358 1153.41 1153.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 760 0.001024 4096 250 1020 11280 2.71779 20.5471 123.472 146.78 146.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1390 3.2e-05 4096 430 1680 487680 297.014 137.703 8810.01 4068.17 13313.3 13313.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1990 0.000256 1024 490 1680 68160 4.53635 3.41606 66.3507 104.823 179.225 179.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 420 0.000512 512 90 240 11520 2.4367 0.821888 4.07398 26.0993 33.5883 33.7125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 360 6.4e-05 1024 87 660 92160 54.869 13.353 42.7644 412.868 524.068 524.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 450 3.2e-05 2048 135 4140 230400 377.691 90.3647 1288.79 2683.55 4440.84 4441.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1680 0.000128 1024 340 1980 138240 10.9773 6.8407 168.419 232.384 418.751 418.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 290 0.001024 512 50 300 5760 1.06742 0.386944 0.968768 25.6416 28.1957 28.3054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1920 0.000128 4096 490 1920 136800 23.1198 28.3749 2166.19 838.804 3056.57 3056.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 370 6.4e-05 2048 100 1740 102144 92.7654 28.3505 539.02 836.652 1496.99 1497.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 760 0.001024 4096 250 1020 11480 2.71974 50.4914 123.468 176.721 176.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1390 3.2e-05 4096 430 1680 492800 295.637 138.12 4916.99 4057.5 9408.6 9408.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1990 0.000256 1024 490 1680 68992 4.52374 3.42016 155.014 104.765 267.825 267.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 420 0.000512 512 90 240 14336 2.32586 0.818304 3.01814 26.0478 32.365 32.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 360 6.4e-05 1024 87 660 100352 54.6164 13.5219 105.25 418.419 592.027 592.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 450 3.2e-05 2048 135 4140 247296 375.168 90.7904 3253.91 2684.76 6405.07 6405.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1680 0.000128 1024 340 1980 138880 11.018 6.84173 397.42 236.263 651.674 651.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 290 0.001024 512 50 300 6720 0.983232 0.382976 1.69734 25.5546 28.7481 28.8636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1920 0.000128 4096 490 1920 137088 23.1446 28.3814 1163.77 837.923 2053.3 2053.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 370 6.4e-05 2048 100 1740 100352 92.9916 28.3428 337.721 836.676 1295.92 1296.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 760 0.001024 4096 250 1020 11424 2.71856 32.2797 123.46 158.501 158.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1390 3.2e-05 4096 430 1680 491008 295.272 138.041 3123.32 4058.54 7615.49 7615.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1990 0.000256 1024 490 1680 68992 4.51661 3.41782 98.4479 104.823 211.304 211.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 420 0.000512 512 90 240 12544 2.32672 0.795008 1.95565 25.4777 30.7116 30.8305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 360 6.4e-05 1024 87 660 93184 54.8895 13.3658 63.0422 413.679 545.197 545.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 450 3.2e-05 2048 135 4140 243712 376.71 90.9599 2032.55 2697.33 5197.98 5198.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1680 0.000128 1024 340 1980 138880 10.9955 6.83622 251.59 231.052 500.605 500.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 290 0.001024 512 50 300 6272 0.998176 0.37744 1.32797 25.2869 28.1185 28.2268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1920 0.000128 4096 490 1920 137088 23.0875 28.3832 743.981 855.444 1650.97 1651.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 370 6.4e-05 2048 100 1740 102144 92.7721 28.3477 287.713 837.619 1246.64 1246.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 760 0.001024 4096 250 1020 11256 2.70314 26.5429 122.954 152.241 152.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1390 3.2e-05 4096 430 1680 491904 295.878 137.866 2653.59 4058.66 7146.31 7146.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1990 0.000256 1024 490 1680 68544 4.55283 3.42621 82.7843 104.995 195.858 195.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 420 0.000512 512 90 240 13440 2.31306 0.796608 2.0335 25.5394 30.8387 30.9572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 360 6.4e-05 1024 87 660 96768 55.249 13.5284 55.8031 418.965 543.761 543.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 450 3.2e-05 2048 135 4140 247296 374.529 90.5548 1742.87 2690.1 4898.47 4898.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1680 0.000128 1024 340 1980 138432 11.0408 6.84211 212.515 235.115 465.646 465.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 290 0.001024 512 50 300 5376 1.0545 0.377184 1.26026 25.3423 28.1574 28.2632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1920 0.000128 4096 490 1920 136752 23.1465 28.3869 629.556 842.69 1523.85 1523.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 370 6.4e-05 2048 100 1740 93184 93.4613 27.9675 232.329 827.48 1181.44 1181.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 760 0.001024 4096 250 1020 11200 2.70237 23.3334 122.063 148.142 148.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1390 3.2e-05 4096 430 1680 491008 294.738 137.889 2331.05 4059.74 6823.74 6824.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1990 0.000256 1024 490 1680 68096 4.47485 3.38346 72.2635 103.785 184.007 184.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 420 0.000512 512 90 240 10752 2.29078 0.751136 1.64938 24.3623 29.2102 29.3356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 360 6.4e-05 1024 87 660 86016 54.5874 13.2321 44.4148 404.217 516.671 516.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 450 3.2e-05 2048 135 4140 229376 379.11 90.9846 1419.48 2696.97 4586.99 4587.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1680 0.000128 1024 340 1980 137984 11.0144 6.83818 186.342 233.371 437.697 437.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 290 0.001024 512 50 300 5376 1.00429 0.364544 1.19933 23.7213 26.4187 26.5383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1920 0.000128 4096 490 1920 136640 23.0335 28.3228 553.048 837.635 1442.12 1442.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 370 6.4e-05 2048 100 1740 89600 93.4748 27.8493 197.316 817.706 1136.54 1136.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 760 0.001024 4096 250 1020 11200 2.71571 20.1922 122.73 145.681 145.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1390 3.2e-05 4096 430 1680 488320 298.133 137.855 8081.71 4066.99 12585 12585.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1990 0.000256 1024 490 1680 68320 4.52403 3.39437 64.2708 104.116 176.407 176.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 420 0.000512 512 90 240 8960 2.37424 0.751616 1.57315 24.3844 29.2392 29.3642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 360 6.4e-05 1024 87 660 89600 54.8917 13.2984 40.8132 408.939 518.158 518.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 450 3.2e-05 2048 135 4140 232960 373.298 89.5483 1276.92 2644.31 4384.5 4384.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1680 0.000128 1024 340 1980 136640 10.9901 6.82854 163.036 230.949 411.938 412.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 290 0.001024 512 50 300 4480 1.03158 0.364448 1.32877 23.7562 26.6072 26.7141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1920 0.000128 4096 490 1920 136640 23.1731 28.3812 496.717 836.399 1384.74 1384.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 370 6.4e-05 2048 100 1740 102400 92.1684 28.302 513.36 835.143 1469.17 1469.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 760 0.001024 4096 250 1020 11456 2.71517 47.3641 124.281 174.404 174.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1390 3.2e-05 4096 430 1680 493568 294.475 137.836 4691.59 4072.56 9196.78 9197.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1990 0.000256 1024 490 1680 68864 4.50749 3.40582 146.634 104.563 259.211 259.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 420 0.000512 512 90 240 14336 2.34947 0.832736 3.02038 26.2995 32.6581 32.7844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 360 6.4e-05 1024 87 660 98304 54.7292 13.5131 99.4443 417.646 585.554 585.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 450 3.2e-05 2048 135 4140 245760 374.717 90.5219 3019.85 2680.23 6165.74 6166.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1680 0.000128 1024 340 1980 139264 10.982 6.8343 376.532 236.543 631.029 631.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 290 0.001024 512 50 300 6656 1.05354 0.38912 1.7295 25.6902 28.9941 29.1082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1920 0.000128 4096 490 1920 137088 23.0611 28.3352 1110.73 837.901 2000.1 2000.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 370 6.4e-05 2048 100 1740 102400 92.1921 28.3436 348.175 836.046 1304.95 1305.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 760 0.001024 4096 250 1020 11392 2.71885 32.9114 123.347 159.019 159.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1390 3.2e-05 4096 430 1680 493568 294.523 137.856 3219.14 4058.43 7710.28 7710.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1990 0.000256 1024 490 1680 68608 4.51005 3.41373 98.5062 104.757 211.29 211.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 420 0.000512 512 90 240 14336 2.35091 0.832128 2.22442 26.3719 31.928 32.0512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 360 6.4e-05 1024 87 660 98304 54.7638 13.4895 68.0293 418.17 554.667 554.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 450 3.2e-05 2048 135 4140 245760 374.426 90.497 2032.85 2683.61 5181.8 5182.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1680 0.000128 1024 340 1980 138240 10.9735 6.82816 250.756 234.598 503.286 503.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 290 0.001024 512 50 300 5120 1.03571 0.369664 1.14272 24.0061 26.6842 26.7899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1920 0.000128 4096 490 1920 136704 23.0624 28.331 762.662 837.812 1651.94 1652.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 370 6.4e-05 2048 100 1740 98304 91.6948 28.0837 278.838 824.532 1223.34 1223.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 760 0.001024 4096 250 1020 11328 2.71178 26.7944 123.386 152.937 152.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1390 3.2e-05 4096 430 1680 491520 294.787 137.747 2663.05 4055.62 7151.52 7151.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1990 0.000256 1024 490 1680 68352 4.50176 3.40672 81.5701 104.411 193.995 194.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 420 0.000512 512 90 240 12288 2.2945 0.776576 1.81888 25.0207 30.0661 30.1875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 360 6.4e-05 1024 87 660 86016 55.8241 13.3165 49.9477 412.355 531.657 531.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 450 3.2e-05 2048 135 4140 233472 375.942 90.0734 1600.84 2670.57 4737.86 4738.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1680 0.000128 1024 340 1980 138240 10.9428 6.828 207.97 233.838 459.705 459.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 290 0.001024 512 50 300 4608 1.01869 0.37296 1.12957 25.0936 27.7444 27.8565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1920 0.000128 4096 490 1920 136704 23.0487 28.3237 632.826 837.329 1521.6 1521.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 370 6.4e-05 2048 100 1740 98304 93.4138 28.3727 256.642 835.685 1214.31 1214.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 760 0.001024 4096 250 1020 11264 2.7112 24.236 123.252 150.243 150.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1390 3.2e-05 4096 430 1680 491520 293.947 137.615 2470.99 4063.76 6966.64 6966.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1990 0.000256 1024 490 1680 68608 4.52557 3.41043 74.7952 104.851 187.682 187.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 420 0.000512 512 90 240 12288 2.30525 0.781888 1.90771 25.062 30.2112 30.3432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 360 6.4e-05 1024 87 660 98304 54.8271 13.4907 53.6401 417.933 540.11 540.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 450 3.2e-05 2048 135 4140 245760 374.437 90.4877 1533.15 2681.93 4680.45 4680.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1680 0.000128 1024 340 1980 137216 11.0312 6.8303 188.384 232.614 438.994 439.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 290 0.001024 512 50 300 4096 1.0671 0.379488 1.3167 25.1357 28.0263 28.1439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1920 0.000128 4096 490 1920 136192 23.0689 28.3201 585.355 836.304 1473.12 1473.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 370 6.4e-05 2048 100 1740 92160 93.5056 28.0932 222.1 825.481 1169.37 1169.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 760 0.001024 4096 250 1020 11200 2.71347 22.6805 122.446 147.884 147.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1390 3.2e-05 4096 430 1680 491520 296.389 137.338 2250.66 4070.97 6755.69 6755.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1990 0.000256 1024 490 1680 67840 4.46669 3.3744 68.5322 103.631 180.106 180.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 420 0.000512 512 90 240 10240 2.31651 0.755712 1.81226 24.4339 29.474 29.6018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 360 6.4e-05 1024 87 660 81920 56.5158 13.3283 40.9763 412.827 523.872 524.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 450 3.2e-05 2048 135 4140 225280 380.349 90.6533 1286.93 2695.28 4453.67 4454.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1680 0.000128 1024 340 1980 135680 10.9043 6.80384 170.651 228 416.495 416.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 290 0.001024 512 50 300 5120 1.01661 0.36432 1.49702 23.7897 26.8007 26.9182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1920 0.000128 4096 490 1920 136320 23.0664 28.3366 535.94 836.576 1424 1424.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 370 6.4e-05 2048 100 1728 107520 91.2576 28.3546 455.595 838.454 1413.85 1414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 760 0.001024 4096 250 1024 11488 2.724 71.1447 123.88 197.795 197.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1390 3.2e-05 4096 430 1664 489984 297.696 137.823 7200.28 4076.61 11712.7 11713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1990 0.000256 1024 490 1664 69120 4.51613 3.41715 124.419 105.02 237.473 237.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 420 0.000512 512 90 256 12800 2.40355 0.831424 3.43046 26.3033 33.118 33.2411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 360 6.4e-05 1024 87 640 90112 56.1611 13.4901 74.9988 417.93 562.792 562.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 450 3.2e-05 2048 135 4160 245760 376.193 90.9269 2650.05 2693.63 5811.23 5811.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1680 0.000128 1024 340 1984 139264 10.9741 6.83536 323.436 236.894 578.266 578.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 290 0.001024 512 50 320 6144 1.03021 0.387296 1.42704 25.6747 28.648 28.7665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1920 0.000128 4096 490 1920 136960 23.1111 28.3262 1724.24 838.435 2614.2 2614.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 370 6.4e-05 2048 100 1728 106496 91.2568 28.43 290.749 835.388 1246.02 1246.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 760 0.001024 4096 250 1024 11456 2.72006 70.4723 122.38 195.617 195.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1390 3.2e-05 4096 430 1664 489472 298.904 137.836 7193.24 4076.92 11707.3 11707.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1990 0.000256 1024 490 1664 68864 4.50611 3.41197 80.1658 104.722 192.909 193.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 420 0.000512 512 90 256 12288 2.42307 0.829824 3.26406 26.3095 32.9809 33.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 360 6.4e-05 1024 87 640 90112 56.2351 13.4867 49.0881 417.779 536.802 536.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 450 3.2e-05 2048 135 4160 241664 376.189 90.7674 1668.52 2692.23 4828.16 4828.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1680 0.000128 1024 340 1984 139264 11.0057 6.83635 207.81 230.557 456.341 456.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 290 0.001024 512 50 320 6144 1.0632 0.387968 1.10291 25.6876 28.3701 28.4898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1920 0.000128 4096 490 1920 136960 23.1782 28.3453 1722.54 838.187 2612.34 2612.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 370 6.4e-05 2048 100 1728 104448 91.3985 28.2043 236.111 833.307 1189.22 1189.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 760 0.001024 4096 250 1024 11424 2.71907 70.3727 124.342 197.478 197.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1390 3.2e-05 4096 430 1664 488448 298.182 137.652 7176.54 4075.62 11688.3 11688.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1990 0.000256 1024 490 1664 68736 4.51152 3.4119 66.8392 105.74 180.604 180.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 420 0.000512 512 90 256 12288 2.39622 0.821056 3.43747 26.0056 32.8193 32.9477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 360 6.4e-05 1024 87 640 86016 55.9247 13.3253 93.688 412.621 575.782 575.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 450 3.2e-05 2048 135 4160 239616 375.869 90.6458 1375.08 2691.39 4533.43 4533.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1680 0.000128 1024 340 1984 139008 10.9617 6.83398 174.105 235.751 427.785 427.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 290 0.001024 512 50 320 5376 1.06621 0.385024 1.85488 25.5469 28.9986 29.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1920 0.000128 4096 490 1920 136896 23.1255 28.3376 1721.13 838.644 2611.32 2611.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 370 6.4e-05 2048 100 1728 106496 91.285 28.3129 207.884 835.458 1163.14 1163.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 760 0.001024 4096 250 1024 11392 2.71965 70.9022 122.38 196.045 196.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1390 3.2e-05 4096 430 1664 489472 298.902 137.856 7224.48 4078.14 11739.7 11740
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1990 0.000256 1024 490 1664 68608 4.50954 3.40992 57.2951 104.685 170 170.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 420 0.000512 512 90 256 12288 2.43162 0.832544 3.47126 26.352 33.2496 33.3749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 360 6.4e-05 1024 87 640 90112 56.4109 13.4851 97.4058 417.892 585.409 585.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 450 3.2e-05 2048 135 4160 237568 378.287 90.9592 1174.46 2705.92 4350.08 4350.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1680 0.000128 1024 340 1984 138240 10.9796 6.83226 148.597 234.275 400.814 400.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 290 0.001024 512 50 320 5120 1.03254 0.389568 1.77635 23.9992 27.324 27.4311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1920 0.000128 4096 490 1920 136704 23.1639 28.3363 1714.6 837.09 2603.27 2603.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 370 6.4e-05 2048 100 1728 107520 91.487 28.4017 615.913 838.54 1574.54 1574.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 760 0.001024 4096 250 1024 11480 2.71978 55.0414 123.73 181.532 181.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1390 3.2e-05 4096 430 1664 489600 298.574 138.145 9474.05 4078.66 13989.8 13990.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1990 0.000256 1024 490 1664 69120 4.53018 3.4263 169.5 104.982 282.542 282.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 420 0.000512 512 90 256 12160 2.40662 0.817504 3.00867 25.9645 32.3505 32.4771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 360 6.4e-05 1024 87 640 89600 56.4843 13.5493 100.905 419.478 590.635 590.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 450 3.2e-05 2048 135 4160 245760 376.781 90.9201 3570.61 2694 6732.76 6733.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1680 0.000128 1024 340 1984 139200 11.0416 6.85008 437.737 234.154 689.926 690.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 290 0.001024 512 50 320 6080 0.994944 0.387072 1.97376 25.513 28.9929 29.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1920 0.000128 4096 490 1920 136960 23.1571 28.3908 1278.71 838.654 2168.99 2169.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 370 6.4e-05 2048 100 1728 107520 91.3794 28.3423 377.03 837.885 1334.84 1335.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 760 0.001024 4096 250 1024 11440 2.72346 33.7025 121.547 158.017 158.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1390 3.2e-05 4096 430 1664 488960 298.631 137.855 9526.21 4083.62 14046.7 14047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1990 0.000256 1024 490 1664 68800 4.50733 3.40704 103.29 104.615 215.923 216.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 420 0.000512 512 90 256 11520 2.42282 0.817408 4.4135 25.9674 33.774 33.8999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 360 6.4e-05 1024 87 640 87040 56.8005 13.5434 59.5913 421.204 551.355 551.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 450 3.2e-05 2048 135 4160 245760 376.428 90.8331 2170.05 2698.08 5335.85 5336.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1680 0.000128 1024 340 1984 138880 11.0067 7.01194 267.602 235.533 521.292 521.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 290 0.001024 512 50 320 5760 1.02755 0.38192 1.35043 25.5259 28.4202 28.5284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1920 0.000128 4096 490 1920 136960 23.0871 28.3709 776.266 838.025 1665.82 1665.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 370 6.4e-05 2048 100 1728 103680 92.138 28.3297 300.618 834.612 1255.9 1256.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 760 0.001024 4096 250 1024 11400 2.72285 28.3492 123.337 154.453 154.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1390 3.2e-05 4096 430 1664 487680 299.756 138.136 9517.85 4079.47 14035.6 14035.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1990 0.000256 1024 490 1664 68640 4.52659 3.41402 84.8394 104.573 197.452 197.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 420 0.000512 512 90 256 11520 2.43318 0.82112 4.3352 25.9974 33.743 33.8683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 360 6.4e-05 1024 87 640 84480 56.2167 13.359 48.2178 416.954 534.961 535.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 450 3.2e-05 2048 135 4160 238080 379.197 90.9568 1739.14 2703.33 4913.22 4913.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1680 0.000128 1024 340 1984 138240 10.9992 6.84666 219.286 234.174 471.436 471.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 290 0.001024 512 50 320 5760 1.03245 0.385376 1.14694 25.5536 28.2495 28.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1920 0.000128 4096 490 1920 136800 23.1548 28.3853 2354.16 837.427 3243.21 3243.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 370 6.4e-05 2048 100 1728 107520 91.2455 28.3177 269.043 838.964 1227.77 1227.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 760 0.001024 4096 250 1024 11360 2.71638 99.9055 124.804 227.471 227.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1390 3.2e-05 4096 430 1664 488960 298.22 137.709 9823.12 4096.15 14355.5 14355.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1990 0.000256 1024 490 1664 68480 4.49376 3.39382 73.2893 104.301 185.578 185.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 420 0.000512 512 90 256 10240 2.48262 0.822496 3.86362 26.0565 33.3744 33.5001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 360 6.4e-05 1024 87 640 81920 56.4343 13.322 41.2561 426.623 537.849 538.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 450 3.2e-05 2048 135 4160 245760 376.005 90.7337 1544.43 2694.88 4706.48 4706.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1680 0.000128 1024 340 1984 136960 10.9471 6.93312 187.447 235.266 440.723 440.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 290 0.001024 512 50 320 5120 1.08054 0.387072 1.03277 25.594 28.2233 28.3361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1920 0.000128 4096 490 1920 136640 23.0463 28.3229 2377.99 837.617 3267.06 3267.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 370 6.4e-05 2048 100 1728 102400 91.2015 27.95 234.298 824.462 1178.1 1178.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 760 0.001024 4096 250 1024 11200 2.70541 96.7837 121.844 221.377 221.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1390 3.2e-05 4096 430 1664 486400 301.652 137.992 9538.19 4087.14 14065.3 14065.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1990 0.000256 1024 490 1664 68000 4.54445 3.41219 66.235 104.458 178.754 178.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 420 0.000512 512 90 256 9600 2.5128 0.8216 4.07392 26.0464 33.61 33.7333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 360 6.4e-05 1024 87 640 76800 57.1955 13.6658 35.9358 412.327 519.335 519.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 450 3.2e-05 2048 135 4160 230400 378.29 90.5032 1327.97 2678.61 4475.83 4476.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1680 0.000128 1024 340 1984 137600 11.0349 6.84627 171.77 229.415 419.199 419.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 290 0.001024 512 50 320 4800 1.04147 0.386752 2.43658 25.6064 29.6013 29.7042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1920 0.000128 4096 490 1920 136800 23.1608 28.3815 2299.7 837.887 3189.21 3189.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 370 6.4e-05 2048 100 1728 105984 91.7434 28.3315 559.393 836.636 1516.3 1516.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 760 0.001024 4096 250 1024 11472 2.7184 50.6886 123.542 176.991 177.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1390 3.2e-05 4096 430 1664 489216 297.536 137.896 4882.98 4077.99 9396.74 9397.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1990 0.000256 1024 490 1664 68928 4.5065 3.41197 156.276 104.752 269.05 269.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 420 0.000512 512 90 256 12288 2.39622 0.817152 2.77018 25.9571 32.0948 32.2191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 360 6.4e-05 1024 87 640 89088 56.0647 13.4554 93.1645 416.348 579.247 579.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 450 3.2e-05 2048 135 4160 245760 375.63 90.8165 3286.59 2689.03 6442.51 6442.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1680 0.000128 1024 340 1984 139008 10.9856 6.83888 406.78 232.714 657.453 657.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 290 0.001024 512 50 320 5760 1.05616 0.382752 1.6088 25.5072 28.6856 28.8072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1920 0.000128 4096 490 1920 136992 23.0932 28.379 1174.63 838.23 2064.4 2064.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 370 6.4e-05 2048 100 1728 104448 91.385 28.2537 343.969 832.635 1296.44 1296.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 760 0.001024 4096 250 1024 11424 2.7177 31.2586 123.207 157.227 157.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1390 3.2e-05 4096 430 1664 488448 297.122 137.669 3066.74 4090.32 7592.19 7592.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1990 0.000256 1024 490 1664 68736 4.508 3.70742 97.7032 104.815 210.835 210.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 420 0.000512 512 90 256 12288 2.39958 0.817152 1.94806 25.9882 31.3021 31.4271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 360 6.4e-05 1024 87 640 86016 55.7548 13.318 56.799 412.292 538.388 538.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 450 3.2e-05 2048 135 4160 239616 375.757 90.4899 2009.44 2686.89 5163.01 5163.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1680 0.000128 1024 340 1984 139008 10.9569 6.97779 255.211 233.442 506.718 506.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 290 0.001024 512 50 320 5376 1.06922 0.383008 1.23344 25.539 28.3548 28.4669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1920 0.000128 4096 490 1920 136896 23.0076 28.3315 737.117 838.113 1626.64 1626.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 370 6.4e-05 2048 100 1728 101376 91.7433 28.1823 275.896 828.488 1224.51 1224.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 760 0.001024 4096 250 1024 11376 2.71965 26.1749 122.828 151.765 151.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1390 3.2e-05 4096 430 1664 488448 299.043 137.919 8298.06 4084.16 12829.2 12829.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1990 0.000256 1024 490 1664 68544 4.51766 3.41098 80.1932 116.323 204.543 204.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 420 0.000512 512 90 256 9216 2.40982 0.772416 1.45117 24.9826 29.7674 29.8849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 360 6.4e-05 1024 87 640 82944 55.6412 13.9469 45.2937 408.157 523.25 523.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 450 3.2e-05 2048 135 4160 239616 374.715 90.4084 1652.12 2670.29 4787.97 4788.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1680 0.000128 1024 340 1984 138240 10.9688 6.83987 207.167 231.263 456.369 456.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 290 0.001024 512 50 320 4608 1.04285 0.369088 1.11981 24.0101 26.6716 26.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1920 0.000128 4096 490 1920 136800 23.0706 28.3956 606.406 838.085 1496.04 1496.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 370 6.4e-05 2048 100 1728 98304 91.7171 27.91 239.77 825.318 1184.91 1185.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 760 0.001024 4096 250 1024 11328 2.71971 23.0441 122.598 148.404 148.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1390 3.2e-05 4096 430 1664 488448 298.045 137.685 8282.81 4079.39 12798.3 12798.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1990 0.000256 1024 490 1664 68352 4.50691 3.40582 70.422 104.589 183.022 183.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 420 0.000512 512 90 256 9216 2.42042 0.77824 1.49114 25.0426 29.8826 30.0058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 360 6.4e-05 1024 87 640 86016 55.8118 13.3343 41.8629 412.807 524.03 524.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 450 3.2e-05 2048 135 4160 233472 375.851 90.0426 1424.03 2675.49 4565.86 4566.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1680 0.000128 1024 340 1984 138240 10.9333 6.82662 182.889 236.197 436.978 437.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 290 0.001024 512 50 320 4608 1.04883 0.371136 1.07862 25.1005 27.7308 27.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1920 0.000128 4096 490 1920 136704 23.042 28.3266 536.77 838.129 1426.34 1426.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 370 6.4e-05 2048 100 1728 99840 91.6356 27.9224 211.91 825.438 1157.1 1157.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 760 0.001024 4096 250 1024 11280 2.71741 21.1377 122.595 146.493 146.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1390 3.2e-05 4096 430 1664 483840 301.007 137.777 8159.96 4090.15 12689.2 12689.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1990 0.000256 1024 490 1664 68160 4.53635 3.41402 62.2744 104.838 175.162 175.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 420 0.000512 512 90 256 11520 2.4367 0.821728 4.11562 26.1012 33.6321 33.7552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 360 6.4e-05 1024 87 640 76800 57.0775 13.3486 33.3613 412.885 516.882 517.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 450 3.2e-05 2048 135 4160 230400 377.772 90.3037 1243.44 2681.63 4393.58 4393.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1680 0.000128 1024 340 1984 138240 10.9798 6.8425 162.413 234.25 414.615 414.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 290 0.001024 512 50 320 5760 1.06598 0.38448 0.990496 25.644 28.2174 28.3238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1920 0.000128 4096 490 1920 136800 23.1103 28.3743 2044.05 838.892 2934.5 2934.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 370 6.4e-05 2048 100 1728 105728 92.0817 28.4708 525.603 837.22 1483.58 1483.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 760 0.001024 4096 250 1024 11480 2.72192 48.3922 123.702 174.861 174.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1390 3.2e-05 4096 430 1664 489216 298.624 138.109 4576.01 4079.86 9092.94 9093.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1990 0.000256 1024 490 1664 68992 4.5263 3.41814 145.77 104.835 258.65 258.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 420 0.000512 512 90 256 12544 2.39955 0.8192 2.81968 26.062 32.2516 32.3745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 360 6.4e-05 1024 87 640 89600 56.4713 13.5191 87.5696 418.708 576.486 576.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 450 3.2e-05 2048 135 4160 243712 377.265 90.8076 3052.24 2694.26 6215 6215.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1680 0.000128 1024 340 1984 138880 11.0226 6.84186 377.603 231.633 627.233 627.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 290 0.001024 512 50 320 5824 1.05984 0.3848 1.61462 25.5646 28.748 28.8584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1920 0.000128 4096 490 1920 136864 23.1424 28.3873 1103.03 838.611 1993.24 1993.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 370 6.4e-05 2048 100 1728 103936 92.0726 28.3464 328.484 836.772 1285.86 1286.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 760 0.001024 4096 250 1024 11424 2.72922 30.3001 124.692 157.763 157.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1390 3.2e-05 4096 430 1664 487424 298.697 137.973 2942.63 4079.75 7459.38 7459.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1990 0.000256 1024 490 1664 68992 4.51987 3.4128 92.7859 104.836 205.656 205.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 420 0.000512 512 90 256 10752 2.40525 0.796256 1.8256 25.4825 30.6606 30.7837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 360 6.4e-05 1024 87 640 86016 56.1378 13.3622 54.4857 413.729 537.934 538.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 450 3.2e-05 2048 135 4160 243712 376.572 91.0186 1943.45 2696.57 5108.05 5108.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1680 0.000128 1024 340 1984 138880 10.9844 6.84288 240.791 234.442 493.188 493.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 290 0.001024 512 50 320 5376 1.05014 0.376832 1.19648 25.2938 28.0463 28.1518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1920 0.000128 4096 490 1920 136864 23.0692 28.373 712.051 838.351 1601.92 1602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 370 6.4e-05 2048 100 1728 102144 92.7655 28.347 273.843 836.958 1232.11 1232.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 760 0.001024 4096 250 1024 11256 2.70026 25.5345 123.04 151.317 151.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1390 3.2e-05 4096 430 1664 486528 300.92 137.835 2479.81 4085.49 7004.38 7004.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1990 0.000256 1024 490 1664 68544 4.55798 3.42784 78.6615 104.913 191.663 191.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 420 0.000512 512 90 256 10752 2.41578 0.79824 1.65904 25.5212 30.5467 30.6764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 360 6.4e-05 1024 87 640 86016 56.9743 13.5312 46.6775 418.566 535.967 536.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 450 3.2e-05 2048 135 4160 236544 380.349 91.4762 1602.02 2715.5 4789.77 4790.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1680 0.000128 1024 340 1984 138432 11.0452 6.84298 203.974 234.458 456.455 456.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 290 0.001024 512 50 320 5376 1.02672 0.377344 1.25795 25.3315 28.1206 28.2369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1920 0.000128 4096 490 1920 136416 23.1383 28.3782 599.323 839.674 1490.59 1490.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 370 6.4e-05 2048 100 1728 100352 91.6502 27.9603 236.379 827.34 1183.53 1183.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 760 0.001024 4096 250 1024 11200 2.7135 22.0997 122.221 147.078 147.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1390 3.2e-05 4096 430 1664 487424 298.139 137.821 2196.65 4096.58 6729.52 6729.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1990 0.000256 1024 490 1664 68096 4.46589 3.37987 68.676 104.592 181.217 181.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 420 0.000512 512 90 256 7168 2.42106 0.751872 1.44726 24.3532 29.1256 29.2528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 360 6.4e-05 1024 87 640 71680 56.6069 13.2298 34.4421 404.257 508.75 508.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 450 3.2e-05 2048 135 4160 229376 379.255 90.5605 1360.67 2692.79 4523.72 4524.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1680 0.000128 1024 340 1984 137984 11.0268 6.83386 178.647 226.501 423.143 423.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 290 0.001024 512 50 320 3584 1.04566 0.368896 1.21725 23.7127 26.4747 26.5924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1920 0.000128 4096 490 1920 136640 23.0215 28.3382 530.047 837.539 1419.02 1419.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 370 6.4e-05 2048 100 1728 98560 91.3182 27.7346 206.723 818.672 1144.64 1144.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 760 0.001024 4096 250 1024 11200 2.71824 20.6029 122.003 145.368 145.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1390 3.2e-05 4096 430 1664 483840 302.61 137.869 7584.71 4110.4 12136 12136.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1990 0.000256 1024 490 1664 68320 4.50934 3.39773 61.1191 104.242 173.368 173.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 420 0.000512 512 90 256 8960 2.37139 0.749664 1.60246 24.4133 29.2932 29.4168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 360 6.4e-05 1024 87 640 71680 57.4349 13.3181 31.24 409.508 511.709 511.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 450 3.2e-05 2048 135 4160 215040 383.77 90.7438 1135.25 2695.59 4305.8 4306.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1680 0.000128 1024 340 1984 136640 10.9821 6.82803 157.256 229.147 404.34 404.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 290 0.001024 512 50 320 4480 1.02736 0.364544 1.35306 23.7657 26.6388 26.7484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1920 0.000128 4096 490 1920 136080 23.1882 28.3852 478.731 837.389 1367.77 1367.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 370 6.4e-05 2048 100 1728 106496 91.2792 28.2977 520.654 835.295 1475.73 1475.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 760 0.001024 4096 250 1024 11456 2.71594 47.6724 124.487 174.919 174.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1390 3.2e-05 4096 430 1664 489472 297.701 137.834 4562.89 4076.8 9075.57 9075.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1990 0.000256 1024 490 1664 68864 4.50365 3.40534 143.616 104.604 256.228 256.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 420 0.000512 512 90 256 12288 2.42493 0.832992 2.76506 26.3121 32.4885 32.6166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 360 6.4e-05 1024 87 640 90112 56.2113 13.4864 87.9204 417.744 575.581 575.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 450 3.2e-05 2048 135 4160 241664 376.128 90.6311 2953.16 2692.28 6112.64 6113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1680 0.000128 1024 340 1984 139264 10.9758 6.83008 371.693 231.619 621.25 621.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 290 0.001024 512 50 320 6144 1.06202 0.386528 1.80141 25.6883 29.0643 29.1865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1920 0.000128 4096 490 1920 136960 23.0526 28.364 1102.67 838.225 1992.38 1992.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 370 6.4e-05 2048 100 1728 106496 91.3017 28.2928 350.3 836.308 1306.4 1306.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 760 0.001024 4096 250 1024 11392 2.71955 31.742 123.528 158.034 158.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1390 3.2e-05 4096 430 1664 489472 297.791 137.832 3093.14 4081.42 7610.51 7610.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1990 0.000256 1024 490 1664 68608 4.51379 3.40787 95.2836 104.777 208.08 208.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 420 0.000512 512 90 256 12288 2.4312 0.833536 2.09603 26.3723 31.8921 32.0166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 360 6.4e-05 1024 87 640 90112 56.2476 13.5117 59.2715 418.221 547.471 547.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 450 3.2e-05 2048 135 4160 237568 378.273 91.0221 1919.31 2709.28 5098.32 5098.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1680 0.000128 1024 340 1984 138240 10.9784 6.82838 244.333 231.227 493.5 493.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 290 0.001024 512 50 320 5120 1.03386 0.36976 1.17882 24.0136 26.7219 26.8314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1920 0.000128 4096 490 1920 136704 23.042 28.3366 744.583 840.117 1636.15 1636.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 370 6.4e-05 2048 100 1728 98304 91.6889 28.0312 269.49 825.313 1214.72 1214.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 760 0.001024 4096 250 1024 11328 2.72294 25.9548 122.59 151.312 151.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1390 3.2e-05 4096 430 1664 488448 297.548 137.673 2557.1 4077.99 7070.64 7070.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1990 0.000256 1024 490 1664 68352 4.50454 3.40378 78.7871 105.338 192.135 192.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 420 0.000512 512 90 256 9216 2.4207 0.776192 1.63341 25.0404 30.0262 30.1526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 360 6.4e-05 1024 87 640 86016 55.8315 13.3142 47.748 412.755 529.87 530.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 450 3.2e-05 2048 135 4160 233472 375.941 90.2077 1558.24 2686.87 4711.69 4712.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1680 0.000128 1024 340 1984 138240 10.9422 6.82899 202.507 233.792 454.2 454.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 290 0.001024 512 50 320 4608 0.968672 0.372448 1.14954 25.1033 27.724 27.8419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1920 0.000128 4096 490 1920 136704 23.0396 28.332 620.868 842.629 1514.94 1515.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 370 6.4e-05 2048 100 1728 106496 91.3033 28.4156 266.427 836.272 1222.62 1222.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 760 0.001024 4096 250 1024 11264 2.7192 25.0085 123.489 151.262 151.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1390 3.2e-05 4096 430 1664 487424 296.938 137.811 2357.47 4070.13 6862.67 6862.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1990 0.000256 1024 490 1664 68608 4.53002 3.40787 71.8613 104.913 184.815 184.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 420 0.000512 512 90 256 8192 2.46566 0.780384 1.63933 25.0761 30.119 30.2428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 360 6.4e-05 1024 87 640 81920 57.2073 13.488 42.2395 418.276 531.424 531.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 450 3.2e-05 2048 135 4160 229376 383.947 91.646 1387.98 2727.67 4591.68 4592.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1680 0.000128 1024 340 1984 137216 11.0347 6.83222 182.748 233.492 434.246 434.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 290 0.001024 512 50 320 4096 1.06704 0.37408 1.35184 25.1442 28.0667 28.1846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1920 0.000128 4096 490 1920 136192 23.0625 28.3309 569.233 836.872 1457.58 1457.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 370 6.4e-05 2048 100 1728 102400 90.9385 27.9425 239.029 825.573 1183.68 1183.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 760 0.001024 4096 250 1024 11200 2.7215 23.6867 122.626 149.075 149.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1390 3.2e-05 4096 430 1664 486400 301.218 137.754 2167.65 4116.92 6723.88 6724.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1990 0.000256 1024 490 1664 67840 4.46576 3.3751 66.9346 103.642 178.516 178.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 420 0.000512 512 90 256 5120 2.51341 0.753664 1.5433 24.4357 29.3985 29.5281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 360 6.4e-05 1024 87 640 81920 56.5227 13.3181 39.4607 412.878 522.389 522.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 450 3.2e-05 2048 135 4160 225280 380.315 91.0028 1261.51 2696.28 4429.54 4429.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1680 0.000128 1024 340 1984 135680 10.8879 6.8025 168.057 231.136 417.016 417.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 290 0.001024 512 50 320 2560 1.07738 0.362912 1.27328 23.7909 26.6293 26.7458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1920 0.000128 4096 490 1920 136320 23.0666 28.3276 526.745 836.656 1414.87 1414.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 370 6.4e-05 2048 100 1728 98304 91.804 28.0357 217.85 825.829 1163.71 1163.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 760 0.001024 4096 250 1024 11136 2.7256 21.0058 122.719 146.491 146.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1390 3.2e-05 4096 430 1664 485376 297.233 137.213 2834.62 4080.86 7350.26 7350.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1990 0.000256 1024 490 1664 67584 4.46586 3.37306 62.2326 103.739 173.914 174.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 420 0.000512 512 90 256 6144 2.54794 0.784128 1.72544 25.1725 30.3795 30.5107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 360 6.4e-05 1024 87 640 73728 55.0855 13.1645 34.9102 396.593 499.97 500.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 450 3.2e-05 2048 135 4160 221184 382.818 90.9361 1158.57 2707.19 4339.96 4340.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1680 0.000128 1024 340 1984 135168 10.9206 6.80755 156.199 232.089 406.151 406.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 290 0.001024 512 50 320 3072 1.0056 0.374816 1.38858 25.229 28.1286 28.2413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1920 0.000128 4096 490 1920 135936 23.0472 28.3079 500.934 835.028 1387.39 1387.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 370 6.4e-05 2048 100 1792 100864 93.209 28.3357 704.853 838.493 1665.1 1665.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 760 0.001024 4096 250 1024 11520 2.73171 78.4059 123.935 205.115 205.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1390 3.2e-05 4096 430 1664 475904 312.226 139.288 8039.77 4159.59 12651.2 12651.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1990 0.000256 1024 490 1664 68352 4.53824 3.41635 124.955 109.706 242.72 242.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 420 0.000512 512 90 256 13056 2.39568 0.831136 3.72534 26.2966 33.4013 33.5299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 360 6.4e-05 1024 87 640 89088 56.6715 13.5107 117.33 419.339 607.072 607.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 450 3.2e-05 2048 135 4224 238592 380.072 91.1329 2584.84 2722.22 5778.76 5779.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1680 0.000128 1024 340 2048 138624 11.0024 6.86541 328.185 234.89 581.076 581.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 290 0.001024 512 50 384 1280 1.18925 0.389696 0.645856 25.6698 28.022 28.1377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1920 0.000128 4096 490 1920 137056 23.1634 28.3706 1954.01 839.055 2844.68 2844.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 370 6.4e-05 2048 100 1792 100352 92.958 28.3783 501.206 838.778 1461.51 1461.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 760 0.001024 4096 250 1024 11488 2.72112 46.5252 124.794 174.082 174.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1390 3.2e-05 4096 430 1664 475648 311.467 139.141 7565.49 4172.39 12188.8 12189.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1990 0.000256 1024 490 1664 68352 4.52544 3.41261 142.395 104.985 255.422 255.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 420 0.000512 512 90 256 12800 2.4016 0.831264 3.65683 26.3079 33.3521 33.4779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 360 6.4e-05 1024 87 640 88064 56.3971 13.5081 84.1858 429.312 583.614 583.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 450 3.2e-05 2048 135 4224 237568 379.6 91.4097 2891.97 2723.33 6086.74 6087.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1680 0.000128 1024 340 2048 138496 10.9879 6.82666 373.522 232.713 624.185 624.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 290 0.001024 512 50 384 1280 1.08038 0.387104 0.55808 25.6815 27.8348 27.9505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1920 0.000128 4096 490 1920 136960 23.0836 28.3177 1791.54 838.717 2681.74 2681.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 370 6.4e-05 2048 100 1792 98304 93.2599 28.3686 319.79 835.958 1277.57 1277.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 760 0.001024 4096 250 1024 11456 2.72112 73.4702 124.572 200.806 200.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1390 3.2e-05 4096 430 1664 475136 312.951 139.266 7645.59 4157 12255.1 12255.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1990 0.000256 1024 490 1664 68096 4.52227 3.40918 92.3485 104.77 205.153 205.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 420 0.000512 512 90 256 12288 2.42618 0.832224 3.53107 26.3292 33.2755 33.4029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 360 6.4e-05 1024 87 640 86016 56.6561 13.4902 53.3098 418.08 541.753 541.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 450 3.2e-05 2048 135 4224 233472 381.293 91.2563 1844.41 2716.41 5033.8 5034.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1680 0.000128 1024 340 2048 138240 11.018 6.82966 241.812 243.299 503.092 503.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 290 0.001024 512 50 384 1024 1.19936 0.387648 0.544896 25.6998 27.9617 28.0633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1920 0.000128 4096 490 1920 136960 23.1532 28.3402 1790.9 838.803 2681.28 2681.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 370 6.4e-05 2048 100 1792 98304 92.8826 28.1866 261.012 832.342 1214.62 1214.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 760 0.001024 4096 250 1024 11424 2.71859 73.0234 122.114 197.901 197.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1390 3.2e-05 4096 430 1664 474624 311.46 139.053 7637.27 4162.92 12251 12251.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1990 0.000256 1024 490 1664 67968 4.53402 3.4113 75.5048 104.778 188.326 188.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 420 0.000512 512 90 256 12288 2.39757 0.81984 3.64003 25.9768 32.995 33.1249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 360 6.4e-05 1024 87 640 79872 56.7188 13.3222 42.0444 412.236 524.532 524.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 450 3.2e-05 2048 135 4224 233472 379.749 91.0196 1503.62 2702.46 4677.3 4677.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1680 0.000128 1024 340 2048 138240 11.0025 6.83622 197.243 234.584 449.798 449.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 290 0.001024 512 50 384 768 1.19123 0.385152 0.610336 25.5324 27.8507 27.9541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1920 0.000128 4096 490 1920 136896 23.099 28.3356 1786.89 837.66 2676.06 2676.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 370 6.4e-05 2048 100 1792 98304 93.3301 28.2811 232.095 835.479 1189.38 1189.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 760 0.001024 4096 250 1024 11392 2.72074 72.5237 124.484 199.773 199.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1390 3.2e-05 4096 430 1664 475136 312.874 139.299 7618.42 4172.93 12243.9 12244.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1990 0.000256 1024 490 1664 68096 4.52621 3.40931 66.9083 104.686 179.63 179.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 420 0.000512 512 90 256 12288 2.4327 0.831552 3.768 26.3539 33.5341 33.6625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 360 6.4e-05 1024 87 640 81920 57.2081 13.5004 38.6242 417.891 527.429 527.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 450 3.2e-05 2048 135 4224 229376 398.299 91.4982 1318.28 2730.26 4538.79 4539.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1680 0.000128 1024 340 2048 137216 11.0112 6.83363 174.487 232.488 424.948 425.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 8 128 290 0.001024 512 50 384 0 0.369856 0.022528 23.9581 24.4193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1920 0.000128 4096 490 1920 136704 23.1137 28.6961 1778.45 861.059 2691.46 2667.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 370 6.4e-05 2048 100 1792 97280 93.9487 28.3361 212.266 838.881 1173.63 1173.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 760 0.001024 4096 250 1024 11360 2.71958 72.6751 123.732 199.17 199.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1390 3.2e-05 4096 430 1664 473600 313.366 139.659 7631.56 4175.87 12260.8 12261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1990 0.000256 1024 490 1664 67200 4.51789 3.3927 61.5333 104.288 173.831 173.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 420 0.000512 512 90 256 10240 2.4784 0.817152 3.37654 26.0442 32.8734 32.9968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 360 6.4e-05 1024 87 640 81920 56.5384 13.3209 91.0165 412.673 573.765 573.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 450 3.2e-05 2048 135 4224 235520 381.434 91.4317 1245.55 2722.08 4440.93 4441.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1680 0.000128 1024 340 2048 136960 10.9445 6.81574 160.792 232.698 411.379 411.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 370 6.4e-05 2048 100 1792 92160 93.4229 27.9033 186.646 825.307 1133.48 1133.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 760 0.001024 4096 250 1024 11328 2.72237 72.7327 122.6 198.101 198.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1390 3.2e-05 4096 430 1664 473088 313.605 139.388 7600.22 4168.57 12222.1 12222.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1990 0.000256 1024 490 1664 67584 4.53181 3.40582 56.855 104.508 169.4 169.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 420 0.000512 512 90 256 9216 2.41478 0.777728 3.18845 25.0412 31.5729 31.7014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 360 6.4e-05 1024 87 640 73728 57.6505 13.5462 82.0352 412.805 566.254 566.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 450 3.2e-05 2048 135 4224 221184 384.365 90.8526 1082.76 2706.08 4264.5 4264.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1680 0.000128 1024 340 2048 136704 11.0121 6.83213 148.578 227.862 394.42 394.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 12 8 128 290 0.001024 512 50 384 0 0.372192 0.004448 25.067 25.5321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1920 0.000128 4096 490 1920 136704 23.1055 28.7042 1778.56 863.186 2693.72 2668.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 370 6.4e-05 2048 100 1792 93184 93.4924 27.9409 178.312 827.357 1127.3 1127.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 760 0.001024 4096 250 1024 11200 2.7087 71.1706 123.258 197.181 197.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1390 3.2e-05 4096 430 1664 473088 312.8 139.329 7608.49 4155.63 12216.6 12216.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1990 0.000256 1024 490 1664 67200 4.48669 3.38051 53.7895 103.841 165.597 165.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 420 0.000512 512 90 256 7168 2.41946 0.751616 2.73229 24.3523 30.4053 30.5302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 360 6.4e-05 1024 87 640 71680 56.7532 13.2266 78.9416 404.22 553.353 553.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 450 3.2e-05 2048 135 4224 229376 379.193 90.5052 1053.53 2692.73 4216.38 4216.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1680 0.000128 1024 340 2048 137984 11.0119 6.90176 140.248 234.224 392.511 392.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 370 6.4e-05 2048 100 1792 98304 93.4068 28.3183 177.708 835.692 1135.32 1135.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 760 0.001024 4096 250 1024 11264 2.72384 72.0722 123.418 198.258 198.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1390 3.2e-05 4096 430 1664 471040 313.489 139.283 7596.4 4173.79 12223.3 12223.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1990 0.000256 1024 490 1664 67584 4.55085 3.41302 50.5915 104.841 163.496 163.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 420 0.000512 512 90 256 8192 2.45981 0.78688 3.0184 25.0596 31.4766 31.6015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 360 6.4e-05 1024 87 640 81920 57.3401 13.5186 90.3441 417.953 579.371 579.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 450 3.2e-05 2048 135 4224 229376 385.098 91.4538 1005.12 2725.89 4208 4208.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1680 0.000128 1024 340 2048 137216 11.0313 6.83418 132.359 227.34 377.696 377.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 16 8 128 290 0.001024 512 50 384 0 0.391168 0.004384 25.0962 25.5673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1920 0.000128 4096 490 1920 136192 23.165 28.7103 1772.35 861.461 2685.84 2660.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 370 6.4e-05 2048 100 1740 93184 93.5914 27.9887 535.098 827.362 1484.24 1484.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 760 0.001024 4096 250 1020 11200 2.70336 70.1667 122.151 195.065 195.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1390 3.2e-05 4096 430 1680 491008 295.852 137.853 7517.17 4077.25 12028.5 12028.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1990 0.000256 1024 490 1680 68096 4.47466 3.3792 48.8534 103.769 160.578 160.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 420 0.000512 512 90 240 10752 2.28416 0.752384 2.92128 24.3495 30.4617 30.5882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 360 6.4e-05 1024 87 660 86016 54.7394 13.2254 112.92 404.224 585.327 585.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 450 3.2e-05 2048 135 4140 229376 379.142 90.827 960.071 2700.25 4130.72 4131.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1680 0.000128 1024 340 1980 137984 11.0102 6.83622 125.67 236.71 380.355 380.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 290 0.001024 512 50 300 5376 1.00006 0.36432 1.77808 23.7202 26.9961 27.1013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1920 0.000128 4096 490 1920 136640 23.1296 28.3265 1739.75 837.492 2628.77 2628.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 370 6.4e-05 2048 100 1728 100352 91.7961 27.9572 554.017 828.132 1502.1 1502.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 760 0.001024 4096 250 1024 11200 2.71859 69.5521 121.842 194.156 194.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1390 3.2e-05 4096 430 1664 487424 299.54 137.828 7197.85 4082.43 11718 11718.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1990 0.000256 1024 490 1664 68096 4.47373 3.38013 47.9799 103.863 159.801 159.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 420 0.000512 512 90 256 7168 2.42067 0.751424 2.06317 24.3776 29.7671 29.8941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 360 6.4e-05 1024 87 640 71680 56.776 13.2298 83.5686 406.826 560.613 560.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 450 3.2e-05 2048 135 4160 229376 379.306 90.5358 942.361 2697.65 4110.3 4110.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1680 0.000128 1024 340 1984 137984 11.0065 6.83629 123.57 228.964 370.51 370.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 290 0.001024 512 50 320 3584 1.04426 0.362496 1.29862 23.73 26.5625 26.6714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1920 0.000128 4096 490 1920 136640 23.0948 28.3215 1718.98 838.277 2608.75 2608.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 370 6.4e-05 2048 100 1700 89600 93.5936 27.7922 520.705 818.505 1460.79 1460.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 760 0.001024 4096 250 1000 11200 2.70083 69.2619 122.444 194.45 194.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1390 3.2e-05 4096 430 1700 488320 298.849 137.855 7472.45 4092.06 12001.6 12001.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1990 0.000256 1024 490 1650 68320 4.51136 3.3977 48.6935 104.225 160.926 161.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 420 0.000512 512 90 250 8960 2.37162 0.7504 2.46896 24.4097 30.1529 30.2797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 360 6.4e-05 1024 87 650 107520 52.2099 13.3954 135.222 418.29 619.341 619.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 450 3.2e-05 2048 135 4100 232960 373.388 89.699 973.501 2662.89 4099.92 4100.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1680 0.000128 1024 340 2000 136640 11.0022 6.82336 125.559 230.566 374.086 374.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 290 0.001024 512 50 300 4480 1.02691 0.362208 1.5553 23.762 26.8373 26.9431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1920 0.000128 4096 490 1950 136640 23.3083 28.3894 1770.92 837.222 2659.92 2660.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 370 6.4e-05 2048 100 1728 98560 91.4242 27.7299 580.74 817.904 1518 1518.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 760 0.001024 4096 250 1008 11200 2.70704 69.4624 121.645 193.858 193.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1390 3.2e-05 4096 430 1680 492800 296.201 137.703 7481.76 4040.92 11956.9 11957.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1990 0.000256 1024 490 1632 68320 4.51862 3.396 47.5594 104.147 159.724 159.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 420 0.000512 512 90 240 13440 2.19747 0.749472 3.51811 24.3884 31.0056 31.1261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 360 6.4e-05 1024 87 624 89600 55.0086 13.2868 114.863 409.126 592.503 592.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 450 3.2e-05 2048 135 4128 215040 383.867 90.8572 897.584 2693.16 4065.88 4066.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1680 0.000128 1024 340 1968 136640 11.0036 6.82954 123.955 231.93 373.846 373.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 290 0.001024 512 50 288 4480 1.02826 0.362304 1.57904 23.752 26.8494 26.9558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1920 0.000128 4096 490 1920 136640 23.282 28.3812 1729.68 836.707 2618.12 2618.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 370 6.4e-05 2048 100 1696 106496 91.4764 28.3192 600.491 835.257 1555.73 1555.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 760 0.001024 4096 250 992 11648 2.72749 69.1352 125.066 196.973 197.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1390 3.2e-05 4096 430 1664 495616 294.393 137.6 7221.87 4043.65 11697.9 11698.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1990 0.000256 1024 490 1632 69120 4.50694 3.40992 55.0971 104.669 167.782 167.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 420 0.000512 512 90 224 16384 2.27472 0.832512 3.89366 26.3458 33.4997 33.6201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 360 6.4e-05 1024 87 640 106496 53.609 13.4827 134.058 417.784 619.144 619.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 450 3.2e-05 2048 135 4128 245760 374.612 90.4237 1175.92 2683.15 4324.54 4324.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1680 0.000128 1024 340 1984 138240 10.9821 6.83418 142.724 234.986 395.653 395.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 290 0.001024 512 50 288 5120 1.03094 0.370784 1.6944 23.9954 27.2249 27.3265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1920 0.000128 4096 490 1920 137216 23.1973 28.3288 1708.28 843.35 2603.24 2603.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 370 6.4e-05 2048 100 1696 92160 93.4727 27.8979 756.525 825.277 1703.37 1703.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 760 0.001024 4096 250 992 11040 2.69312 96.1187 122.81 221.665 221.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1390 3.2e-05 4096 430 1664 491520 293.627 136.943 9988.23 4046.15 14465.3 14465.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1990 0.000256 1024 490 1632 67200 4.48102 3.3792 80.9473 103.899 192.805 192.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 420 0.000512 512 90 224 15360 2.29926 0.830944 5.10016 26.2393 34.6212 34.7432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 360 6.4e-05 1024 87 640 92160 54.866 13.5082 136.488 412.791 617.86 618.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 450 3.2e-05 2048 135 4128 215040 388.297 91.499 1555.24 2728.23 4763.7 4764.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1680 0.000128 1024 340 1984 134400 10.9501 6.80755 210.556 220.505 448.945 449.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 12 20 32 290 0.001024 512 50 288 0 0.318208 0.004224 21.0926 21.4942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1920 0.000128 4096 490 1920 136320 23.0573 28.638 2379.85 857.881 3289.59 3268.18
