// Seed: 3736042886
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  id_3 :
  assert property (@(1 or id_2 * id_2) -1) #1 $display(1, 1);
  assign module_2.id_17 = 0;
endmodule
module module_1 (
    input logic id_0
);
  initial #1 id_2 <= -1;
  assign id_3 = id_3;
  assign id_2 = id_0;
  module_0 modCall_1 (
      id_3,
      id_3);
  id_4();
endmodule
module module_2 (
    input logic id_0,
    output wand id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wand id_4,
    input supply0 id_5,
    input supply1 id_6,
    output tri1 id_7,
    input tri id_8,
    id_21,
    output supply0 id_9,
    output wor id_10,
    input uwire id_11,
    output tri id_12,
    output logic id_13,
    input tri id_14,
    input tri0 id_15,
    input wor id_16,
    output wire id_17,
    input supply0 id_18,
    input wand id_19
);
  wire id_22, id_23;
  assign id_12 = id_21 & id_2;
  assign id_10 = 1;
  assign id_9  = id_2;
  assign id_13 = id_0;
  parameter id_24 = 1;
  always id_12 = id_16;
  uwire id_25 = 1, id_26, id_27, id_28;
  initial return id_5;
  module_0 modCall_1 (
      id_23,
      id_26
  );
  always id_13 <= "";
  wire id_29;
endmodule
