module reg8 (ld, reset, CLK, D, Q);
	input reset, ld;
	input CLK;
	input [7:0] D;
	
	output [7:0] Q;
	reg [7:0] Q;
	
	always @ (posedge CLK or posedge reset)
		begin
			if(reset)
				Q <= 0;
			else if (ld)
				Q <= D;
			else
				Q <= Q;
		end
				
endmodule