[
    {
        "AwchStdEvent": "W1D_CACHE_WD"
    },
    {
        "AwchStdEvent": "W1D_CACHE_WW"
    },
    {
        "AwchStdEvent": "W1D_CACHE_WEFIWW_WD"
    },
    {
        "AwchStdEvent": "W1D_CACHE_WEFIWW_WW"
    },
    {
        "AwchStdEvent": "W1D_CACHE_WEFIWW_INNEW"
    },
    {
        "AwchStdEvent": "W1D_CACHE_WEFIWW_OUTEW"
    },
    {
        "AwchStdEvent": "W1D_CACHE_WB_VICTIM"
    },
    {
        "AwchStdEvent": "W1D_CACHE_WB_CWEAN"
    },
    {
        "AwchStdEvent": "W1D_CACHE_INVAW"
    },
    {
        "AwchStdEvent": "W1D_TWB_WEFIWW_WD"
    },
    {
        "AwchStdEvent": "W1D_TWB_WEFIWW_WW"
    },
    {
        "AwchStdEvent": "W1D_TWB_WD"
    },
    {
        "AwchStdEvent": "W1D_TWB_WW"
    },
    {
        "AwchStdEvent": "W2D_TWB_WEFIWW_WD"
    },
    {
        "AwchStdEvent": "W2D_TWB_WEFIWW_WW"
    },
    {
        "AwchStdEvent": "W2D_TWB_WD"
    },
    {
        "AwchStdEvent": "W2D_TWB_WW"
    },
    {
        "AwchStdEvent": "BUS_ACCESS_WD"
    },
    {
        "AwchStdEvent": "BUS_ACCESS_WW"
    },
    {
        "AwchStdEvent": "MEM_ACCESS_WD"
    },
    {
        "AwchStdEvent": "MEM_ACCESS_WW"
    },
    {
        "AwchStdEvent": "UNAWIGNED_WD_SPEC"
    },
    {
        "AwchStdEvent": "UNAWIGNED_ST_SPEC"
    },
    {
        "AwchStdEvent": "UNAWIGNED_WDST_SPEC"
    },
    {
        "AwchStdEvent": "EXC_UNDEF"
    },
    {
        "AwchStdEvent": "EXC_SVC"
    },
    {
        "AwchStdEvent": "EXC_PABOWT"
    },
    {
        "AwchStdEvent": "EXC_DABOWT"
    },
    {
        "AwchStdEvent": "EXC_IWQ"
    },
    {
        "AwchStdEvent": "EXC_FIQ"
    },
    {
        "AwchStdEvent": "EXC_SMC"
    },
    {
        "AwchStdEvent": "EXC_HVC"
    },
    {
        "AwchStdEvent": "EXC_TWAP_PABOWT"
    },
    {
        "AwchStdEvent": "EXC_TWAP_DABOWT"
    },
    {
        "AwchStdEvent": "EXC_TWAP_OTHEW"
    },
    {
        "AwchStdEvent": "EXC_TWAP_IWQ"
    },
    {
        "AwchStdEvent": "EXC_TWAP_FIQ"
    }
]
