{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1628621876118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1628621876118 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 10 15:57:55 2021 " "Processing started: Tue Aug 10 15:57:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1628621876118 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621876118 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_Radio_Interface -c Digital_Radio_Interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Radio_Interface -c Digital_Radio_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621876118 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1628621876394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1628621876394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-hardware " "Found design unit 1: lcd-hardware" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621888050 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621888050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621888050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-logic " "Found design unit 1: debounce-logic" {  } { { "debounce.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/debounce.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621888052 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/debounce.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621888052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621888052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tempo_pressionado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tempo_pressionado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tempo_pressionado-tempo " "Found design unit 1: tempo_pressionado-tempo" {  } { { "tempo_pressionado.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/tempo_pressionado.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621888054 ""} { "Info" "ISGN_ENTITY_NAME" "1 tempo_pressionado " "Found entity 1: tempo_pressionado" {  } { { "tempo_pressionado.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/tempo_pressionado.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621888054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621888054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador-contando " "Found design unit 1: contador-contando" {  } { { "contador.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/contador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621888056 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador " "Found entity 1: contador" {  } { { "contador.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/contador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621888056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621888056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor_clock-divisao " "Found design unit 1: divisor_clock-divisao" {  } { { "divisor_clock.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/divisor_clock.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621888057 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/divisor_clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621888057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621888057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_radio_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digital_radio_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Digital_Radio_Interface-main " "Found design unit 1: Digital_Radio_Interface-main" {  } { { "Digital_Radio_Interface.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621888058 ""} { "Info" "ISGN_ENTITY_NAME" "1 Digital_Radio_Interface " "Found entity 1: Digital_Radio_Interface" {  } { { "Digital_Radio_Interface.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621888058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621888058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btn_key.vhd 2 1 " "Found 2 design units, including 1 entities, in source file btn_key.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 btn_key-hardware " "Found design unit 1: btn_key-hardware" {  } { { "btn_key.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/btn_key.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621888059 ""} { "Info" "ISGN_ENTITY_NAME" "1 btn_key " "Found entity 1: btn_key" {  } { { "btn_key.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/btn_key.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621888059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621888059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Digital_Radio_Interface " "Elaborating entity \"Digital_Radio_Interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1628621888093 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b3_d Digital_Radio_Interface.vhd(29) " "VHDL Signal Declaration warning at Digital_Radio_Interface.vhd(29): used implicit default value for signal \"b3_d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Digital_Radio_Interface.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1628621888095 "|Digital_Radio_Interface"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b4_d Digital_Radio_Interface.vhd(29) " "VHDL Signal Declaration warning at Digital_Radio_Interface.vhd(29): used implicit default value for signal \"b4_d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Digital_Radio_Interface.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1628621888095 "|Digital_Radio_Interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_b3 " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_b3\"" {  } { { "Digital_Radio_Interface.vhd" "debounce_b3" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628621888125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "btn_key btn_key:chave_chave_b3 " "Elaborating entity \"btn_key\" for hierarchy \"btn_key:chave_chave_b3\"" {  } { { "Digital_Radio_Interface.vhd" "chave_chave_b3" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628621888127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador contador:cont " "Elaborating entity \"contador\" for hierarchy \"contador:cont\"" {  } { { "Digital_Radio_Interface.vhd" "cont" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628621888129 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable contador.vhd(27) " "VHDL Process Statement warning at contador.vhd(27): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/contador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628621888130 "|Digital_Radio_Interface|contador:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 contador.vhd(59) " "VHDL Process Statement warning at contador.vhd(59): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/contador.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628621888130 "|Digital_Radio_Interface|contador:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador_am contador.vhd(60) " "VHDL Process Statement warning at contador.vhd(60): signal \"contador_am\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/contador.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628621888130 "|Digital_Radio_Interface|contador:cont"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador_fm contador.vhd(62) " "VHDL Process Statement warning at contador.vhd(62): signal \"contador_fm\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "contador.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/contador.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628621888130 "|Digital_Radio_Interface|contador:cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock contador:cont\|divisor_clock:clock2Hz " "Elaborating entity \"divisor_clock\" for hierarchy \"contador:cont\|divisor_clock:clock2Hz\"" {  } { { "contador.vhd" "clock2Hz" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/contador.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628621888131 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "N divisor_clock.vhd(14) " "VHDL Signal Declaration warning at divisor_clock.vhd(14): used explicit default value for signal \"N\" because signal was never assigned a value" {  } { { "divisor_clock.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/divisor_clock.vhd" 14 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1628621888132 "|Digital_Radio_Interface|contador:cont|divisor_clock:clock2Hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:lcd_map " "Elaborating entity \"lcd\" for hierarchy \"lcd:lcd_map\"" {  } { { "Digital_Radio_Interface.vhd" "lcd_map" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628621888132 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M1 lcd.vhd(269) " "VHDL Process Statement warning at lcd.vhd(269): signal \"M1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628621888134 "|Digital_Radio_Interface|lcd:lcd_map"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M2 lcd.vhd(274) " "VHDL Process Statement warning at lcd.vhd(274): signal \"M2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628621888134 "|Digital_Radio_Interface|lcd:lcd_map"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M3 lcd.vhd(279) " "VHDL Process Statement warning at lcd.vhd(279): signal \"M3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628621888135 "|Digital_Radio_Interface|lcd:lcd_map"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M4 lcd.vhd(284) " "VHDL Process Statement warning at lcd.vhd(284): signal \"M4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628621888135 "|Digital_Radio_Interface|lcd:lcd_map"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M5 lcd.vhd(289) " "VHDL Process Statement warning at lcd.vhd(289): signal \"M5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628621888135 "|Digital_Radio_Interface|lcd:lcd_map"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1_Modo lcd.vhd(299) " "VHDL Process Statement warning at lcd.vhd(299): signal \"S1_Modo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628621888135 "|Digital_Radio_Interface|lcd:lcd_map"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D1 lcd.vhd(347) " "VHDL Process Statement warning at lcd.vhd(347): signal \"D1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628621888135 "|Digital_Radio_Interface|lcd:lcd_map"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D2 lcd.vhd(352) " "VHDL Process Statement warning at lcd.vhd(352): signal \"D2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628621888135 "|Digital_Radio_Interface|lcd:lcd_map"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D3 lcd.vhd(357) " "VHDL Process Statement warning at lcd.vhd(357): signal \"D3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628621888135 "|Digital_Radio_Interface|lcd:lcd_map"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D4 lcd.vhd(362) " "VHDL Process Statement warning at lcd.vhd(362): signal \"D4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd" 362 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628621888135 "|Digital_Radio_Interface|lcd:lcd_map"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S1_Freq lcd.vhd(368) " "VHDL Process Statement warning at lcd.vhd(368): signal \"S1_Freq\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/lcd.vhd" 368 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1628621888135 "|Digital_Radio_Interface|lcd:lcd_map"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "Digital_Radio_Interface.vhd" "Mod0" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621888911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "Digital_Radio_Interface.vhd" "Div0" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621888911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "Digital_Radio_Interface.vhd" "Mod1" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621888911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "Digital_Radio_Interface.vhd" "Div1" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621888911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "Digital_Radio_Interface.vhd" "Mod2" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621888911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "Digital_Radio_Interface.vhd" "Div2" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621888911 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "Digital_Radio_Interface.vhd" "Mod3" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621888911 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1628621888911 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "Digital_Radio_Interface.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628621889204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628621889232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628621889232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628621889232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628621889232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628621889232 ""}  } { { "Digital_Radio_Interface.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628621889232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621889445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621889445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621889469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621889469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621889562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621889562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621889694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621889694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621889756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621889756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621889791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621889791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "Digital_Radio_Interface.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628621889889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628621889889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628621889889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628621889889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628621889889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628621889889 ""}  } { { "Digital_Radio_Interface.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628621889889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p0p " "Found entity 1: lpm_divide_p0p" {  } { { "db/lpm_divide_p0p.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_divide_p0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621889936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621889936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621889945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621889945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621889992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621889992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1628621890030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621890030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "Digital_Radio_Interface.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628621890047 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628621890047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628621890047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628621890047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628621890047 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1628621890047 ""}  } { { "Digital_Radio_Interface.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1628621890047 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "136 " "Ignored 136 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "136 " "Ignored 136 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1628621892018 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1628621892018 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "estacao_saida\[3\] VCC " "Pin \"estacao_saida\[3\]\" is stuck at VCC" {  } { { "Digital_Radio_Interface.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628621894932 "|Digital_Radio_Interface|estacao_saida[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estacao_saida\[7\] GND " "Pin \"estacao_saida\[7\]\" is stuck at GND" {  } { { "Digital_Radio_Interface.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628621894932 "|Digital_Radio_Interface|estacao_saida[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estacao_saida\[9\] VCC " "Pin \"estacao_saida\[9\]\" is stuck at VCC" {  } { { "Digital_Radio_Interface.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628621894932 "|Digital_Radio_Interface|estacao_saida[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estacao_saida\[10\] GND " "Pin \"estacao_saida\[10\]\" is stuck at GND" {  } { { "Digital_Radio_Interface.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628621894932 "|Digital_Radio_Interface|estacao_saida[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "estacao_saida\[11\] GND " "Pin \"estacao_saida\[11\]\" is stuck at GND" {  } { { "Digital_Radio_Interface.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628621894932 "|Digital_Radio_Interface|estacao_saida[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RW GND " "Pin \"RW\" is stuck at GND" {  } { { "Digital_Radio_Interface.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1628621894932 "|Digital_Radio_Interface|RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1628621894932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1628621895193 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1628621898436 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Add2~0 " "Logic cell \"Add2~0\"" {  } { { "Digital_Radio_Interface.vhd" "Add2~0" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add2~2 " "Logic cell \"Add2~2\"" {  } { { "Digital_Radio_Interface.vhd" "Add2~2" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add2~4 " "Logic cell \"Add2~4\"" {  } { { "Digital_Radio_Interface.vhd" "Add2~4" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add2~6 " "Logic cell \"Add2~6\"" {  } { { "Digital_Radio_Interface.vhd" "Add2~6" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~0 " "Logic cell \"Add4~0\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~0" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~2 " "Logic cell \"Add4~2\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~2" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~4 " "Logic cell \"Add4~4\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~4" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~6 " "Logic cell \"Add4~6\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~6" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~8 " "Logic cell \"Add4~8\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~8" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~10 " "Logic cell \"Add4~10\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~10" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~12 " "Logic cell \"Add4~12\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~12" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~14 " "Logic cell \"Add4~14\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~14" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~16 " "Logic cell \"Add4~16\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~16" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~18 " "Logic cell \"Add4~18\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~18" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~20 " "Logic cell \"Add4~20\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~20" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~22 " "Logic cell \"Add4~22\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~22" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~24 " "Logic cell \"Add4~24\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~24" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~26 " "Logic cell \"Add4~26\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~26" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~28 " "Logic cell \"Add4~28\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~28" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~30 " "Logic cell \"Add4~30\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~30" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~32 " "Logic cell \"Add4~32\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~32" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~34 " "Logic cell \"Add4~34\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~34" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~36 " "Logic cell \"Add4~36\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~36" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~38 " "Logic cell \"Add4~38\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~38" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~40 " "Logic cell \"Add4~40\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~40" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~42 " "Logic cell \"Add4~42\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~42" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~44 " "Logic cell \"Add4~44\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~44" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~46 " "Logic cell \"Add4~46\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~46" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~48 " "Logic cell \"Add4~48\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~48" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~50 " "Logic cell \"Add4~50\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~50" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~52 " "Logic cell \"Add4~52\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~52" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~54 " "Logic cell \"Add4~54\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~54" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~56 " "Logic cell \"Add4~56\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~56" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~58 " "Logic cell \"Add4~58\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~58" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add4~60 " "Logic cell \"Add4~60\"" {  } { { "Digital_Radio_Interface.vhd" "Add4~60" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add2~12 " "Logic cell \"Add2~12\"" {  } { { "Digital_Radio_Interface.vhd" "Add2~12" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod1\|lpm_divide_cqo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~64 " "Logic cell \"lpm_divide:Mod1\|lpm_divide_cqo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_6af:divider\|add_sub_31_result_int\[0\]~64\"" {  } { { "db/alt_u_div_6af.tdf" "add_sub_31_result_int\[0\]~64" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/db/alt_u_div_6af.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621898467 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1628621898467 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1628621898901 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1628621898901 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b3 " "No output dependent on input pin \"b3\"" {  } { { "Digital_Radio_Interface.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621899262 "|Digital_Radio_Interface|b3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b4 " "No output dependent on input pin \"b4\"" {  } { { "Digital_Radio_Interface.vhd" "" { Text "D:/GitHub/Despertador_AHDL/Digital_Radio_Interface/Digital_Radio_Interface.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1628621899262 "|Digital_Radio_Interface|b4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1628621899262 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5252 " "Implemented 5252 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1628621899263 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1628621899263 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5224 " "Implemented 5224 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1628621899263 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1628621899263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "712 " "Peak virtual memory: 712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1628621899294 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 10 15:58:19 2021 " "Processing ended: Tue Aug 10 15:58:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1628621899294 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1628621899294 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1628621899294 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1628621899294 ""}
