
*** Running vivado
    with args -log main_CU_Decoder_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_CU_Decoder_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Nov 14 16:01:08 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main_CU_Decoder_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 491.344 ; gain = 201.066
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2024.1/data/ip'.
Command: synth_design -top main_CU_Decoder_0_0 -part xc7a35ticsg324-1L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22760
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 963.301 ; gain = 449.609
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_CU_Decoder_0_0' [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_CU_Decoder_0_0/synth/main_CU_Decoder_0_0.vhd:76]
INFO: [Synth 8-3491] module 'CU_Decoder' declared at 'D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_Decoder.vhd:34' bound to instance 'U0' of component 'CU_Decoder' [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_CU_Decoder_0_0/synth/main_CU_Decoder_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'CU_Decoder' [D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_Decoder.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'CU_Decoder' (0#1) [D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_Decoder.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'main_CU_Decoder_0_0' (0#1) [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_CU_Decoder_0_0/synth/main_CU_Decoder_0_0.vhd:76]
WARNING: [Synth 8-7129] Port Instruction[11] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[10] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[9] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[8] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[7] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[6] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[5] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[4] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[3] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[2] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[1] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[0] in module CU_Decoder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1073.051 ; gain = 559.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1073.051 ; gain = 559.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 1073.051 ; gain = 559.359
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 1073.051 ; gain = 559.359
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    2 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a35ticsg324-1L does not have CEAM library.
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Instruction[11] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[10] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[9] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[8] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[7] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[6] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[5] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[4] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[3] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[2] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[1] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[0] in module main_CU_Decoder_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:49 . Memory (MB): peak = 1261.145 ; gain = 747.453
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:50 . Memory (MB): peak = 1261.145 ; gain = 747.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:50 . Memory (MB): peak = 1261.145 ; gain = 747.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------

*** Running vivado
    with args -log main_CU_Decoder_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_CU_Decoder_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Nov 14 17:46:34 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main_CU_Decoder_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:48 . Memory (MB): peak = 491.445 ; gain = 199.336
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2024.1/data/ip'.
Command: synth_design -top main_CU_Decoder_0_0 -part xc7a35ticsg324-1L -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8540
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:28 ; elapsed = 00:00:51 . Memory (MB): peak = 963.918 ; gain = 452.695
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_CU_Decoder_0_0' [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_CU_Decoder_0_0/synth/main_CU_Decoder_0_0.vhd:76]
INFO: [Synth 8-3491] module 'CU_Decoder' declared at 'D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_Decoder.vhd:34' bound to instance 'U0' of component 'CU_Decoder' [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_CU_Decoder_0_0/synth/main_CU_Decoder_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'CU_Decoder' [D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_Decoder.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'CU_Decoder' (0#1) [D:/FPGA_CPU/vivado/ControlUnit/ControlUnit.srcs/sources_1/new/CU_Decoder.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'main_CU_Decoder_0_0' (0#1) [d:/FPGA_CPU/vivado/Integration/Integration.gen/sources_1/bd/main/ip/main_CU_Decoder_0_0/synth/main_CU_Decoder_0_0.vhd:76]
WARNING: [Synth 8-7129] Port Instruction[11] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[10] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[9] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[8] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[7] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[6] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[5] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[4] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[3] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[2] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[1] in module CU_Decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[0] in module CU_Decoder is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:37 ; elapsed = 00:01:11 . Memory (MB): peak = 1073.141 ; gain = 561.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:01:14 . Memory (MB): peak = 1073.141 ; gain = 561.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:01:15 . Memory (MB): peak = 1073.141 ; gain = 561.918
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:01:16 . Memory (MB): peak = 1073.141 ; gain = 561.918
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    2 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Device 21-9227] Part: xc7a35ticsg324-1L does not have CEAM library.
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port Instruction[11] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[10] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[9] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[8] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[7] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[6] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[5] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[4] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[3] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[2] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[1] in module main_CU_Decoder_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Instruction[0] in module main_CU_Decoder_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:02:14 . Memory (MB): peak = 1257.230 ; gain = 746.008
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:02:14 . Memory (MB): peak = 1257.230 ; gain = 746.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:02:14 . Memory (MB): peak = 1257.230 ; gain = 746.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:02:57 . Memory (MB): peak = 1257.230 ; gain = 746.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:02:57 . Memory (MB): peak = 1257.230 ; gain = 746.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:02:57 . Memory (MB): peak = 1257.230 ; gain = 746.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:02:57 . Memory (MB): peak = 1257.230 ; gain = 746.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:02:57 . Memory (MB): peak = 1257.230 ; gain = 746.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:02:57 . Memory (MB): peak = 1257.230 ; gain = 746.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     3|
|3     |LUT4 |    10|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |    14|
|2     |  U0     |CU_Decoder |     9|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:02:57 . Memory (MB): peak = 1257.230 ; gain = 746.008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:02:57 . Memory (MB): peak = 1257.230 ; gain = 746.008
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:02:57 . Memory (MB): peak = 1257.230 ; gain = 746.008
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1266.207 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1363.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: fef6a0ca
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:41 ; elapsed = 00:03:16 . Memory (MB): peak = 1363.766 ; gain = 857.484
INFO: [Timing 38-35] Done setting XDC timing constraints.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.252 . Memory (MB): peak = 1650.980 ; gain = 0.109
INFO: [Common 17-1381] The checkpoint 'D:/FPGA_CPU/vivado/Integration/Integration.runs/main_CU_Decoder_0_0_synth_1/main_CU_Decoder_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:01:07 . Memory (MB): peak = 1650.980 ; gain = 287.215
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_CU_Decoder_0_0_utilization_synth.rpt -pb main_CU_Decoder_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 17:52:18 2024...
