Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Oct 22 16:44:50 2018
| Host         : tj-mac running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file clk_divider_control_sets_placed.rpt
| Design       : clk_divider
| Device       : xc7z010
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |     2 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      8 |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              30 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------+--------------------------------+------------------+----------------+
|    Clock Signal   | Enable Signal |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-------------------+---------------+--------------------------------+------------------+----------------+
|  clk_in_IBUF_BUFG |               | unsigned_cntvector3[2]_i_1_n_0 |                1 |              6 |
|  clk_in_IBUF_BUFG |               |                                |                4 |              8 |
|  clk_in_IBUF_BUFG |               | unsigned_cntvector2[3]_i_1_n_0 |                1 |              8 |
|  clk_in_IBUF_BUFG |               | unsigned_cntvector1[3]_i_1_n_0 |                1 |              8 |
|  clk_in_IBUF_BUFG |               | unsigned_cntvector4[3]_i_1_n_0 |                1 |              8 |
+-------------------+---------------+--------------------------------+------------------+----------------+


