C:/Users/OkuhiraShunri/verilog/mips/IF_SIM/IF_SIM.v {1 {vlog -work work -stats=none C:/Users/OkuhiraShunri/verilog/mips/IF_SIM/IF_SIM.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module IF_SIM

Top level modules:
	IF_SIM

} {} {}}
