

================================================================
== Vivado HLS Report for 'AttentionMatmulQuant'
================================================================
* Date:           Fri Jan 13 09:14:10 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_project
* Solution:       solution_1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.676|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|  131|    5|  131|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count  | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+---------+----------+
        |- Loop 1  |    2|  128|         2|          1|          1| 2 ~ 128 |    yes   |
        +----------+-----+-----+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     229|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|      -|        -|       -|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|     264|    -|
|Register         |        -|      -|      685|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|      0|      685|     493|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|      0|    ~0   |   ~0   |    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln827_fu_332_p2               |     +    |      0|  0|  39|           5|          32|
    |i_fu_403_p2                       |     +    |      0|  0|  39|          32|           1|
    |and_ln824_fu_367_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op10          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op44          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln821_fu_320_p2              |   icmp   |      0|  0|  20|          28|           1|
    |icmp_ln824_fu_326_p2              |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln836_fu_398_p2              |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln841_fu_409_p2              |   icmp   |      0|  0|  20|          32|          32|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |select_ln821_fu_355_p3            |  select  |      0|  0|  32|           1|           5|
    |select_ln824_fu_372_p3            |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln821_fu_362_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 229|         145|         147|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_0_reg_246              |   9|          2|   32|         64|
    |in_V_data_V1_blk_n       |   9|          2|    1|          2|
    |in_V_dest_V3_blk_n       |   9|          2|    1|          2|
    |in_V_id_V2_blk_n         |   9|          2|    1|          2|
    |in_V_last_V5_blk_n       |   9|          2|    1|          2|
    |in_V_user_V4_blk_n       |   9|          2|    1|          2|
    |out_V_data_V_blk_n       |   9|          2|    1|          2|
    |out_V_data_V_din         |  21|          4|  512|       2048|
    |out_V_dest_V_blk_n       |   9|          2|    1|          2|
    |out_V_dest_V_din         |  21|          4|    8|         32|
    |out_V_id_V_blk_n         |   9|          2|    1|          2|
    |out_V_id_V_din           |  21|          4|    8|         32|
    |out_V_last_V_blk_n       |   9|          2|    1|          2|
    |out_V_last_V_din         |  21|          4|    1|          4|
    |out_V_user_V_blk_n       |   9|          2|    1|          2|
    |out_V_user_V_din         |  21|          4|   16|         64|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 264|         54|  591|       2276|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |Nc_2_reg_479             |   32|   0|   32|          0|
    |ap_CS_fsm                |    4|   0|    4|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_0_reg_246              |   32|   0|   32|          0|
    |icmp_ln821_reg_487       |    1|   0|    1|          0|
    |icmp_ln824_reg_493       |    1|   0|    1|          0|
    |icmp_ln841_reg_512       |    1|   0|    1|          0|
    |select_ln824_reg_498     |   32|   0|   32|          0|
    |start_once_reg           |    1|   0|    1|          0|
    |tmp_data_V_9_reg_454     |  512|   0|  512|          0|
    |tmp_dest_V_2_reg_464     |    8|   0|    8|          0|
    |tmp_dest_V_fu_200        |    8|   0|    8|          0|
    |tmp_id_V_2_reg_459       |    8|   0|    8|          0|
    |tmp_id_V_fu_196          |    8|   0|    8|          0|
    |tmp_last_V_2_reg_474     |    1|   0|    1|          0|
    |tmp_last_V_fu_208        |    1|   0|    1|          0|
    |tmp_user_V_4_reg_469     |   16|   0|   16|          0|
    |tmp_user_V_fu_204        |   16|   0|   16|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  685|   0|  685|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|ap_start              |  in |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|start_full_n          |  in |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|ap_done               | out |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|ap_idle               | out |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|ap_ready              | out |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|start_out             | out |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|start_write           | out |    1| ap_ctrl_hs | AttentionMatmulQuant | return value |
|in_V_data_V1_dout     |  in |  512|   ap_fifo  |     in_V_data_V1     |    pointer   |
|in_V_data_V1_empty_n  |  in |    1|   ap_fifo  |     in_V_data_V1     |    pointer   |
|in_V_data_V1_read     | out |    1|   ap_fifo  |     in_V_data_V1     |    pointer   |
|in_V_id_V2_dout       |  in |    8|   ap_fifo  |      in_V_id_V2      |    pointer   |
|in_V_id_V2_empty_n    |  in |    1|   ap_fifo  |      in_V_id_V2      |    pointer   |
|in_V_id_V2_read       | out |    1|   ap_fifo  |      in_V_id_V2      |    pointer   |
|in_V_dest_V3_dout     |  in |    8|   ap_fifo  |     in_V_dest_V3     |    pointer   |
|in_V_dest_V3_empty_n  |  in |    1|   ap_fifo  |     in_V_dest_V3     |    pointer   |
|in_V_dest_V3_read     | out |    1|   ap_fifo  |     in_V_dest_V3     |    pointer   |
|in_V_user_V4_dout     |  in |   16|   ap_fifo  |     in_V_user_V4     |    pointer   |
|in_V_user_V4_empty_n  |  in |    1|   ap_fifo  |     in_V_user_V4     |    pointer   |
|in_V_user_V4_read     | out |    1|   ap_fifo  |     in_V_user_V4     |    pointer   |
|in_V_last_V5_dout     |  in |    1|   ap_fifo  |     in_V_last_V5     |    pointer   |
|in_V_last_V5_empty_n  |  in |    1|   ap_fifo  |     in_V_last_V5     |    pointer   |
|in_V_last_V5_read     | out |    1|   ap_fifo  |     in_V_last_V5     |    pointer   |
|out_V_data_V_din      | out |  512|   ap_fifo  |     out_V_data_V     |    pointer   |
|out_V_data_V_full_n   |  in |    1|   ap_fifo  |     out_V_data_V     |    pointer   |
|out_V_data_V_write    | out |    1|   ap_fifo  |     out_V_data_V     |    pointer   |
|out_V_id_V_din        | out |    8|   ap_fifo  |      out_V_id_V      |    pointer   |
|out_V_id_V_full_n     |  in |    1|   ap_fifo  |      out_V_id_V      |    pointer   |
|out_V_id_V_write      | out |    1|   ap_fifo  |      out_V_id_V      |    pointer   |
|out_V_dest_V_din      | out |    8|   ap_fifo  |     out_V_dest_V     |    pointer   |
|out_V_dest_V_full_n   |  in |    1|   ap_fifo  |     out_V_dest_V     |    pointer   |
|out_V_dest_V_write    | out |    1|   ap_fifo  |     out_V_dest_V     |    pointer   |
|out_V_user_V_din      | out |   16|   ap_fifo  |     out_V_user_V     |    pointer   |
|out_V_user_V_full_n   |  in |    1|   ap_fifo  |     out_V_user_V     |    pointer   |
|out_V_user_V_write    | out |    1|   ap_fifo  |     out_V_user_V     |    pointer   |
|out_V_last_V_din      | out |    1|   ap_fifo  |     out_V_last_V     |    pointer   |
|out_V_last_V_full_n   |  in |    1|   ap_fifo  |     out_V_last_V     |    pointer   |
|out_V_last_V_write    | out |    1|   ap_fifo  |     out_V_last_V     |    pointer   |
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.85>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_id_V = alloca i8"   --->   Operation 6 'alloca' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_dest_V = alloca i8"   --->   Operation 7 'alloca' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_user_V = alloca i16"   --->   Operation 8 'alloca' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_last_V = alloca i1"   --->   Operation 9 'alloca' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.83ns)   --->   "%empty = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V1, i8* %in_V_id_V2, i8* %in_V_dest_V3, i16* %in_V_user_V4, i1* %in_V_last_V5)" [src/modules.hpp:817]   --->   Operation 10 'read' 'empty' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = extractvalue { i512, i8, i8, i16, i1 } %empty, 0" [src/modules.hpp:817]   --->   Operation 11 'extractvalue' 'tmp_data_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_id_V_2 = extractvalue { i512, i8, i8, i16, i1 } %empty, 1" [src/modules.hpp:817]   --->   Operation 12 'extractvalue' 'tmp_id_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_dest_V_2 = extractvalue { i512, i8, i8, i16, i1 } %empty, 2" [src/modules.hpp:817]   --->   Operation 13 'extractvalue' 'tmp_dest_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_user_V_4 = extractvalue { i512, i8, i8, i16, i1 } %empty, 3" [src/modules.hpp:817]   --->   Operation 14 'extractvalue' 'tmp_user_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue { i512, i8, i8, i16, i1 } %empty, 4" [src/modules.hpp:817]   --->   Operation 15 'extractvalue' 'tmp_last_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%Nc_2 = trunc i512 %tmp_data_V_9 to i32" [src/modules.hpp:818]   --->   Operation 16 'trunc' 'Nc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln825 = trunc i512 %tmp_data_V_9 to i4" [src/modules.hpp:825]   --->   Operation 17 'trunc' 'trunc_ln825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_16 = call i28 @_ssdm_op_PartSelect.i28.i512.i32.i32(i512 %tmp_data_V_9, i32 4, i32 31)" [src/modules.hpp:821]   --->   Operation 18 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.01ns)   --->   "%icmp_ln821 = icmp eq i28 %tmp_16, 0" [src/modules.hpp:821]   --->   Operation 19 'icmp' 'icmp_ln821' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.72ns)   --->   "%icmp_ln824 = icmp eq i4 %trunc_ln825, 0" [src/modules.hpp:824]   --->   Operation 20 'icmp' 'icmp_ln824' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.65ns)   --->   "store i1 %tmp_last_V_2, i1* %tmp_last_V" [src/modules.hpp:836]   --->   Operation 21 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 22 [1/1] (0.65ns)   --->   "store i16 %tmp_user_V_4, i16* %tmp_user_V" [src/modules.hpp:836]   --->   Operation 22 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 23 [1/1] (0.65ns)   --->   "store i8 %tmp_dest_V_2, i8* %tmp_dest_V" [src/modules.hpp:836]   --->   Operation 23 'store' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 24 [1/1] (0.65ns)   --->   "store i8 %tmp_id_V_2, i8* %tmp_id_V" [src/modules.hpp:836]   --->   Operation 24 'store' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 3.30>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str372, i32 0, i32 0, [1 x i8]* @p_str373, [1 x i8]* @p_str374, [1 x i8]* @p_str375, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str376, [1 x i8]* @p_str377)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str365, i32 0, i32 0, [1 x i8]* @p_str366, [1 x i8]* @p_str367, [1 x i8]* @p_str368, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str369, [1 x i8]* @p_str370)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str358, i32 0, i32 0, [1 x i8]* @p_str359, [1 x i8]* @p_str360, [1 x i8]* @p_str361, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str362, [1 x i8]* @p_str363)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str351, i32 0, i32 0, [1 x i8]* @p_str352, [1 x i8]* @p_str353, [1 x i8]* @p_str354, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str355, [1 x i8]* @p_str356)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str344, i32 0, i32 0, [1 x i8]* @p_str345, [1 x i8]* @p_str346, [1 x i8]* @p_str347, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str348, [1 x i8]* @p_str349)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_V_last_V5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str337, i32 0, i32 0, [1 x i8]* @p_str338, [1 x i8]* @p_str339, [1 x i8]* @p_str340, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str341, [1 x i8]* @p_str342)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_user_V4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str323, i32 0, i32 0, [1 x i8]* @p_str324, [1 x i8]* @p_str325, [1 x i8]* @p_str326, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str327, [1 x i8]* @p_str328)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_dest_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str309, i32 0, i32 0, [1 x i8]* @p_str310, [1 x i8]* @p_str311, [1 x i8]* @p_str312, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str313, [1 x i8]* @p_str314)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_id_V2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str295, i32 0, i32 0, [1 x i8]* @p_str296, [1 x i8]* @p_str297, [1 x i8]* @p_str298, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str299, [1 x i8]* @p_str300)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %in_V_data_V1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str281, i32 0, i32 0, [1 x i8]* @p_str282, [1 x i8]* @p_str283, [1 x i8]* @p_str284, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str285, [1 x i8]* @p_str286)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.01ns)   --->   "%add_ln827 = add i32 16, %Nc_2" [src/modules.hpp:827]   --->   Operation 35 'add' 'add_ln827' <Predicate = (!icmp_ln821)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln824)   --->   "%tmp_1 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %add_ln827, i32 4, i32 31)" [src/modules.hpp:827]   --->   Operation 36 'partselect' 'tmp_1' <Predicate = (!icmp_ln821)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln824)   --->   "%Nc = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %tmp_1, i4 0)" [src/modules.hpp:827]   --->   Operation 37 'bitconcatenate' 'Nc' <Predicate = (!icmp_ln821)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln824)   --->   "%select_ln821 = select i1 %icmp_ln821, i32 16, i32 %Nc" [src/modules.hpp:821]   --->   Operation 38 'select' 'select_ln821' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln824)   --->   "%xor_ln821 = xor i1 %icmp_ln821, true" [src/modules.hpp:821]   --->   Operation 39 'xor' 'xor_ln821' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln824)   --->   "%and_ln824 = and i1 %icmp_ln824, %xor_ln821" [src/modules.hpp:824]   --->   Operation 40 'and' 'and_ln824' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln824 = select i1 %and_ln824, i32 %Nc_2, i32 %select_ln821" [src/modules.hpp:824]   --->   Operation 41 'select' 'select_ln824' <Predicate = true> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %Nc_2, i32 %select_ln824)" [src/modules.hpp:832]   --->   Operation 42 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_s = call i512 @_ssdm_op_PartSet.i512.i512.i64.i32.i32(i512 %tmp_data_V_9, i64 %tmp, i32 0, i32 63)" [src/modules.hpp:832]   --->   Operation 43 'partset' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %p_Result_s, i8 %tmp_id_V_2, i8 %tmp_dest_V_2, i16 %tmp_user_V_4, i1 %tmp_last_V_2)" [src/modules.hpp:833]   --->   Operation 44 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_2 : Operation 45 [1/1] (0.65ns)   --->   "br label %0" [src/modules.hpp:836]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.65>

State 3 <SV = 2> <Delay = 1.01>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ 0, %_ifconv ], [ %i, %hls_label_3_end ]"   --->   Operation 46 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.99ns)   --->   "%icmp_ln836 = icmp eq i32 %i_0, %select_ln824" [src/modules.hpp:836]   --->   Operation 47 'icmp' 'icmp_ln836' <Predicate = true> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.01ns)   --->   "%i = add nsw i32 %i_0, 1" [src/modules.hpp:836]   --->   Operation 48 'add' 'i' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln836, label %3, label %hls_label_2_begin" [src/modules.hpp:836]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.99ns)   --->   "%icmp_ln841 = icmp ult i32 %i_0, %Nc_2" [src/modules.hpp:841]   --->   Operation 50 'icmp' 'icmp_ln841' <Predicate = (!icmp_ln836)> <Delay = 0.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "br i1 %icmp_ln841, label %1, label %2" [src/modules.hpp:841]   --->   Operation 51 'br' <Predicate = (!icmp_ln836)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.67>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str60)" [src/modules.hpp:836]   --->   Operation 52 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 128, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:837]   --->   Operation 53 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str61)" [src/modules.hpp:838]   --->   Operation 54 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:839]   --->   Operation 55 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_id_V_load = load i8* %tmp_id_V" [src/modules.hpp:846]   --->   Operation 56 'load' 'tmp_id_V_load' <Predicate = (!icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_dest_V_load = load i8* %tmp_dest_V" [src/modules.hpp:846]   --->   Operation 57 'load' 'tmp_dest_V_load' <Predicate = (!icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_user_V_load = load i16* %tmp_user_V" [src/modules.hpp:846]   --->   Operation 58 'load' 'tmp_user_V_load' <Predicate = (!icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_last_V_load = load i1* %tmp_last_V" [src/modules.hpp:846]   --->   Operation 59 'load' 'tmp_last_V_load' <Predicate = (!icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 0, i8 %tmp_id_V_load, i8 %tmp_dest_V_load, i16 %tmp_user_V_load, i1 %tmp_last_V_load)" [src/modules.hpp:846]   --->   Operation 60 'write' <Predicate = (!icmp_ln841)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %hls_label_3_end"   --->   Operation 61 'br' <Predicate = (!icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.83ns)   --->   "%empty_337 = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V1, i8* %in_V_id_V2, i8* %in_V_dest_V3, i16* %in_V_user_V4, i1* %in_V_last_V5)" [src/modules.hpp:842]   --->   Operation 62 'read' 'empty_337' <Predicate = (icmp_ln841)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_data_V_8 = extractvalue { i512, i8, i8, i16, i1 } %empty_337, 0" [src/modules.hpp:842]   --->   Operation 63 'extractvalue' 'tmp_data_V_8' <Predicate = (icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_id_V_3 = extractvalue { i512, i8, i8, i16, i1 } %empty_337, 1" [src/modules.hpp:842]   --->   Operation 64 'extractvalue' 'tmp_id_V_3' <Predicate = (icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_dest_V_3 = extractvalue { i512, i8, i8, i16, i1 } %empty_337, 2" [src/modules.hpp:842]   --->   Operation 65 'extractvalue' 'tmp_dest_V_3' <Predicate = (icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_user_V_5 = extractvalue { i512, i8, i8, i16, i1 } %empty_337, 3" [src/modules.hpp:842]   --->   Operation 66 'extractvalue' 'tmp_user_V_5' <Predicate = (icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = extractvalue { i512, i8, i8, i16, i1 } %empty_337, 4" [src/modules.hpp:842]   --->   Operation 67 'extractvalue' 'tmp_last_V_3' <Predicate = (icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %out_V_data_V, i8* %out_V_id_V, i8* %out_V_dest_V, i16* %out_V_user_V, i1* %out_V_last_V, i512 %tmp_data_V_8, i8 %tmp_id_V_3, i8 %tmp_dest_V_3, i16 %tmp_user_V_5, i1 %tmp_last_V_3)" [src/modules.hpp:843]   --->   Operation 68 'write' <Predicate = (icmp_ln841)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 69 [1/1] (0.65ns)   --->   "store i1 %tmp_last_V_3, i1* %tmp_last_V" [src/modules.hpp:844]   --->   Operation 69 'store' <Predicate = (icmp_ln841)> <Delay = 0.65>
ST_4 : Operation 70 [1/1] (0.65ns)   --->   "store i16 %tmp_user_V_5, i16* %tmp_user_V" [src/modules.hpp:844]   --->   Operation 70 'store' <Predicate = (icmp_ln841)> <Delay = 0.65>
ST_4 : Operation 71 [1/1] (0.65ns)   --->   "store i8 %tmp_dest_V_3, i8* %tmp_dest_V" [src/modules.hpp:844]   --->   Operation 71 'store' <Predicate = (icmp_ln841)> <Delay = 0.65>
ST_4 : Operation 72 [1/1] (0.65ns)   --->   "store i8 %tmp_id_V_3, i8* %tmp_id_V" [src/modules.hpp:844]   --->   Operation 72 'store' <Predicate = (icmp_ln841)> <Delay = 0.65>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %hls_label_3_end" [src/modules.hpp:844]   --->   Operation 73 'br' <Predicate = (icmp_ln841)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%empty_338 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str61, i32 %tmp_6)" [src/modules.hpp:848]   --->   Operation 74 'specregionend' 'empty_338' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_339 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str60, i32 %tmp_s)" [src/modules.hpp:849]   --->   Operation 75 'specregionend' 'empty_339' <Predicate = (!icmp_ln836)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %0" [src/modules.hpp:836]   --->   Operation 76 'br' <Predicate = (!icmp_ln836)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "ret void" [src/modules.hpp:850]   --->   Operation 77 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_data_V1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_id_V2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_dest_V3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_user_V4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_V_last_V5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_id_V                (alloca           ) [ 011110]
tmp_dest_V              (alloca           ) [ 011110]
tmp_user_V              (alloca           ) [ 011110]
tmp_last_V              (alloca           ) [ 011110]
empty                   (read             ) [ 000000]
tmp_data_V_9            (extractvalue     ) [ 001000]
tmp_id_V_2              (extractvalue     ) [ 001000]
tmp_dest_V_2            (extractvalue     ) [ 001000]
tmp_user_V_4            (extractvalue     ) [ 001000]
tmp_last_V_2            (extractvalue     ) [ 001000]
Nc_2                    (trunc            ) [ 001110]
trunc_ln825             (trunc            ) [ 000000]
tmp_16                  (partselect       ) [ 000000]
icmp_ln821              (icmp             ) [ 001000]
icmp_ln824              (icmp             ) [ 001000]
store_ln836             (store            ) [ 000000]
store_ln836             (store            ) [ 000000]
store_ln836             (store            ) [ 000000]
store_ln836             (store            ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
specinterface_ln0       (specinterface    ) [ 000000]
add_ln827               (add              ) [ 000000]
tmp_1                   (partselect       ) [ 000000]
Nc                      (bitconcatenate   ) [ 000000]
select_ln821            (select           ) [ 000000]
xor_ln821               (xor              ) [ 000000]
and_ln824               (and              ) [ 000000]
select_ln824            (select           ) [ 000110]
tmp                     (bitconcatenate   ) [ 000000]
p_Result_s              (partset          ) [ 000000]
write_ln833             (write            ) [ 000000]
br_ln836                (br               ) [ 001110]
i_0                     (phi              ) [ 000100]
icmp_ln836              (icmp             ) [ 000110]
i                       (add              ) [ 001110]
br_ln836                (br               ) [ 000000]
icmp_ln841              (icmp             ) [ 000110]
br_ln841                (br               ) [ 000000]
tmp_s                   (specregionbegin  ) [ 000000]
speclooptripcount_ln837 (speclooptripcount) [ 000000]
tmp_6                   (specregionbegin  ) [ 000000]
specpipeline_ln839      (specpipeline     ) [ 000000]
tmp_id_V_load           (load             ) [ 000000]
tmp_dest_V_load         (load             ) [ 000000]
tmp_user_V_load         (load             ) [ 000000]
tmp_last_V_load         (load             ) [ 000000]
write_ln846             (write            ) [ 000000]
br_ln0                  (br               ) [ 000000]
empty_337               (read             ) [ 000000]
tmp_data_V_8            (extractvalue     ) [ 000000]
tmp_id_V_3              (extractvalue     ) [ 000000]
tmp_dest_V_3            (extractvalue     ) [ 000000]
tmp_user_V_5            (extractvalue     ) [ 000000]
tmp_last_V_3            (extractvalue     ) [ 000000]
write_ln843             (write            ) [ 000000]
store_ln844             (store            ) [ 000000]
store_ln844             (store            ) [ 000000]
store_ln844             (store            ) [ 000000]
store_ln844             (store            ) [ 000000]
br_ln844                (br               ) [ 000000]
empty_338               (specregionend    ) [ 000000]
empty_339               (specregionend    ) [ 000000]
br_ln836                (br               ) [ 001110]
ret_ln850               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_data_V1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_data_V1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_id_V2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_id_V2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_V_dest_V3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_dest_V3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_V_user_V4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_user_V4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_V_last_V5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_last_V5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str372"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str373"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str374"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str375"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str376"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str377"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str365"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str366"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str367"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str368"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str369"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str370"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str358"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str359"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str360"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str361"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str362"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str363"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str351"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str352"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str353"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str354"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str355"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str356"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str344"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str345"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str346"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str347"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str348"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str349"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str337"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str338"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str339"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str340"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str341"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str342"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str323"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str324"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str325"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str326"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str327"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str328"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str309"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str310"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str313"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str314"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str295"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str296"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str297"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str298"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str299"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str300"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str281"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str282"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str283"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str284"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str285"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str286"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i28.i4"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i512.i512.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_id_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_id_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_dest_V_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_dest_V/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_user_V_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_last_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="545" slack="0"/>
<pin id="214" dir="0" index="1" bw="512" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="0"/>
<pin id="216" dir="0" index="3" bw="8" slack="0"/>
<pin id="217" dir="0" index="4" bw="16" slack="0"/>
<pin id="218" dir="0" index="5" bw="1" slack="0"/>
<pin id="219" dir="1" index="6" bw="545" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_337/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_write_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="512" slack="0"/>
<pin id="229" dir="0" index="2" bw="8" slack="0"/>
<pin id="230" dir="0" index="3" bw="8" slack="0"/>
<pin id="231" dir="0" index="4" bw="16" slack="0"/>
<pin id="232" dir="0" index="5" bw="1" slack="0"/>
<pin id="233" dir="0" index="6" bw="512" slack="0"/>
<pin id="234" dir="0" index="7" bw="8" slack="0"/>
<pin id="235" dir="0" index="8" bw="8" slack="0"/>
<pin id="236" dir="0" index="9" bw="16" slack="0"/>
<pin id="237" dir="0" index="10" bw="1" slack="0"/>
<pin id="238" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln833/2 write_ln846/4 write_ln843/4 "/>
</bind>
</comp>

<comp id="246" class="1005" name="i_0_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="i_0_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="32" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="grp_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="545" slack="0"/>
<pin id="259" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_9/1 tmp_data_V_8/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="545" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V_2/1 tmp_id_V_3/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="545" slack="0"/>
<pin id="269" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V_2/1 tmp_dest_V_3/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="545" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_4/1 tmp_user_V_5/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="545" slack="0"/>
<pin id="279" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_2/1 tmp_last_V_3/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln836/1 store_ln844/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="0" index="1" bw="16" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln836/1 store_ln844/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln836/1 store_ln844/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln836/1 store_ln844/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="Nc_2_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="512" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Nc_2/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln825_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="512" slack="0"/>
<pin id="308" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln825/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_16_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="28" slack="0"/>
<pin id="312" dir="0" index="1" bw="512" slack="0"/>
<pin id="313" dir="0" index="2" bw="4" slack="0"/>
<pin id="314" dir="0" index="3" bw="6" slack="0"/>
<pin id="315" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln821_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="28" slack="0"/>
<pin id="322" dir="0" index="1" bw="28" slack="0"/>
<pin id="323" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln821/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln824_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="4" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln824/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln827_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="1"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln827/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="28" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="0"/>
<pin id="340" dir="0" index="2" bw="4" slack="0"/>
<pin id="341" dir="0" index="3" bw="6" slack="0"/>
<pin id="342" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="Nc_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="28" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Nc/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="select_ln821_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="1"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="0" index="2" bw="32" slack="0"/>
<pin id="359" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln821/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="xor_ln821_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="1"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln821/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="and_ln824_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln824/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="select_ln824_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="1"/>
<pin id="375" dir="0" index="2" bw="32" slack="0"/>
<pin id="376" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln824/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="1"/>
<pin id="382" dir="0" index="2" bw="32" slack="0"/>
<pin id="383" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_Result_s_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="512" slack="0"/>
<pin id="388" dir="0" index="1" bw="512" slack="1"/>
<pin id="389" dir="0" index="2" bw="64" slack="0"/>
<pin id="390" dir="0" index="3" bw="1" slack="0"/>
<pin id="391" dir="0" index="4" bw="7" slack="0"/>
<pin id="392" dir="1" index="5" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln836_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="1"/>
<pin id="401" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln836/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="i_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="icmp_ln841_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="32" slack="2"/>
<pin id="412" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln841/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_id_V_load_load_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="3"/>
<pin id="416" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_id_V_load/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_dest_V_load_load_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="3"/>
<pin id="420" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_dest_V_load/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_user_V_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="3"/>
<pin id="424" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_V_load/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_last_V_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="3"/>
<pin id="428" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_last_V_load/4 "/>
</bind>
</comp>

<comp id="430" class="1005" name="tmp_id_V_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="0"/>
<pin id="432" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="436" class="1005" name="tmp_dest_V_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="442" class="1005" name="tmp_user_V_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="448" class="1005" name="tmp_last_V_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="454" class="1005" name="tmp_data_V_9_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="512" slack="1"/>
<pin id="456" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_9 "/>
</bind>
</comp>

<comp id="459" class="1005" name="tmp_id_V_2_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="8" slack="1"/>
<pin id="461" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V_2 "/>
</bind>
</comp>

<comp id="464" class="1005" name="tmp_dest_V_2_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="1"/>
<pin id="466" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V_2 "/>
</bind>
</comp>

<comp id="469" class="1005" name="tmp_user_V_4_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="1"/>
<pin id="471" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_4 "/>
</bind>
</comp>

<comp id="474" class="1005" name="tmp_last_V_2_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

<comp id="479" class="1005" name="Nc_2_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Nc_2 "/>
</bind>
</comp>

<comp id="487" class="1005" name="icmp_ln821_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln821 "/>
</bind>
</comp>

<comp id="493" class="1005" name="icmp_ln824_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="1"/>
<pin id="495" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln824 "/>
</bind>
</comp>

<comp id="498" class="1005" name="select_ln824_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="1"/>
<pin id="500" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln824 "/>
</bind>
</comp>

<comp id="503" class="1005" name="icmp_ln836_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="1"/>
<pin id="505" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln836 "/>
</bind>
</comp>

<comp id="507" class="1005" name="i_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="512" class="1005" name="icmp_ln841_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="1"/>
<pin id="514" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln841 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="199"><net_src comp="20" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="220"><net_src comp="22" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="2" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="224"><net_src comp="6" pin="0"/><net_sink comp="212" pin=4"/></net>

<net id="225"><net_src comp="8" pin="0"/><net_sink comp="212" pin=5"/></net>

<net id="239"><net_src comp="176" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="240"><net_src comp="10" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="241"><net_src comp="12" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="242"><net_src comp="14" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="243"><net_src comp="16" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="244"><net_src comp="18" pin="0"/><net_sink comp="226" pin=5"/></net>

<net id="245"><net_src comp="192" pin="0"/><net_sink comp="226" pin=6"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="256"><net_src comp="246" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="212" pin="6"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="226" pin=6"/></net>

<net id="265"><net_src comp="212" pin="6"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="226" pin=7"/></net>

<net id="270"><net_src comp="212" pin="6"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="226" pin=8"/></net>

<net id="275"><net_src comp="212" pin="6"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="226" pin=9"/></net>

<net id="280"><net_src comp="212" pin="6"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="226" pin=10"/></net>

<net id="286"><net_src comp="277" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="272" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="267" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="262" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="257" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="257" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="24" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="257" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="26" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="28" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="324"><net_src comp="310" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="306" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="32" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="50" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="164" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="332" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="26" pin="0"/><net_sink comp="337" pin=2"/></net>

<net id="346"><net_src comp="28" pin="0"/><net_sink comp="337" pin=3"/></net>

<net id="352"><net_src comp="166" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="337" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="32" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="360"><net_src comp="50" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="361"><net_src comp="347" pin="3"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="168" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="355" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="170" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="372" pin="3"/><net_sink comp="379" pin=2"/></net>

<net id="393"><net_src comp="172" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="379" pin="3"/><net_sink comp="386" pin=2"/></net>

<net id="395"><net_src comp="38" pin="0"/><net_sink comp="386" pin=3"/></net>

<net id="396"><net_src comp="174" pin="0"/><net_sink comp="386" pin=4"/></net>

<net id="397"><net_src comp="386" pin="5"/><net_sink comp="226" pin=6"/></net>

<net id="402"><net_src comp="250" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="407"><net_src comp="250" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="20" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="250" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="414" pin="1"/><net_sink comp="226" pin=7"/></net>

<net id="421"><net_src comp="418" pin="1"/><net_sink comp="226" pin=8"/></net>

<net id="425"><net_src comp="422" pin="1"/><net_sink comp="226" pin=9"/></net>

<net id="429"><net_src comp="426" pin="1"/><net_sink comp="226" pin=10"/></net>

<net id="433"><net_src comp="196" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="439"><net_src comp="200" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="441"><net_src comp="436" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="445"><net_src comp="204" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="451"><net_src comp="208" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="457"><net_src comp="257" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="462"><net_src comp="262" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="226" pin=7"/></net>

<net id="467"><net_src comp="267" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="226" pin=8"/></net>

<net id="472"><net_src comp="272" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="226" pin=9"/></net>

<net id="477"><net_src comp="277" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="226" pin=10"/></net>

<net id="482"><net_src comp="302" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="485"><net_src comp="479" pin="1"/><net_sink comp="379" pin=1"/></net>

<net id="486"><net_src comp="479" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="490"><net_src comp="320" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="496"><net_src comp="326" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="501"><net_src comp="372" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="506"><net_src comp="398" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="403" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="515"><net_src comp="409" pin="2"/><net_sink comp="512" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_data_V | {2 4 }
	Port: out_V_id_V | {2 4 }
	Port: out_V_dest_V | {2 4 }
	Port: out_V_user_V | {2 4 }
	Port: out_V_last_V | {2 4 }
 - Input state : 
	Port: AttentionMatmulQuant : in_V_data_V1 | {1 4 }
	Port: AttentionMatmulQuant : in_V_id_V2 | {1 4 }
	Port: AttentionMatmulQuant : in_V_dest_V3 | {1 4 }
	Port: AttentionMatmulQuant : in_V_user_V4 | {1 4 }
	Port: AttentionMatmulQuant : in_V_last_V5 | {1 4 }
  - Chain level:
	State 1
		Nc_2 : 1
		trunc_ln825 : 1
		tmp_16 : 1
		icmp_ln821 : 2
		icmp_ln824 : 2
		store_ln836 : 1
		store_ln836 : 1
		store_ln836 : 1
		store_ln836 : 1
	State 2
		tmp_1 : 1
		Nc : 2
		select_ln821 : 3
		select_ln824 : 4
		tmp : 5
		p_Result_s : 6
		write_ln833 : 7
	State 3
		icmp_ln836 : 1
		i : 1
		br_ln836 : 2
		icmp_ln841 : 1
		br_ln841 : 2
	State 4
		write_ln846 : 1
		write_ln843 : 1
		store_ln844 : 1
		store_ln844 : 1
		store_ln844 : 1
		store_ln844 : 1
		empty_338 : 1
		empty_339 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |   add_ln827_fu_332  |    0    |    39   |
|          |       i_fu_403      |    0    |    39   |
|----------|---------------------|---------|---------|
|          |  icmp_ln821_fu_320  |    0    |    20   |
|   icmp   |  icmp_ln824_fu_326  |    0    |    9    |
|          |  icmp_ln836_fu_398  |    0    |    20   |
|          |  icmp_ln841_fu_409  |    0    |    20   |
|----------|---------------------|---------|---------|
|  select  | select_ln821_fu_355 |    0    |    32   |
|          | select_ln824_fu_372 |    0    |    32   |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln821_fu_362  |    0    |    2    |
|----------|---------------------|---------|---------|
|    and   |   and_ln824_fu_367  |    0    |    2    |
|----------|---------------------|---------|---------|
|   read   |   grp_read_fu_212   |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  |   grp_write_fu_226  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |      grp_fu_257     |    0    |    0    |
|          |      grp_fu_262     |    0    |    0    |
|extractvalue|      grp_fu_267     |    0    |    0    |
|          |      grp_fu_272     |    0    |    0    |
|          |      grp_fu_277     |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |     Nc_2_fu_302     |    0    |    0    |
|          |  trunc_ln825_fu_306 |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|    tmp_16_fu_310    |    0    |    0    |
|          |     tmp_1_fu_337    |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|      Nc_fu_347      |    0    |    0    |
|          |      tmp_fu_379     |    0    |    0    |
|----------|---------------------|---------|---------|
|  partset |  p_Result_s_fu_386  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   215   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    Nc_2_reg_479    |   32   |
|     i_0_reg_246    |   32   |
|      i_reg_507     |   32   |
| icmp_ln821_reg_487 |    1   |
| icmp_ln824_reg_493 |    1   |
| icmp_ln836_reg_503 |    1   |
| icmp_ln841_reg_512 |    1   |
|select_ln824_reg_498|   32   |
|tmp_data_V_9_reg_454|   512  |
|tmp_dest_V_2_reg_464|    8   |
| tmp_dest_V_reg_436 |    8   |
| tmp_id_V_2_reg_459 |    8   |
|  tmp_id_V_reg_430  |    8   |
|tmp_last_V_2_reg_474|    1   |
| tmp_last_V_reg_448 |    1   |
|tmp_user_V_4_reg_469|   16   |
| tmp_user_V_reg_442 |   16   |
+--------------------+--------+
|        Total       |   710  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_226 |  p6  |   3  |  512 |  1536  ||    15   |
| grp_write_fu_226 |  p7  |   3  |   8  |   24   ||    15   |
| grp_write_fu_226 |  p8  |   3  |   8  |   24   ||    15   |
| grp_write_fu_226 |  p9  |   3  |  16  |   48   ||    15   |
| grp_write_fu_226 |  p10 |   3  |   1  |    3   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1635  || 3.37375 ||    75   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   215  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   75   |
|  Register |    -   |   710  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   710  |   290  |
+-----------+--------+--------+--------+
