From e5f9fa6228c1b0e596b7141d5785987578fb6c67 Mon Sep 17 00:00:00 2001
From: hernan <hrnn.rodriguez@gmail.com>
Date: Wed, 29 Mar 2017 15:09:56 -0300
Subject: [PATCH 1/1] update DTS elan-touch OK HW-BombShell_V2

---
 arch/arm/boot/dts/imx7dea-ucom-kit.dts | 84 ++++++++++++++++++----------------
 arch/arm/configs/imx_v7_defconfig      |  1 +
 2 files changed, 46 insertions(+), 39 deletions(-)

diff --git a/arch/arm/boot/dts/imx7dea-ucom-kit.dts b/arch/arm/boot/dts/imx7dea-ucom-kit.dts
index 235ef89..3f53cdc 100644
--- a/arch/arm/boot/dts/imx7dea-ucom-kit.dts
+++ b/arch/arm/boot/dts/imx7dea-ucom-kit.dts
@@ -181,7 +181,7 @@
 	phy-mode = "rgmii";
 	phy-handle = <&ethphy0>;
 	fsl,magic-packet;
-	status = "okay";
+	status ="disabled"; //"okay";
 
 	mdio {
 		#address-cells = <1>;
@@ -500,19 +500,22 @@
 	status = "okay";
 
 	/* elan-touch ektf2232 */ //Falta habilitar pines de control en iomux... 
-	elan@10 {  //15
+	elan@10 {  //15	
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_epdc_elan_touch>;
 		compatible = "elan,elan-touch";//compatible = "elan,elan-ktf2k";
 		reg = <0x10>; //reg = <0x15>;
-		interrupt-parent = <&gpio1>;  // 2 
-		interrupts = <7 7>;//<10 2>;
+		interrupt-parent = <&gpio7>;  // 2 
+		interrupts = <7 7>;	//<10 2>;
 		gpio_elan_cs = <&gpio1 2 0>;	//<&gpio2 9 0>;  //GPIO1_IO02 -> CE   <&gpio1 2 0>;
 		gpio_elan_rst = <&gpio1 3 0>; 	//<&gpio4 4 0>; //GPIO1_IO03 -> RESET <&gpio1 3 0>; 
 		gpio_intr = <&gpio7 7 0>;	  //ENET1_TD1  -> (INTERRUP MX7D_PAD_ENET1_RGMII_TD1__GPIO7_IO7)
-		status = "okay"; //ENABLE_TOUCH -> GPIO1_IO04
+		status = "okay"; //ENABLE_TOUCH -> GPIO1_IO04 (mosfet) (jumper permanente)
 	};
 
 };
 
+
 &i2c3 {
 	clock-frequency = <100000>;
 	pinctrl-names = "default";
@@ -524,6 +527,7 @@
 		pinctrl-0 = <&pinctrl_tps6518x>;
 		compatible = "ti,tps6518x";
 		reg = <0x68>;
+		status = "okay";
 
 		/*
 		* power sequencing for TPS65180/65181
@@ -543,8 +547,9 @@
 		gpio_pmic_pwrgood = <&gpio2 31 0>;	//<&gpio2 31 0>;
 		gpio_pmic_vcom_ctrl = <&gpio7 0 0>; //<&gpio4 14 0>;
 		gpio_pmic_wakeup = <&gpio7 13 0>; //<&gpio2 23 0>;
-		gpio_pmic_v3p3 = <&gpio7 14 0>;
+		//gpio_pmic_v3p3 = <&gpio7 14 0>;
 		gpio_pmic_intr = <&gpio7 12 0>;
+		gpio_pmic_powerup = <&gpio7 14 0>;
 
 		regulators {
 			DISPLAY_reg: DISPLAY {
@@ -563,7 +568,7 @@
 			V3P3_reg: V3P3 {
 				regulator-name = "V3P3";
 			};
-		};
+		}; 
 	};
 
 };
@@ -578,36 +583,37 @@
 
 &iomuxc {
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_hog_1>;
+	//pinctrl-0 = <&pinctrl_hog_1>;
 
 	imx7d-sdb {
-		pinctrl_hog_1: hoggrp-1 {
-			fsl,pins = <
-				MX7D_PAD_UART3_CTS_B__GPIO4_IO7	0x14
-				MX7D_PAD_ECSPI2_SS0__GPIO4_IO23	 0x80000000  /* bt reg on */
-				MX7D_PAD_GPIO1_IO08__SD1_VSELECT	0x59 /* VSELECT */
-				MX7D_PAD_SD1_CD_B__GPIO5_IO0		0x59 /* CD */
-				MX7D_PAD_SD1_RESET_B__GPIO5_IO2		0x59 /* vmmc */
-				MX7D_PAD_EPDC_SDCE3__GPIO2_IO23         0x59
-				MX7D_PAD_EPDC_DATA14__GPIO2_IO14        0x59  /* CAN_STBY */
-			>;
-		};
-
-//		pinctrl_epdc_elan_touch: epdc_elan_touch_grp {
+//		pinctrl_hog_1: hoggrp-1 {
 //			fsl,pins = <
+//				MX7D_PAD_UART3_CTS_B__GPIO4_IO7	0x14
+//				MX7D_PAD_ECSPI2_SS0__GPIO4_IO23	 0x80000000  /* bt reg on */
+//				MX7D_PAD_GPIO1_IO08__SD1_VSELECT	0x59 /* VSELECT */
+//				MX7D_PAD_SD1_CD_B__GPIO5_IO0		0x59 /* CD */
+//				MX7D_PAD_SD1_RESET_B__GPIO5_IO2		0x59 /* vmmc */
+//				MX7D_PAD_EPDC_SDCE3__GPIO2_IO23         0x59
+//				//MX7D_PAD_EPDC_DATA14__GPIO2_IO14        0x59  /* CAN_STBY */
+//			>;
+//		};
+
+		pinctrl_epdc_elan_touch: epdc_elan_touch_grp {
+			fsl,pins = <
+				MX7D_PAD_ENET1_RGMII_TD1__GPIO7_IO7	0x80000000	
 //				MX7D_PAD_SAI1_RX_DATA__GPIO6_IO12 0x59
 //				MX7D_PAD_SAI1_TX_DATA__GPIO6_IO15 0x1b
 //				MX7D_PAD_SAI1_TX_BCLK__GPIO6_IO13 0x80000000
-//			>;
-//		};
+			>;
+		};
 
 		pinctrl_tps6518x: tps6518xgrp-1 {
 			fsl,pins = <
-				MX7D_PAD_ENET1_RX_CLK__GPIO7_IO13		0x80000000 //MX7D_PAD_ENET1_RX_CLK__EPDC_PWR_WAKE MX7D_PAD_EPDC_SDCE3__GPIO2_IO23		0x80000000  /* wakeup */
-				MX7D_PAD_ENET1_RGMII_RD0__GPIO7_IO0		0x80000000 //MX7D_PAD_ENET1_RGMII_RD0__EPDC_VCOM0  MX7D_PAD_I2C4_SCL__GPIO4_IO14		0x80000000  /* vcom_ctrl */ MX7D_PAD_ENET1_RGMII_RD0__GPIO7_IO0
-				MX7D_PAD_ENET1_TX_CLK__GPIO7_IO12		0x80000000 //MX7D_PAD_ENET1_TX_CLK__EPDC_PWR_IRQ // MX7D_PAD_EPDC_SDCE2__GPIO2_IO22		0x80000000  /* pwr int */
-				MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31		0x80000000  ///* pwrgood */ Ok Idem
-				MX7D_PAD_ENET1_CRS__GPIO7_IO14		0x80000000 //MX7D_PAD_ENET1_CRS__EPDC_PWR_CTRL0		//MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30	0x80000000  /* v3p3 */
+				MX7D_PAD_ENET1_RX_CLK__EPDC_PWR_WAKE	0x80000000 //MX7D_PAD_ENET1_RX_CLK__GPIO7_IO13 -- MX7D_PAD_EPDC_SDCE3__GPIO2_IO23		0x80000000  /* wakeup */
+				MX7D_PAD_ENET1_RGMII_RD0__EPDC_VCOM0	0x80000000 //MX7D_PAD_ENET1_RGMII_RD0__GPIO7_IO0 --MX7D_PAD_I2C4_SCL__GPIO4_IO14		0x80000000  /* vcom_ctrl */ MX7D_PAD_ENET1_RGMII_RD0__GPIO7_IO0
+				MX7D_PAD_ENET1_TX_CLK__EPDC_PWR_IRQ		0x80000000 //MX7D_PAD_ENET1_TX_CLK__GPIO7_IO12 // MX7D_PAD_EPDC_SDCE2__GPIO2_IO22		0x80000000  /* pwr int */
+				MX7D_PAD_EPDC_PWR_STAT__EPDC_PWR_STAT	0x80000000  ///* pwrgood */ Ok Idem MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31
+				MX7D_PAD_ENET1_CRS__EPDC_PWR_CTRL0		0x80000000 //MX7D_PAD_ENET1_CRS__GPIO7_IO14		//MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30	0x80000000  /* v3p3 */
 			>;
 		};
 
@@ -671,7 +677,7 @@
 				MX7D_PAD_GPIO1_IO11__ENET1_MDC		0x3
 				MX7D_PAD_ENET1_RGMII_TXC__ENET1_RGMII_TXC	0x1
 				MX7D_PAD_ENET1_RGMII_TD0__ENET1_RGMII_TD0	0x1
-				MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1	0x1
+				//MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1	0x1
 				MX7D_PAD_ENET1_RGMII_TD2__ENET1_RGMII_TD2	0x1
 				MX7D_PAD_ENET1_RGMII_TD3__ENET1_RGMII_TD3	0x1
 				MX7D_PAD_ENET1_RGMII_TX_CTL__ENET1_RGMII_TX_CTL	0x1
@@ -958,16 +964,16 @@
 
 &iomuxc_lpsr {
 	pinctrl-names = "default";
-	pinctrl-0 = <&pinctrl_hog_2>;
+//	pinctrl-0 = <&pinctrl_hog_2>;
 
 	imx7d-sdb {
-		pinctrl_hog_2: hoggrp-2 {
-			fsl,pins = <
-				MX7D_PAD_GPIO1_IO05__GPIO1_IO5	0x14
-				MX7D_PAD_EPDC_DATA14__GPIO2_IO14 0x59  /* CAN_STBY */
-				MX7D_PAD_GPIO1_IO00__WDOD1_WDOG_B 0x74
-			>;
-		};
+//		pinctrl_hog_2: hoggrp-2 {
+//			fsl,pins = <
+//				MX7D_PAD_GPIO1_IO05__GPIO1_IO5	0x14
+//				MX7D_PAD_EPDC_DATA14__GPIO2_IO14 0x59  /* CAN_STBY */
+//				MX7D_PAD_GPIO1_IO00__WDOD1_WDOG_B 0x74
+//			>;
+//		};
 
 		pinctrl_pwm1: pwm1grp {
 			fsl,pins = <
@@ -1036,13 +1042,13 @@
 &pwm1 {
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_pwm1>;
-	status = "okay";
+	status = "disabled"; //status = "okay";
 };
 
 &pwm3 {
         pinctrl-names = "default";
         pinctrl-0 = <&pinctrl_pwm3>;
-        status = "okay";
+        status = "disabled";//status = "okay";
 };
 
 
diff --git a/arch/arm/configs/imx_v7_defconfig b/arch/arm/configs/imx_v7_defconfig
index 3111a87..6419f87 100644
--- a/arch/arm/configs/imx_v7_defconfig
+++ b/arch/arm/configs/imx_v7_defconfig
@@ -165,6 +165,7 @@ CONFIG_TOUCHSCREEN_IMX6UL_TSC=y
 CONFIG_TOUCHSCREEN_MC13783=y
 CONFIG_TOUCHSCREEN_TSC2007=y
 CONFIG_TOUCHSCREEN_STMPE=y
+CONFIG_TOUCHSCREEN_KTF2K=y
 CONFIG_INPUT_MISC=y
 CONFIG_INPUT_MMA8450=y
 CONFIG_INPUT_MPL3115=y
-- 
2.1.4

