$date
	Sun Oct 23 00:19:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#695935
b1101 !
1"
#695938
b1101 &
b1101 %
1$
#695939
0"
#695942
b101000 &
b101000 %
#695946
b10100 &
b10100 %
#695950
b1010 &
b1010 %
#695954
b101 &
b101 %
#695958
b10000 &
b10000 %
#695962
b1000 &
b1000 %
#695966
b100 &
b100 %
#695970
b10 &
b10 %
#695974
b1 &
1#
b1 %
#695978
b0 &
b0 %
0#
0$
#1768710
b111 &
b111 %
1$
b111 !
1"
#1768711
0"
#1768714
b10110 &
b10110 %
#1768718
b1011 &
b1011 %
#1768722
b100010 &
b100010 %
#1768726
b10001 &
b10001 %
#1768730
b110100 &
b110100 %
#1768734
b11010 &
b11010 %
#1768738
b1101 &
b1101 %
#1768742
b101000 &
b101000 %
#1768746
b10100 &
b10100 %
#1768750
b1010 &
b1010 %
#1768754
b101 &
b101 %
#1768758
b10000 &
b10000 %
#1768762
b1000 &
b1000 %
#1768766
b100 &
b100 %
#1768770
b10 &
b10 %
#1768774
b1 &
1#
b1 %
#1768778
b0 &
b0 %
0#
0$
#2681168
b10100 !
1"
#2681170
b10100 &
b10100 %
1$
#2681171
0"
#2681174
b1010 &
b1010 %
#2681178
b101 &
b101 %
#2681182
b10000 &
b10000 %
#2681186
b1000 &
b1000 %
#2681190
b100 &
b100 %
#2681194
b10 &
b10 %
#2681198
b1 &
1#
b1 %
#2681202
b0 &
b0 %
0#
0$
#4500012
