{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654208998998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition " "Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654208999000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 00:29:43 2022 " "Processing started: Fri Jun 03 00:29:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654208999000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654208999000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MOD_COMP -c MOD_COMP " "Command: quartus_sta MOD_COMP -c MOD_COMP" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654208999000 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1654208999155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1654208999825 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654208999825 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654208999906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654208999906 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "34 " "TimeQuest Timing Analyzer is analyzing 34 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209000514 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MOD_COMP.sdc " "Synopsys Design Constraints File file not found: 'MOD_COMP.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209000686 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209000687 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK2_50 CLOCK2_50 " "create_clock -period 37.037 -waveform \{0.000 18.518\} -name CLOCK2_50 CLOCK2_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1654209000703 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1654209000703 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1654209000703 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 48 -duty_cycle 50.00 -name \{pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 48 -duty_cycle 50.00 -name \{pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1654209000703 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\} \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\} " "create_generated_clock -source \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|inclk\[0\]\} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\} \{my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1654209000703 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209000703 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209000703 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc " "create_clock -period 1.000 -name DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654209000706 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209000706 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209000724 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209000724 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1654209000726 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1654209000776 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1654209000937 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209000937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.387 " "Worst-case setup slack is -7.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209000952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209000952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.387           -1945.465 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.387           -1945.465 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209000952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.627            -179.780 DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc  " "   -5.627            -179.780 DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209000952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.060             -99.764 CLOCK_50  " "   -4.060             -99.764 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209000952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.221              -2.221 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]  " "   -2.221              -2.221 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209000952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.555               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.555               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209000952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209000952 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.169 " "Worst-case hold slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209000983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209000983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc  " "    0.169               0.000 DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209000983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 CLOCK_50  " "    0.350               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209000983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.385               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209000983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.403               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209000983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]  " "    0.571               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209000983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209000983 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209000999 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209001013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.425 " "Worst-case minimum pulse width slack is 0.425" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209001032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209001032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425               0.000 DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc  " "    0.425               0.000 DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209001032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.824               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.824               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209001032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.630               0.000 CLOCK_50  " "    9.630               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209001032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.411               0.000 CLOCK2_50  " "   18.411               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209001032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.703               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.703               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209001032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.706               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]  " "   40.706               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209001032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209001032 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654209001439 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209001439 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1654209001457 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209001494 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209001990 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209002198 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1654209002262 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209002262 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.570 " "Worst-case setup slack is -6.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.570           -1716.390 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -6.570           -1716.390 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.404            -172.098 DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc  " "   -5.404            -172.098 DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.962             -97.742 CLOCK_50  " "   -3.962             -97.742 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.997              -1.997 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]  " "   -1.997              -1.997 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002280 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.848               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   35.848               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002280 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209002280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc  " "    0.294               0.000 DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.339               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLOCK_50  " "    0.354               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.354               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.508               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]  " "    0.508               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209002309 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209002327 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209002344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.457 " "Worst-case minimum pulse width slack is 0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc  " "    0.457               0.000 DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.846               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.846               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.650               0.000 CLOCK_50  " "    9.650               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.408               0.000 CLOCK2_50  " "   18.408               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.704               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.704               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.708               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]  " "   40.708               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209002371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209002371 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654209002943 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209002943 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1654209002963 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209003485 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1654209003499 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209003499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.416 " "Worst-case setup slack is -3.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.416            -991.133 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.416            -991.133 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.893             -92.559 DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc  " "   -2.893             -92.559 DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.173             -52.069 CLOCK_50  " "   -2.173             -52.069 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.213              -1.213 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]  " "   -1.213              -1.213 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.636               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   37.636               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209003518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.236 " "Worst-case hold slack is -0.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.236              -1.715 DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc  " "   -0.236              -1.715 DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 CLOCK_50  " "    0.144               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]  " "    0.153               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.173               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003557 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.181               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003557 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209003557 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209003578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209003603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.375 " "Worst-case minimum pulse width slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc  " "    0.375               0.000 DP_COMPLETMOD:U1\|SEC_FILTER:CIC_comp\|CONTROL:CONTROL0\|ce_Acc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.961               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.961               0.000 pll_inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.373               0.000 CLOCK_50  " "    9.373               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.094               0.000 CLOCK2_50  " "   18.094               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.774               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.774               0.000 pll_inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   40.777               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\]  " "   40.777               0.000 my_clock_gen\|DE_Clock_Generator_Audio\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654209003629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209003629 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1654209003984 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209003984 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209004713 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209004714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "863 " "Peak virtual memory: 863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654209005136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 00:30:05 2022 " "Processing ended: Fri Jun 03 00:30:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654209005136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654209005136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654209005136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1654209005136 ""}
