{
    "Citedpaper": [
        {
            "ArticleName": "Ning Jia , Chun Yang , Yu He , Xu Cheng, SPTU: Improving Dynamic Binary Translation through Software Prediction with Target Updating, Proceedings of International Conference on Systems and Storage, June 30-July 02, 2014, Haifa, Israel", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2611368"
        }, 
        {
            "ArticleName": "Wenwen Wang , Stephen McCamant , Antonia Zhai , Pen-Chung Yew, Enhancing Cross-ISA DBT Through Automatically Learned Translation Rules, Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems, March 24-28, 2018, Williamsburg, VA, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3177160"
        }
    ], 
    "Bibilometrics": {
        "Downloads_12Months": 0, 
        "Downloads_6Weeks": 0, 
        "Downloads_cumulative": 0, 
        "CitationCount": 2
    }, 
    "Title": "ISAMAP: instruction mapping driven by dynamic binary translation", 
    "Abstract": "Dynamic Binary Translation (DBT) techniques have been largely used in the migration of legacy code and in the transparent execution of programs across different architectures. They have also been used in dynamic optimizing compilers, to collect runtime information so as to improve code quality. In many cases, DBT translation mechanism misses important low-level mapping opportunities available at the source/target ISAs. Hot code performance has been shown to be central to the overall program performance, as different instruction mappings can account for high performance gains. Hence, DBT techniques that provide efficient instruction mapping at the ISA level has the potential to considerably improve performance. This paper proposes ISAMAP, a flexible instruction mapping driven by dynamic binary translation. Its mapping mechanism, provides a fast translation between ISAs, under an easy-to-use description. At its current state, ISAMAP is capable of translating 32-bit PowerPC code to 32-bit x86 and to perform local optimizations on the resulting x86 code. Our experimental results show that ISAMAP is capable of executing PowerPC code on an x86 host faster than the processor emulator QEMU, achieving speedups of up to 3.16x for SPEC CPU2000 programs.", 
    "Published": 2010, 
    "References": [
        {
            "ArticleName": "Tipp Moseley , Alex Shye , Vijay Janapa Reddi , Dirk Grunwald , Ramesh Peri, Shadow Profiling: Hiding Instrumentation Costs with Parallelism, Proceedings of the International Symposium on Code Generation and Optimization, p.198-208, March 11-14, 2007", 
            "DOIhref": "https://dx.doi.org/10.1109/CGO.2007.35", 
            "DOIname": "10.1109/CGO.2007.35", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1252541"
        }, 
        {
            "ArticleName": "Steven Wallace , Kim Hazelwood, SuperPin: Parallelizing Dynamic Instrumentation for Real-Time Performance, Proceedings of the International Symposium on Code Generation and Optimization, p.209-220, March 11-14, 2007", 
            "DOIhref": "https://dx.doi.org/10.1109/CGO.2007.37", 
            "DOIname": "10.1109/CGO.2007.37", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1252542"
        }, 
        {
            "ArticleName": "Cindy Zheng , Carol Thompson, PA-RISC to IA-64: Transparent Execution, No Recompilation, Computer, v.33 n.3, p.47-52, March 2000", 
            "DOIhref": "https://dx.doi.org/10.1109/2.825695", 
            "DOIname": "10.1109/2.825695", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=621432"
        }, 
        {
            "ArticleName": "Anton Chernoff , Ray Hookway, DIGITAL FX!32 running 32-bit \u00d786 applications on alpha NT, Proceedings of the USENIX Windows NT Workshop on The USENIX Windows NT Workshop 1997, p.2-2, August 11-13, 1997, Seattle, Washington", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1267660"
        }, 
        {
            "ArticleName": "Leonid Baraz , Tevi Devor , Orna Etzion , Shalom Goldenberg , Alex Skaletsky , Yun Wang , Yigel Zemach, IA-32 Execution Layer: a two-phase dynamic translator designed to support IA-32 applications on Itanium\u00ae-based systems, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.191, December 03-05, 2003", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=956550"
        }, 
        {
            "ArticleName": "Vasanth Bala , Evelyn Duesterwald , Sanjeev Banerjia, Dynamo: a transparent dynamic optimization system, Proceedings of the ACM SIGPLAN 2000 conference on Programming language design and implementation, p.1-12, June 18-21, 2000, Vancouver, British Columbia, Canada", 
            "DOIhref": "http://doi.acm.org/10.1145/349299.349303", 
            "DOIname": "10.1145/349299.349303", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=349303"
        }, 
        {
            "ArticleName": "Ung, D., Cifuentes, C.: Optimising hot paths in a dynamic binary translator. In: Workshop on Binary Translation (October 2000)"
        }, 
        {
            "ArticleName": "Lu, J., Chen, H., Yew, P.C., Hsu, W.C.: Design and implementation of a lightweight dynamic optimization system. The Journal of Instruction-Level Parallelism 6 (2004)"
        }, 
        {
            "ArticleName": "P. J., G. J.: Fast dynamic binary translation the yirr-ma framework. In: Proceedings of the 2002 Workshop on Binary Translation (2002)"
        }, 
        {
            "ArticleName": "Kemal Ebcio\u011flu , Erik R. Altman, DAISY: dynamic compilation for 100% architectural compatibility, Proceedings of the 24th annual international symposium on Computer architecture, p.26-37, June 01-04, 1997, Denver, Colorado, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/264107.264126", 
            "DOIname": "10.1145/264107.264126", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=264126"
        }, 
        {
            "ArticleName": "Fabrice Bellard, QEMU, a fast and portable dynamic translator, Proceedings of the annual conference on USENIX Annual Technical Conference, p.41-41, April 10-15, 2005, Anaheim, CA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1247401"
        }, 
        {
            "ArticleName": "Alfred V. Aho , Mahadevan Ganapathi , Steven W. K. Tjiang, Code generation using tree matching and dynamic programming, ACM Transactions on Programming Languages and Systems (TOPLAS), v.11 n.4, p.491-516, Oct. 1989", 
            "DOIhref": "http://doi.acm.org/10.1145/69558.75700", 
            "DOIname": "10.1145/69558.75700", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=75700"
        }, 
        {
            "ArticleName": "Christopher W. Fraser , David R. Hanson , Todd A. Proebsting, Engineering a simple, efficient code-generator generator, ACM Letters on Programming Languages and Systems (LOPLAS), v.1 n.3, p.213-226, Sept. 1992", 
            "DOIhref": "http://doi.acm.org/10.1145/151640.151642", 
            "DOIname": "10.1145/151640.151642", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=151642"
        }, 
        {
            "ArticleName": "Rodolfo Azevedo , Sandro Rigo , Marcus Bartholomeu , Guido Araujo , Cristiano Araujo , Edna Barros, The ArchC architecture description language and tools, International Journal of Parallel Programming, v.33 n.5, p.453-484, October 2005", 
            "DOIhref": "https://dx.doi.org/10.1007/s10766-005-7301-0", 
            "DOIname": "10.1007/s10766-005-7301-0", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1146115"
        }, 
        {
            "ArticleName": "Alexandro Baldassin , Paulo Cesar Centoducatte , Sandro Rigo, Extending the ArchC Language for Automatic Generation of Assemblers, Proceedings of the 17th International Symposium on Computer Architecture on High Performance Computing, p.60-68, October 24-27, 2005", 
            "DOIhref": "https://dx.doi.org/10.1109/CAHPC.2005.25", 
            "DOIname": "10.1109/CAHPC.2005.25", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1112511"
        }, 
        {
            "ArticleName": "Linux Standard Base Specification for the PPC32 Architecture 1.3. Technical report, Free Standards Group, http://refspecs.freestandards.org/LSB_1.3.0/ PPC32/spec.html (last accessed February 18, 2010)"
        }, 
        {
            "ArticleName": "Kim Hazelwood , Michael D. Smith, Managing bounded code caches in dynamic binary optimization systems, ACM Transactions on Architecture and Code Optimization (TACO), v.3 n.3, p.263-294, September 2006", 
            "DOIhref": "http://doi.acm.org/10.1145/1162690.1162692", 
            "DOIname": "10.1145/1162690.1162692", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1162692"
        }, 
        {
            "ArticleName": "Vijay Janapa Reddi , Dan Connors , Robert Cohn , Michael D. Smith, Persistent Code Caching: Exploiting Code Reuse Across Executions and Applications, Proceedings of the International Symposium on Code Generation and Optimization, p.74-88, March 11-14, 2007", 
            "DOIhref": "https://dx.doi.org/10.1109/CGO.2007.29", 
            "DOIname": "10.1109/CGO.2007.29", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1252532"
        }, 
        {
            "ArticleName": "Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/1065010.1065034", 
            "DOIname": "10.1145/1065010.1065034", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1065034"
        }, 
        {
            "ArticleName": "Tipp Moseley , Daniel A. Connors , Dirk Grunwald , Ramesh Peri, Identifying potential parallelism via loop-centric profiling, Proceedings of the 4th international conference on Computing frontiers, May 07-09, 2007, Ischia, Italy", 
            "DOIhref": "http://doi.acm.org/10.1145/1242531.1242554", 
            "DOIname": "10.1145/1242531.1242554", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1242554"
        }, 
        {
            "ArticleName": "Kim Hazelwood , Robert Cohn, A Cross-Architectural Interface for Code Cache Manipulation, Proceedings of the International Symposium on Code Generation and Optimization, p.17-27, March 26-29, 2006", 
            "DOIhref": "https://dx.doi.org/10.1109/CGO.2006.3", 
            "DOIname": "10.1109/CGO.2006.3", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1122388"
        }, 
        {
            "ArticleName": "James C. Dehnert , Brian K. Grant , John P. Banning , Richard Johnson , Thomas Kistler , Alexander Klaiber , Jim Mattson, The Transmeta Code Morphing\u2122 Software: using speculation, recovery, and adaptive retranslation to address real-life challenges, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, March 23-26, 2003, San Francisco, California", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=776263"
        }, 
        {
            "ArticleName": "Jianhui Li , Qi Zhang , Shu Xu , Bo Huang, Optimizing Dynamic Binary Translation for SIMD Instructions, Proceedings of the International Symposium on Code Generation and Optimization, p.269-280, March 26-29, 2006", 
            "DOIhref": "https://dx.doi.org/10.1109/CGO.2006.27", 
            "DOIname": "10.1109/CGO.2006.27", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1122411"
        }, 
        {
            "ArticleName": "Efe Yardimci , Michael Franz, Dynamic parallelization and mapping of binary executables on hierarchical platforms, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy", 
            "DOIhref": "http://doi.acm.org/10.1145/1128022.1128040", 
            "DOIname": "10.1145/1128022.1128040", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1128040"
        }, 
        {
            "ArticleName": "Jisheng Zhao, C. K., Rogers, I.: Lazy Interprocedural Analysis for Dynamic Loop Parallelization. In: Workshop on New Horizons in Compilers, Bangalore, India (December 2006)"
        }, 
        {
            "ArticleName": "Cheng Wang , Youfeng Wu , Edson Borin , Shiliang Hu , Wei Liu , Dave Sager , Tin-fook Ngai , Jesse Fang, Dynamic parallelization of single-threaded binary programs using speculative slicing, Proceedings of the 23rd international conference on Supercomputing, June 08-12, 2009, Yorktown Heights, NY, USA", 
            "DOIhref": "http://doi.acm.org/10.1145/1542275.1542302", 
            "DOIname": "10.1145/1542275.1542302", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1542302"
        }
    ], 
    "Authors": [
        {
            "Affiliation": "Institute of Computing, UNICAMP, Brazil", 
            "Name": "Maxwell Souza"
        }, 
        {
            "Affiliation": "Institute of Computing, UNICAMP, Brazil", 
            "Name": "Daniel Nic$#225;cio"
        }, 
        {
            "Affiliation": "Institute of Computing, UNICAMP, Brazil", 
            "Name": "Guido Ara\u00fajo"
        }
    ], 
    "Link": "https://dl.acm.org/citation.cfm?id=2185883&preflayout=flat"
}