INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 03:32:55 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 buffer33/dataReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.775ns period=5.550ns})
  Destination:            buffer33/dataReg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.775ns period=5.550ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.550ns  (clk rise@5.550ns - clk rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 1.133ns (22.267%)  route 3.955ns (77.733%))
  Logic Levels:           14  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.033 - 5.550 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2416, unset)         0.508     0.508    buffer33/clk
    SLICE_X17Y194        FDRE                                         r  buffer33/dataReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y194        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer33/dataReg_reg[3]/Q
                         net (fo=9, routed)           0.381     1.105    buffer33/control/Memory_reg[0][7][3]
    SLICE_X17Y195        LUT3 (Prop_lut3_I0_O)        0.043     1.148 r  buffer33/control/dataReg[3]_i_1__5/O
                         net (fo=17, routed)          0.418     1.566    buffer33/control/buffer33_outs[1]
    SLICE_X17Y194        LUT6 (Prop_lut6_I1_O)        0.043     1.609 r  buffer33/control/Memory[0][8]_i_4__0/O
                         net (fo=3, routed)           0.228     1.837    buffer33/control/Memory[0][8]_i_4__0_n_0
    SLICE_X17Y194        LUT6 (Prop_lut6_I2_O)        0.043     1.880 f  buffer33/control/Memory[0][7]_i_1__15/O
                         net (fo=8, routed)           0.297     2.177    buffer33/control/outs_reg[7][7]
    SLICE_X15Y194        LUT2 (Prop_lut2_I1_O)        0.043     2.220 r  buffer33/control/fullReg_i_12__1/O
                         net (fo=1, routed)           0.000     2.220    cmpi0/S[3]
    SLICE_X15Y194        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     2.407 r  cmpi0/fullReg_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.407    cmpi0/fullReg_reg_i_6_n_0
    SLICE_X15Y195        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     2.534 f  cmpi0/fullReg_reg_i_2/CO[0]
                         net (fo=92, routed)          0.359     2.893    fork22/generateBlocks[1].regblock/result[0]
    SLICE_X6Y195         LUT5 (Prop_lut5_I3_O)        0.130     3.023 r  fork22/generateBlocks[1].regblock/outputValid_i_3__8/O
                         net (fo=2, routed)           0.180     3.203    buffer213/fifo/fullReg_i_3__20_1
    SLICE_X3Y195         LUT6 (Prop_lut6_I5_O)        0.043     3.246 r  buffer213/fifo/transmitValue_i_3__57/O
                         net (fo=2, routed)           0.282     3.528    fork51/control/generateBlocks[22].regblock/transmitValue_reg_2
    SLICE_X6Y195         LUT4 (Prop_lut4_I1_O)        0.043     3.571 r  fork51/control/generateBlocks[22].regblock/transmitValue_i_2__30/O
                         net (fo=2, routed)           0.657     4.228    fork51/control/generateBlocks[15].regblock/transmitValue_i_2__25_1
    SLICE_X17Y195        LUT5 (Prop_lut5_I3_O)        0.043     4.271 r  fork51/control/generateBlocks[15].regblock/transmitValue_i_7__0/O
                         net (fo=2, routed)           0.214     4.485    fork51/control/generateBlocks[15].regblock/transmitValue_reg_1
    SLICE_X17Y195        LUT6 (Prop_lut6_I0_O)        0.043     4.528 r  fork51/control/generateBlocks[15].regblock/fullReg_i_8/O
                         net (fo=3, routed)           0.260     4.788    fork51/control/generateBlocks[2].regblock/transmitValue_reg_5
    SLICE_X17Y193        LUT6 (Prop_lut6_I2_O)        0.043     4.831 f  fork51/control/generateBlocks[2].regblock/transmitValue_i_2__91/O
                         net (fo=7, routed)           0.319     5.150    fork14/control/generateBlocks[3].regblock/dataReg_reg[0]
    SLICE_X18Y194        LUT6 (Prop_lut6_I2_O)        0.043     5.193 f  fork14/control/generateBlocks[3].regblock/dataReg[7]_i_2/O
                         net (fo=1, routed)           0.095     5.289    buffer33/control/dataReg_reg[0]_1
    SLICE_X18Y194        LUT3 (Prop_lut3_I2_O)        0.043     5.332 r  buffer33/control/dataReg[7]_i_1__0/O
                         net (fo=8, routed)           0.265     5.596    buffer33/regEnable
    SLICE_X17Y194        FDRE                                         r  buffer33/dataReg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.550     5.550 r  
                                                      0.000     5.550 r  clk (IN)
                         net (fo=2416, unset)         0.483     6.033    buffer33/clk
    SLICE_X17Y194        FDRE                                         r  buffer33/dataReg_reg[2]/C
                         clock pessimism              0.000     6.033    
                         clock uncertainty           -0.035     5.997    
    SLICE_X17Y194        FDRE (Setup_fdre_C_CE)      -0.194     5.803    buffer33/dataReg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.803    
                         arrival time                          -5.596    
  -------------------------------------------------------------------
                         slack                                  0.207    




