--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml idea_com.twx idea_com.ncd -o idea_com.twr idea_com.pcf -ucf
idea_hw.ucf

Design file:              idea_com.ncd
Physical constraint file: idea_com.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2607 paths analyzed, 112 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.534ns.
--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_16 (SLICE_X42Y76.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_5 (FF)
  Destination:          clk_div_1/counter_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.530ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.001 - 0.005)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_5 to clk_div_1/counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y70.YQ      Tcko                  0.652   clk_div_1/counter<4>
                                                       clk_div_1/counter_5
    SLICE_X45Y72.F1      net (fanout=3)        0.863   clk_div_1/counter<5>
    SLICE_X45Y72.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
                                                       clk_div_1/counter<5>_rt.1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X45Y73.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X45Y74.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X45Y74.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X45Y75.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X45Y75.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X45Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X45Y76.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X43Y77.G2      net (fanout=2)        0.658   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X43Y77.Y       Tilo                  0.704   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X42Y76.SR      net (fanout=16)       1.109   clk_div_1/counter_and0000
    SLICE_X42Y76.CLK     Tsrck                 0.910   clk_div_1/counter<16>
                                                       clk_div_1/counter_16
    -------------------------------------------------  ---------------------------
    Total                                      6.530ns (3.900ns logic, 2.630ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_29 (FF)
  Destination:          clk_div_1/counter_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.509ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.026 - 0.034)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_29 to clk_div_1/counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y82.YQ      Tcko                  0.652   clk_div_1/counter<28>
                                                       clk_div_1/counter_29
    SLICE_X43Y76.F1      net (fanout=3)        1.399   clk_div_1/counter<29>
    SLICE_X43Y76.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<10>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X43Y77.G4      net (fanout=2)        0.573   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X43Y77.Y       Tilo                  0.704   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X42Y76.SR      net (fanout=16)       1.109   clk_div_1/counter_and0000
    SLICE_X42Y76.CLK     Tsrck                 0.910   clk_div_1/counter<16>
                                                       clk_div_1/counter_16
    -------------------------------------------------  ---------------------------
    Total                                      6.509ns (3.428ns logic, 3.081ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_1 (FF)
  Destination:          clk_div_1/counter_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.476ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_1 to clk_div_1/counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y68.YQ      Tcko                  0.652   clk_div_1/counter<0>
                                                       clk_div_1/counter_1
    SLICE_X45Y71.F4      net (fanout=3)        0.691   clk_div_1/counter<1>
    SLICE_X45Y71.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
                                                       clk_div_1/counter<1>_rt.1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<0>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X45Y72.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X45Y72.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X45Y73.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X45Y74.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X45Y74.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X45Y75.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X45Y75.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X45Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X45Y76.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X43Y77.G2      net (fanout=2)        0.658   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X43Y77.Y       Tilo                  0.704   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X42Y76.SR      net (fanout=16)       1.109   clk_div_1/counter_and0000
    SLICE_X42Y76.CLK     Tsrck                 0.910   clk_div_1/counter<16>
                                                       clk_div_1/counter_16
    -------------------------------------------------  ---------------------------
    Total                                      6.476ns (4.018ns logic, 2.458ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_17 (SLICE_X42Y76.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_5 (FF)
  Destination:          clk_div_1/counter_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.530ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.001 - 0.005)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_5 to clk_div_1/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y70.YQ      Tcko                  0.652   clk_div_1/counter<4>
                                                       clk_div_1/counter_5
    SLICE_X45Y72.F1      net (fanout=3)        0.863   clk_div_1/counter<5>
    SLICE_X45Y72.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
                                                       clk_div_1/counter<5>_rt.1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X45Y73.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X45Y74.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X45Y74.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X45Y75.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X45Y75.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X45Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X45Y76.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X43Y77.G2      net (fanout=2)        0.658   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X43Y77.Y       Tilo                  0.704   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X42Y76.SR      net (fanout=16)       1.109   clk_div_1/counter_and0000
    SLICE_X42Y76.CLK     Tsrck                 0.910   clk_div_1/counter<16>
                                                       clk_div_1/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      6.530ns (3.900ns logic, 2.630ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_29 (FF)
  Destination:          clk_div_1/counter_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.509ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.026 - 0.034)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_29 to clk_div_1/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y82.YQ      Tcko                  0.652   clk_div_1/counter<28>
                                                       clk_div_1/counter_29
    SLICE_X43Y76.F1      net (fanout=3)        1.399   clk_div_1/counter<29>
    SLICE_X43Y76.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<10>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X43Y77.G4      net (fanout=2)        0.573   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X43Y77.Y       Tilo                  0.704   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X42Y76.SR      net (fanout=16)       1.109   clk_div_1/counter_and0000
    SLICE_X42Y76.CLK     Tsrck                 0.910   clk_div_1/counter<16>
                                                       clk_div_1/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      6.509ns (3.428ns logic, 3.081ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_1 (FF)
  Destination:          clk_div_1/counter_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.476ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_1 to clk_div_1/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y68.YQ      Tcko                  0.652   clk_div_1/counter<0>
                                                       clk_div_1/counter_1
    SLICE_X45Y71.F4      net (fanout=3)        0.691   clk_div_1/counter<1>
    SLICE_X45Y71.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
                                                       clk_div_1/counter<1>_rt.1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<0>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X45Y72.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X45Y72.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X45Y73.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X45Y74.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X45Y74.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X45Y75.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X45Y75.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X45Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X45Y76.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X43Y77.G2      net (fanout=2)        0.658   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X43Y77.Y       Tilo                  0.704   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X42Y76.SR      net (fanout=16)       1.109   clk_div_1/counter_and0000
    SLICE_X42Y76.CLK     Tsrck                 0.910   clk_div_1/counter<16>
                                                       clk_div_1/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      6.476ns (4.018ns logic, 2.458ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_18 (SLICE_X42Y77.SR), 63 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_5 (FF)
  Destination:          clk_div_1/counter_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.530ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.001 - 0.005)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_5 to clk_div_1/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y70.YQ      Tcko                  0.652   clk_div_1/counter<4>
                                                       clk_div_1/counter_5
    SLICE_X45Y72.F1      net (fanout=3)        0.863   clk_div_1/counter<5>
    SLICE_X45Y72.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
                                                       clk_div_1/counter<5>_rt.1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X45Y73.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X45Y74.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X45Y74.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X45Y75.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X45Y75.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X45Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X45Y76.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X43Y77.G2      net (fanout=2)        0.658   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X43Y77.Y       Tilo                  0.704   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X42Y77.SR      net (fanout=16)       1.109   clk_div_1/counter_and0000
    SLICE_X42Y77.CLK     Tsrck                 0.910   clk_div_1/counter<18>
                                                       clk_div_1/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      6.530ns (3.900ns logic, 2.630ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.483ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_29 (FF)
  Destination:          clk_div_1/counter_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.509ns (Levels of Logic = 2)
  Clock Path Skew:      -0.008ns (0.026 - 0.034)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_29 to clk_div_1/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y82.YQ      Tcko                  0.652   clk_div_1/counter<28>
                                                       clk_div_1/counter_29
    SLICE_X43Y76.F1      net (fanout=3)        1.399   clk_div_1/counter<29>
    SLICE_X43Y76.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_lut<10>1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>_0
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>_0
    SLICE_X43Y77.G4      net (fanout=2)        0.573   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>1
    SLICE_X43Y77.Y       Tilo                  0.704   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X42Y77.SR      net (fanout=16)       1.109   clk_div_1/counter_and0000
    SLICE_X42Y77.CLK     Tsrck                 0.910   clk_div_1/counter<18>
                                                       clk_div_1/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      6.509ns (3.428ns logic, 3.081ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_div_1/counter_1 (FF)
  Destination:          clk_div_1/counter_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.476ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk_div_1/counter_1 to clk_div_1/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y68.YQ      Tcko                  0.652   clk_div_1/counter<0>
                                                       clk_div_1/counter_1
    SLICE_X45Y71.F4      net (fanout=3)        0.691   clk_div_1/counter<1>
    SLICE_X45Y71.COUT    Topcyf                1.162   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
                                                       clk_div_1/counter<1>_rt.1
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<0>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X45Y72.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<1>
    SLICE_X45Y72.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<2>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X45Y73.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<3>
    SLICE_X45Y73.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<4>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X45Y74.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<5>
    SLICE_X45Y74.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<6>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X45Y75.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<7>
    SLICE_X45Y75.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<8>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X45Y76.CIN     net (fanout=1)        0.000   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<9>
    SLICE_X45Y76.COUT    Tbyp                  0.118   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<10>
                                                       clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X43Y77.G2      net (fanout=2)        0.658   clk_div_1/Mcompar_CLK_OUT_cmp_lt0001_cy<11>
    SLICE_X43Y77.Y       Tilo                  0.704   clk_div_1/counter_and0000
                                                       clk_div_1/counter_and00001
    SLICE_X42Y77.SR      net (fanout=16)       1.109   clk_div_1/counter_and0000
    SLICE_X42Y77.CLK     Tsrck                 0.910   clk_div_1/counter<18>
                                                       clk_div_1/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      6.476ns (4.018ns logic, 2.458ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_18 (SLICE_X42Y77.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.669ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_1/counter_18 (FF)
  Destination:          clk_div_1/counter_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.669ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_1/counter_18 to clk_div_1/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y77.XQ      Tcko                  0.474   clk_div_1/counter<18>
                                                       clk_div_1/counter_18
    SLICE_X42Y77.F3      net (fanout=3)        0.348   clk_div_1/counter<18>
    SLICE_X42Y77.CLK     Tckf        (-Th)    -0.847   clk_div_1/counter<18>
                                                       clk_div_1/counter<18>_rt
                                                       clk_div_1/Mcount_counter_xor<18>
                                                       clk_div_1/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      1.669ns (1.321ns logic, 0.348ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_16 (SLICE_X42Y76.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.680ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_1/counter_16 (FF)
  Destination:          clk_div_1/counter_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.680ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_1/counter_16 to clk_div_1/counter_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y76.XQ      Tcko                  0.474   clk_div_1/counter<16>
                                                       clk_div_1/counter_16
    SLICE_X42Y76.F4      net (fanout=3)        0.359   clk_div_1/counter<16>
    SLICE_X42Y76.CLK     Tckf        (-Th)    -0.847   clk_div_1/counter<16>
                                                       clk_div_1/counter<16>_rt
                                                       clk_div_1/Mcount_counter_xor<16>
                                                       clk_div_1/counter_16
    -------------------------------------------------  ---------------------------
    Total                                      1.680ns (1.321ns logic, 0.359ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------

Paths for end point clk_div_1/counter_20 (SLICE_X42Y78.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.692ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_1/counter_20 (FF)
  Destination:          clk_div_1/counter_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.692ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_BUFGP rising at 20.000ns
  Destination Clock:    Clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_div_1/counter_20 to clk_div_1/counter_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y78.XQ      Tcko                  0.474   clk_div_1/counter<20>
                                                       clk_div_1/counter_20
    SLICE_X42Y78.F4      net (fanout=3)        0.371   clk_div_1/counter<20>
    SLICE_X42Y78.CLK     Tckf        (-Th)    -0.847   clk_div_1/counter<20>
                                                       clk_div_1/counter<20>_rt
                                                       clk_div_1/Mcount_counter_xor<20>
                                                       clk_div_1/counter_20
    -------------------------------------------------  ---------------------------
    Total                                      1.692ns (1.321ns logic, 0.371ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: clk_div_1/counter<0>/CLK
  Logical resource: clk_div_1/counter_0/CK
  Location pin: SLICE_X42Y68.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: clk_div_1/counter<0>/CLK
  Logical resource: clk_div_1/counter_1/CK
  Location pin: SLICE_X42Y68.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 8.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: clk_div_1/counter<2>/CLK
  Logical resource: clk_div_1/counter_2/CK
  Location pin: SLICE_X42Y69.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    6.534|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2607 paths, 0 nets, and 158 connections

Design statistics:
   Minimum period:   6.534ns{1}   (Maximum frequency: 153.046MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 26 18:22:40 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 363 MB



