// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_HH_
#define _cnn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_1.h"
#include "conv_2.h"
#include "dense_out.h"
#include "max_pool_2.h"
#include "max_pool_1.h"
#include "flat.h"
#include "cnn_fadd_32ns_32nbkb.h"
#include "cnn_fmul_32ns_32ncud.h"
#include "cnn_fcmp_32ns_32ndEe.h"
#include "cnn_mac_muladd_9nbjl.h"
#include "cnn_conv_1_out.h"
#include "cnn_max_pool_1_oubdk.h"
#include "cnn_conv_2_out.h"
#include "cnn_max_pool_2_out.h"
#include "cnn_dense_1_bias.h"
#include "cnn_dense_1_out.h"
#include "cnn_dense_1_weights.h"
#include "cnn_dense_2_bias.h"
#include "cnn_dense_2_out.h"
#include "cnn_dense_2_weights.h"
#include "cnn_conv_1_input_0.h"
#include "cnn_CRTL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CRTL_BUS_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CRTL_BUS_DATA_WIDTH = 32>
struct cnn : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<32> > cnn_input_Addr_A;
    sc_out< sc_logic > cnn_input_EN_A;
    sc_out< sc_lv<4> > cnn_input_WEN_A;
    sc_out< sc_lv<32> > cnn_input_Din_A;
    sc_in< sc_lv<32> > cnn_input_Dout_A;
    sc_out< sc_logic > cnn_input_Clk_A;
    sc_out< sc_logic > cnn_input_Rst_A;
    sc_out< sc_lv<32> > prediction_Addr_A;
    sc_out< sc_logic > prediction_EN_A;
    sc_out< sc_lv<4> > prediction_WEN_A;
    sc_out< sc_lv<32> > prediction_Din_A;
    sc_in< sc_lv<32> > prediction_Dout_A;
    sc_out< sc_logic > prediction_Clk_A;
    sc_out< sc_logic > prediction_Rst_A;
    sc_in< sc_logic > s_axi_CRTL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CRTL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH/8> > s_axi_CRTL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CRTL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CRTL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CRTL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;
    sc_signal< sc_lv<5> > ap_var_for_const2;


    // Module declarations
    cnn(sc_module_name name);
    SC_HAS_PROCESS(cnn);

    ~cnn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cnn_conv_1_out* conv_1_out_U;
    cnn_max_pool_1_oubdk* max_pool_1_out_0_U;
    cnn_max_pool_1_oubdk* max_pool_1_out_1_U;
    cnn_max_pool_1_oubdk* max_pool_1_out_2_U;
    cnn_max_pool_1_oubdk* max_pool_1_out_3_U;
    cnn_max_pool_1_oubdk* max_pool_1_out_4_U;
    cnn_max_pool_1_oubdk* max_pool_1_out_5_U;
    cnn_conv_2_out* conv_2_out_U;
    cnn_max_pool_2_out* max_pool_2_out_U;
    cnn_max_pool_2_out* flat_array_U;
    cnn_dense_1_bias* dense_1_bias_U;
    cnn_dense_1_out* dense_1_out_U;
    cnn_dense_1_weights* dense_1_weights_U;
    cnn_dense_2_bias* dense_2_bias_U;
    cnn_dense_2_out* dense_2_out_U;
    cnn_dense_2_weights* dense_2_weights_U;
    cnn_CRTL_BUS_s_axi<C_S_AXI_CRTL_BUS_ADDR_WIDTH,C_S_AXI_CRTL_BUS_DATA_WIDTH>* cnn_CRTL_BUS_s_axi_U;
    cnn_conv_1_input_0* conv_1_input_0_U;
    cnn_conv_1_input_0* conv_1_input_1_U;
    cnn_conv_1_input_0* conv_1_input_2_U;
    cnn_conv_1_input_0* conv_1_input_3_U;
    cnn_conv_1_input_0* conv_1_input_4_U;
    cnn_conv_1_input_0* conv_1_input_5_U;
    cnn_conv_1_input_0* conv_1_input_6_U;
    cnn_conv_1_input_0* conv_1_input_7_U;
    cnn_conv_1_input_0* conv_1_input_8_U;
    cnn_conv_1_input_0* conv_1_input_9_U;
    cnn_conv_1_input_0* conv_1_input_10_U;
    cnn_conv_1_input_0* conv_1_input_11_U;
    cnn_conv_1_input_0* conv_1_input_12_U;
    cnn_conv_1_input_0* conv_1_input_13_U;
    cnn_conv_1_input_0* conv_1_input_14_U;
    cnn_conv_1_input_0* conv_1_input_15_U;
    cnn_conv_1_input_0* conv_1_input_16_U;
    cnn_conv_1_input_0* conv_1_input_17_U;
    cnn_conv_1_input_0* conv_1_input_18_U;
    cnn_conv_1_input_0* conv_1_input_19_U;
    cnn_conv_1_input_0* conv_1_input_20_U;
    cnn_conv_1_input_0* conv_1_input_21_U;
    cnn_conv_1_input_0* conv_1_input_22_U;
    cnn_conv_1_input_0* conv_1_input_23_U;
    cnn_conv_1_input_0* conv_1_input_24_U;
    cnn_conv_1_input_0* conv_1_input_25_U;
    cnn_conv_1_input_0* conv_1_input_26_U;
    cnn_conv_1_input_0* conv_1_input_27_U;
    conv_1* grp_conv_1_fu_1016;
    conv_2* grp_conv_2_fu_1050;
    dense_out* grp_dense_out_fu_1178;
    max_pool_2* grp_max_pool_2_fu_1190;
    max_pool_1* grp_max_pool_1_fu_1198;
    flat* grp_flat_fu_1216;
    cnn_fadd_32ns_32nbkb<1,4,32,32,32>* cnn_fadd_32ns_32nbkb_U161;
    cnn_fmul_32ns_32ncud<1,2,32,32,32>* cnn_fmul_32ns_32ncud_U162;
    cnn_fcmp_32ns_32ndEe<1,2,32,32,1>* cnn_fcmp_32ns_32ndEe_U163;
    cnn_mac_muladd_9nbjl<1,1,9,7,6,15>* cnn_mac_muladd_9nbjl_U164;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<23> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<12> > conv_1_out_address0;
    sc_signal< sc_logic > conv_1_out_ce0;
    sc_signal< sc_logic > conv_1_out_we0;
    sc_signal< sc_lv<32> > conv_1_out_q0;
    sc_signal< sc_logic > conv_1_out_ce1;
    sc_signal< sc_lv<32> > conv_1_out_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_0_address0;
    sc_signal< sc_logic > max_pool_1_out_0_ce0;
    sc_signal< sc_logic > max_pool_1_out_0_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_0_q0;
    sc_signal< sc_logic > max_pool_1_out_0_ce1;
    sc_signal< sc_lv<32> > max_pool_1_out_0_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_1_address0;
    sc_signal< sc_logic > max_pool_1_out_1_ce0;
    sc_signal< sc_logic > max_pool_1_out_1_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_1_q0;
    sc_signal< sc_logic > max_pool_1_out_1_ce1;
    sc_signal< sc_lv<32> > max_pool_1_out_1_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_2_address0;
    sc_signal< sc_logic > max_pool_1_out_2_ce0;
    sc_signal< sc_logic > max_pool_1_out_2_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_2_q0;
    sc_signal< sc_logic > max_pool_1_out_2_ce1;
    sc_signal< sc_lv<32> > max_pool_1_out_2_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_3_address0;
    sc_signal< sc_logic > max_pool_1_out_3_ce0;
    sc_signal< sc_logic > max_pool_1_out_3_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_3_q0;
    sc_signal< sc_logic > max_pool_1_out_3_ce1;
    sc_signal< sc_lv<32> > max_pool_1_out_3_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_4_address0;
    sc_signal< sc_logic > max_pool_1_out_4_ce0;
    sc_signal< sc_logic > max_pool_1_out_4_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_4_q0;
    sc_signal< sc_logic > max_pool_1_out_4_ce1;
    sc_signal< sc_lv<32> > max_pool_1_out_4_q1;
    sc_signal< sc_lv<8> > max_pool_1_out_5_address0;
    sc_signal< sc_logic > max_pool_1_out_5_ce0;
    sc_signal< sc_logic > max_pool_1_out_5_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_5_q0;
    sc_signal< sc_logic > max_pool_1_out_5_ce1;
    sc_signal< sc_lv<32> > max_pool_1_out_5_q1;
    sc_signal< sc_lv<11> > conv_2_out_address0;
    sc_signal< sc_logic > conv_2_out_ce0;
    sc_signal< sc_logic > conv_2_out_we0;
    sc_signal< sc_lv<32> > conv_2_out_q0;
    sc_signal< sc_logic > conv_2_out_ce1;
    sc_signal< sc_lv<32> > conv_2_out_q1;
    sc_signal< sc_lv<9> > max_pool_2_out_address0;
    sc_signal< sc_logic > max_pool_2_out_ce0;
    sc_signal< sc_logic > max_pool_2_out_we0;
    sc_signal< sc_lv<32> > max_pool_2_out_q0;
    sc_signal< sc_lv<9> > flat_array_address0;
    sc_signal< sc_logic > flat_array_ce0;
    sc_signal< sc_logic > flat_array_we0;
    sc_signal< sc_lv<32> > flat_array_q0;
    sc_signal< sc_lv<6> > dense_1_bias_address0;
    sc_signal< sc_logic > dense_1_bias_ce0;
    sc_signal< sc_lv<32> > dense_1_bias_q0;
    sc_signal< sc_lv<6> > dense_1_out_address0;
    sc_signal< sc_logic > dense_1_out_ce0;
    sc_signal< sc_logic > dense_1_out_we0;
    sc_signal< sc_lv<32> > dense_1_out_d0;
    sc_signal< sc_lv<32> > dense_1_out_q0;
    sc_signal< sc_lv<15> > dense_1_weights_address0;
    sc_signal< sc_logic > dense_1_weights_ce0;
    sc_signal< sc_lv<32> > dense_1_weights_q0;
    sc_signal< sc_lv<5> > dense_2_bias_address0;
    sc_signal< sc_logic > dense_2_bias_ce0;
    sc_signal< sc_lv<32> > dense_2_bias_q0;
    sc_signal< sc_lv<5> > dense_2_out_address0;
    sc_signal< sc_logic > dense_2_out_ce0;
    sc_signal< sc_logic > dense_2_out_we0;
    sc_signal< sc_lv<32> > dense_2_out_d0;
    sc_signal< sc_lv<32> > dense_2_out_q0;
    sc_signal< sc_lv<11> > dense_2_weights_address0;
    sc_signal< sc_logic > dense_2_weights_ce0;
    sc_signal< sc_lv<32> > dense_2_weights_q0;
    sc_signal< sc_lv<15> > indvar_flatten_reg_926;
    sc_signal< sc_lv<6> > i_0_i_reg_937;
    sc_signal< sc_lv<32> > sum_0_i_reg_948;
    sc_signal< sc_lv<9> > j_0_i_reg_960;
    sc_signal< sc_lv<11> > indvar_flatten11_reg_971;
    sc_signal< sc_lv<5> > i_0_i32_reg_982;
    sc_signal< sc_lv<32> > sum_0_i35_reg_993;
    sc_signal< sc_lv<6> > j_0_i36_reg_1005;
    sc_signal< sc_lv<32> > grp_fu_1230_p2;
    sc_signal< sc_lv<32> > reg_1244;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state17_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state23_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state26_pp0_stage2_iter3;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln9_reg_1807;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage2;
    sc_signal< bool > ap_block_state30_pp1_stage2_iter0;
    sc_signal< bool > ap_block_state33_pp1_stage2_iter1;
    sc_signal< bool > ap_block_state36_pp1_stage2_iter2;
    sc_signal< bool > ap_block_state39_pp1_stage2_iter3;
    sc_signal< bool > ap_block_pp1_stage2_11001;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<1> > icmp_ln9_1_reg_1882;
    sc_signal< sc_lv<32> > grp_fu_1224_p2;
    sc_signal< sc_lv<32> > reg_1249;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter3;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln9_reg_1807_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state28_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state34_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state37_pp1_stage0_iter3;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_lv<1> > icmp_ln9_1_reg_1882_pp1_iter1_reg;
    sc_signal< sc_lv<32> > reg_1256;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< bool > ap_block_state16_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state22_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state25_pp0_stage1_iter3;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln13_1_reg_1863;
    sc_signal< sc_lv<1> > icmp_ln13_1_reg_1863_pp0_iter3_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< bool > ap_block_state29_pp1_stage1_iter0;
    sc_signal< bool > ap_block_state32_pp1_stage1_iter1;
    sc_signal< bool > ap_block_state35_pp1_stage1_iter2;
    sc_signal< bool > ap_block_state38_pp1_stage1_iter3;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<1> > icmp_ln13_3_reg_1938;
    sc_signal< sc_lv<1> > icmp_ln13_3_reg_1938_pp1_iter3_reg;
    sc_signal< sc_lv<5> > i_fu_1267_p2;
    sc_signal< sc_lv<5> > i_reg_1639;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > ix_in_fu_1273_p2;
    sc_signal< sc_lv<10> > ix_in_reg_1644;
    sc_signal< sc_lv<1> > icmp_ln23_fu_1261_p2;
    sc_signal< sc_lv<5> > conv_1_input_0_addr_reg_1649;
    sc_signal< sc_lv<5> > conv_1_input_1_addr_reg_1654;
    sc_signal< sc_lv<5> > conv_1_input_2_addr_reg_1659;
    sc_signal< sc_lv<5> > conv_1_input_3_addr_reg_1664;
    sc_signal< sc_lv<5> > conv_1_input_4_addr_reg_1669;
    sc_signal< sc_lv<5> > conv_1_input_5_addr_reg_1674;
    sc_signal< sc_lv<5> > conv_1_input_6_addr_reg_1679;
    sc_signal< sc_lv<5> > conv_1_input_7_addr_reg_1684;
    sc_signal< sc_lv<5> > conv_1_input_8_addr_reg_1689;
    sc_signal< sc_lv<5> > conv_1_input_9_addr_reg_1694;
    sc_signal< sc_lv<5> > conv_1_input_10_add_reg_1699;
    sc_signal< sc_lv<5> > conv_1_input_11_add_reg_1704;
    sc_signal< sc_lv<5> > conv_1_input_12_add_reg_1709;
    sc_signal< sc_lv<5> > conv_1_input_13_add_reg_1714;
    sc_signal< sc_lv<5> > conv_1_input_14_add_reg_1719;
    sc_signal< sc_lv<5> > conv_1_input_15_add_reg_1724;
    sc_signal< sc_lv<5> > conv_1_input_16_add_reg_1729;
    sc_signal< sc_lv<5> > conv_1_input_17_add_reg_1734;
    sc_signal< sc_lv<5> > conv_1_input_18_add_reg_1739;
    sc_signal< sc_lv<5> > conv_1_input_19_add_reg_1744;
    sc_signal< sc_lv<5> > conv_1_input_20_add_reg_1749;
    sc_signal< sc_lv<5> > conv_1_input_21_add_reg_1754;
    sc_signal< sc_lv<5> > conv_1_input_22_add_reg_1759;
    sc_signal< sc_lv<5> > conv_1_input_23_add_reg_1764;
    sc_signal< sc_lv<5> > conv_1_input_24_add_reg_1769;
    sc_signal< sc_lv<5> > conv_1_input_25_add_reg_1774;
    sc_signal< sc_lv<5> > conv_1_input_26_add_reg_1779;
    sc_signal< sc_lv<5> > conv_1_input_27_add_reg_1784;
    sc_signal< sc_lv<5> > j_2_fu_1317_p2;
    sc_signal< sc_lv<5> > j_2_reg_1792;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > icmp_ln25_fu_1311_p2;
    sc_signal< sc_lv<10> > add_ln28_fu_1328_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > icmp_ln9_fu_1334_p2;
    sc_signal< sc_lv<15> > add_ln9_fu_1340_p2;
    sc_signal< sc_lv<15> > add_ln9_reg_1811;
    sc_signal< sc_lv<1> > icmp_ln13_fu_1352_p2;
    sc_signal< sc_lv<1> > icmp_ln13_reg_1816;
    sc_signal< sc_lv<9> > select_ln14_1_fu_1358_p3;
    sc_signal< sc_lv<9> > select_ln14_1_reg_1821;
    sc_signal< sc_lv<6> > select_ln14_2_fu_1366_p3;
    sc_signal< sc_lv<6> > select_ln14_2_reg_1826;
    sc_signal< sc_lv<6> > select_ln14_2_reg_1826_pp0_iter1_reg;
    sc_signal< sc_lv<9> > j_fu_1391_p2;
    sc_signal< sc_lv<9> > j_reg_1852;
    sc_signal< sc_lv<32> > select_ln14_fu_1396_p3;
    sc_signal< sc_lv<1> > icmp_ln13_1_fu_1404_p2;
    sc_signal< sc_lv<1> > icmp_ln13_1_reg_1863_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln14_fu_1409_p1;
    sc_signal< sc_lv<64> > zext_ln14_reg_1867;
    sc_signal< sc_lv<64> > zext_ln14_reg_1867_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln9_1_fu_1464_p2;
    sc_signal< sc_lv<11> > add_ln9_2_fu_1470_p2;
    sc_signal< sc_lv<11> > add_ln9_2_reg_1886;
    sc_signal< sc_lv<1> > icmp_ln13_2_fu_1482_p2;
    sc_signal< sc_lv<1> > icmp_ln13_2_reg_1891;
    sc_signal< sc_lv<6> > select_ln14_4_fu_1488_p3;
    sc_signal< sc_lv<6> > select_ln14_4_reg_1896;
    sc_signal< sc_lv<5> > select_ln14_5_fu_1496_p3;
    sc_signal< sc_lv<5> > select_ln14_5_reg_1901;
    sc_signal< sc_lv<5> > select_ln14_5_reg_1901_pp1_iter1_reg;
    sc_signal< sc_lv<6> > j_1_fu_1554_p2;
    sc_signal< sc_lv<6> > j_1_reg_1927;
    sc_signal< sc_lv<32> > select_ln14_3_fu_1559_p3;
    sc_signal< sc_lv<1> > icmp_ln13_3_fu_1567_p2;
    sc_signal< sc_lv<1> > icmp_ln13_3_reg_1938_pp1_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln14_7_fu_1572_p1;
    sc_signal< sc_lv<64> > zext_ln14_7_reg_1942;
    sc_signal< sc_lv<64> > zext_ln14_7_reg_1942_pp1_iter3_reg;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_flat_fu_1216_ap_ready;
    sc_signal< sc_logic > grp_flat_fu_1216_ap_done;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state28;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage2_subdone;
    sc_signal< sc_lv<5> > conv_1_input_0_address0;
    sc_signal< sc_logic > conv_1_input_0_ce0;
    sc_signal< sc_logic > conv_1_input_0_we0;
    sc_signal< sc_lv<32> > conv_1_input_0_q0;
    sc_signal< sc_logic > conv_1_input_0_ce1;
    sc_signal< sc_lv<32> > conv_1_input_0_q1;
    sc_signal< sc_lv<5> > conv_1_input_1_address0;
    sc_signal< sc_logic > conv_1_input_1_ce0;
    sc_signal< sc_logic > conv_1_input_1_we0;
    sc_signal< sc_lv<32> > conv_1_input_1_q0;
    sc_signal< sc_logic > conv_1_input_1_ce1;
    sc_signal< sc_lv<32> > conv_1_input_1_q1;
    sc_signal< sc_lv<5> > conv_1_input_2_address0;
    sc_signal< sc_logic > conv_1_input_2_ce0;
    sc_signal< sc_logic > conv_1_input_2_we0;
    sc_signal< sc_lv<32> > conv_1_input_2_q0;
    sc_signal< sc_logic > conv_1_input_2_ce1;
    sc_signal< sc_lv<32> > conv_1_input_2_q1;
    sc_signal< sc_lv<5> > conv_1_input_3_address0;
    sc_signal< sc_logic > conv_1_input_3_ce0;
    sc_signal< sc_logic > conv_1_input_3_we0;
    sc_signal< sc_lv<32> > conv_1_input_3_q0;
    sc_signal< sc_logic > conv_1_input_3_ce1;
    sc_signal< sc_lv<32> > conv_1_input_3_q1;
    sc_signal< sc_lv<5> > conv_1_input_4_address0;
    sc_signal< sc_logic > conv_1_input_4_ce0;
    sc_signal< sc_logic > conv_1_input_4_we0;
    sc_signal< sc_lv<32> > conv_1_input_4_q0;
    sc_signal< sc_logic > conv_1_input_4_ce1;
    sc_signal< sc_lv<32> > conv_1_input_4_q1;
    sc_signal< sc_lv<5> > conv_1_input_5_address0;
    sc_signal< sc_logic > conv_1_input_5_ce0;
    sc_signal< sc_logic > conv_1_input_5_we0;
    sc_signal< sc_lv<32> > conv_1_input_5_q0;
    sc_signal< sc_logic > conv_1_input_5_ce1;
    sc_signal< sc_lv<32> > conv_1_input_5_q1;
    sc_signal< sc_lv<5> > conv_1_input_6_address0;
    sc_signal< sc_logic > conv_1_input_6_ce0;
    sc_signal< sc_logic > conv_1_input_6_we0;
    sc_signal< sc_lv<32> > conv_1_input_6_q0;
    sc_signal< sc_logic > conv_1_input_6_ce1;
    sc_signal< sc_lv<32> > conv_1_input_6_q1;
    sc_signal< sc_lv<5> > conv_1_input_7_address0;
    sc_signal< sc_logic > conv_1_input_7_ce0;
    sc_signal< sc_logic > conv_1_input_7_we0;
    sc_signal< sc_lv<32> > conv_1_input_7_q0;
    sc_signal< sc_logic > conv_1_input_7_ce1;
    sc_signal< sc_lv<32> > conv_1_input_7_q1;
    sc_signal< sc_lv<5> > conv_1_input_8_address0;
    sc_signal< sc_logic > conv_1_input_8_ce0;
    sc_signal< sc_logic > conv_1_input_8_we0;
    sc_signal< sc_lv<32> > conv_1_input_8_q0;
    sc_signal< sc_logic > conv_1_input_8_ce1;
    sc_signal< sc_lv<32> > conv_1_input_8_q1;
    sc_signal< sc_lv<5> > conv_1_input_9_address0;
    sc_signal< sc_logic > conv_1_input_9_ce0;
    sc_signal< sc_logic > conv_1_input_9_we0;
    sc_signal< sc_lv<32> > conv_1_input_9_q0;
    sc_signal< sc_logic > conv_1_input_9_ce1;
    sc_signal< sc_lv<32> > conv_1_input_9_q1;
    sc_signal< sc_lv<5> > conv_1_input_10_address0;
    sc_signal< sc_logic > conv_1_input_10_ce0;
    sc_signal< sc_logic > conv_1_input_10_we0;
    sc_signal< sc_lv<32> > conv_1_input_10_q0;
    sc_signal< sc_logic > conv_1_input_10_ce1;
    sc_signal< sc_lv<32> > conv_1_input_10_q1;
    sc_signal< sc_lv<5> > conv_1_input_11_address0;
    sc_signal< sc_logic > conv_1_input_11_ce0;
    sc_signal< sc_logic > conv_1_input_11_we0;
    sc_signal< sc_lv<32> > conv_1_input_11_q0;
    sc_signal< sc_logic > conv_1_input_11_ce1;
    sc_signal< sc_lv<32> > conv_1_input_11_q1;
    sc_signal< sc_lv<5> > conv_1_input_12_address0;
    sc_signal< sc_logic > conv_1_input_12_ce0;
    sc_signal< sc_logic > conv_1_input_12_we0;
    sc_signal< sc_lv<32> > conv_1_input_12_q0;
    sc_signal< sc_logic > conv_1_input_12_ce1;
    sc_signal< sc_lv<32> > conv_1_input_12_q1;
    sc_signal< sc_lv<5> > conv_1_input_13_address0;
    sc_signal< sc_logic > conv_1_input_13_ce0;
    sc_signal< sc_logic > conv_1_input_13_we0;
    sc_signal< sc_lv<32> > conv_1_input_13_q0;
    sc_signal< sc_logic > conv_1_input_13_ce1;
    sc_signal< sc_lv<32> > conv_1_input_13_q1;
    sc_signal< sc_lv<5> > conv_1_input_14_address0;
    sc_signal< sc_logic > conv_1_input_14_ce0;
    sc_signal< sc_logic > conv_1_input_14_we0;
    sc_signal< sc_lv<32> > conv_1_input_14_q0;
    sc_signal< sc_logic > conv_1_input_14_ce1;
    sc_signal< sc_lv<32> > conv_1_input_14_q1;
    sc_signal< sc_lv<5> > conv_1_input_15_address0;
    sc_signal< sc_logic > conv_1_input_15_ce0;
    sc_signal< sc_logic > conv_1_input_15_we0;
    sc_signal< sc_lv<32> > conv_1_input_15_q0;
    sc_signal< sc_logic > conv_1_input_15_ce1;
    sc_signal< sc_lv<32> > conv_1_input_15_q1;
    sc_signal< sc_lv<5> > conv_1_input_16_address0;
    sc_signal< sc_logic > conv_1_input_16_ce0;
    sc_signal< sc_logic > conv_1_input_16_we0;
    sc_signal< sc_lv<32> > conv_1_input_16_q0;
    sc_signal< sc_logic > conv_1_input_16_ce1;
    sc_signal< sc_lv<32> > conv_1_input_16_q1;
    sc_signal< sc_lv<5> > conv_1_input_17_address0;
    sc_signal< sc_logic > conv_1_input_17_ce0;
    sc_signal< sc_logic > conv_1_input_17_we0;
    sc_signal< sc_lv<32> > conv_1_input_17_q0;
    sc_signal< sc_logic > conv_1_input_17_ce1;
    sc_signal< sc_lv<32> > conv_1_input_17_q1;
    sc_signal< sc_lv<5> > conv_1_input_18_address0;
    sc_signal< sc_logic > conv_1_input_18_ce0;
    sc_signal< sc_logic > conv_1_input_18_we0;
    sc_signal< sc_lv<32> > conv_1_input_18_q0;
    sc_signal< sc_logic > conv_1_input_18_ce1;
    sc_signal< sc_lv<32> > conv_1_input_18_q1;
    sc_signal< sc_lv<5> > conv_1_input_19_address0;
    sc_signal< sc_logic > conv_1_input_19_ce0;
    sc_signal< sc_logic > conv_1_input_19_we0;
    sc_signal< sc_lv<32> > conv_1_input_19_q0;
    sc_signal< sc_logic > conv_1_input_19_ce1;
    sc_signal< sc_lv<32> > conv_1_input_19_q1;
    sc_signal< sc_lv<5> > conv_1_input_20_address0;
    sc_signal< sc_logic > conv_1_input_20_ce0;
    sc_signal< sc_logic > conv_1_input_20_we0;
    sc_signal< sc_lv<32> > conv_1_input_20_q0;
    sc_signal< sc_logic > conv_1_input_20_ce1;
    sc_signal< sc_lv<32> > conv_1_input_20_q1;
    sc_signal< sc_lv<5> > conv_1_input_21_address0;
    sc_signal< sc_logic > conv_1_input_21_ce0;
    sc_signal< sc_logic > conv_1_input_21_we0;
    sc_signal< sc_lv<32> > conv_1_input_21_q0;
    sc_signal< sc_logic > conv_1_input_21_ce1;
    sc_signal< sc_lv<32> > conv_1_input_21_q1;
    sc_signal< sc_lv<5> > conv_1_input_22_address0;
    sc_signal< sc_logic > conv_1_input_22_ce0;
    sc_signal< sc_logic > conv_1_input_22_we0;
    sc_signal< sc_lv<32> > conv_1_input_22_q0;
    sc_signal< sc_logic > conv_1_input_22_ce1;
    sc_signal< sc_lv<32> > conv_1_input_22_q1;
    sc_signal< sc_lv<5> > conv_1_input_23_address0;
    sc_signal< sc_logic > conv_1_input_23_ce0;
    sc_signal< sc_logic > conv_1_input_23_we0;
    sc_signal< sc_lv<32> > conv_1_input_23_q0;
    sc_signal< sc_logic > conv_1_input_23_ce1;
    sc_signal< sc_lv<32> > conv_1_input_23_q1;
    sc_signal< sc_lv<5> > conv_1_input_24_address0;
    sc_signal< sc_logic > conv_1_input_24_ce0;
    sc_signal< sc_logic > conv_1_input_24_we0;
    sc_signal< sc_lv<32> > conv_1_input_24_q0;
    sc_signal< sc_logic > conv_1_input_24_ce1;
    sc_signal< sc_lv<32> > conv_1_input_24_q1;
    sc_signal< sc_lv<5> > conv_1_input_25_address0;
    sc_signal< sc_logic > conv_1_input_25_ce0;
    sc_signal< sc_logic > conv_1_input_25_we0;
    sc_signal< sc_lv<32> > conv_1_input_25_q0;
    sc_signal< sc_logic > conv_1_input_25_ce1;
    sc_signal< sc_lv<32> > conv_1_input_25_q1;
    sc_signal< sc_lv<5> > conv_1_input_26_address0;
    sc_signal< sc_logic > conv_1_input_26_ce0;
    sc_signal< sc_logic > conv_1_input_26_we0;
    sc_signal< sc_lv<32> > conv_1_input_26_q0;
    sc_signal< sc_logic > conv_1_input_26_ce1;
    sc_signal< sc_lv<32> > conv_1_input_26_q1;
    sc_signal< sc_lv<5> > conv_1_input_27_address0;
    sc_signal< sc_logic > conv_1_input_27_ce0;
    sc_signal< sc_logic > conv_1_input_27_we0;
    sc_signal< sc_lv<32> > conv_1_input_27_q0;
    sc_signal< sc_logic > conv_1_input_27_ce1;
    sc_signal< sc_lv<32> > conv_1_input_27_q1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_ap_start;
    sc_signal< sc_logic > grp_conv_1_fu_1016_ap_done;
    sc_signal< sc_logic > grp_conv_1_fu_1016_ap_idle;
    sc_signal< sc_logic > grp_conv_1_fu_1016_ap_ready;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_0_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_0_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_0_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_0_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_1_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_1_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_1_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_1_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_2_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_2_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_2_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_2_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_3_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_3_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_3_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_3_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_4_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_4_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_4_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_4_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_5_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_5_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_5_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_5_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_6_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_6_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_6_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_6_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_7_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_7_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_7_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_7_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_8_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_8_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_8_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_8_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_9_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_9_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_9_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_9_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_10_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_10_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_10_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_10_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_11_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_11_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_11_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_11_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_12_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_12_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_12_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_12_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_13_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_13_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_13_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_13_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_14_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_14_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_14_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_14_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_15_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_15_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_15_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_15_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_16_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_16_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_16_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_16_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_17_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_17_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_17_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_17_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_18_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_18_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_18_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_18_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_19_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_19_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_19_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_19_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_20_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_20_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_20_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_20_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_21_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_21_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_21_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_21_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_22_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_22_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_22_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_22_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_23_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_23_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_23_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_23_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_24_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_24_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_24_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_24_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_25_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_25_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_25_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_25_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_26_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_26_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_26_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_26_ce1;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_27_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_27_ce0;
    sc_signal< sc_lv<5> > grp_conv_1_fu_1016_input_27_address1;
    sc_signal< sc_logic > grp_conv_1_fu_1016_input_27_ce1;
    sc_signal< sc_lv<12> > grp_conv_1_fu_1016_conv_out_address0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_conv_out_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_1016_conv_out_we0;
    sc_signal< sc_lv<32> > grp_conv_1_fu_1016_conv_out_d0;
    sc_signal< sc_logic > grp_conv_2_fu_1050_ap_start;
    sc_signal< sc_logic > grp_conv_2_fu_1050_ap_done;
    sc_signal< sc_logic > grp_conv_2_fu_1050_ap_idle;
    sc_signal< sc_logic > grp_conv_2_fu_1050_ap_ready;
    sc_signal< sc_lv<11> > grp_conv_2_fu_1050_conv_out_address0;
    sc_signal< sc_logic > grp_conv_2_fu_1050_conv_out_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_1050_conv_out_we0;
    sc_signal< sc_lv<32> > grp_conv_2_fu_1050_conv_out_d0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_1050_max_pool_1_out_0_address0;
    sc_signal< sc_logic > grp_conv_2_fu_1050_max_pool_1_out_0_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_1050_max_pool_1_out_0_address1;
    sc_signal< sc_logic > grp_conv_2_fu_1050_max_pool_1_out_0_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_1050_max_pool_1_out_1_address0;
    sc_signal< sc_logic > grp_conv_2_fu_1050_max_pool_1_out_1_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_1050_max_pool_1_out_1_address1;
    sc_signal< sc_logic > grp_conv_2_fu_1050_max_pool_1_out_1_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_1050_max_pool_1_out_2_address0;
    sc_signal< sc_logic > grp_conv_2_fu_1050_max_pool_1_out_2_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_1050_max_pool_1_out_2_address1;
    sc_signal< sc_logic > grp_conv_2_fu_1050_max_pool_1_out_2_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_1050_max_pool_1_out_3_address0;
    sc_signal< sc_logic > grp_conv_2_fu_1050_max_pool_1_out_3_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_1050_max_pool_1_out_3_address1;
    sc_signal< sc_logic > grp_conv_2_fu_1050_max_pool_1_out_3_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_1050_max_pool_1_out_4_address0;
    sc_signal< sc_logic > grp_conv_2_fu_1050_max_pool_1_out_4_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_1050_max_pool_1_out_4_address1;
    sc_signal< sc_logic > grp_conv_2_fu_1050_max_pool_1_out_4_ce1;
    sc_signal< sc_lv<8> > grp_conv_2_fu_1050_max_pool_1_out_5_address0;
    sc_signal< sc_logic > grp_conv_2_fu_1050_max_pool_1_out_5_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_1050_max_pool_1_out_5_address1;
    sc_signal< sc_logic > grp_conv_2_fu_1050_max_pool_1_out_5_ce1;
    sc_signal< sc_logic > grp_dense_out_fu_1178_ap_start;
    sc_signal< sc_logic > grp_dense_out_fu_1178_ap_done;
    sc_signal< sc_logic > grp_dense_out_fu_1178_ap_idle;
    sc_signal< sc_logic > grp_dense_out_fu_1178_ap_ready;
    sc_signal< sc_lv<32> > grp_dense_out_fu_1178_prediction_Addr_A;
    sc_signal< sc_logic > grp_dense_out_fu_1178_prediction_EN_A;
    sc_signal< sc_lv<4> > grp_dense_out_fu_1178_prediction_WEN_A;
    sc_signal< sc_lv<32> > grp_dense_out_fu_1178_prediction_Din_A;
    sc_signal< sc_lv<5> > grp_dense_out_fu_1178_dense_2_out_address0;
    sc_signal< sc_logic > grp_dense_out_fu_1178_dense_2_out_ce0;
    sc_signal< sc_logic > grp_max_pool_2_fu_1190_ap_start;
    sc_signal< sc_logic > grp_max_pool_2_fu_1190_ap_done;
    sc_signal< sc_logic > grp_max_pool_2_fu_1190_ap_idle;
    sc_signal< sc_logic > grp_max_pool_2_fu_1190_ap_ready;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_1190_max_pool_out_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_1190_max_pool_out_ce0;
    sc_signal< sc_logic > grp_max_pool_2_fu_1190_max_pool_out_we0;
    sc_signal< sc_lv<32> > grp_max_pool_2_fu_1190_max_pool_out_d0;
    sc_signal< sc_lv<11> > grp_max_pool_2_fu_1190_conv_2_out_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_1190_conv_2_out_ce0;
    sc_signal< sc_lv<11> > grp_max_pool_2_fu_1190_conv_2_out_address1;
    sc_signal< sc_logic > grp_max_pool_2_fu_1190_conv_2_out_ce1;
    sc_signal< sc_logic > grp_max_pool_1_fu_1198_ap_start;
    sc_signal< sc_logic > grp_max_pool_1_fu_1198_ap_done;
    sc_signal< sc_logic > grp_max_pool_1_fu_1198_ap_idle;
    sc_signal< sc_logic > grp_max_pool_1_fu_1198_ap_ready;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_1198_max_pool_out_0_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1198_max_pool_out_0_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1198_max_pool_out_0_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_1198_max_pool_out_0_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_1198_max_pool_out_1_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1198_max_pool_out_1_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1198_max_pool_out_1_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_1198_max_pool_out_1_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_1198_max_pool_out_2_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1198_max_pool_out_2_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1198_max_pool_out_2_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_1198_max_pool_out_2_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_1198_max_pool_out_3_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1198_max_pool_out_3_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1198_max_pool_out_3_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_1198_max_pool_out_3_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_1198_max_pool_out_4_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1198_max_pool_out_4_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1198_max_pool_out_4_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_1198_max_pool_out_4_d0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_1198_max_pool_out_5_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1198_max_pool_out_5_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1198_max_pool_out_5_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_1198_max_pool_out_5_d0;
    sc_signal< sc_lv<12> > grp_max_pool_1_fu_1198_conv_1_out_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1198_conv_1_out_ce0;
    sc_signal< sc_lv<12> > grp_max_pool_1_fu_1198_conv_1_out_address1;
    sc_signal< sc_logic > grp_max_pool_1_fu_1198_conv_1_out_ce1;
    sc_signal< sc_logic > grp_flat_fu_1216_ap_start;
    sc_signal< sc_logic > grp_flat_fu_1216_ap_idle;
    sc_signal< sc_lv<9> > grp_flat_fu_1216_flat_array_address0;
    sc_signal< sc_logic > grp_flat_fu_1216_flat_array_ce0;
    sc_signal< sc_logic > grp_flat_fu_1216_flat_array_we0;
    sc_signal< sc_lv<32> > grp_flat_fu_1216_flat_array_d0;
    sc_signal< sc_lv<9> > grp_flat_fu_1216_max_pool_2_out_address0;
    sc_signal< sc_logic > grp_flat_fu_1216_max_pool_2_out_ce0;
    sc_signal< sc_lv<10> > ix_in_0_reg_880;
    sc_signal< sc_lv<5> > i_0_reg_892;
    sc_signal< sc_lv<10> > ix_in_1_reg_903;
    sc_signal< sc_lv<5> > j_0_reg_914;
    sc_signal< sc_lv<15> > ap_phi_mux_indvar_flatten_phi_fu_930_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<6> > ap_phi_mux_i_0_i_phi_fu_941_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_sum_0_i_phi_fu_952_p4;
    sc_signal< sc_lv<9> > ap_phi_mux_j_0_i_phi_fu_964_p4;
    sc_signal< sc_lv<11> > ap_phi_mux_indvar_flatten11_phi_fu_975_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<5> > ap_phi_mux_i_0_i32_phi_fu_986_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_sum_0_i35_phi_fu_997_p4;
    sc_signal< sc_lv<6> > ap_phi_mux_j_0_i36_phi_fu_1009_p4;
    sc_signal< sc_logic > grp_conv_1_fu_1016_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > grp_conv_2_fu_1050_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_dense_out_fu_1178_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state40;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< sc_logic > grp_max_pool_2_fu_1190_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_max_pool_1_fu_1198_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_flat_fu_1216_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<64> > zext_ln27_fu_1279_p1;
    sc_signal< sc_lv<64> > zext_ln27_1_fu_1323_p1;
    sc_signal< sc_lv<64> > zext_ln14_9_fu_1387_p1;
    sc_signal< sc_lv<64> > zext_ln14_5_fu_1378_p1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > sext_ln14_fu_1549_p1;
    sc_signal< sc_lv<64> > zext_ln14_6_fu_1508_p1;
    sc_signal< bool > ap_block_pp1_stage2;
    sc_signal< sc_lv<32> > cnn_input_Addr_A_orig;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<32> > grp_fu_1224_p0;
    sc_signal< sc_lv<32> > grp_fu_1224_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_lv<32> > grp_fu_1230_p0;
    sc_signal< sc_lv<32> > grp_fu_1230_p1;
    sc_signal< sc_lv<6> > i_1_fu_1346_p2;
    sc_signal< sc_lv<15> > grp_fu_1627_p3;
    sc_signal< sc_lv<32> > bitcast_ln19_fu_1413_p1;
    sc_signal< sc_lv<8> > tmp_fu_1417_p4;
    sc_signal< sc_lv<23> > trunc_ln19_fu_1427_p1;
    sc_signal< sc_lv<1> > icmp_ln19_1_fu_1437_p2;
    sc_signal< sc_lv<1> > icmp_ln19_fu_1431_p2;
    sc_signal< sc_lv<1> > or_ln19_fu_1443_p2;
    sc_signal< sc_lv<1> > grp_fu_1238_p2;
    sc_signal< sc_lv<1> > and_ln19_fu_1449_p2;
    sc_signal< sc_lv<5> > i_2_fu_1476_p2;
    sc_signal< sc_lv<11> > tmp_16_fu_1513_p3;
    sc_signal< sc_lv<7> > tmp_17_fu_1525_p3;
    sc_signal< sc_lv<12> > zext_ln14_10_fu_1521_p1;
    sc_signal< sc_lv<12> > zext_ln14_11_fu_1533_p1;
    sc_signal< sc_lv<12> > sub_ln14_fu_1537_p2;
    sc_signal< sc_lv<12> > zext_ln13_1_fu_1504_p1;
    sc_signal< sc_lv<12> > add_ln14_3_fu_1543_p2;
    sc_signal< sc_lv<32> > bitcast_ln19_1_fu_1576_p1;
    sc_signal< sc_lv<8> > tmp_18_fu_1580_p4;
    sc_signal< sc_lv<23> > trunc_ln19_1_fu_1590_p1;
    sc_signal< sc_lv<1> > icmp_ln19_3_fu_1600_p2;
    sc_signal< sc_lv<1> > icmp_ln19_2_fu_1594_p2;
    sc_signal< sc_lv<1> > or_ln19_1_fu_1606_p2;
    sc_signal< sc_lv<1> > and_ln19_1_fu_1612_p2;
    sc_signal< sc_lv<9> > grp_fu_1627_p0;
    sc_signal< sc_lv<7> > grp_fu_1627_p1;
    sc_signal< sc_lv<6> > grp_fu_1627_p2;
    sc_signal< bool > ap_block_pp0_stage1_00001;
    sc_signal< bool > ap_block_pp1_stage1_00001;
    sc_signal< sc_lv<23> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_lv<15> > grp_fu_1627_p00;
    sc_signal< sc_lv<15> > grp_fu_1627_p20;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<23> ap_ST_fsm_state1;
    static const sc_lv<23> ap_ST_fsm_state2;
    static const sc_lv<23> ap_ST_fsm_state3;
    static const sc_lv<23> ap_ST_fsm_state4;
    static const sc_lv<23> ap_ST_fsm_state5;
    static const sc_lv<23> ap_ST_fsm_state6;
    static const sc_lv<23> ap_ST_fsm_state7;
    static const sc_lv<23> ap_ST_fsm_state8;
    static const sc_lv<23> ap_ST_fsm_state9;
    static const sc_lv<23> ap_ST_fsm_state10;
    static const sc_lv<23> ap_ST_fsm_state11;
    static const sc_lv<23> ap_ST_fsm_state12;
    static const sc_lv<23> ap_ST_fsm_state13;
    static const sc_lv<23> ap_ST_fsm_state14;
    static const sc_lv<23> ap_ST_fsm_pp0_stage0;
    static const sc_lv<23> ap_ST_fsm_pp0_stage1;
    static const sc_lv<23> ap_ST_fsm_pp0_stage2;
    static const sc_lv<23> ap_ST_fsm_state27;
    static const sc_lv<23> ap_ST_fsm_pp1_stage0;
    static const sc_lv<23> ap_ST_fsm_pp1_stage1;
    static const sc_lv<23> ap_ST_fsm_pp1_stage2;
    static const sc_lv<23> ap_ST_fsm_state40;
    static const sc_lv<23> ap_ST_fsm_state41;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_10;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<5> ap_const_lv5_1A;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<5> ap_const_lv5_17;
    static const sc_lv<5> ap_const_lv5_16;
    static const sc_lv<5> ap_const_lv5_15;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_13;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1D;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1B;
    static const sc_lv<10> ap_const_lv10_1C;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<15> ap_const_lv15_4E20;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<11> ap_const_lv11_5DC;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<15> ap_const_lv15_32;
    static const sc_lv<4> ap_const_lv4_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_clk_no_reset_();
    void thread_add_ln14_3_fu_1543_p2();
    void thread_add_ln28_fu_1328_p2();
    void thread_add_ln9_2_fu_1470_p2();
    void thread_add_ln9_fu_1340_p2();
    void thread_and_ln19_1_fu_1612_p2();
    void thread_and_ln19_fu_1449_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp1_stage2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state40();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_00001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_00001();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp1_stage2();
    void thread_ap_block_pp1_stage2_11001();
    void thread_ap_block_pp1_stage2_subdone();
    void thread_ap_block_state15_pp0_stage0_iter0();
    void thread_ap_block_state16_pp0_stage1_iter0();
    void thread_ap_block_state17_pp0_stage2_iter0();
    void thread_ap_block_state18_pp0_stage0_iter1();
    void thread_ap_block_state19_pp0_stage1_iter1();
    void thread_ap_block_state20_pp0_stage2_iter1();
    void thread_ap_block_state21_pp0_stage0_iter2();
    void thread_ap_block_state22_pp0_stage1_iter2();
    void thread_ap_block_state23_pp0_stage2_iter2();
    void thread_ap_block_state24_pp0_stage0_iter3();
    void thread_ap_block_state25_pp0_stage1_iter3();
    void thread_ap_block_state26_pp0_stage2_iter3();
    void thread_ap_block_state28_pp1_stage0_iter0();
    void thread_ap_block_state29_pp1_stage1_iter0();
    void thread_ap_block_state30_pp1_stage2_iter0();
    void thread_ap_block_state31_pp1_stage0_iter1();
    void thread_ap_block_state32_pp1_stage1_iter1();
    void thread_ap_block_state33_pp1_stage2_iter1();
    void thread_ap_block_state34_pp1_stage0_iter2();
    void thread_ap_block_state35_pp1_stage1_iter2();
    void thread_ap_block_state36_pp1_stage2_iter2();
    void thread_ap_block_state37_pp1_stage0_iter3();
    void thread_ap_block_state38_pp1_stage1_iter3();
    void thread_ap_block_state39_pp1_stage2_iter3();
    void thread_ap_condition_pp0_exit_iter0_state15();
    void thread_ap_condition_pp1_exit_iter0_state28();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_i_0_i32_phi_fu_986_p4();
    void thread_ap_phi_mux_i_0_i_phi_fu_941_p4();
    void thread_ap_phi_mux_indvar_flatten11_phi_fu_975_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_930_p4();
    void thread_ap_phi_mux_j_0_i36_phi_fu_1009_p4();
    void thread_ap_phi_mux_j_0_i_phi_fu_964_p4();
    void thread_ap_phi_mux_sum_0_i35_phi_fu_997_p4();
    void thread_ap_phi_mux_sum_0_i_phi_fu_952_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bitcast_ln19_1_fu_1576_p1();
    void thread_bitcast_ln19_fu_1413_p1();
    void thread_cnn_input_Addr_A();
    void thread_cnn_input_Addr_A_orig();
    void thread_cnn_input_Clk_A();
    void thread_cnn_input_Din_A();
    void thread_cnn_input_EN_A();
    void thread_cnn_input_Rst_A();
    void thread_cnn_input_WEN_A();
    void thread_conv_1_input_0_address0();
    void thread_conv_1_input_0_ce0();
    void thread_conv_1_input_0_ce1();
    void thread_conv_1_input_0_we0();
    void thread_conv_1_input_10_address0();
    void thread_conv_1_input_10_ce0();
    void thread_conv_1_input_10_ce1();
    void thread_conv_1_input_10_we0();
    void thread_conv_1_input_11_address0();
    void thread_conv_1_input_11_ce0();
    void thread_conv_1_input_11_ce1();
    void thread_conv_1_input_11_we0();
    void thread_conv_1_input_12_address0();
    void thread_conv_1_input_12_ce0();
    void thread_conv_1_input_12_ce1();
    void thread_conv_1_input_12_we0();
    void thread_conv_1_input_13_address0();
    void thread_conv_1_input_13_ce0();
    void thread_conv_1_input_13_ce1();
    void thread_conv_1_input_13_we0();
    void thread_conv_1_input_14_address0();
    void thread_conv_1_input_14_ce0();
    void thread_conv_1_input_14_ce1();
    void thread_conv_1_input_14_we0();
    void thread_conv_1_input_15_address0();
    void thread_conv_1_input_15_ce0();
    void thread_conv_1_input_15_ce1();
    void thread_conv_1_input_15_we0();
    void thread_conv_1_input_16_address0();
    void thread_conv_1_input_16_ce0();
    void thread_conv_1_input_16_ce1();
    void thread_conv_1_input_16_we0();
    void thread_conv_1_input_17_address0();
    void thread_conv_1_input_17_ce0();
    void thread_conv_1_input_17_ce1();
    void thread_conv_1_input_17_we0();
    void thread_conv_1_input_18_address0();
    void thread_conv_1_input_18_ce0();
    void thread_conv_1_input_18_ce1();
    void thread_conv_1_input_18_we0();
    void thread_conv_1_input_19_address0();
    void thread_conv_1_input_19_ce0();
    void thread_conv_1_input_19_ce1();
    void thread_conv_1_input_19_we0();
    void thread_conv_1_input_1_address0();
    void thread_conv_1_input_1_ce0();
    void thread_conv_1_input_1_ce1();
    void thread_conv_1_input_1_we0();
    void thread_conv_1_input_20_address0();
    void thread_conv_1_input_20_ce0();
    void thread_conv_1_input_20_ce1();
    void thread_conv_1_input_20_we0();
    void thread_conv_1_input_21_address0();
    void thread_conv_1_input_21_ce0();
    void thread_conv_1_input_21_ce1();
    void thread_conv_1_input_21_we0();
    void thread_conv_1_input_22_address0();
    void thread_conv_1_input_22_ce0();
    void thread_conv_1_input_22_ce1();
    void thread_conv_1_input_22_we0();
    void thread_conv_1_input_23_address0();
    void thread_conv_1_input_23_ce0();
    void thread_conv_1_input_23_ce1();
    void thread_conv_1_input_23_we0();
    void thread_conv_1_input_24_address0();
    void thread_conv_1_input_24_ce0();
    void thread_conv_1_input_24_ce1();
    void thread_conv_1_input_24_we0();
    void thread_conv_1_input_25_address0();
    void thread_conv_1_input_25_ce0();
    void thread_conv_1_input_25_ce1();
    void thread_conv_1_input_25_we0();
    void thread_conv_1_input_26_address0();
    void thread_conv_1_input_26_ce0();
    void thread_conv_1_input_26_ce1();
    void thread_conv_1_input_26_we0();
    void thread_conv_1_input_27_address0();
    void thread_conv_1_input_27_ce0();
    void thread_conv_1_input_27_ce1();
    void thread_conv_1_input_27_we0();
    void thread_conv_1_input_2_address0();
    void thread_conv_1_input_2_ce0();
    void thread_conv_1_input_2_ce1();
    void thread_conv_1_input_2_we0();
    void thread_conv_1_input_3_address0();
    void thread_conv_1_input_3_ce0();
    void thread_conv_1_input_3_ce1();
    void thread_conv_1_input_3_we0();
    void thread_conv_1_input_4_address0();
    void thread_conv_1_input_4_ce0();
    void thread_conv_1_input_4_ce1();
    void thread_conv_1_input_4_we0();
    void thread_conv_1_input_5_address0();
    void thread_conv_1_input_5_ce0();
    void thread_conv_1_input_5_ce1();
    void thread_conv_1_input_5_we0();
    void thread_conv_1_input_6_address0();
    void thread_conv_1_input_6_ce0();
    void thread_conv_1_input_6_ce1();
    void thread_conv_1_input_6_we0();
    void thread_conv_1_input_7_address0();
    void thread_conv_1_input_7_ce0();
    void thread_conv_1_input_7_ce1();
    void thread_conv_1_input_7_we0();
    void thread_conv_1_input_8_address0();
    void thread_conv_1_input_8_ce0();
    void thread_conv_1_input_8_ce1();
    void thread_conv_1_input_8_we0();
    void thread_conv_1_input_9_address0();
    void thread_conv_1_input_9_ce0();
    void thread_conv_1_input_9_ce1();
    void thread_conv_1_input_9_we0();
    void thread_conv_1_out_address0();
    void thread_conv_1_out_ce0();
    void thread_conv_1_out_ce1();
    void thread_conv_1_out_we0();
    void thread_conv_2_out_address0();
    void thread_conv_2_out_ce0();
    void thread_conv_2_out_ce1();
    void thread_conv_2_out_we0();
    void thread_dense_1_bias_address0();
    void thread_dense_1_bias_ce0();
    void thread_dense_1_out_address0();
    void thread_dense_1_out_ce0();
    void thread_dense_1_out_d0();
    void thread_dense_1_out_we0();
    void thread_dense_1_weights_address0();
    void thread_dense_1_weights_ce0();
    void thread_dense_2_bias_address0();
    void thread_dense_2_bias_ce0();
    void thread_dense_2_out_address0();
    void thread_dense_2_out_ce0();
    void thread_dense_2_out_d0();
    void thread_dense_2_out_we0();
    void thread_dense_2_weights_address0();
    void thread_dense_2_weights_ce0();
    void thread_flat_array_address0();
    void thread_flat_array_ce0();
    void thread_flat_array_we0();
    void thread_grp_conv_1_fu_1016_ap_start();
    void thread_grp_conv_2_fu_1050_ap_start();
    void thread_grp_dense_out_fu_1178_ap_start();
    void thread_grp_flat_fu_1216_ap_start();
    void thread_grp_fu_1224_p0();
    void thread_grp_fu_1224_p1();
    void thread_grp_fu_1230_p0();
    void thread_grp_fu_1230_p1();
    void thread_grp_fu_1627_p0();
    void thread_grp_fu_1627_p00();
    void thread_grp_fu_1627_p1();
    void thread_grp_fu_1627_p2();
    void thread_grp_fu_1627_p20();
    void thread_grp_max_pool_1_fu_1198_ap_start();
    void thread_grp_max_pool_2_fu_1190_ap_start();
    void thread_i_1_fu_1346_p2();
    void thread_i_2_fu_1476_p2();
    void thread_i_fu_1267_p2();
    void thread_icmp_ln13_1_fu_1404_p2();
    void thread_icmp_ln13_2_fu_1482_p2();
    void thread_icmp_ln13_3_fu_1567_p2();
    void thread_icmp_ln13_fu_1352_p2();
    void thread_icmp_ln19_1_fu_1437_p2();
    void thread_icmp_ln19_2_fu_1594_p2();
    void thread_icmp_ln19_3_fu_1600_p2();
    void thread_icmp_ln19_fu_1431_p2();
    void thread_icmp_ln23_fu_1261_p2();
    void thread_icmp_ln25_fu_1311_p2();
    void thread_icmp_ln9_1_fu_1464_p2();
    void thread_icmp_ln9_fu_1334_p2();
    void thread_ix_in_fu_1273_p2();
    void thread_j_1_fu_1554_p2();
    void thread_j_2_fu_1317_p2();
    void thread_j_fu_1391_p2();
    void thread_max_pool_1_out_0_address0();
    void thread_max_pool_1_out_0_ce0();
    void thread_max_pool_1_out_0_ce1();
    void thread_max_pool_1_out_0_we0();
    void thread_max_pool_1_out_1_address0();
    void thread_max_pool_1_out_1_ce0();
    void thread_max_pool_1_out_1_ce1();
    void thread_max_pool_1_out_1_we0();
    void thread_max_pool_1_out_2_address0();
    void thread_max_pool_1_out_2_ce0();
    void thread_max_pool_1_out_2_ce1();
    void thread_max_pool_1_out_2_we0();
    void thread_max_pool_1_out_3_address0();
    void thread_max_pool_1_out_3_ce0();
    void thread_max_pool_1_out_3_ce1();
    void thread_max_pool_1_out_3_we0();
    void thread_max_pool_1_out_4_address0();
    void thread_max_pool_1_out_4_ce0();
    void thread_max_pool_1_out_4_ce1();
    void thread_max_pool_1_out_4_we0();
    void thread_max_pool_1_out_5_address0();
    void thread_max_pool_1_out_5_ce0();
    void thread_max_pool_1_out_5_ce1();
    void thread_max_pool_1_out_5_we0();
    void thread_max_pool_2_out_address0();
    void thread_max_pool_2_out_ce0();
    void thread_max_pool_2_out_we0();
    void thread_or_ln19_1_fu_1606_p2();
    void thread_or_ln19_fu_1443_p2();
    void thread_prediction_Addr_A();
    void thread_prediction_Clk_A();
    void thread_prediction_Din_A();
    void thread_prediction_EN_A();
    void thread_prediction_Rst_A();
    void thread_prediction_WEN_A();
    void thread_select_ln14_1_fu_1358_p3();
    void thread_select_ln14_2_fu_1366_p3();
    void thread_select_ln14_3_fu_1559_p3();
    void thread_select_ln14_4_fu_1488_p3();
    void thread_select_ln14_5_fu_1496_p3();
    void thread_select_ln14_fu_1396_p3();
    void thread_sext_ln14_fu_1549_p1();
    void thread_sub_ln14_fu_1537_p2();
    void thread_tmp_16_fu_1513_p3();
    void thread_tmp_17_fu_1525_p3();
    void thread_tmp_18_fu_1580_p4();
    void thread_tmp_fu_1417_p4();
    void thread_trunc_ln19_1_fu_1590_p1();
    void thread_trunc_ln19_fu_1427_p1();
    void thread_zext_ln13_1_fu_1504_p1();
    void thread_zext_ln14_10_fu_1521_p1();
    void thread_zext_ln14_11_fu_1533_p1();
    void thread_zext_ln14_5_fu_1378_p1();
    void thread_zext_ln14_6_fu_1508_p1();
    void thread_zext_ln14_7_fu_1572_p1();
    void thread_zext_ln14_9_fu_1387_p1();
    void thread_zext_ln14_fu_1409_p1();
    void thread_zext_ln27_1_fu_1323_p1();
    void thread_zext_ln27_fu_1279_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
