{
  "design": {
    "design_info": {
      "boundary_crc": "0x1FCD48E589BA1103",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../xram.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "ddr2_interface": "",
      "clk_wiz_0": "",
      "proc_sys_reset": "",
      "inverter": "",
      "system_ila_0": "",
      "axi4_noburst_master": "",
      "controller_0": ""
    },
    "ports": {
      "ddr2_cas_n": {
        "direction": "O"
      },
      "ddr2_ras_n": {
        "direction": "O"
      },
      "ddr2_dq": {
        "direction": "IO",
        "left": "15",
        "right": "0"
      },
      "ddr2_dm": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "ddr2_dqs_n": {
        "direction": "IO",
        "left": "1",
        "right": "0"
      },
      "ddr2_cs_n": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddr2_dqs_p": {
        "direction": "IO",
        "left": "1",
        "right": "0"
      },
      "ddr2_ck_p": {
        "type": "clk",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ddr2_we_n": {
        "direction": "O"
      },
      "ddr2_cke": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ddr2_ck_n": {
        "type": "clk",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "ddr2_ba": {
        "direction": "O",
        "left": "2",
        "right": "0"
      },
      "ddr2_addr": {
        "direction": "O",
        "left": "12",
        "right": "0"
      },
      "ddr2_odt": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "CLK100MHZ": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "CPU_RESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "LED16_B": {
        "direction": "O"
      },
      "LED": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "LED16_R": {
        "direction": "O"
      }
    },
    "components": {
      "ddr2_interface": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "xci_name": "design_1_mig_7series_0_0",
        "xci_path": "ip\\design_1_mig_7series_0_0\\design_1_mig_7series_0_0.xci",
        "inst_hier_path": "ddr2_interface",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_a.prj"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT1_JITTER": {
            "value": "114.140"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "99.281"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "200.00"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT2_JITTER": {
            "value": "104.357"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "99.281"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "325.00"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFGCE"
          },
          "CLK_OUT1_PORT": {
            "value": "ddr_ref_clk"
          },
          "CLK_OUT2_PORT": {
            "value": "ddr_sys_clk"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_BANDWIDTH": {
            "value": "OPTIMIZED"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "9.750"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "4.875"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "3"
          },
          "MMCM_COMPENSATION": {
            "value": "ZHOLD"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIMITIVE": {
            "value": "MMCM"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "true"
          }
        }
      },
      "proc_sys_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_1",
        "xci_path": "ip\\design_1_proc_sys_reset_0_1\\design_1_proc_sys_reset_0_1.xci",
        "inst_hier_path": "proc_sys_reset"
      },
      "inverter": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "design_1_util_vector_logic_0_0",
        "xci_path": "ip\\design_1_util_vector_logic_0_0\\design_1_util_vector_logic_0_0.xci",
        "inst_hier_path": "inverter",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_0_0",
        "xci_path": "ip\\design_1_system_ila_0_0\\design_1_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "C_MON_TYPE": {
            "value": "INTERFACE"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "1"
          },
          "C_SLOT_0_APC_EN": {
            "value": "0"
          },
          "C_SLOT_0_AXI_AR_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AR_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AW_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_AW_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_B_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_B_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_R_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_R_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_AXI_W_SEL_DATA": {
            "value": "1"
          },
          "C_SLOT_0_AXI_W_SEL_TRIG": {
            "value": "1"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXI": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "axi4_noburst_master": {
        "vlnv": "xilinx.com:module_ref:axi4_noburst_master:1.0",
        "xci_name": "design_1_axi4_noburst_master_0_0",
        "xci_path": "ip\\design_1_axi4_noburst_master_0_0\\design_1_axi4_noburst_master_0_0.xci",
        "inst_hier_path": "axi4_noburst_master",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi4_noburst_master",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "81247969",
                "value_src": "default_prop"
              },
              "ID_WIDTH": {
                "value": "4",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "auto"
              },
              "PHASE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_mig_7series_0_0_ui_clk",
                "value_src": "default_prop"
              }
            },
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "port_maps": {
              "AWID": {
                "physical_name": "M_AXI_AWID",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWADDR": {
                "physical_name": "M_AXI_AWADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWLEN": {
                "physical_name": "M_AXI_AWLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "AWSIZE": {
                "physical_name": "M_AXI_AWSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWBURST": {
                "physical_name": "M_AXI_AWBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "AWLOCK": {
                "physical_name": "M_AXI_AWLOCK",
                "direction": "O"
              },
              "AWCACHE": {
                "physical_name": "M_AXI_AWCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "M_AXI_AWPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWQOS": {
                "physical_name": "M_AXI_AWQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "M_AXI_AWVALID",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "M_AXI_AWREADY",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "M_AXI_WDATA",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "M_AXI_WSTRB",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WLAST": {
                "physical_name": "M_AXI_WLAST",
                "direction": "O"
              },
              "WVALID": {
                "physical_name": "M_AXI_WVALID",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "M_AXI_WREADY",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "M_AXI_BRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "M_AXI_BVALID",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "M_AXI_BREADY",
                "direction": "O"
              },
              "ARID": {
                "physical_name": "M_AXI_ARID",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARADDR": {
                "physical_name": "M_AXI_ARADDR",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARLEN": {
                "physical_name": "M_AXI_ARLEN",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "ARSIZE": {
                "physical_name": "M_AXI_ARSIZE",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARBURST": {
                "physical_name": "M_AXI_ARBURST",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ARLOCK": {
                "physical_name": "M_AXI_ARLOCK",
                "direction": "O"
              },
              "ARCACHE": {
                "physical_name": "M_AXI_ARCACHE",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "M_AXI_ARPROT",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARQOS": {
                "physical_name": "M_AXI_ARQOS",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "M_AXI_ARVALID",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "M_AXI_ARREADY",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "M_AXI_RDATA",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "M_AXI_RRESP",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RLAST": {
                "physical_name": "M_AXI_RLAST",
                "direction": "I"
              },
              "RVALID": {
                "physical_name": "M_AXI_RVALID",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "M_AXI_RREADY",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "AMCI_WADDR": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AMCI_WDATA": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AMCI_WSTRB": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AMCI_WRITE": {
            "direction": "I"
          },
          "AMCI_WIDLE": {
            "direction": "O"
          },
          "AMCI_RADDR": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AMCI_RDATA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AMCI_READ": {
            "direction": "I"
          },
          "AMCI_RIDLE": {
            "direction": "O"
          },
          "M_AXI_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXI",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "M_AXI_ARESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "81247969",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_mig_7series_0_0_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "M_AXI_ARESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "controller_0": {
        "vlnv": "xilinx.com:module_ref:controller:1.0",
        "xci_name": "design_1_controller_0_0",
        "xci_path": "ip\\design_1_controller_0_0\\design_1_controller_0_0.xci",
        "inst_hier_path": "controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "AMCI_WADDR": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AMCI_WDATA": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AMCI_WSTRB": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AMCI_WRITE": {
            "direction": "O"
          },
          "AMCI_WIDLE": {
            "direction": "I"
          },
          "AMCI_RADDR": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AMCI_RDATA": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "AMCI_READ": {
            "direction": "O"
          },
          "AMCI_RIDLE": {
            "direction": "I"
          },
          "LED": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "BLINKY": {
            "direction": "O"
          },
          "FAIL": {
            "direction": "O"
          },
          "DDR_CLK_LOCKED": {
            "direction": "I"
          },
          "INIT_CALIB_COMPLETE": {
            "direction": "I"
          },
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "RESETN",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "81247969",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_mig_7series_0_0_ui_clk",
                "value_src": "default_prop"
              }
            }
          },
          "RESETN": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi4_noburst_master_M_AXI": {
        "interface_ports": [
          "axi4_noburst_master/M_AXI",
          "ddr2_interface/S_AXI",
          "system_ila_0/SLOT_0_AXI"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      }
    },
    "nets": {
      "CPU_RESETN_1": {
        "ports": [
          "CPU_RESETN",
          "ddr2_interface/sys_rst",
          "clk_wiz_0/resetn"
        ]
      },
      "Net": {
        "ports": [
          "ddr2_dq",
          "ddr2_interface/ddr2_dq"
        ]
      },
      "Net1": {
        "ports": [
          "ddr2_dqs_n",
          "ddr2_interface/ddr2_dqs_n"
        ]
      },
      "Net2": {
        "ports": [
          "ddr2_dqs_p",
          "ddr2_interface/ddr2_dqs_p"
        ]
      },
      "axi4_noburst_master_AMCI_RDATA": {
        "ports": [
          "axi4_noburst_master/AMCI_RDATA",
          "controller_0/AMCI_RDATA"
        ]
      },
      "axi4_noburst_master_AMCI_RIDLE": {
        "ports": [
          "axi4_noburst_master/AMCI_RIDLE",
          "controller_0/AMCI_RIDLE"
        ]
      },
      "axi4_noburst_master_AMCI_WIDLE": {
        "ports": [
          "axi4_noburst_master/AMCI_WIDLE",
          "controller_0/AMCI_WIDLE"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "CLK100MHZ",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_ddr_ref_clk": {
        "ports": [
          "clk_wiz_0/ddr_ref_clk",
          "ddr2_interface/clk_ref_i"
        ]
      },
      "clk_wiz_0_ddr_sys_clk": {
        "ports": [
          "clk_wiz_0/ddr_sys_clk",
          "ddr2_interface/sys_clk_i"
        ]
      },
      "controller_0_AMCI_RADDR": {
        "ports": [
          "controller_0/AMCI_RADDR",
          "axi4_noburst_master/AMCI_RADDR"
        ]
      },
      "controller_0_AMCI_READ": {
        "ports": [
          "controller_0/AMCI_READ",
          "axi4_noburst_master/AMCI_READ"
        ]
      },
      "controller_0_AMCI_WADDR": {
        "ports": [
          "controller_0/AMCI_WADDR",
          "axi4_noburst_master/AMCI_WADDR"
        ]
      },
      "controller_0_AMCI_WDATA": {
        "ports": [
          "controller_0/AMCI_WDATA",
          "axi4_noburst_master/AMCI_WDATA"
        ]
      },
      "controller_0_AMCI_WRITE": {
        "ports": [
          "controller_0/AMCI_WRITE",
          "axi4_noburst_master/AMCI_WRITE"
        ]
      },
      "controller_0_AMCI_WSTRB": {
        "ports": [
          "controller_0/AMCI_WSTRB",
          "axi4_noburst_master/AMCI_WSTRB"
        ]
      },
      "controller_0_BLINKY": {
        "ports": [
          "controller_0/BLINKY",
          "LED16_B"
        ]
      },
      "controller_0_FAIL": {
        "ports": [
          "controller_0/FAIL",
          "LED16_R"
        ]
      },
      "controller_0_LED": {
        "ports": [
          "controller_0/LED",
          "LED"
        ]
      },
      "ddr2_interface_init_calib_complete": {
        "ports": [
          "ddr2_interface/init_calib_complete",
          "controller_0/INIT_CALIB_COMPLETE"
        ]
      },
      "ddr2_interface_mmcm_locked": {
        "ports": [
          "ddr2_interface/mmcm_locked",
          "controller_0/DDR_CLK_LOCKED"
        ]
      },
      "ddr2_interface_ui_clk": {
        "ports": [
          "ddr2_interface/ui_clk",
          "proc_sys_reset/slowest_sync_clk",
          "system_ila_0/clk",
          "axi4_noburst_master/M_AXI_ACLK",
          "controller_0/CLK"
        ]
      },
      "ddr2_interface_ui_clk_sync_rst": {
        "ports": [
          "ddr2_interface/ui_clk_sync_rst",
          "inverter/Op1"
        ]
      },
      "inverter_Res": {
        "ports": [
          "inverter/Res",
          "proc_sys_reset/ext_reset_in"
        ]
      },
      "mig_7series_0_ddr2_addr": {
        "ports": [
          "ddr2_interface/ddr2_addr",
          "ddr2_addr"
        ]
      },
      "mig_7series_0_ddr2_ba": {
        "ports": [
          "ddr2_interface/ddr2_ba",
          "ddr2_ba"
        ]
      },
      "mig_7series_0_ddr2_cas_n": {
        "ports": [
          "ddr2_interface/ddr2_cas_n",
          "ddr2_cas_n"
        ]
      },
      "mig_7series_0_ddr2_ck_n": {
        "ports": [
          "ddr2_interface/ddr2_ck_n",
          "ddr2_ck_n"
        ]
      },
      "mig_7series_0_ddr2_ck_p": {
        "ports": [
          "ddr2_interface/ddr2_ck_p",
          "ddr2_ck_p"
        ]
      },
      "mig_7series_0_ddr2_cke": {
        "ports": [
          "ddr2_interface/ddr2_cke",
          "ddr2_cke"
        ]
      },
      "mig_7series_0_ddr2_cs_n": {
        "ports": [
          "ddr2_interface/ddr2_cs_n",
          "ddr2_cs_n"
        ]
      },
      "mig_7series_0_ddr2_dm": {
        "ports": [
          "ddr2_interface/ddr2_dm",
          "ddr2_dm"
        ]
      },
      "mig_7series_0_ddr2_odt": {
        "ports": [
          "ddr2_interface/ddr2_odt",
          "ddr2_odt"
        ]
      },
      "mig_7series_0_ddr2_ras_n": {
        "ports": [
          "ddr2_interface/ddr2_ras_n",
          "ddr2_ras_n"
        ]
      },
      "mig_7series_0_ddr2_we_n": {
        "ports": [
          "ddr2_interface/ddr2_we_n",
          "ddr2_we_n"
        ]
      },
      "proc_sys_reset_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset/peripheral_aresetn",
          "ddr2_interface/aresetn",
          "system_ila_0/resetn",
          "axi4_noburst_master/M_AXI_ARESETN",
          "controller_0/RESETN"
        ]
      }
    },
    "addressing": {
      "/axi4_noburst_master": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_ddr2_interface_memaddr": {
                "address_block": "/ddr2_interface/memmap/memaddr",
                "offset": "0x80000000",
                "range": "128M"
              }
            }
          }
        }
      }
    }
  }
}