vhdl work "netgen/par/Memory_module_timesim.vhd"
verilog work "Memory_module_tb.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
