Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat May  4 21:02:46 2024
| Host         : acidrain running 64-bit Ubuntu 24.04 LTS
| Command      : report_control_sets -verbose -file reciever_wrapper_control_sets_placed.rpt
| Design       : reciever_wrapper
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             103 |           27 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             194 |           49 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|             Clock Signal            |                                              Enable Signal                                             | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+
|  reciever_i/clk_wiz_0/inst/clk_out1 | reciever_i/axis_i2s2_0/inst/tx_data_l_shift0_in[23]                                                    |                  |                5 |             23 |         4.60 |
|  reciever_i/clk_wiz_0/inst/clk_out1 | reciever_i/axis_i2s2_0/inst/tx_data_r_shift[23]                                                        |                  |                5 |             23 |         4.60 |
|  reciever_i/clk_wiz_0/inst/clk_out1 | reciever_i/axis_i2s2_0/inst/tx_data_l                                                                  |                  |                5 |             24 |         4.80 |
|  reciever_i/clk_wiz_0/inst/clk_out1 | reciever_i/axis_i2s2_0/inst/tx_data_r                                                                  |                  |                6 |             24 |         4.00 |
|  reciever_i/clk_wiz_0/inst/clk_out1 | reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data[23]_i_1_n_0 |                  |                5 |             25 |         5.00 |
|  reciever_i/clk_wiz_0/inst/clk_out1 | reciever_i/phase_provider_0/inst/counter                                                               |                  |                7 |             26 |         3.71 |
|  reciever_i/clk_wiz_0/inst/clk_out1 | reciever_i/axis_dwidth_converter_0/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_load             |                  |               16 |             49 |         3.06 |
|  reciever_i/clk_wiz_0/inst/clk_out1 |                                                                                                        |                  |               27 |            103 |         3.81 |
+-------------------------------------+--------------------------------------------------------------------------------------------------------+------------------+------------------+----------------+--------------+


