/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [5:0] _06_;
  wire [5:0] _07_;
  wire [18:0] _08_;
  wire [9:0] _09_;
  wire [30:0] _10_;
  wire celloutsig_0_0z;
  wire [20:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [23:0] celloutsig_0_18z;
  wire [10:0] celloutsig_0_1z;
  reg [9:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = !(celloutsig_1_1z ? celloutsig_1_8z : celloutsig_1_0z);
  assign celloutsig_0_7z = !(celloutsig_0_5z ? celloutsig_0_2z : celloutsig_0_1z[4]);
  assign celloutsig_0_25z = !(celloutsig_0_13z ? celloutsig_0_17z : celloutsig_0_5z);
  assign celloutsig_0_6z = ~(celloutsig_0_2z | celloutsig_0_3z[2]);
  assign celloutsig_1_12z = ~((celloutsig_1_9z[6] | celloutsig_1_7z[3]) & (celloutsig_1_1z | celloutsig_1_3z[5]));
  assign celloutsig_0_8z = ~((celloutsig_0_0z | celloutsig_0_2z) & (celloutsig_0_3z[3] | celloutsig_0_5z));
  assign celloutsig_0_13z = ~((celloutsig_0_4z | _00_) & (_01_ | _02_));
  assign celloutsig_0_23z = ~((_03_ | celloutsig_0_22z) & (_04_ | celloutsig_0_8z));
  assign celloutsig_1_18z = celloutsig_1_13z | ~(celloutsig_1_13z);
  assign celloutsig_0_2z = celloutsig_0_0z | ~(celloutsig_0_1z[0]);
  assign celloutsig_1_5z = in_data[179] ^ in_data[138];
  assign celloutsig_0_16z = _05_ ^ celloutsig_0_4z;
  assign celloutsig_1_8z = ~(celloutsig_1_1z ^ celloutsig_1_0z);
  assign celloutsig_0_17z = ~(celloutsig_0_16z ^ celloutsig_0_1z[2]);
  assign celloutsig_0_22z = ~(celloutsig_0_3z[3] ^ celloutsig_0_20z[7]);
  assign celloutsig_1_2z = { in_data[123:112], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } + { in_data[179:162], celloutsig_1_0z };
  assign celloutsig_0_26z = { _06_[5:4], _05_, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z } + { _07_[5:3], celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_16z };
  reg [18:0] _28_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _28_ <= 19'h00000;
    else _28_ <= { celloutsig_0_1z[10:2], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z };
  assign { _08_[18:3], _04_, _08_[1:0] } = _28_;
  reg [9:0] _29_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _29_ <= 10'h000;
    else _29_ <= { in_data[60:58], celloutsig_0_3z, celloutsig_0_7z };
  assign { _09_[9:4], _03_, _09_[2:1], _01_ } = _29_;
  reg [30:0] _30_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _30_ <= 31'h00000000;
    else _30_ <= { _09_[7:4], _03_, _09_[2:1], _01_, _08_[18:3], _04_, _08_[1:0], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z };
  assign { _10_[30:21], _02_, _10_[19:16], _07_[5:3], _10_[12:8], _06_[5:4], _05_, _10_[4:2], _00_, _10_[0] } = _30_;
  assign celloutsig_1_19z = { celloutsig_1_2z[4], celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_6z } & { celloutsig_1_9z[3:2], celloutsig_1_1z, celloutsig_1_17z };
  assign celloutsig_0_18z = { celloutsig_0_11z[19:0], celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_0z } & in_data[52:29];
  assign celloutsig_0_3z = celloutsig_0_1z[10:5] & in_data[76:71];
  assign celloutsig_1_3z = { celloutsig_1_2z[14:10], celloutsig_1_0z } / { 1'h1, celloutsig_1_2z[9:6], celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[93:91] >= in_data[79:77];
  assign celloutsig_1_11z = { celloutsig_1_7z[3:0], celloutsig_1_5z } >= celloutsig_1_3z[5:1];
  assign celloutsig_0_4z = { celloutsig_0_3z[3:1], celloutsig_0_1z, celloutsig_0_2z } > { celloutsig_0_1z[1:0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_5z = { celloutsig_0_1z[10:1], celloutsig_0_2z } > in_data[85:75];
  assign celloutsig_0_27z = { _08_[17:3], _04_, _08_[1:0], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_25z } > { celloutsig_0_18z[14:4], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_1z = { in_data[130:127], celloutsig_1_0z, celloutsig_1_0z } && in_data[187:182];
  assign celloutsig_1_4z = ! { celloutsig_1_3z[4:1], celloutsig_1_1z };
  assign celloutsig_1_9z = { celloutsig_1_2z[17:11], celloutsig_1_4z } * in_data[124:117];
  assign celloutsig_0_11z = { _08_[17:3], celloutsig_0_3z } * { _08_[18:3], _04_, _08_[1:0], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_1z = ~ { in_data[38:29], celloutsig_0_0z };
  assign celloutsig_1_13z = & celloutsig_1_3z;
  assign celloutsig_1_7z = { in_data[112:109], celloutsig_1_1z, celloutsig_1_1z } - { celloutsig_1_3z[5:1], celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_20z = 10'h000;
    else if (clkin_data[64]) celloutsig_0_20z = { celloutsig_0_18z[19:11], celloutsig_0_17z };
  assign celloutsig_1_0z = ~((in_data[144] & in_data[184]) | (in_data[122] & in_data[114]));
  assign celloutsig_1_6z = ~((celloutsig_1_2z[17] & celloutsig_1_4z) | (celloutsig_1_1z & in_data[131]));
  assign _06_[3:0] = { _05_, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z };
  assign _07_[2:0] = { celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_16z };
  assign _08_[2] = _04_;
  assign { _09_[3], _09_[0] } = { _03_, _01_ };
  assign { _10_[20], _10_[15:13], _10_[7:5], _10_[1] } = { _02_, _07_[5:3], _06_[5:4], _05_, _00_ };
  assign { out_data[128], out_data[99:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
