64513
64532
design1
bdw_work/trace/hls.feature_write_addr_gen.BASIC.s.trace
2
0
0
0
1608110559
1608110570
/usr/cadence/installs/Stratus/bin/stratus_hls --logfile=stratus_hls.log -I. -Ibdw_work/wrappers -I/usr/cadence/installs/Stratus/share/stratus/include --tl=/usr/cadence/installs/Stratus/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib --clock_period=3.200 --default_input_delay=0.100 --flatten_arrays=none --message_detail=3 --path_delay_limit=100.000 --rtl_annotation=op,stack -DBASIC=1 -DBDW_RTL_feature_write_addr_gen_BASIC=1 --clock_period=3.200 -d bdw_work/modules/feature_write_addr_gen/BASIC -o feature_write_addr_gen_rtl.cpp --hls_module=feature_write_addr_gen --hls_config=BASIC --project=project.tcl feature_write_addr_gen.cpp

