Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Nov 17 09:08:24 2023
| Host         : gaphs17.portoalegre.pucrsnet.br running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     206         
TIMING-18  Warning           Missing input or output delay   11          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (214)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (482)
5. checking no_input_delay (8)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (214)
--------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: dm_manag/dspl/ck_1KHz_reg/Q (HIGH)

 There are 186 register/latch pins with no clock driven by root clock pin: mod/clock_1_int_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mod/clock_2_int_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: update_c/rising_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (482)
--------------------------------------------------
 There are 482 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.319        0.000                      0                  251        0.122        0.000                      0                  251        4.500        0.000                       0                   178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.319        0.000                      0                  251        0.122        0.000                      0                  251        4.500        0.000                       0                   178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.319ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.319ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 3.456ns (61.509%)  route 2.163ns (38.491%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.647     5.250    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.589    mod/count_mult_hz_reg[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.713    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.263 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.263    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.377    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.491    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.606    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.828 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     9.168    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     9.467 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.467    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.843 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.843    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.960 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.311    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.428    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.545 r  mod/count_mult_hz_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.545    mod/count_mult_hz_reg[24]_i_1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.868 r  mod/count_mult_hz_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.868    mod/count_mult_hz_reg[28]_i_1_n_6
    SLICE_X10Y101        FDCE                                         r  mod/count_mult_hz_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.512    14.934    mod/CLK
    SLICE_X10Y101        FDCE                                         r  mod/count_mult_hz_reg[29]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X10Y101        FDCE (Setup_fdce_C_D)        0.109    15.188    mod/count_mult_hz_reg[29]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -10.868    
  -------------------------------------------------------------------
                         slack                                  4.319    

Slack (MET) :             4.423ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 3.352ns (60.783%)  route 2.163ns (39.217%))
  Logic Levels:           15  (CARRY4=13 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.647     5.250    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.589    mod/count_mult_hz_reg[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.713    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.263 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.263    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.377    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.491    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.606    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.828 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     9.168    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     9.467 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.467    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.843 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.843    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.960 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.311    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.428    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.545 r  mod/count_mult_hz_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.545    mod/count_mult_hz_reg[24]_i_1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.764 r  mod/count_mult_hz_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.764    mod/count_mult_hz_reg[28]_i_1_n_7
    SLICE_X10Y101        FDCE                                         r  mod/count_mult_hz_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.512    14.934    mod/CLK
    SLICE_X10Y101        FDCE                                         r  mod/count_mult_hz_reg[28]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X10Y101        FDCE (Setup_fdce_C_D)        0.109    15.188    mod/count_mult_hz_reg[28]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -10.764    
  -------------------------------------------------------------------
                         slack                                  4.423    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 3.339ns (60.690%)  route 2.163ns (39.310%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.647     5.250    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.589    mod/count_mult_hz_reg[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.713    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.263 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.263    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.377    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.491    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.606    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.828 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     9.168    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     9.467 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.467    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.843 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.843    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.960 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.311    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.428    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.751 r  mod/count_mult_hz_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.751    mod/count_mult_hz_reg[24]_i_1_n_6
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.512    14.934    mod/CLK
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[25]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X10Y100        FDCE (Setup_fdce_C_D)        0.109    15.188    mod/count_mult_hz_reg[25]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.444ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 3.331ns (60.633%)  route 2.163ns (39.367%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.647     5.250    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.589    mod/count_mult_hz_reg[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.713    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.263 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.263    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.377    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.491    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.606    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.828 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     9.168    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     9.467 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.467    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.843 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.843    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.960 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.311    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.428    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.743 r  mod/count_mult_hz_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.743    mod/count_mult_hz_reg[24]_i_1_n_4
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.512    14.934    mod/CLK
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[27]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X10Y100        FDCE (Setup_fdce_C_D)        0.109    15.188    mod/count_mult_hz_reg[27]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -10.743    
  -------------------------------------------------------------------
                         slack                                  4.444    

Slack (MET) :             4.520ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.418ns  (logic 3.255ns (60.081%)  route 2.163ns (39.919%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.647     5.250    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.589    mod/count_mult_hz_reg[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.713    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.263 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.263    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.377    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.491    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.606    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.828 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     9.168    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     9.467 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.467    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.843 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.843    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.960 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.311    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.428    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.667 r  mod/count_mult_hz_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.667    mod/count_mult_hz_reg[24]_i_1_n_5
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.512    14.934    mod/CLK
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[26]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X10Y100        FDCE (Setup_fdce_C_D)        0.109    15.188    mod/count_mult_hz_reg[26]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -10.667    
  -------------------------------------------------------------------
                         slack                                  4.520    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 3.235ns (59.933%)  route 2.163ns (40.067%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.647     5.250    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.589    mod/count_mult_hz_reg[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.713    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.263 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.263    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.377    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.491    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.606    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.828 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     9.168    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     9.467 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.467    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.843 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.843    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.960 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.311    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.428 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.428    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.647 r  mod/count_mult_hz_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.647    mod/count_mult_hz_reg[24]_i_1_n_7
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.512    14.934    mod/CLK
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[24]/C
                         clock pessimism              0.180    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X10Y100        FDCE (Setup_fdce_C_D)        0.109    15.188    mod/count_mult_hz_reg[24]
  -------------------------------------------------------------------
                         required time                         15.188    
                         arrival time                         -10.647    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.666ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 3.222ns (59.844%)  route 2.162ns (40.156%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.647     5.250    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.589    mod/count_mult_hz_reg[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.713    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.263 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.263    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.377    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.491    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.606    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.828 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     9.168    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     9.467 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.467    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.843 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.843    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.960 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.311    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.634 r  mod/count_mult_hz_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.634    mod/count_mult_hz_reg[20]_i_1_n_6
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.528    14.951    mod/CLK
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[21]/C
                         clock pessimism              0.275    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X10Y99         FDCE (Setup_fdce_C_D)        0.109    15.299    mod/count_mult_hz_reg[21]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                         -10.634    
  -------------------------------------------------------------------
                         slack                                  4.666    

Slack (MET) :             4.674ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.376ns  (logic 3.214ns (59.784%)  route 2.162ns (40.216%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.647     5.250    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.589    mod/count_mult_hz_reg[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.713    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.263 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.263    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.377    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.491    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.606    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.828 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     9.168    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     9.467 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.467    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.843 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.843    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.960 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.311    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.626 r  mod/count_mult_hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.626    mod/count_mult_hz_reg[20]_i_1_n_4
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.528    14.951    mod/CLK
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[23]/C
                         clock pessimism              0.275    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X10Y99         FDCE (Setup_fdce_C_D)        0.109    15.299    mod/count_mult_hz_reg[23]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                  4.674    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 3.138ns (59.207%)  route 2.162ns (40.793%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.647     5.250    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.589    mod/count_mult_hz_reg[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.713    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.263 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.263    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.377    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.491    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.606    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.828 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     9.168    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     9.467 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.467    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.843 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.843    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.960 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.311    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.550 r  mod/count_mult_hz_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.550    mod/count_mult_hz_reg[20]_i_1_n_5
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.528    14.951    mod/CLK
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[22]/C
                         clock pessimism              0.275    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X10Y99         FDCE (Setup_fdce_C_D)        0.109    15.299    mod/count_mult_hz_reg[22]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.770ns  (required time - arrival time)
  Source:                 mod/count_mult_hz_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 3.118ns (59.053%)  route 2.162ns (40.947%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.647     5.250    mod/CLK
    SLICE_X10Y94         FDCE                                         r  mod/count_mult_hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_fdce_C_Q)         0.518     5.768 r  mod/count_mult_hz_reg[3]/Q
                         net (fo=3, routed)           0.822     6.589    mod/count_mult_hz_reg[3]
    SLICE_X11Y96         LUT4 (Prop_lut4_I2_O)        0.124     6.713 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.713    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.263 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.263    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.377    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.491    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.605 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.606    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.828 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     9.168    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     9.467 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     9.467    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.843 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.843    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.960 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.960    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.077    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.194 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.194    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.311 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.311    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.530 r  mod/count_mult_hz_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.530    mod/count_mult_hz_reg[20]_i_1_n_7
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.528    14.951    mod/CLK
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[20]/C
                         clock pessimism              0.275    15.226    
                         clock uncertainty           -0.035    15.190    
    SLICE_X10Y99         FDCE (Setup_fdce_C_D)        0.109    15.299    mod/count_mult_hz_reg[20]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  4.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mod/count_mult_hz_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.371ns (71.219%)  route 0.150ns (28.781%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.576     1.495    mod/CLK
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  mod/count_mult_hz_reg[23]/Q
                         net (fo=3, routed)           0.149     1.809    mod/count_mult_hz_reg[23]
    SLICE_X10Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  mod/count_mult_hz[20]_i_2/O
                         net (fo=1, routed)           0.000     1.854    mod/count_mult_hz[20]_i_2_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.963 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.016 r  mod/count_mult_hz_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.016    mod/count_mult_hz_reg[24]_i_1_n_7
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.841     2.006    mod/CLK
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[24]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y100        FDCE (Hold_fdce_C_D)         0.134     1.894    mod/count_mult_hz_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 start_fib/rising_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_EA_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.227ns (46.709%)  route 0.259ns (53.291%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    start_fib/CLK
    SLICE_X3Y95          FDCE                                         r  start_fib/rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.128     1.651 f  start_fib/rising_reg/Q
                         net (fo=4, routed)           0.259     1.910    wrapped/start_f_ed
    SLICE_X3Y102         LUT6 (Prop_lut6_I3_O)        0.099     2.009 r  wrapped/FSM_onehot_EA[1]_i_1__3/O
                         net (fo=1, routed)           0.000     2.009    wrapped_n_2
    SLICE_X3Y102         FDPE                                         r  FSM_onehot_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     2.037    clock_IBUF_BUFG
    SLICE_X3Y102         FDPE                                         r  FSM_onehot_EA_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y102         FDPE (Hold_fdpe_C_D)         0.091     1.882    FSM_onehot_EA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 start_fib/rising_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_EA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.227ns (46.613%)  route 0.260ns (53.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    start_fib/CLK
    SLICE_X3Y95          FDCE                                         r  start_fib/rising_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.128     1.651 f  start_fib/rising_reg/Q
                         net (fo=4, routed)           0.260     1.911    start_fib/start_f_ed
    SLICE_X3Y102         LUT6 (Prop_lut6_I2_O)        0.099     2.010 r  start_fib/FSM_onehot_EA[3]_i_1/O
                         net (fo=1, routed)           0.000     2.010    start_fib_n_2
    SLICE_X3Y102         FDCE                                         r  FSM_onehot_EA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     2.037    clock_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  FSM_onehot_EA_reg[3]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y102         FDCE (Hold_fdce_C_D)         0.092     1.883    FSM_onehot_EA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 mod/count_mult_hz_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.384ns (71.919%)  route 0.150ns (28.081%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.576     1.495    mod/CLK
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  mod/count_mult_hz_reg[23]/Q
                         net (fo=3, routed)           0.149     1.809    mod/count_mult_hz_reg[23]
    SLICE_X10Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  mod/count_mult_hz[20]_i_2/O
                         net (fo=1, routed)           0.000     1.854    mod/count_mult_hz[20]_i_2_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.963 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.029 r  mod/count_mult_hz_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.029    mod/count_mult_hz_reg[24]_i_1_n_5
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.841     2.006    mod/CLK
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[26]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y100        FDCE (Hold_fdce_C_D)         0.134     1.894    mod/count_mult_hz_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mod/count_mult_hz_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.407ns (73.079%)  route 0.150ns (26.921%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.576     1.495    mod/CLK
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  mod/count_mult_hz_reg[23]/Q
                         net (fo=3, routed)           0.149     1.809    mod/count_mult_hz_reg[23]
    SLICE_X10Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  mod/count_mult_hz[20]_i_2/O
                         net (fo=1, routed)           0.000     1.854    mod/count_mult_hz[20]_i_2_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.963 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.052 r  mod/count_mult_hz_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.052    mod/count_mult_hz_reg[24]_i_1_n_6
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.841     2.006    mod/CLK
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[25]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y100        FDCE (Hold_fdce_C_D)         0.134     1.894    mod/count_mult_hz_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mod/count_mult_hz_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.409ns (73.175%)  route 0.150ns (26.825%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.576     1.495    mod/CLK
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  mod/count_mult_hz_reg[23]/Q
                         net (fo=3, routed)           0.149     1.809    mod/count_mult_hz_reg[23]
    SLICE_X10Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  mod/count_mult_hz[20]_i_2/O
                         net (fo=1, routed)           0.000     1.854    mod/count_mult_hz[20]_i_2_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.963 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.054 r  mod/count_mult_hz_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.054    mod/count_mult_hz_reg[24]_i_1_n_4
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.841     2.006    mod/CLK
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[27]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y100        FDCE (Hold_fdce_C_D)         0.134     1.894    mod/count_mult_hz_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mod/count_mult_hz_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.411ns (73.271%)  route 0.150ns (26.729%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.576     1.495    mod/CLK
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  mod/count_mult_hz_reg[23]/Q
                         net (fo=3, routed)           0.149     1.809    mod/count_mult_hz_reg[23]
    SLICE_X10Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  mod/count_mult_hz[20]_i_2/O
                         net (fo=1, routed)           0.000     1.854    mod/count_mult_hz[20]_i_2_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.963 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.003 r  mod/count_mult_hz_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.003    mod/count_mult_hz_reg[24]_i_1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.056 r  mod/count_mult_hz_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.056    mod/count_mult_hz_reg[28]_i_1_n_7
    SLICE_X10Y101        FDCE                                         r  mod/count_mult_hz_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.841     2.006    mod/CLK
    SLICE_X10Y101        FDCE                                         r  mod/count_mult_hz_reg[28]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y101        FDCE (Hold_fdce_C_D)         0.134     1.894    mod/count_mult_hz_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mod/count_mult_hz_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mod/count_mult_hz_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.447ns (74.883%)  route 0.150ns (25.117%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.576     1.495    mod/CLK
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDCE (Prop_fdce_C_Q)         0.164     1.659 r  mod/count_mult_hz_reg[23]/Q
                         net (fo=3, routed)           0.149     1.809    mod/count_mult_hz_reg[23]
    SLICE_X10Y99         LUT2 (Prop_lut2_I1_O)        0.045     1.854 r  mod/count_mult_hz[20]_i_2/O
                         net (fo=1, routed)           0.000     1.854    mod/count_mult_hz[20]_i_2_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.963 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.963    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.003 r  mod/count_mult_hz_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.003    mod/count_mult_hz_reg[24]_i_1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.092 r  mod/count_mult_hz_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.092    mod/count_mult_hz_reg[28]_i_1_n_6
    SLICE_X10Y101        FDCE                                         r  mod/count_mult_hz_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.841     2.006    mod/CLK
    SLICE_X10Y101        FDCE                                         r  mod/count_mult_hz_reg[29]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X10Y101        FDCE (Hold_fdce_C_D)         0.134     1.894    mod/count_mult_hz_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 start_tim/contador_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_tim/FSM_onehot_EA_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.231ns (41.679%)  route 0.323ns (58.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    start_tim/CLK
    SLICE_X5Y99          FDCE                                         r  start_tim/contador_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  start_tim/contador_reg[6]/Q
                         net (fo=2, routed)           0.261     1.925    start_tim/contador_reg_n_0_[6]
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.045     1.970 r  start_tim/FSM_onehot_EA[0]_i_3__0/O
                         net (fo=2, routed)           0.063     2.033    start_tim/FSM_onehot_EA[0]_i_3__0_n_0
    SLICE_X5Y100         LUT6 (Prop_lut6_I3_O)        0.045     2.078 r  start_tim/FSM_onehot_EA[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.078    start_tim/FSM_onehot_EA[0]_i_1__0_n_0
    SLICE_X5Y100         FDPE                                         r  start_tim/FSM_onehot_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.868     2.034    start_tim/CLK
    SLICE_X5Y100         FDPE                                         r  start_tim/FSM_onehot_EA_reg[0]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDPE (Hold_fdpe_C_D)         0.091     1.879    start_tim/FSM_onehot_EA_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 stop_fib_tim/FSM_onehot_EA_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stop_fib_tim/contador_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.565%)  route 0.121ns (39.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.604     1.523    stop_fib_tim/CLK
    SLICE_X1Y96          FDPE                                         r  stop_fib_tim/FSM_onehot_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDPE (Prop_fdpe_C_Q)         0.141     1.664 f  stop_fib_tim/FSM_onehot_EA_reg[0]/Q
                         net (fo=21, routed)          0.121     1.785    stop_fib_tim/FSM_onehot_EA_reg_n_0_[0]
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.045     1.830 r  stop_fib_tim/contador[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.830    stop_fib_tim/contador[0]_i_1__2_n_0
    SLICE_X0Y96          FDCE                                         r  stop_fib_tim/contador_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.877     2.042    stop_fib_tim/CLK
    SLICE_X0Y96          FDCE                                         r  stop_fib_tim/contador_reg[0]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X0Y96          FDCE (Hold_fdce_C_D)         0.092     1.628    stop_fib_tim/contador_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y102    FSM_onehot_EA_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y102    FSM_onehot_EA_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y102    FSM_onehot_EA_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y102    FSM_onehot_EA_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y102    FSM_onehot_EA_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y102    FSM_onehot_EA_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    gen_mod_int_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y101    gen_mod_int_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y102   dm_manag/dspl/ck_1KHz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    FSM_onehot_EA_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    FSM_onehot_EA_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102    FSM_onehot_EA_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102    FSM_onehot_EA_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    FSM_onehot_EA_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    FSM_onehot_EA_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102    FSM_onehot_EA_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102    FSM_onehot_EA_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    FSM_onehot_EA_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    FSM_onehot_EA_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    FSM_onehot_EA_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    FSM_onehot_EA_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102    FSM_onehot_EA_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102    FSM_onehot_EA_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    FSM_onehot_EA_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    FSM_onehot_EA_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102    FSM_onehot_EA_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y102    FSM_onehot_EA_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    FSM_onehot_EA_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y102    FSM_onehot_EA_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           441 Endpoints
Min Delay           441 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wrapped/t_read_pointer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            parity
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.844ns  (logic 4.878ns (41.185%)  route 6.966ns (58.815%))
  Logic Levels:           6  (FDCE=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDCE                         0.000     0.000 r  wrapped/t_read_pointer_reg[1]/C
    SLICE_X6Y102         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  wrapped/t_read_pointer_reg[1]/Q
                         net (fo=38, routed)          1.610     2.128    wrapped/t_read_pointer[1]
    SLICE_X5Y106         LUT6 (Prop_lut6_I2_O)        0.124     2.252 r  wrapped/parity_OBUF_inst_i_33/O
                         net (fo=1, routed)           0.000     2.252    wrapped/parity_OBUF_inst_i_33_n_0
    SLICE_X5Y106         MUXF7 (Prop_muxf7_I1_O)      0.245     2.497 r  wrapped/parity_OBUF_inst_i_14/O
                         net (fo=2, routed)           0.990     3.486    wrapped/data_2_int[14]
    SLICE_X3Y104         LUT6 (Prop_lut6_I2_O)        0.298     3.784 r  wrapped/parity_OBUF_inst_i_4/O
                         net (fo=1, routed)           1.030     4.815    wrapped/parity_OBUF_inst_i_4_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I2_O)        0.124     4.939 r  wrapped/parity_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.336     8.275    parity_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569    11.844 r  parity_OBUF_inst/O
                         net (fo=0)                   0.000    11.844    parity
    V11                                                               r  parity (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/selected_dig_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec_cat[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.945ns  (logic 4.219ns (47.164%)  route 4.726ns (52.836%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDCE                         0.000     0.000 r  dm_manag/dspl/selected_dig_reg[2]/C
    SLICE_X2Y102         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  dm_manag/dspl/selected_dig_reg[2]/Q
                         net (fo=7, routed)           1.274     1.792    dm_manag/dspl/sel0[1]
    SLICE_X0Y96          LUT4 (Prop_lut4_I3_O)        0.124     1.916 r  dm_manag/dspl/dec_cat_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.453     5.368    dec_cat_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.945 r  dec_cat_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.945    dec_cat[7]
    T10                                                               r  dec_cat[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/selected_dig_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dec_cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.871ns  (logic 4.371ns (49.280%)  route 4.499ns (50.720%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE                         0.000     0.000 r  dm_manag/dspl/selected_dig_reg[4]/C
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  dm_manag/dspl/selected_dig_reg[4]/Q
                         net (fo=7, routed)           0.970     1.426    dm_manag/dspl/sel0[3]
    SLICE_X1Y99          LUT4 (Prop_lut4_I0_O)        0.152     1.578 r  dm_manag/dspl/dec_cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.529     5.107    dec_cat_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.763     8.871 r  dec_cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.871    dec_cat[6]
    R10                                                               r  dec_cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            wrapped/t_buffer_reg[7][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.561ns  (logic 1.754ns (20.483%)  route 6.808ns (79.517%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=264, routed)         4.500     5.977    wrapped/reset_IBUF
    SLICE_X7Y103         LUT4 (Prop_lut4_I3_O)        0.124     6.101 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.761     6.862    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.153     7.015 r  wrapped/t_buffer[7][15]_i_1/O
                         net (fo=16, routed)          1.546     8.561    wrapped/t_buffer[7][15]_i_1_n_0
    SLICE_X3Y103         FDRE                                         r  wrapped/t_buffer_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            wrapped/t_buffer_reg[7][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.561ns  (logic 1.754ns (20.483%)  route 6.808ns (79.517%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=264, routed)         4.500     5.977    wrapped/reset_IBUF
    SLICE_X7Y103         LUT4 (Prop_lut4_I3_O)        0.124     6.101 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.761     6.862    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.153     7.015 r  wrapped/t_buffer[7][15]_i_1/O
                         net (fo=16, routed)          1.546     8.561    wrapped/t_buffer[7][15]_i_1_n_0
    SLICE_X3Y103         FDRE                                         r  wrapped/t_buffer_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            wrapped/t_buffer_reg[3][11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.512ns  (logic 1.747ns (20.520%)  route 6.765ns (79.480%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=264, routed)         4.500     5.977    wrapped/reset_IBUF
    SLICE_X7Y103         LUT4 (Prop_lut4_I3_O)        0.124     6.101 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.683     6.784    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.146     6.930 r  wrapped/t_buffer[3][15]_i_1/O
                         net (fo=16, routed)          1.582     8.512    wrapped/t_buffer[3][15]_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  wrapped/t_buffer_reg[3][11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            wrapped/t_buffer_reg[3][13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.512ns  (logic 1.747ns (20.520%)  route 6.765ns (79.480%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=264, routed)         4.500     5.977    wrapped/reset_IBUF
    SLICE_X7Y103         LUT4 (Prop_lut4_I3_O)        0.124     6.101 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.683     6.784    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.146     6.930 r  wrapped/t_buffer[3][15]_i_1/O
                         net (fo=16, routed)          1.582     8.512    wrapped/t_buffer[3][15]_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  wrapped/t_buffer_reg[3][13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            wrapped/t_buffer_reg[3][14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.512ns  (logic 1.747ns (20.520%)  route 6.765ns (79.480%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=264, routed)         4.500     5.977    wrapped/reset_IBUF
    SLICE_X7Y103         LUT4 (Prop_lut4_I3_O)        0.124     6.101 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.683     6.784    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.146     6.930 r  wrapped/t_buffer[3][15]_i_1/O
                         net (fo=16, routed)          1.582     8.512    wrapped/t_buffer[3][15]_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  wrapped/t_buffer_reg[3][14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            wrapped/t_buffer_reg[7][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.411ns  (logic 1.754ns (20.848%)  route 6.658ns (79.152%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=264, routed)         4.500     5.977    wrapped/reset_IBUF
    SLICE_X7Y103         LUT4 (Prop_lut4_I3_O)        0.124     6.101 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.761     6.862    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.153     7.015 r  wrapped/t_buffer[7][15]_i_1/O
                         net (fo=16, routed)          1.396     8.411    wrapped/t_buffer[7][15]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  wrapped/t_buffer_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            wrapped/t_buffer_reg[7][12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.411ns  (logic 1.754ns (20.848%)  route 6.658ns (79.152%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  reset_IBUF_inst/O
                         net (fo=264, routed)         4.500     5.977    wrapped/reset_IBUF
    SLICE_X7Y103         LUT4 (Prop_lut4_I3_O)        0.124     6.101 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.761     6.862    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.153     7.015 r  wrapped/t_buffer[7][15]_i_1/O
                         net (fo=16, routed)          1.396     8.411    wrapped/t_buffer[7][15]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  wrapped/t_buffer_reg[7][12]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fibo/resultado_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDCE                         0.000     0.000 r  fibo/resultado_reg[0]/C
    SLICE_X4Y107         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[0]/Q
                         net (fo=5, routed)           0.089     0.230    fibo/resultado[0]
    SLICE_X4Y107         FDCE                                         r  fibo/f_out_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.099%)  route 0.110ns (43.901%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE                         0.000     0.000 r  fibo/resultado_reg[11]/C
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[11]/Q
                         net (fo=4, routed)           0.110     0.251    fibo/resultado[11]
    SLICE_X2Y109         FDCE                                         r  fibo/f_out_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapped/t_write_pointer_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wrapped/t_read_pointer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.186ns (62.482%)  route 0.112ns (37.518%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDCE                         0.000     0.000 r  wrapped/t_write_pointer_reg[2]/C
    SLICE_X7Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wrapped/t_write_pointer_reg[2]/Q
                         net (fo=15, routed)          0.112     0.253    wrapped/t_write_pointer[2]
    SLICE_X6Y102         LUT6 (Prop_lut6_I2_O)        0.045     0.298 r  wrapped/t_read_pointer[0]_i_1/O
                         net (fo=1, routed)           0.000     0.298    wrapped/t_read_pointer[0]_i_1_n_0
    SLICE_X6Y102         FDCE                                         r  wrapped/t_read_pointer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.410%)  route 0.170ns (54.590%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE                         0.000     0.000 r  fibo/resultado_reg[14]/C
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[14]/Q
                         net (fo=8, routed)           0.170     0.311    fibo/resultado[14]
    SLICE_X2Y109         FDCE                                         r  fibo/f_out_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.564%)  route 0.190ns (57.436%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDCE                         0.000     0.000 r  fibo/resultado_reg[15]/C
    SLICE_X3Y110         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[15]/Q
                         net (fo=7, routed)           0.190     0.331    fibo/resultado[15]
    SLICE_X4Y108         FDCE                                         r  fibo/f_out_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fibo/resultado_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fibo/f_out_int_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.141ns (41.649%)  route 0.198ns (58.351%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y109         FDCE                         0.000     0.000 r  fibo/resultado_reg[4]/C
    SLICE_X3Y109         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  fibo/resultado_reg[4]/Q
                         net (fo=7, routed)           0.198     0.339    fibo/resultado[4]
    SLICE_X2Y108         FDCE                                         r  fibo/f_out_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/dig_selection_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dm_manag/dspl/an_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.800%)  route 0.153ns (45.200%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE                         0.000     0.000 r  dm_manag/dspl/dig_selection_reg[2]/C
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dm_manag/dspl/dig_selection_reg[2]/Q
                         net (fo=11, routed)          0.153     0.294    dm_manag/dspl/Q[2]
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.045     0.339 r  dm_manag/dspl/an[0]_i_1/O
                         net (fo=1, routed)           0.000     0.339    dm_manag/dspl/an[0]
    SLICE_X0Y102         FDPE                                         r  dm_manag/dspl/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapped/t_write_pointer_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wrapped/t_write_pointer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.227ns (66.728%)  route 0.113ns (33.272%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDCE                         0.000     0.000 r  wrapped/t_write_pointer_reg[1]/C
    SLICE_X7Y102         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  wrapped/t_write_pointer_reg[1]/Q
                         net (fo=16, routed)          0.113     0.241    wrapped/t_write_pointer[1]
    SLICE_X7Y102         LUT6 (Prop_lut6_I1_O)        0.099     0.340 r  wrapped/t_write_pointer[2]_i_1/O
                         net (fo=1, routed)           0.000     0.340    wrapped/t_write_pointer[2]_i_1_n_0
    SLICE_X7Y102         FDCE                                         r  wrapped/t_write_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dm_manag/dspl/dig_selection_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            dm_manag/dspl/an_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.639%)  route 0.154ns (45.361%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDCE                         0.000     0.000 r  dm_manag/dspl/dig_selection_reg[2]/C
    SLICE_X1Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  dm_manag/dspl/dig_selection_reg[2]/Q
                         net (fo=11, routed)          0.154     0.295    dm_manag/dspl/Q[2]
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.045     0.340 r  dm_manag/dspl/an[2]_i_1/O
                         net (fo=1, routed)           0.000     0.340    dm_manag/dspl/an[2]
    SLICE_X0Y102         FDPE                                         r  dm_manag/dspl/an_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wrapped/t_write_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            wrapped/t_read_pointer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.409%)  route 0.156ns (45.591%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y102         FDCE                         0.000     0.000 r  wrapped/t_write_pointer_reg[0]/C
    SLICE_X7Y102         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wrapped/t_write_pointer_reg[0]/Q
                         net (fo=17, routed)          0.156     0.297    wrapped/t_write_pointer[0]
    SLICE_X6Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.342 r  wrapped/t_read_pointer[1]_i_1/O
                         net (fo=1, routed)           0.000     0.342    wrapped/t_read_pointer[1]_i_1_n_0
    SLICE_X6Y102         FDCE                                         r  wrapped/t_read_pointer_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           323 Endpoints
Min Delay           323 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.058ns  (logic 3.976ns (56.336%)  route 3.082ns (43.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.710     5.312    clock_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          3.082     8.850    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    12.371 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.371    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.779ns  (logic 4.009ns (59.129%)  route 2.771ns (40.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.710     5.312    clock_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          2.771     8.539    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    12.092 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.092    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.362ns  (logic 4.007ns (62.974%)  route 2.356ns (37.026%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.709     5.311    clock_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  FSM_onehot_EA_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  FSM_onehot_EA_reg[2]/Q
                         net (fo=23, routed)          2.356     8.123    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.674 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.674    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.169ns  (logic 4.008ns (64.962%)  route 2.162ns (35.038%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.709     5.311    clock_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  FSM_onehot_EA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  FSM_onehot_EA_reg[0]/Q
                         net (fo=6, routed)           2.162     7.929    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.481 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.481    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.018ns  (logic 4.129ns (68.610%)  route 1.889ns (31.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.709     5.311    clock_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  FSM_onehot_EA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  FSM_onehot_EA_reg[4]/Q
                         net (fo=23, routed)          1.889     7.620    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.710    11.330 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.330    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[2][14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.985ns  (logic 0.718ns (18.019%)  route 3.267ns (81.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.709     5.311    clock_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  FSM_onehot_EA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  FSM_onehot_EA_reg[4]/Q
                         net (fo=23, routed)          1.689     7.420    fibo/Q[2]
    SLICE_X4Y108         LUT6 (Prop_lut6_I2_O)        0.299     7.719 r  fibo/t_buffer[7][14]_i_1/O
                         net (fo=8, routed)           1.577     9.296    wrapped/t_buffer_reg[7][15]_0[14]
    SLICE_X4Y105         FDRE                                         r  wrapped/t_buffer_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.897ns  (logic 0.718ns (18.424%)  route 3.179ns (81.576%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.709     5.311    clock_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  FSM_onehot_EA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  FSM_onehot_EA_reg[4]/Q
                         net (fo=23, routed)          2.055     7.786    fibo/Q[2]
    SLICE_X2Y105         LUT6 (Prop_lut6_I2_O)        0.299     8.085 r  fibo/t_buffer[7][0]_i_1/O
                         net (fo=8, routed)           1.124     9.208    wrapped/t_buffer_reg[7][15]_0[0]
    SLICE_X0Y104         FDRE                                         r  wrapped/t_buffer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[7][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.895ns  (logic 0.733ns (18.819%)  route 3.162ns (81.181%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.710     5.312    clock_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.855     6.623    wrapped/Q[3]
    SLICE_X7Y103         LUT4 (Prop_lut4_I2_O)        0.124     6.747 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.761     7.509    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.153     7.662 r  wrapped/t_buffer[7][15]_i_1/O
                         net (fo=16, routed)          1.546     9.207    wrapped/t_buffer[7][15]_i_1_n_0
    SLICE_X3Y103         FDRE                                         r  wrapped/t_buffer_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[7][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.895ns  (logic 0.733ns (18.819%)  route 3.162ns (81.181%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.710     5.312    clock_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.855     6.623    wrapped/Q[3]
    SLICE_X7Y103         LUT4 (Prop_lut4_I2_O)        0.124     6.747 r  wrapped/t_buffer[7][15]_i_3/O
                         net (fo=8, routed)           0.761     7.509    wrapped/t_buffer[7][15]_i_3_n_0
    SLICE_X6Y103         LUT4 (Prop_lut4_I3_O)        0.153     7.662 r  wrapped/t_buffer[7][15]_i_1/O
                         net (fo=16, routed)          1.546     9.207    wrapped/t_buffer[7][15]_i_1_n_0
    SLICE_X3Y103         FDRE                                         r  wrapped/t_buffer_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_buffer_reg[6][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.891ns  (logic 0.718ns (18.452%)  route 3.173ns (81.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.709     5.311    clock_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  FSM_onehot_EA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  FSM_onehot_EA_reg[4]/Q
                         net (fo=23, routed)          2.055     7.786    fibo/Q[2]
    SLICE_X2Y105         LUT6 (Prop_lut6_I2_O)        0.299     8.085 r  fibo/t_buffer[7][0]_i_1/O
                         net (fo=8, routed)           1.118     9.203    wrapped/t_buffer_reg[7][15]_0[0]
    SLICE_X1Y104         FDRE                                         r  wrapped/t_buffer_reg[6][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.141ns (33.590%)  route 0.279ns (66.410%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.599     1.518    clock_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.279     1.938    tim/Q[0]
    SLICE_X3Y105         FDCE                                         r  tim/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.141ns (33.590%)  route 0.279ns (66.410%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.599     1.518    clock_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.279     1.938    tim/Q[0]
    SLICE_X3Y105         FDCE                                         r  tim/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.141ns (33.590%)  route 0.279ns (66.410%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.599     1.518    clock_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.279     1.938    tim/Q[0]
    SLICE_X3Y105         FDCE                                         r  tim/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.420ns  (logic 0.141ns (33.590%)  route 0.279ns (66.410%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.599     1.518    clock_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.279     1.938    tim/Q[0]
    SLICE_X3Y105         FDCE                                         r  tim/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_write_pointer_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.186ns (42.446%)  route 0.252ns (57.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.599     1.518    clock_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.252     1.912    wrapped/Q[3]
    SLICE_X7Y102         LUT6 (Prop_lut6_I2_O)        0.045     1.957 r  wrapped/t_write_pointer[2]_i_1/O
                         net (fo=1, routed)           0.000     1.957    wrapped/t_write_pointer[2]_i_1_n_0
    SLICE_X7Y102         FDCE                                         r  wrapped/t_write_pointer_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_write_pointer_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.185ns (35.495%)  route 0.336ns (64.505%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.599     1.518    clock_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.336     1.996    wrapped/Q[3]
    SLICE_X7Y102         LUT5 (Prop_lut5_I1_O)        0.044     2.040 r  wrapped/t_write_pointer[1]_i_1/O
                         net (fo=1, routed)           0.000     2.040    wrapped/t_write_pointer[1]_i_1_n_0
    SLICE_X7Y102         FDCE                                         r  wrapped/t_write_pointer_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapped/t_write_pointer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.522ns  (logic 0.186ns (35.618%)  route 0.336ns (64.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.599     1.518    clock_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.336     1.996    wrapped/Q[3]
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.045     2.041 r  wrapped/t_write_pointer[0]_i_1/O
                         net (fo=1, routed)           0.000     2.041    wrapped/t_write_pointer[0]_i_1_n_0
    SLICE_X7Y102         FDCE                                         r  wrapped/t_write_pointer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fibo/f_out_int_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.141ns (26.896%)  route 0.383ns (73.104%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.599     1.518    clock_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  FSM_onehot_EA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  FSM_onehot_EA_reg[5]/Q
                         net (fo=66, routed)          0.383     2.043    fibo/Q[3]
    SLICE_X0Y106         FDCE                                         r  fibo/f_out_int_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.141ns (26.530%)  route 0.390ns (73.470%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.599     1.518    clock_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.390     2.050    tim/Q[0]
    SLICE_X3Y106         FDCE                                         r  tim/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_EA_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tim/count_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.141ns (26.530%)  route 0.390ns (73.470%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.599     1.518    clock_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  FSM_onehot_EA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  FSM_onehot_EA_reg[3]/Q
                         net (fo=43, routed)          0.390     2.050    tim/Q[0]
    SLICE_X3Y106         FDCE                                         r  tim/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           294 Endpoints
Min Delay           294 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.272ns  (logic 7.391ns (71.956%)  route 2.881ns (28.044%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X8Y95          LDCE (EnToQ_ldce_G_Q)        0.797     0.797 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.540     1.337    mod/multiplier[3]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.993 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.992    mod/count_mult_hz2_n_103
    SLICE_X11Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.116 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.116    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.666 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.666    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.780 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.780    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.894    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.009    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.231 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     8.571    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     8.870 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.870    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.246 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.363 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.480 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.597 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.597    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.714 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.831 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.832    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  mod/count_mult_hz_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    mod/count_mult_hz_reg[24]_i_1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 r  mod/count_mult_hz_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.272    mod/count_mult_hz_reg[28]_i_1_n_6
    SLICE_X10Y101        FDCE                                         r  mod/count_mult_hz_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.512     4.934    mod/CLK
    SLICE_X10Y101        FDCE                                         r  mod/count_mult_hz_reg[29]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.168ns  (logic 7.287ns (71.669%)  route 2.881ns (28.331%))
  Logic Levels:           17  (CARRY4=13 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X8Y95          LDCE (EnToQ_ldce_G_Q)        0.797     0.797 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.540     1.337    mod/multiplier[3]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.993 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.992    mod/count_mult_hz2_n_103
    SLICE_X11Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.116 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.116    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.666 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.666    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.780 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.780    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.894    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.009    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.231 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     8.571    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     8.870 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.870    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.246 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.363 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.480 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.597 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.597    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.714 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.831 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.832    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  mod/count_mult_hz_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    mod/count_mult_hz_reg[24]_i_1_n_0
    SLICE_X10Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.168 r  mod/count_mult_hz_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.168    mod/count_mult_hz_reg[28]_i_1_n_7
    SLICE_X10Y101        FDCE                                         r  mod/count_mult_hz_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.512     4.934    mod/CLK
    SLICE_X10Y101        FDCE                                         r  mod/count_mult_hz_reg[28]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.155ns  (logic 7.274ns (71.633%)  route 2.881ns (28.367%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X8Y95          LDCE (EnToQ_ldce_G_Q)        0.797     0.797 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.540     1.337    mod/multiplier[3]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.993 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.992    mod/count_mult_hz2_n_103
    SLICE_X11Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.116 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.116    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.666 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.666    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.780 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.780    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.894    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.009    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.231 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     8.571    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     8.870 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.870    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.246 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.363 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.480 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.597 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.597    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.714 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.831 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.832    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.155 r  mod/count_mult_hz_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.155    mod/count_mult_hz_reg[24]_i_1_n_6
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.512     4.934    mod/CLK
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[25]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.147ns  (logic 7.266ns (71.611%)  route 2.881ns (28.390%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X8Y95          LDCE (EnToQ_ldce_G_Q)        0.797     0.797 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.540     1.337    mod/multiplier[3]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.993 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.992    mod/count_mult_hz2_n_103
    SLICE_X11Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.116 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.116    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.666 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.666    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.780 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.780    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.894    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.009    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.231 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     8.571    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     8.870 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.870    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.246 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.363 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.480 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.597 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.597    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.714 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.831 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.832    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.147 r  mod/count_mult_hz_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.147    mod/count_mult_hz_reg[24]_i_1_n_4
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.512     4.934    mod/CLK
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[27]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.071ns  (logic 7.190ns (71.396%)  route 2.881ns (28.604%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X8Y95          LDCE (EnToQ_ldce_G_Q)        0.797     0.797 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.540     1.337    mod/multiplier[3]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.993 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.992    mod/count_mult_hz2_n_103
    SLICE_X11Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.116 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.116    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.666 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.666    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.780 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.780    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.894    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.009    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.231 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     8.571    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     8.870 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.870    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.246 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.363 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.480 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.597 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.597    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.714 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.831 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.832    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.071 r  mod/count_mult_hz_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.071    mod/count_mult_hz_reg[24]_i_1_n_5
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.512     4.934    mod/CLK
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[26]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.051ns  (logic 7.170ns (71.339%)  route 2.881ns (28.661%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X8Y95          LDCE (EnToQ_ldce_G_Q)        0.797     0.797 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.540     1.337    mod/multiplier[3]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.993 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.992    mod/count_mult_hz2_n_103
    SLICE_X11Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.116 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.116    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.666 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.666    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.780 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.780    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.894    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.009    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.231 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     8.571    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     8.870 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.870    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.246 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.363 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.480 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.597 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.597    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.714 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.831 r  mod/count_mult_hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.832    mod/count_mult_hz_reg[20]_i_1_n_0
    SLICE_X10Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.051 r  mod/count_mult_hz_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.051    mod/count_mult_hz_reg[24]_i_1_n_7
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.512     4.934    mod/CLK
    SLICE_X10Y100        FDCE                                         r  mod/count_mult_hz_reg[24]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.037ns  (logic 7.157ns (71.307%)  route 2.880ns (28.693%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X8Y95          LDCE (EnToQ_ldce_G_Q)        0.797     0.797 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.540     1.337    mod/multiplier[3]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.993 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.992    mod/count_mult_hz2_n_103
    SLICE_X11Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.116 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.116    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.666 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.666    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.780 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.780    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.894    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.009    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.231 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     8.571    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     8.870 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.870    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.246 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.363 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.480 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.597 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.597    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.714 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.037 r  mod/count_mult_hz_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.037    mod/count_mult_hz_reg[20]_i_1_n_6
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.528     4.951    mod/CLK
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[21]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.029ns  (logic 7.149ns (71.284%)  route 2.880ns (28.716%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X8Y95          LDCE (EnToQ_ldce_G_Q)        0.797     0.797 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.540     1.337    mod/multiplier[3]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.993 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.992    mod/count_mult_hz2_n_103
    SLICE_X11Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.116 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.116    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.666 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.666    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.780 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.780    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.894    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.009    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.231 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     8.571    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     8.870 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.870    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.246 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.363 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.480 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.597 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.597    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.714 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.029 r  mod/count_mult_hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.029    mod/count_mult_hz_reg[20]_i_1_n_4
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.528     4.951    mod/CLK
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[23]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.953ns  (logic 7.073ns (71.065%)  route 2.880ns (28.935%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X8Y95          LDCE (EnToQ_ldce_G_Q)        0.797     0.797 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.540     1.337    mod/multiplier[3]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.993 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.992    mod/count_mult_hz2_n_103
    SLICE_X11Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.116 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.116    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.666 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.666    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.780 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.780    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.894    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.009    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.231 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     8.571    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     8.870 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.870    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.246 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.363 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.480 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.597 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.597    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.714 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.953 r  mod/count_mult_hz_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.953    mod/count_mult_hz_reg[20]_i_1_n_5
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.528     4.951    mod/CLK
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[22]/C

Slack:                    inf
  Source:                 mod/multiplier_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            mod/count_mult_hz_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.933ns  (logic 7.053ns (71.007%)  route 2.880ns (28.993%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=1 LDCE=1 LUT2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          LDCE                         0.000     0.000 r  mod/multiplier_reg[3]/G
    SLICE_X8Y95          LDCE (EnToQ_ldce_G_Q)        0.797     0.797 r  mod/multiplier_reg[3]/Q
                         net (fo=1, routed)           0.540     1.337    mod/multiplier[3]
    DSP48_X0Y38          DSP48E1 (Prop_dsp48e1_B[3]_P[2])
                                                      3.656     4.993 r  mod/count_mult_hz2/P[2]
                         net (fo=2, routed)           1.000     5.992    mod/count_mult_hz2_n_103
    SLICE_X11Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.116 r  mod/count_mult_hz1_carry_i_7/O
                         net (fo=1, routed)           0.000     6.116    mod/count_mult_hz1_carry_i_7_n_0
    SLICE_X11Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.666 r  mod/count_mult_hz1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.666    mod/count_mult_hz1_carry_n_0
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.780 r  mod/count_mult_hz1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.780    mod/count_mult_hz1_carry__0_n_0
    SLICE_X11Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.894 r  mod/count_mult_hz1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.894    mod/count_mult_hz1_carry__1_n_0
    SLICE_X11Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.008 r  mod/count_mult_hz1_carry__2/CO[3]
                         net (fo=2, routed)           0.001     7.009    mod/load
    SLICE_X11Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.231 r  mod/count_mult_hz1_carry__3/O[0]
                         net (fo=31, routed)          1.340     8.571    mod/count_mult_hz1_carry__3_n_7
    SLICE_X10Y94         LUT2 (Prop_lut2_I0_O)        0.299     8.870 r  mod/count_mult_hz[0]_i_2/O
                         net (fo=1, routed)           0.000     8.870    mod/count_mult_hz[0]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.246 r  mod/count_mult_hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.246    mod/count_mult_hz_reg[0]_i_1_n_0
    SLICE_X10Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.363 r  mod/count_mult_hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.363    mod/count_mult_hz_reg[4]_i_1_n_0
    SLICE_X10Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.480 r  mod/count_mult_hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.480    mod/count_mult_hz_reg[8]_i_1_n_0
    SLICE_X10Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.597 r  mod/count_mult_hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.597    mod/count_mult_hz_reg[12]_i_1_n_0
    SLICE_X10Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.714 r  mod/count_mult_hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.714    mod/count_mult_hz_reg[16]_i_1_n_0
    SLICE_X10Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.933 r  mod/count_mult_hz_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.933    mod/count_mult_hz_reg[20]_i_1_n_7
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         1.528     4.951    mod/CLK
    SLICE_X10Y99         FDCE                                         r  mod/count_mult_hz_reg[20]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wrapped/data_2_valid_int_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_EA_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.186ns (37.231%)  route 0.314ns (62.769%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y102         FDRE                         0.000     0.000 r  wrapped/data_2_valid_int_reg/C
    SLICE_X5Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  wrapped/data_2_valid_int_reg/Q
                         net (fo=13, routed)          0.314     0.455    wrapped/data_2_valid_int
    SLICE_X3Y102         LUT6 (Prop_lut6_I1_O)        0.045     0.500 r  wrapped/FSM_onehot_EA[1]_i_1__3/O
                         net (fo=1, routed)           0.000     0.500    wrapped_n_2
    SLICE_X3Y102         FDPE                                         r  FSM_onehot_EA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     2.037    clock_IBUF_BUFG
    SLICE_X3Y102         FDPE                                         r  FSM_onehot_EA_reg[1]/C

Slack:                    inf
  Source:                 wrapped/t_read_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_EA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.254ns (47.837%)  route 0.277ns (52.163%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDCE                         0.000     0.000 r  wrapped/t_read_pointer_reg[0]/C
    SLICE_X6Y102         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  wrapped/t_read_pointer_reg[0]/Q
                         net (fo=38, routed)          0.144     0.308    wrapped/t_read_pointer[0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.045     0.353 f  wrapped/FSM_onehot_EA[5]_i_3/O
                         net (fo=9, routed)           0.132     0.486    start_fib/buffer_full
    SLICE_X3Y102         LUT6 (Prop_lut6_I5_O)        0.045     0.531 r  start_fib/FSM_onehot_EA[5]_i_2/O
                         net (fo=1, routed)           0.000     0.531    start_fib_n_1
    SLICE_X3Y102         FDCE                                         r  FSM_onehot_EA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.872     2.037    clock_IBUF_BUFG
    SLICE_X3Y102         FDCE                                         r  FSM_onehot_EA_reg[5]/C

Slack:                    inf
  Source:                 wrapped/t_read_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_EA_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.254ns (37.414%)  route 0.425ns (62.586%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDCE                         0.000     0.000 r  wrapped/t_read_pointer_reg[0]/C
    SLICE_X6Y102         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  wrapped/t_read_pointer_reg[0]/Q
                         net (fo=38, routed)          0.144     0.308    wrapped/t_read_pointer[0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.045     0.353 r  wrapped/FSM_onehot_EA[5]_i_3/O
                         net (fo=9, routed)           0.280     0.634    wrapped/buffer_full
    SLICE_X4Y102         LUT4 (Prop_lut4_I1_O)        0.045     0.679 r  wrapped/FSM_onehot_EA[2]_i_1/O
                         net (fo=1, routed)           0.000     0.679    wrapped_n_1
    SLICE_X4Y102         FDCE                                         r  FSM_onehot_EA_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.868     2.034    clock_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  FSM_onehot_EA_reg[2]/C

Slack:                    inf
  Source:                 wrapped/t_read_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_EA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.690ns  (logic 0.254ns (36.822%)  route 0.436ns (63.178%))
  Logic Levels:           3  (FDCE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDCE                         0.000     0.000 r  wrapped/t_read_pointer_reg[0]/C
    SLICE_X6Y102         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  wrapped/t_read_pointer_reg[0]/Q
                         net (fo=38, routed)          0.144     0.308    wrapped/t_read_pointer[0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.045     0.353 f  wrapped/FSM_onehot_EA[5]_i_3/O
                         net (fo=9, routed)           0.291     0.645    wrapped/buffer_full
    SLICE_X4Y102         LUT6 (Prop_lut6_I2_O)        0.045     0.690 r  wrapped/FSM_onehot_EA[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.690    wrapped_n_3
    SLICE_X4Y102         FDCE                                         r  FSM_onehot_EA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.868     2.034    clock_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  FSM_onehot_EA_reg[0]/C

Slack:                    inf
  Source:                 wrapped/t_read_pointer_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_onehot_EA_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.254ns (30.595%)  route 0.576ns (69.405%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y102         FDCE                         0.000     0.000 r  wrapped/t_read_pointer_reg[0]/C
    SLICE_X6Y102         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  wrapped/t_read_pointer_reg[0]/Q
                         net (fo=38, routed)          0.144     0.308    wrapped/t_read_pointer[0]
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.045     0.353 r  wrapped/FSM_onehot_EA[5]_i_3/O
                         net (fo=9, routed)           0.252     0.606    stop_fib_tim/buffer_full
    SLICE_X4Y102         LUT4 (Prop_lut4_I2_O)        0.045     0.651 r  stop_fib_tim/FSM_onehot_EA[4]_i_1/O
                         net (fo=1, routed)           0.179     0.830    stop_fib_tim_n_1
    SLICE_X4Y102         FDCE                                         r  FSM_onehot_EA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.868     2.034    clock_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  FSM_onehot_EA_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            update_c/contador_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.244ns (28.806%)  route 0.604ns (71.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.604     0.849    update_c/reset_IBUF
    SLICE_X4Y93          FDCE                                         f  update_c/contador_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.874     2.039    update_c/CLK
    SLICE_X4Y93          FDCE                                         r  update_c/contador_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            update_c/contador_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.244ns (28.806%)  route 0.604ns (71.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.604     0.849    update_c/reset_IBUF
    SLICE_X4Y93          FDCE                                         f  update_c/contador_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.874     2.039    update_c/CLK
    SLICE_X4Y93          FDCE                                         r  update_c/contador_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            update_c/contador_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.244ns (28.806%)  route 0.604ns (71.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.604     0.849    update_c/reset_IBUF
    SLICE_X4Y93          FDCE                                         f  update_c/contador_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.874     2.039    update_c/CLK
    SLICE_X4Y93          FDCE                                         r  update_c/contador_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            update_c/contador_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.244ns (28.806%)  route 0.604ns (71.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.604     0.849    update_c/reset_IBUF
    SLICE_X4Y93          FDCE                                         f  update_c/contador_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.874     2.039    update_c/CLK
    SLICE_X4Y93          FDCE                                         r  update_c/contador_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            update_c/contador_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.244ns (28.806%)  route 0.604ns (71.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  reset_IBUF_inst/O
                         net (fo=264, routed)         0.604     0.849    update_c/reset_IBUF
    SLICE_X4Y93          FDCE                                         f  update_c/contador_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=177, routed)         0.874     2.039    update_c/CLK
    SLICE_X4Y93          FDCE                                         r  update_c/contador_reg[4]/C





