// Seed: 802310984
module module_0;
  assign module_2.type_1 = 0;
  wire id_2;
endmodule
module module_1 (
    input wor  id_0,
    input wire id_1
);
  assign id_3 = 1;
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wire id_0,
    input  tri  id_1
    , id_8,
    input  tri0 id_2,
    input  tri  id_3,
    input  wor  id_4,
    input  tri1 id_5,
    input  tri  id_6
);
  assign id_8[~""] = 1;
  wire id_9;
  module_0 modCall_1 ();
  id_10 :
  assert property (@(negedge 1) id_2)
  else id_10 = id_10 & 1;
endmodule
