{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 03 20:42:58 2022 " "Info: Processing started: Sun Jul 03 20:42:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-behave " "Info: Found design unit 1: test-behave" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Info: Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "init_mode_shiwei test.vhd(61) " "Warning (10036): Verilog HDL or VHDL warning at test.vhd(61): object \"init_mode_shiwei\" assigned a value but never read" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "init_min_ge_wei test.vhd(153) " "Warning (10492): VHDL Process Statement warning at test.vhd(153): signal \"init_min_ge_wei\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "init_min_shiwei test.vhd(154) " "Warning (10492): VHDL Process Statement warning at test.vhd(154): signal \"init_min_shiwei\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "init_hour_ge_wei test.vhd(155) " "Warning (10492): VHDL Process Statement warning at test.vhd(155): signal \"init_hour_ge_wei\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "init_hour_shiwei test.vhd(156) " "Warning (10492): VHDL Process Statement warning at test.vhd(156): signal \"init_hour_shiwei\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_min_ge_wei test.vhd(194) " "Warning (10492): VHDL Process Statement warning at test.vhd(194): signal \"r_min_ge_wei\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_min_shiwei test.vhd(195) " "Warning (10492): VHDL Process Statement warning at test.vhd(195): signal \"r_min_shiwei\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_hour_ge_wei test.vhd(196) " "Warning (10492): VHDL Process Statement warning at test.vhd(196): signal \"r_hour_ge_wei\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_hour_shiwei test.vhd(197) " "Warning (10492): VHDL Process Statement warning at test.vhd(197): signal \"r_hour_shiwei\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "init_mode_ge_wei test.vhd(203) " "Warning (10492): VHDL Process Statement warning at test.vhd(203): signal \"init_mode_ge_wei\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_min_ge_wei test.vhd(219) " "Warning (10492): VHDL Process Statement warning at test.vhd(219): signal \"r_min_ge_wei\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_guan_min_ge_wei test.vhd(234) " "Warning (10492): VHDL Process Statement warning at test.vhd(234): signal \"r_guan_min_ge_wei\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_min_shiwei test.vhd(239) " "Warning (10492): VHDL Process Statement warning at test.vhd(239): signal \"r_min_shiwei\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_guan_min_shiwei test.vhd(250) " "Warning (10492): VHDL Process Statement warning at test.vhd(250): signal \"r_guan_min_shiwei\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_hour_ge_wei test.vhd(255) " "Warning (10492): VHDL Process Statement warning at test.vhd(255): signal \"r_hour_ge_wei\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_guan_hour_ge_wei test.vhd(270) " "Warning (10492): VHDL Process Statement warning at test.vhd(270): signal \"r_guan_hour_ge_wei\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_hour_shiwei test.vhd(275) " "Warning (10492): VHDL Process Statement warning at test.vhd(275): signal \"r_hour_shiwei\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r_guan_hour_shiwei test.vhd(286) " "Warning (10492): VHDL Process Statement warning at test.vhd(286): signal \"r_guan_hour_shiwei\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "init_min_ge_wei test.vhd(88) " "Warning (10631): VHDL Process Statement warning at test.vhd(88): inferring latch(es) for signal or variable \"init_min_ge_wei\", which holds its previous value in one or more paths through the process" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "init_min_shiwei test.vhd(88) " "Warning (10631): VHDL Process Statement warning at test.vhd(88): inferring latch(es) for signal or variable \"init_min_shiwei\", which holds its previous value in one or more paths through the process" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "init_hour_ge_wei test.vhd(88) " "Warning (10631): VHDL Process Statement warning at test.vhd(88): inferring latch(es) for signal or variable \"init_hour_ge_wei\", which holds its previous value in one or more paths through the process" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "init_hour_shiwei test.vhd(88) " "Warning (10631): VHDL Process Statement warning at test.vhd(88): inferring latch(es) for signal or variable \"init_hour_shiwei\", which holds its previous value in one or more paths through the process" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "init_mode_ge_wei test.vhd(88) " "Warning (10631): VHDL Process Statement warning at test.vhd(88): inferring latch(es) for signal or variable \"init_mode_ge_wei\", which holds its previous value in one or more paths through the process" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0}
{ "Warning" "WVRFX_VRFC_DRIVERLESS_OUTPUT_PORT" "o_zhengdianbaoshi test.vhd(40) " "Warning (10034): Output port \"o_zhengdianbaoshi\" at test.vhd(40) has no driver" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_mode_ge_wei\[0\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_mode_ge_wei\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_mode_ge_wei\[1\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_mode_ge_wei\[1\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_mode_ge_wei\[2\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_mode_ge_wei\[2\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_mode_ge_wei\[3\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_mode_ge_wei\[3\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_hour_shiwei\[0\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_hour_shiwei\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_hour_shiwei\[1\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_hour_shiwei\[1\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_hour_shiwei\[2\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_hour_shiwei\[2\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_hour_shiwei\[3\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_hour_shiwei\[3\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_hour_ge_wei\[0\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_hour_ge_wei\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_hour_ge_wei\[1\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_hour_ge_wei\[1\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_hour_ge_wei\[2\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_hour_ge_wei\[2\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_hour_ge_wei\[3\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_hour_ge_wei\[3\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_min_shiwei\[0\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_min_shiwei\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_min_shiwei\[1\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_min_shiwei\[1\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_min_shiwei\[2\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_min_shiwei\[2\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_min_shiwei\[3\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_min_shiwei\[3\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_min_ge_wei\[0\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_min_ge_wei\[0\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_min_ge_wei\[1\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_min_ge_wei\[1\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_min_ge_wei\[2\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_min_ge_wei\[2\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "init_min_ge_wei\[3\] test.vhd(88) " "Info (10041): Verilog HDL or VHDL info at test.vhd(88): inferred latch for \"init_min_ge_wei\[3\]\"" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 88 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "o_guan_mode_shiwei\[0\] GND " "Warning: Pin \"o_guan_mode_shiwei\[0\]\" stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "o_guan_mode_shiwei\[1\] GND " "Warning: Pin \"o_guan_mode_shiwei\[1\]\" stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "o_guan_mode_shiwei\[2\] GND " "Warning: Pin \"o_guan_mode_shiwei\[2\]\" stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "o_guan_mode_shiwei\[3\] GND " "Warning: Pin \"o_guan_mode_shiwei\[3\]\" stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "o_guan_mode_shiwei\[4\] GND " "Warning: Pin \"o_guan_mode_shiwei\[4\]\" stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "o_guan_mode_shiwei\[5\] GND " "Warning: Pin \"o_guan_mode_shiwei\[5\]\" stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "o_guan_mode_shiwei\[6\] VCC " "Warning: Pin \"o_guan_mode_shiwei\[6\]\" stuck at VCC" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 35 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "o_zhengdianbaoshi GND " "Warning: Pin \"o_zhengdianbaoshi\" stuck at GND" {  } { { "test.vhd" "" { Text "C:/Users/Silence/Desktop/1/test/test.vhd" 40 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "252 " "Info: Implemented 252 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "60 " "Info: Implemented 60 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "183 " "Info: Implemented 183 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 03 20:42:59 2022 " "Info: Processing ended: Sun Jul 03 20:42:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
