// Seed: 1942886605
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    output wire  id_2,
    input  tri   id_3,
    output wand  id_4
);
  logic [7:0] id_6 = id_6[1];
  assign module_1.type_5 = 0;
  assign id_6[1'b0] = 1;
  id_7(
      .id_0(1 == id_1), .id_1(1), .id_2(id_1), .id_3(id_6)
  );
endmodule
macromodule module_1 (
    output wand id_0,
    output tri1 id_1,
    input  wor  id_2
);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_1
  );
  assign id_0 = 1;
endmodule
