Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate Z:\MyFiles\D\delvecja\ECE287\audio_module\Audio_CLK.qsys --block-symbol-file --output-directory=Z:\MyFiles\D\delvecja\ECE287\audio_module\Audio_CLK --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading audio_module/Audio_CLK.qsys
Progress: Reading input file
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 16.1]
Progress: Parameterizing module audio_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate Z:\MyFiles\D\delvecja\ECE287\audio_module\Audio_CLK.qsys --synthesis=VERILOG --output-directory=Z:\MyFiles\D\delvecja\ECE287\audio_module\Audio_CLK\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading audio_module/Audio_CLK.qsys
Progress: Reading input file
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 16.1]
Progress: Parameterizing module audio_pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Audio_CLK: Generating Audio_CLK "Audio_CLK" for QUARTUS_SYNTH
Info: audio_pll_0: "Audio_CLK" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: audio_pll: "audio_pll_0" instantiated altera_up_altpll "audio_pll"
Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: Audio_CLK: Done "Audio_CLK" with 4 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
