{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507066170833 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507066170840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 03 15:29:30 2017 " "Processing started: Tue Oct 03 15:29:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507066170840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066170840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta a2dv2 -c a2dv2 " "Command: quartus_sta a2dv2 -c a2dv2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066170840 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1507066170919 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dcfifo_vcg1 2 " "Ignored 2 assignments for entity \"dcfifo_vcg1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CUT ON -from delayed_wrptr_g -to \"rs_dgwp\|dffpipe_1v8:dffpipe5\|dffe6a\" -entity dcfifo_vcg1 -tag quartusii " "Assignment for entity set_instance_assignment -name CUT ON -from delayed_wrptr_g -to \"rs_dgwp\|dffpipe_1v8:dffpipe5\|dffe6a\" -entity dcfifo_vcg1 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1507066171498 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CUT ON -from rdptr_g -to \"ws_dgrp\|dffpipe_2v8:dffpipe8\|dffe9a\" -entity dcfifo_vcg1 -tag quartusii " "Assignment for entity set_instance_assignment -name CUT ON -from rdptr_g -to \"ws_dgrp\|dffpipe_2v8:dffpipe8\|dffe9a\" -entity dcfifo_vcg1 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1507066171498 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066171498 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_IP 16 " "Ignored 16 assignments for entity \"fir_IP\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_fir_compiler_ii -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1507066171498 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 16.0 -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1507066171498 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity fir_IP -sip fir_IP.sip -library lib_fir_IP was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1507066171498 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066171498 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "fir_IP_0002 71 " "Ignored 71 assignments for entity \"fir_IP_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066171498 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066171630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066171690 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066171690 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_6v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_5v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1507066172756 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066172756 ""}
{ "Info" "ISTA_SDC_FOUND" "sram_access/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'sram_access/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066172988 ""}
{ "Info" "ISTA_SDC_FOUND" "sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'sram_access/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066173016 ""}
{ "Info" "ISTA_SDC_FOUND" "a2dv2.SDC " "Reading SDC File: 'a2dv2.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066173030 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -duty_cycle 50.00 -name \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1507066173035 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\} \{sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1507066173035 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066173035 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066173035 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 70 emu\[*\] port " "Ignored filter at a2dv2.sdc(70): emu\[*\] could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066173036 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 70 get_ports port " "Ignored filter at a2dv2.sdc(70): get_ports could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066173036 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 72 emu\[*\] port " "Ignored filter at a2dv2.sdc(72): emu\[*\] could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066173037 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 72 get_ports port " "Ignored filter at a2dv2.sdc(72): get_ports could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066173037 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 78 get_ports port " "Ignored filter at a2dv2.sdc(78): get_ports could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066173037 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 82 get_ports port " "Ignored filter at a2dv2.sdc(82): get_ports could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066173038 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "a2dv2.sdc 84 get_ports port " "Ignored filter at a2dv2.sdc(84): get_ports could not be matched with a port" {  } { { "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" "" { Text "C:/Users/saurabhg/Desktop/fpga-spreadspectrum-adaptivefilt/a2dv2/a2dv2.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066173038 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s " "Node: CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sram_address\[10\] CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s " "Register sram_address\[10\] is being clocked by CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1507066173086 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066173086 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066173156 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1507066173165 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1507066173197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.180 " "Worst-case setup slack is 1.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.180               0.000 CLOCK_50  " "    1.180               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.248               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    9.248               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.640               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   33.640               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.775               0.000 altera_reserved_tck  " "   34.775               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.210               0.000 ADA_DCO  " "   44.210               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.568               0.000 ADB_DCO  " "   44.568               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173606 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   86.804               0.000 GPIO\[8\]  " "   86.804               0.000 GPIO\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173606 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066173606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.287 " "Worst-case hold slack is 0.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.287               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 CLOCK_50  " "    0.330               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    0.403               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 GPIO\[8\]  " "    0.440               0.000 GPIO\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.079               0.000 ADB_DCO  " "    2.079               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.140               0.000 ADA_DCO  " "    2.140               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066173703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.862 " "Worst-case recovery slack is 2.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.862               0.000 ADA_DCO  " "    2.862               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.361               0.000 ADB_DCO  " "    3.361               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.656               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.656               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.227               0.000 CLOCK_50  " "   13.227               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.281               0.000 altera_reserved_tck  " "   93.281               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066173721 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.025 " "Worst-case removal slack is 1.025" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.025               0.000 CLOCK_50  " "    1.025               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.050               0.000 altera_reserved_tck  " "    1.050               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.953               0.000 ADA_DCO  " "    2.953               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.954               0.000 ADB_DCO  " "    2.954               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.204               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.204               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066173738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.555 " "Worst-case minimum pulse width slack is 9.555" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.555               0.000 CLOCK_50  " "    9.555               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.700               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   19.700               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.761               0.000 ADA_DCO  " "   24.761               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.764               0.000 ADB_DCO  " "   24.764               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.790               0.000 FPGA_CLK_A_N  " "   45.790               0.000 FPGA_CLK_A_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.790               0.000 FPGA_CLK_A_P  " "   45.790               0.000 FPGA_CLK_A_P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.492               0.000 altera_reserved_tck  " "   49.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.645               0.000 GPIO\[8\]  " "   49.645               0.000 GPIO\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.611               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.611               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066173749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066173749 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 110 synchronizer chains. " "Report Metastability: Found 110 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066174428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 110 " "Number of Synchronizer Chains Found: 110" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066174428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066174428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.782 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.782" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066174428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.169 ns " "Worst Case Available Settling Time: 19.169 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066174428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066174428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066174428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066174428 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066174428 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1507066174443 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066174494 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066175805 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s " "Node: CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sram_address\[10\] CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s " "Register sram_address\[10\] is being clocked by CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1507066176256 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066176256 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066176273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.891 " "Worst-case setup slack is 1.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.891               0.000 CLOCK_50  " "    1.891               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.347               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.347               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.259               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   34.259               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.927               0.000 altera_reserved_tck  " "   35.927               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.825               0.000 ADA_DCO  " "   44.825               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.137               0.000 ADB_DCO  " "   45.137               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   87.720               0.000 GPIO\[8\]  " "   87.720               0.000 GPIO\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066176499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.285 " "Worst-case hold slack is 0.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.285               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 CLOCK_50  " "    0.332               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    0.354               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 GPIO\[8\]  " "    0.387               0.000 GPIO\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.795               0.000 ADB_DCO  " "    1.795               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.853               0.000 ADA_DCO  " "    1.853               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066176592 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.611 " "Worst-case recovery slack is 3.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.611               0.000 ADA_DCO  " "    3.611               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.081               0.000 ADB_DCO  " "    4.081               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.653               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.653               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.745               0.000 CLOCK_50  " "   13.745               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.854               0.000 altera_reserved_tck  " "   93.854               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066176616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.937 " "Worst-case removal slack is 0.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.937               0.000 CLOCK_50  " "    0.937               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.958               0.000 altera_reserved_tck  " "    0.958               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.585               0.000 ADA_DCO  " "    2.585               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.594               0.000 ADB_DCO  " "    2.594               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.781               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.781               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066176635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.560 " "Worst-case minimum pulse width slack is 9.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.560               0.000 CLOCK_50  " "    9.560               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.703               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   19.703               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.779               0.000 ADA_DCO  " "   24.779               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.781               0.000 ADB_DCO  " "   24.781               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.790               0.000 FPGA_CLK_A_N  " "   45.790               0.000 FPGA_CLK_A_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.790               0.000 FPGA_CLK_A_P  " "   45.790               0.000 FPGA_CLK_A_P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.401               0.000 altera_reserved_tck  " "   49.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.708               0.000 GPIO\[8\]  " "   49.708               0.000 GPIO\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.632               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.632               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066176648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066176648 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 110 synchronizer chains. " "Report Metastability: Found 110 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066177428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 110 " "Number of Synchronizer Chains Found: 110" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066177428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066177428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.782 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.782" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066177428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.230 ns " "Worst Case Available Settling Time: 19.230 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066177428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066177428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066177428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066177428 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066177428 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1507066177448 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s " "Node: CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sram_address\[10\] CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s " "Register sram_address\[10\] is being clocked by CIC:u0\|CIC_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_1\|source_valid_s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1507066177765 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066177765 "|a2dv2|CIC:u0|CIC_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_1|source_valid_s"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066177784 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.933 " "Worst-case setup slack is 3.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.933               0.000 CLOCK_50  " "    3.933               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.061               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.061               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.149               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   37.149               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.131               0.000 altera_reserved_tck  " "   41.131               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.042               0.000 ADA_DCO  " "   46.042               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.210               0.000 ADB_DCO  " "   46.210               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   93.100               0.000 GPIO\[8\]  " "   93.100               0.000 GPIO\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066177876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.093 " "Worst-case hold slack is 0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.093               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 CLOCK_50  " "    0.131               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "    0.182               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 GPIO\[8\]  " "    0.201               0.000 GPIO\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 ADA_DCO  " "    0.483               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 ADB_DCO  " "    0.493               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066177970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.249 " "Worst-case recovery slack is 5.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.249               0.000 ADA_DCO  " "    5.249               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.596               0.000 ADB_DCO  " "    5.596               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.978               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.978               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.352               0.000 CLOCK_50  " "   16.352               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.316               0.000 altera_reserved_tck  " "   96.316               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066177994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066177994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.485 " "Worst-case removal slack is 0.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 CLOCK_50  " "    0.485               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 altera_reserved_tck  " "    0.499               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.886               0.000 ADB_DCO  " "    0.886               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.908               0.000 ADA_DCO  " "    0.908               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.107               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.107               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066178019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.200 " "Worst-case minimum pulse width slack is 9.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.200               0.000 CLOCK_50  " "    9.200               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.763               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\]  " "   19.763               0.000 sram_abc\|vga_clock\|video_pll\|PLL_for_DE_Series_Boards\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.442               0.000 ADA_DCO  " "   24.442               0.000 ADA_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.442               0.000 ADB_DCO  " "   24.442               0.000 ADB_DCO " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.000               0.000 FPGA_CLK_A_N  " "   46.000               0.000 FPGA_CLK_A_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.000               0.000 FPGA_CLK_A_P  " "   46.000               0.000 FPGA_CLK_A_P " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.164               0.000 GPIO\[8\]  " "   49.164               0.000 GPIO\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.284               0.000 altera_reserved_tck  " "   49.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  499.750               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  499.750               0.000 PLL_200MHz_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1507066178060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066178060 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 110 synchronizer chains. " "Report Metastability: Found 110 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066178942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 110 " "Number of Synchronizer Chains Found: 110" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066178942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066178942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.782 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.782" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066178942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.548 ns " "Worst Case Available Settling Time: 19.548 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066178942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066178942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066178942 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1507066178942 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066178942 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066179818 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066179820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 18 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1057 " "Peak virtual memory: 1057 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507066180189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 03 15:29:40 2017 " "Processing ended: Tue Oct 03 15:29:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507066180189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507066180189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507066180189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1507066180189 ""}
