/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  reg [5:0] _05_;
  wire [4:0] _06_;
  wire [2:0] _07_;
  wire [12:0] _08_;
  reg [4:0] _09_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire [19:0] celloutsig_0_1z;
  wire [28:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [9:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_33z;
  wire [17:0] celloutsig_0_34z;
  wire [15:0] celloutsig_0_37z;
  wire [3:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [27:0] celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_5z = ~(celloutsig_1_2z & in_data[168]);
  assign celloutsig_1_9z = ~(_00_ & celloutsig_1_6z[11]);
  assign celloutsig_1_18z = ~(in_data[166] & _01_);
  assign celloutsig_1_2z = !(celloutsig_1_1z ? _03_ : _02_);
  assign celloutsig_0_10z = !(celloutsig_0_9z ? celloutsig_0_3z : celloutsig_0_8z);
  assign celloutsig_0_18z = !(celloutsig_0_12z[0] ? celloutsig_0_8z : celloutsig_0_2z);
  assign celloutsig_0_25z = !(celloutsig_0_2z ? celloutsig_0_33z[1] : celloutsig_0_20z[5]);
  assign celloutsig_1_8z = ~(_04_ | celloutsig_1_4z);
  assign celloutsig_0_11z = celloutsig_0_9z | ~(celloutsig_0_8z);
  assign celloutsig_0_21z = celloutsig_0_6z | ~(celloutsig_0_3z);
  assign celloutsig_0_23z = celloutsig_0_14z | ~(celloutsig_0_2z);
  assign celloutsig_0_31z = celloutsig_0_0z[1] | celloutsig_0_8z;
  assign celloutsig_0_4z = celloutsig_0_1z[1] | in_data[51];
  assign celloutsig_1_1z = _02_ | in_data[119];
  assign celloutsig_0_8z = celloutsig_0_0z[2] | celloutsig_0_5z[3];
  assign celloutsig_0_7z = celloutsig_0_3z ^ celloutsig_0_6z;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 6'h00;
    else _05_ <= { celloutsig_0_20z[8:5], celloutsig_0_31z, celloutsig_0_3z };
  reg [4:0] _27_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[160])
    if (!clkin_data[160]) _27_ <= 5'h00;
    else _27_ <= in_data[121:117];
  assign { _06_[4:2], _02_, _03_ } = _27_;
  reg [2:0] _28_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[128])
    if (clkin_data[128]) _28_ <= 3'h0;
    else _28_ <= { in_data[147], celloutsig_1_2z, celloutsig_1_5z };
  assign { _07_[2], _04_, _00_ } = _28_;
  reg [12:0] _29_;
  always_ff @(posedge clkin_data[64], posedge clkin_data[160])
    if (clkin_data[160]) _29_ <= 13'h0000;
    else _29_ <= { _06_[4], celloutsig_1_5z, celloutsig_1_2z, _06_[4:2], _02_, _03_, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_3z };
  assign { _08_[12:9], _01_, _08_[7:0] } = _29_;
  reg [2:0] _30_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _30_ <= 3'h0;
    else _30_ <= { celloutsig_0_5z[4:3], celloutsig_0_11z };
  assign celloutsig_0_33z[2:0] = _30_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[96])
    if (clkin_data[96]) _09_ <= 5'h00;
    else _09_ <= celloutsig_0_5z;
  assign celloutsig_0_0z = in_data[42:40] & in_data[78:76];
  assign celloutsig_0_16z = { in_data[35:27], celloutsig_0_15z } & celloutsig_0_1z[16:7];
  assign celloutsig_0_20z = { in_data[32:28], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_33z[2:0], celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_7z } & { celloutsig_0_16z[9:8], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_33z[2:0], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_0_28z = celloutsig_0_24z[7:1] & { celloutsig_0_5z[3:0], celloutsig_0_26z, celloutsig_0_9z, celloutsig_0_23z };
  assign celloutsig_1_4z = { _06_[2], _02_, _03_, celloutsig_1_2z } === { _06_[3:2], _02_, _03_ };
  assign celloutsig_0_14z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_12z } || { in_data[66:64], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_22z = { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_15z } || { celloutsig_0_20z[6], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_17z = celloutsig_0_12z[8:1] < { in_data[80:74], celloutsig_0_2z };
  assign celloutsig_0_37z = { celloutsig_0_1z[8:0], celloutsig_0_33z } % { 1'h1, celloutsig_0_19z[9:6], celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_33z, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_38z = celloutsig_0_34z[8:5] % { 1'h1, celloutsig_0_37z[2:1], celloutsig_0_15z };
  assign celloutsig_0_44z = { in_data[56:30], celloutsig_0_15z } % { 1'h1, _05_[2:1], celloutsig_0_9z, celloutsig_0_26z, celloutsig_0_31z, celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_38z, celloutsig_0_24z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_3z };
  assign celloutsig_1_19z = { in_data[120], celloutsig_1_11z } % { 1'h1, _08_[10:9], _01_, _08_[7] };
  assign celloutsig_0_1z = in_data[22:3] % { 1'h1, in_data[73:64], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_19z[5:1], celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_22z } % { 1'h1, celloutsig_0_20z[23:15] };
  assign celloutsig_0_33z[6:3] = celloutsig_0_24z[4] ? { celloutsig_0_20z[8], celloutsig_0_27z, celloutsig_0_8z, celloutsig_0_18z } : celloutsig_0_1z[7:4];
  assign celloutsig_1_6z = celloutsig_1_1z ? { in_data[115:101], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z } : { in_data[156:142], celloutsig_1_3z, 1'h0, celloutsig_1_4z };
  assign celloutsig_0_12z = celloutsig_0_10z ? in_data[17:6] : { celloutsig_0_1z[11:9], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z, 1'h0, celloutsig_0_3z };
  assign celloutsig_0_19z = celloutsig_0_10z ? { 1'h1, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_6z } : { in_data[6:1], celloutsig_0_16z };
  assign celloutsig_0_6z = celloutsig_0_1z[12:8] !== { celloutsig_0_5z[4:1], celloutsig_0_4z };
  assign celloutsig_0_15z = & { celloutsig_0_12z[3:2], celloutsig_0_10z, celloutsig_0_3z };
  assign celloutsig_0_2z = & celloutsig_0_0z;
  assign celloutsig_0_26z = & { celloutsig_0_33z[2:0], celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_45z = celloutsig_0_16z[9] & celloutsig_0_25z;
  assign celloutsig_1_3z = celloutsig_1_2z & _02_;
  assign celloutsig_0_27z = celloutsig_0_3z & celloutsig_0_15z;
  assign celloutsig_0_9z = | in_data[81:51];
  assign celloutsig_0_32z = ^ { in_data[28:26], celloutsig_0_21z, celloutsig_0_28z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_21z };
  assign celloutsig_0_3z = ^ { celloutsig_0_1z[19:7], celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_6z[13:12], celloutsig_1_2z, celloutsig_1_5z } ~^ { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_5z = in_data[13:9] ^ { celloutsig_0_0z[1], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z };
  assign { celloutsig_0_34z[6:2], celloutsig_0_34z[8], celloutsig_0_34z[9], celloutsig_0_34z[7], celloutsig_0_34z[0], celloutsig_0_34z[17:10] } = { _09_, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_9z, in_data[14:7] } ~^ { celloutsig_0_32z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_19z[0], celloutsig_0_19z[1], celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_19z[9:2] };
  assign _06_[1:0] = { _02_, _03_ };
  assign _07_[1:0] = { _04_, _00_ };
  assign _08_[8] = _01_;
  assign celloutsig_0_34z[1] = 1'h1;
  assign { out_data[128], out_data[100:96], out_data[59:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_44z, celloutsig_0_45z };
endmodule
