Info (10281): Verilog HDL Declaration information at cannonball2.sv(38): object "fire" differs only in case from object "FIRE" in the same scope File: D:/zju-uiuc/3.2/ECE385/final_project/Final_project/Lab8_code/cannonball2.sv Line: 38
Info (10281): Verilog HDL Declaration information at Base1.sv(18): object "base1_HP" differs only in case from object "Base1_HP" in the same scope File: D:/zju-uiuc/3.2/ECE385/final_project/Final_project/Lab8_code/Base1.sv Line: 18
Info (10281): Verilog HDL Declaration information at Base2.sv(18): object "base2_HP" differs only in case from object "Base2_HP" in the same scope File: D:/zju-uiuc/3.2/ECE385/final_project/Final_project/Lab8_code/Base2.sv Line: 18
Info (10281): Verilog HDL Declaration information at cannonball.sv(40): object "fire" differs only in case from object "FIRE" in the same scope File: D:/zju-uiuc/3.2/ECE385/final_project/Final_project/Lab8_code/cannonball.sv Line: 40
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/zju-uiuc/3.2/ECE385/final_project/Final_project/Lab8_code/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/zju-uiuc/3.2/ECE385/final_project/Final_project/Lab8_code/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/zju-uiuc/3.2/ECE385/final_project/Final_project/Lab8_code/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/zju-uiuc/3.2/ECE385/final_project/Final_project/Lab8_code/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/zju-uiuc/3.2/ECE385/final_project/Final_project/Lab8_code/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/zju-uiuc/3.2/ECE385/final_project/Final_project/Lab8_code/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/zju-uiuc/3.2/ECE385/final_project/Final_project/Lab8_code/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/zju-uiuc/3.2/ECE385/final_project/Final_project/Lab8_code/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at hpi_io_intf.sv(43): extended using "x" or "z" File: D:/zju-uiuc/3.2/ECE385/final_project/Final_project/Lab8_code/hpi_io_intf.sv Line: 43
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: D:/zju-uiuc/3.2/ECE385/final_project/Final_project/Lab8_code/HexDriver.sv Line: 23
