#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Fri Sep 22 18:07:21 2023
# Process ID: 19072
# Log file: E:/ISE project/lab9/planAhead_run_2/planAhead.log
# Journal file: E:/ISE project/lab9/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {E:/ISE project/lab9/pa.fromHdl.tcl}
# create_project -name lab9 -dir "E:/ISE project/lab9/planAhead_run_2" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "lab9_201_runner.ucf" [current_fileset -constrset]
Adding file 'E:/ISE project/lab9/lab9_201_runner.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {lab9_201_led.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top lab9_201_led $srcset
# add_files [list {lab9_201_runner.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "D:/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "E:/ISE project/lab9/lab9_201_led.vf" into library work
Loading clock regions from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/ISE project/lab9/lab9_201_runner.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'sl_sw_0_P66' [E:/ISE project/lab9/lab9_201_runner.ucf:4]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'sl_sw_1_P62' [E:/ISE project/lab9/lab9_201_runner.ucf:5]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'sl_sw_2_P61' [E:/ISE project/lab9/lab9_201_runner.ucf:6]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'sl_sw_3_P59' [E:/ISE project/lab9/lab9_201_runner.ucf:7]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'sl_sw_4_P58' [E:/ISE project/lab9/lab9_201_runner.ucf:8]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'sl_sw_5_P57' [E:/ISE project/lab9/lab9_201_runner.ucf:9]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'sl_sw_6_P56' [E:/ISE project/lab9/lab9_201_runner.ucf:10]
CRITICAL WARNING: [Constraints 18-11] Could not find net or pin 'sl_sw_7_P55' [E:/ISE project/lab9/lab9_201_runner.ucf:11]
Finished Parsing UCF File [E:/ISE project/lab9/lab9_201_runner.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: b160a6d2
open_rtl_design: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 575.434 ; gain = 127.941
update_compile_order -fileset sim_1
startgroup
set_property package_pin P82 [get_ports led0_P82]
endgroup
startgroup
set_property package_pin P81 [get_ports led1_P81]
endgroup
startgroup
set_property package_pin P80 [get_ports led2_P80]
endgroup
startgroup
set_property package_pin P79 [get_ports led3_P79]
endgroup
startgroup
set_property package_pin P78 [get_ports led4_P78]
endgroup
startgroup
set_property package_pin P75 [get_ports led5_P75]
endgroup
startgroup
set_property package_pin P74 [get_ports led6_P74]
endgroup
startgroup
set_property package_pin P67 [get_ports led7_P67]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See E:/ISE project/lab9\planAhead_pid19072.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Sep 22 18:08:04 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
