* Chip-level netlist, converted from tnor_test.net by bb.py
* Flattened top-level, before part assignment:
** VA A 0 PWL file=INPUT_A.txt
** VB B 0 PWL file=INPUT_B.txt
** XX1 A B TNOR_Out tnor
** * XX2: Instance of subcircuit tpower: $G_Vdd $G_Vss
** V$XX2$Vdd $G_Vdd 0 5V
** V$XX2$Vss 0 $G_Vss 5V
* Begin converted circuit

VA A 0 PWL file=INPUT_A.txt
VB B 0 PWL file=INPUT_B.txt
* XX2: Instance of subcircuit tpower: $G_Vdd $G_Vss
V$XX2$Vdd $G_Vdd 0 5V
V$XX2$Vss 0 $G_Vss 5V
* Chip #0 - CD4007 pinout:
* 	1: XX1$NP
* 	2: XX1$NI
* 	3: B
* 	4: $G_Vss
* 	5: XX1$NN
* 	6: A
* 	7: $G_Vss
* 	8: XX1$NN
* 	9: NC__8
* 	10: NC__9
* 	11: NC__10
* 	12: NC__11
* 	13: XX1$NI
* 	14: $G_Vdd
X_IC_0_CD4007 XX1$NP XX1$NI B $G_Vss XX1$NN A $G_Vss XX1$NN NC__8 NC__9 NC__10 NC__11 XX1$NI $G_Vdd CD4007

* Chip #1 - CD4007 no pins used, skipping
* Chip #2 - CD4007 no pins used, skipping
* Chip #3 - CD4016 no pins used, skipping
* Parts to support subcircuits:
RXX1$RP N$XX1$NP TNOR_Out 12k
RXX1$RN TNOR_Out N$XX1$NN 12k
