{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 23 16:52:04 2015 " "Info: Processing started: Mon Nov 23 16:52:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clk_gen -c clk_gen --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clk_gen -c clk_gen --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 4 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "btn2 " "Info: Assuming node \"btn2\" is an undefined clock" {  } { { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 6 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "btn3 " "Info: Assuming node \"btn3\" is an undefined clock" {  } { { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 6 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "btn1 " "Info: Assuming node \"btn1\" is an undefined clock" {  } { { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 6 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "btn1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "dff_async_reset:U2\|q " "Info: Detected ripple clock \"dff_async_reset:U2\|q\" as buffer" {  } { { "dff_async_reset.v" "" { Text "C:/Users/COM36/Desktop/test2/dff_async_reset.v" 3 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "dff_async_reset:U2\|q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1 " "Info: Detected gated clock \"bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1\" as buffer" {  } { { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "counter_mod_25000000:U1\|counter_out\[24\] " "Info: Detected ripple clock \"counter_mod_25000000:U1\|counter_out\[24\]\" as buffer" {  } { { "counter_mod_25000000.v" "" { Text "C:/Users/COM36/Desktop/test2/counter_mod_25000000.v" 14 -1 0 } } { "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "counter_mod_25000000:U1\|counter_out\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter_mod_25000000:U1\|counter_out\[2\] register counter_mod_25000000:U1\|counter_out\[0\] 209.78 MHz 4.767 ns Internal " "Info: Clock \"clk\" has Internal fmax of 209.78 MHz between source register \"counter_mod_25000000:U1\|counter_out\[2\]\" and destination register \"counter_mod_25000000:U1\|counter_out\[0\]\" (period= 4.767 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.553 ns + Longest register register " "Info: + Longest register to register delay is 4.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter_mod_25000000:U1\|counter_out\[2\] 1 REG LCFF_X64_Y17_N13 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X64_Y17_N13; Fanout = 4; REG Node = 'counter_mod_25000000:U1\|counter_out\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter_mod_25000000:U1|counter_out[2] } "NODE_NAME" } } { "counter_mod_25000000.v" "" { Text "C:/Users/COM36/Desktop/test2/counter_mod_25000000.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.150 ns) 0.850 ns counter_mod_25000000:U1\|LessThan0~591 2 COMB LCCOMB_X64_Y17_N0 1 " "Info: 2: + IC(0.700 ns) + CELL(0.150 ns) = 0.850 ns; Loc. = LCCOMB_X64_Y17_N0; Fanout = 1; COMB Node = 'counter_mod_25000000:U1\|LessThan0~591'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { counter_mod_25000000:U1|counter_out[2] counter_mod_25000000:U1|LessThan0~591 } "NODE_NAME" } } { "counter_mod_25000000.v" "" { Text "C:/Users/COM36/Desktop/test2/counter_mod_25000000.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.149 ns) 1.235 ns counter_mod_25000000:U1\|LessThan0~592 3 COMB LCCOMB_X64_Y17_N2 1 " "Info: 3: + IC(0.236 ns) + CELL(0.149 ns) = 1.235 ns; Loc. = LCCOMB_X64_Y17_N2; Fanout = 1; COMB Node = 'counter_mod_25000000:U1\|LessThan0~592'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.385 ns" { counter_mod_25000000:U1|LessThan0~591 counter_mod_25000000:U1|LessThan0~592 } "NODE_NAME" } } { "counter_mod_25000000.v" "" { Text "C:/Users/COM36/Desktop/test2/counter_mod_25000000.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.415 ns) 1.906 ns counter_mod_25000000:U1\|LessThan0~595 4 COMB LCCOMB_X64_Y17_N4 1 " "Info: 4: + IC(0.256 ns) + CELL(0.415 ns) = 1.906 ns; Loc. = LCCOMB_X64_Y17_N4; Fanout = 1; COMB Node = 'counter_mod_25000000:U1\|LessThan0~595'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { counter_mod_25000000:U1|LessThan0~592 counter_mod_25000000:U1|LessThan0~595 } "NODE_NAME" } } { "counter_mod_25000000.v" "" { Text "C:/Users/COM36/Desktop/test2/counter_mod_25000000.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 2.440 ns counter_mod_25000000:U1\|LessThan0~596 5 COMB LCCOMB_X64_Y17_N6 1 " "Info: 5: + IC(0.259 ns) + CELL(0.275 ns) = 2.440 ns; Loc. = LCCOMB_X64_Y17_N6; Fanout = 1; COMB Node = 'counter_mod_25000000:U1\|LessThan0~596'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { counter_mod_25000000:U1|LessThan0~595 counter_mod_25000000:U1|LessThan0~596 } "NODE_NAME" } } { "counter_mod_25000000.v" "" { Text "C:/Users/COM36/Desktop/test2/counter_mod_25000000.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.717 ns) + CELL(0.150 ns) 3.307 ns counter_mod_25000000:U1\|LessThan0~597 6 COMB LCCOMB_X64_Y16_N30 25 " "Info: 6: + IC(0.717 ns) + CELL(0.150 ns) = 3.307 ns; Loc. = LCCOMB_X64_Y16_N30; Fanout = 25; COMB Node = 'counter_mod_25000000:U1\|LessThan0~597'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { counter_mod_25000000:U1|LessThan0~596 counter_mod_25000000:U1|LessThan0~597 } "NODE_NAME" } } { "counter_mod_25000000.v" "" { Text "C:/Users/COM36/Desktop/test2/counter_mod_25000000.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.736 ns) + CELL(0.510 ns) 4.553 ns counter_mod_25000000:U1\|counter_out\[0\] 7 REG LCFF_X64_Y17_N9 4 " "Info: 7: + IC(0.736 ns) + CELL(0.510 ns) = 4.553 ns; Loc. = LCFF_X64_Y17_N9; Fanout = 4; REG Node = 'counter_mod_25000000:U1\|counter_out\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { counter_mod_25000000:U1|LessThan0~597 counter_mod_25000000:U1|counter_out[0] } "NODE_NAME" } } { "counter_mod_25000000.v" "" { Text "C:/Users/COM36/Desktop/test2/counter_mod_25000000.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 36.22 % ) " "Info: Total cell delay = 1.649 ns ( 36.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.904 ns ( 63.78 % ) " "Info: Total interconnect delay = 2.904 ns ( 63.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.553 ns" { counter_mod_25000000:U1|counter_out[2] counter_mod_25000000:U1|LessThan0~591 counter_mod_25000000:U1|LessThan0~592 counter_mod_25000000:U1|LessThan0~595 counter_mod_25000000:U1|LessThan0~596 counter_mod_25000000:U1|LessThan0~597 counter_mod_25000000:U1|counter_out[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.553 ns" { counter_mod_25000000:U1|counter_out[2] {} counter_mod_25000000:U1|LessThan0~591 {} counter_mod_25000000:U1|LessThan0~592 {} counter_mod_25000000:U1|LessThan0~595 {} counter_mod_25000000:U1|LessThan0~596 {} counter_mod_25000000:U1|LessThan0~597 {} counter_mod_25000000:U1|counter_out[0] {} } { 0.000ns 0.700ns 0.236ns 0.256ns 0.259ns 0.717ns 0.736ns } { 0.000ns 0.150ns 0.149ns 0.415ns 0.275ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.689 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns counter_mod_25000000:U1\|counter_out\[0\] 3 REG LCFF_X64_Y17_N9 4 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X64_Y17_N9; Fanout = 4; REG Node = 'counter_mod_25000000:U1\|counter_out\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl counter_mod_25000000:U1|counter_out[0] } "NODE_NAME" } } { "counter_mod_25000000.v" "" { Text "C:/Users/COM36/Desktop/test2/counter_mod_25000000.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk clk~clkctrl counter_mod_25000000:U1|counter_out[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} clk~clkctrl {} counter_mod_25000000:U1|counter_out[0] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.689 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns counter_mod_25000000:U1\|counter_out\[2\] 3 REG LCFF_X64_Y17_N13 4 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X64_Y17_N13; Fanout = 4; REG Node = 'counter_mod_25000000:U1\|counter_out\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { clk~clkctrl counter_mod_25000000:U1|counter_out[2] } "NODE_NAME" } } { "counter_mod_25000000.v" "" { Text "C:/Users/COM36/Desktop/test2/counter_mod_25000000.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk clk~clkctrl counter_mod_25000000:U1|counter_out[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} clk~clkctrl {} counter_mod_25000000:U1|counter_out[2] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk clk~clkctrl counter_mod_25000000:U1|counter_out[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} clk~clkctrl {} counter_mod_25000000:U1|counter_out[0] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk clk~clkctrl counter_mod_25000000:U1|counter_out[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} clk~clkctrl {} counter_mod_25000000:U1|counter_out[2] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "counter_mod_25000000.v" "" { Text "C:/Users/COM36/Desktop/test2/counter_mod_25000000.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "counter_mod_25000000.v" "" { Text "C:/Users/COM36/Desktop/test2/counter_mod_25000000.v" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.553 ns" { counter_mod_25000000:U1|counter_out[2] counter_mod_25000000:U1|LessThan0~591 counter_mod_25000000:U1|LessThan0~592 counter_mod_25000000:U1|LessThan0~595 counter_mod_25000000:U1|LessThan0~596 counter_mod_25000000:U1|LessThan0~597 counter_mod_25000000:U1|counter_out[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.553 ns" { counter_mod_25000000:U1|counter_out[2] {} counter_mod_25000000:U1|LessThan0~591 {} counter_mod_25000000:U1|LessThan0~592 {} counter_mod_25000000:U1|LessThan0~595 {} counter_mod_25000000:U1|LessThan0~596 {} counter_mod_25000000:U1|LessThan0~597 {} counter_mod_25000000:U1|counter_out[0] {} } { 0.000ns 0.700ns 0.236ns 0.256ns 0.259ns 0.717ns 0.736ns } { 0.000ns 0.150ns 0.149ns 0.415ns 0.275ns 0.150ns 0.510ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk clk~clkctrl counter_mod_25000000:U1|counter_out[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} clk~clkctrl {} counter_mod_25000000:U1|counter_out[0] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { clk clk~clkctrl counter_mod_25000000:U1|counter_out[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { clk {} clk~combout {} clk~clkctrl {} counter_mod_25000000:U1|counter_out[2] {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "btn2 register bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\] register bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\] 269.98 MHz 3.704 ns Internal " "Info: Clock \"btn2\" has Internal fmax of 269.98 MHz between source register \"bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\]\" and destination register \"bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\]\" (period= 3.704 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.490 ns + Longest register register " "Info: + Longest register to register delay is 3.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\] 1 REG LCFF_X63_Y22_N27 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y22_N27; Fanout = 11; REG Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.378 ns) 0.692 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[0\]~546 2 COMB LCCOMB_X63_Y22_N22 7 " "Info: 2: + IC(0.314 ns) + CELL(0.378 ns) = 0.692 ns; Loc. = LCCOMB_X63_Y22_N22; Fanout = 7; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[0\]~546'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[0]~546 } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.150 ns) 1.119 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~188 3 COMB LCCOMB_X63_Y22_N30 3 " "Info: 3: + IC(0.277 ns) + CELL(0.150 ns) = 1.119 ns; Loc. = LCCOMB_X63_Y22_N30; Fanout = 3; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~188'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[0]~546 bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.275 ns) 1.805 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\]~194 4 COMB LCCOMB_X64_Y22_N18 1 " "Info: 4: + IC(0.411 ns) + CELL(0.275 ns) = 1.805 ns; Loc. = LCCOMB_X64_Y22_N18; Fanout = 1; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\]~194'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.150 ns) 2.192 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\]~195 5 COMB LCCOMB_X64_Y22_N20 2 " "Info: 5: + IC(0.237 ns) + CELL(0.150 ns) = 2.192 ns; Loc. = LCCOMB_X64_Y22_N20; Fanout = 2; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\]~195'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.387 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.660 ns) 3.490 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\] 6 REG LCFF_X61_Y22_N23 6 " "Info: 6: + IC(0.638 ns) + CELL(0.660 ns) = 3.490 ns; Loc. = LCFF_X61_Y22_N23; Fanout = 6; REG Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.613 ns ( 46.22 % ) " "Info: Total cell delay = 1.613 ns ( 46.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.877 ns ( 53.78 % ) " "Info: Total interconnect delay = 1.877 ns ( 53.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.490 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[0]~546 bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.490 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[0]~546 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] {} } { 0.000ns 0.314ns 0.277ns 0.411ns 0.237ns 0.638ns } { 0.000ns 0.378ns 0.150ns 0.275ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "btn2 destination 4.445 ns + Shortest register " "Info: + Shortest clock path from clock \"btn2\" to destination register is 4.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns btn2 1 CLK PIN_P23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'btn2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn2 } "NODE_NAME" } } { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.150 ns) 2.014 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1 2 COMB LCCOMB_X64_Y22_N22 1 " "Info: 2: + IC(1.022 ns) + CELL(0.150 ns) = 2.014 ns; Loc. = LCCOMB_X64_Y22_N22; Fanout = 1; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { btn2 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.000 ns) 2.895 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1clkctrl 3 COMB CLKCTRL_G6 14 " "Info: 3: + IC(0.881 ns) + CELL(0.000 ns) = 2.895 ns; Loc. = CLKCTRL_G6; Fanout = 14; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 4.445 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\] 4 REG LCFF_X61_Y22_N23 6 " "Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 4.445 ns; Loc. = LCFF_X61_Y22_N23; Fanout = 6; REG Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.529 ns ( 34.40 % ) " "Info: Total cell delay = 1.529 ns ( 34.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.916 ns ( 65.60 % ) " "Info: Total interconnect delay = 2.916 ns ( 65.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.445 ns" { btn2 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.445 ns" { btn2 {} btn2~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] {} } { 0.000ns 0.000ns 1.022ns 0.881ns 1.013ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "btn2 source 4.445 ns - Longest register " "Info: - Longest clock path from clock \"btn2\" to source register is 4.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns btn2 1 CLK PIN_P23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'btn2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn2 } "NODE_NAME" } } { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.150 ns) 2.014 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1 2 COMB LCCOMB_X64_Y22_N22 1 " "Info: 2: + IC(1.022 ns) + CELL(0.150 ns) = 2.014 ns; Loc. = LCCOMB_X64_Y22_N22; Fanout = 1; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { btn2 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.000 ns) 2.895 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1clkctrl 3 COMB CLKCTRL_G6 14 " "Info: 3: + IC(0.881 ns) + CELL(0.000 ns) = 2.895 ns; Loc. = CLKCTRL_G6; Fanout = 14; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 4.445 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\] 4 REG LCFF_X63_Y22_N27 11 " "Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 4.445 ns; Loc. = LCFF_X63_Y22_N27; Fanout = 11; REG Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.529 ns ( 34.40 % ) " "Info: Total cell delay = 1.529 ns ( 34.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.916 ns ( 65.60 % ) " "Info: Total interconnect delay = 2.916 ns ( 65.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.445 ns" { btn2 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.445 ns" { btn2 {} btn2~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] {} } { 0.000ns 0.000ns 1.022ns 0.881ns 1.013ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.445 ns" { btn2 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.445 ns" { btn2 {} btn2~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] {} } { 0.000ns 0.000ns 1.022ns 0.881ns 1.013ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.445 ns" { btn2 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.445 ns" { btn2 {} btn2~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] {} } { 0.000ns 0.000ns 1.022ns 0.881ns 1.013ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.490 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[0]~546 bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.490 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[0]~546 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] {} } { 0.000ns 0.314ns 0.277ns 0.411ns 0.237ns 0.638ns } { 0.000ns 0.378ns 0.150ns 0.275ns 0.150ns 0.660ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.445 ns" { btn2 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.445 ns" { btn2 {} btn2~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] {} } { 0.000ns 0.000ns 1.022ns 0.881ns 1.013ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.445 ns" { btn2 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.445 ns" { btn2 {} btn2~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] {} } { 0.000ns 0.000ns 1.022ns 0.881ns 1.013ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "btn3 register bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\] register bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\] 269.98 MHz 3.704 ns Internal " "Info: Clock \"btn3\" has Internal fmax of 269.98 MHz between source register \"bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\]\" and destination register \"bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\]\" (period= 3.704 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.490 ns + Longest register register " "Info: + Longest register to register delay is 3.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\] 1 REG LCFF_X63_Y22_N27 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y22_N27; Fanout = 11; REG Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.378 ns) 0.692 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[0\]~546 2 COMB LCCOMB_X63_Y22_N22 7 " "Info: 2: + IC(0.314 ns) + CELL(0.378 ns) = 0.692 ns; Loc. = LCCOMB_X63_Y22_N22; Fanout = 7; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[0\]~546'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[0]~546 } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.150 ns) 1.119 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~188 3 COMB LCCOMB_X63_Y22_N30 3 " "Info: 3: + IC(0.277 ns) + CELL(0.150 ns) = 1.119 ns; Loc. = LCCOMB_X63_Y22_N30; Fanout = 3; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~188'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[0]~546 bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.275 ns) 1.805 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\]~194 4 COMB LCCOMB_X64_Y22_N18 1 " "Info: 4: + IC(0.411 ns) + CELL(0.275 ns) = 1.805 ns; Loc. = LCCOMB_X64_Y22_N18; Fanout = 1; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\]~194'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.150 ns) 2.192 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\]~195 5 COMB LCCOMB_X64_Y22_N20 2 " "Info: 5: + IC(0.237 ns) + CELL(0.150 ns) = 2.192 ns; Loc. = LCCOMB_X64_Y22_N20; Fanout = 2; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\]~195'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.387 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.660 ns) 3.490 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\] 6 REG LCFF_X61_Y22_N23 6 " "Info: 6: + IC(0.638 ns) + CELL(0.660 ns) = 3.490 ns; Loc. = LCFF_X61_Y22_N23; Fanout = 6; REG Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.613 ns ( 46.22 % ) " "Info: Total cell delay = 1.613 ns ( 46.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.877 ns ( 53.78 % ) " "Info: Total interconnect delay = 1.877 ns ( 53.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.490 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[0]~546 bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.490 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[0]~546 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] {} } { 0.000ns 0.314ns 0.277ns 0.411ns 0.237ns 0.638ns } { 0.000ns 0.378ns 0.150ns 0.275ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "btn3 destination 5.217 ns + Shortest register " "Info: + Shortest clock path from clock \"btn3\" to destination register is 5.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns btn3 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'btn3'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn3 } "NODE_NAME" } } { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.649 ns) + CELL(0.275 ns) 2.786 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1 2 COMB LCCOMB_X64_Y22_N22 1 " "Info: 2: + IC(1.649 ns) + CELL(0.275 ns) = 2.786 ns; Loc. = LCCOMB_X64_Y22_N22; Fanout = 1; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { btn3 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.000 ns) 3.667 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1clkctrl 3 COMB CLKCTRL_G6 14 " "Info: 3: + IC(0.881 ns) + CELL(0.000 ns) = 3.667 ns; Loc. = CLKCTRL_G6; Fanout = 14; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 5.217 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\] 4 REG LCFF_X61_Y22_N23 6 " "Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 5.217 ns; Loc. = LCFF_X61_Y22_N23; Fanout = 6; REG Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.674 ns ( 32.09 % ) " "Info: Total cell delay = 1.674 ns ( 32.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.543 ns ( 67.91 % ) " "Info: Total interconnect delay = 3.543 ns ( 67.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { btn3 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.217 ns" { btn3 {} btn3~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] {} } { 0.000ns 0.000ns 1.649ns 0.881ns 1.013ns } { 0.000ns 0.862ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "btn3 source 5.217 ns - Longest register " "Info: - Longest clock path from clock \"btn3\" to source register is 5.217 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns btn3 1 CLK PIN_W26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 1; CLK Node = 'btn3'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn3 } "NODE_NAME" } } { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.649 ns) + CELL(0.275 ns) 2.786 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1 2 COMB LCCOMB_X64_Y22_N22 1 " "Info: 2: + IC(1.649 ns) + CELL(0.275 ns) = 2.786 ns; Loc. = LCCOMB_X64_Y22_N22; Fanout = 1; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { btn3 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.000 ns) 3.667 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1clkctrl 3 COMB CLKCTRL_G6 14 " "Info: 3: + IC(0.881 ns) + CELL(0.000 ns) = 3.667 ns; Loc. = CLKCTRL_G6; Fanout = 14; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 5.217 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\] 4 REG LCFF_X63_Y22_N27 11 " "Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 5.217 ns; Loc. = LCFF_X63_Y22_N27; Fanout = 11; REG Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.674 ns ( 32.09 % ) " "Info: Total cell delay = 1.674 ns ( 32.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.543 ns ( 67.91 % ) " "Info: Total interconnect delay = 3.543 ns ( 67.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { btn3 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.217 ns" { btn3 {} btn3~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] {} } { 0.000ns 0.000ns 1.649ns 0.881ns 1.013ns } { 0.000ns 0.862ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { btn3 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.217 ns" { btn3 {} btn3~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] {} } { 0.000ns 0.000ns 1.649ns 0.881ns 1.013ns } { 0.000ns 0.862ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { btn3 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.217 ns" { btn3 {} btn3~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] {} } { 0.000ns 0.000ns 1.649ns 0.881ns 1.013ns } { 0.000ns 0.862ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.490 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[0]~546 bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.490 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[0]~546 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] {} } { 0.000ns 0.314ns 0.277ns 0.411ns 0.237ns 0.638ns } { 0.000ns 0.378ns 0.150ns 0.275ns 0.150ns 0.660ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { btn3 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.217 ns" { btn3 {} btn3~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] {} } { 0.000ns 0.000ns 1.649ns 0.881ns 1.013ns } { 0.000ns 0.862ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.217 ns" { btn3 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "5.217 ns" { btn3 {} btn3~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] {} } { 0.000ns 0.000ns 1.649ns 0.881ns 1.013ns } { 0.000ns 0.862ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "btn1 register bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\] register bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\] 269.98 MHz 3.704 ns Internal " "Info: Clock \"btn1\" has Internal fmax of 269.98 MHz between source register \"bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\]\" and destination register \"bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\]\" (period= 3.704 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.490 ns + Longest register register " "Info: + Longest register to register delay is 3.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\] 1 REG LCFF_X63_Y22_N27 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y22_N27; Fanout = 11; REG Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.314 ns) + CELL(0.378 ns) 0.692 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[0\]~546 2 COMB LCCOMB_X63_Y22_N22 7 " "Info: 2: + IC(0.314 ns) + CELL(0.378 ns) = 0.692 ns; Loc. = LCCOMB_X63_Y22_N22; Fanout = 7; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[0\]~546'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[0]~546 } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.150 ns) 1.119 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~188 3 COMB LCCOMB_X63_Y22_N30 3 " "Info: 3: + IC(0.277 ns) + CELL(0.150 ns) = 1.119 ns; Loc. = LCCOMB_X63_Y22_N30; Fanout = 3; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~188'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.427 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[0]~546 bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.275 ns) 1.805 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\]~194 4 COMB LCCOMB_X64_Y22_N18 1 " "Info: 4: + IC(0.411 ns) + CELL(0.275 ns) = 1.805 ns; Loc. = LCCOMB_X64_Y22_N18; Fanout = 1; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\]~194'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.150 ns) 2.192 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\]~195 5 COMB LCCOMB_X64_Y22_N20 2 " "Info: 5: + IC(0.237 ns) + CELL(0.150 ns) = 2.192 ns; Loc. = LCCOMB_X64_Y22_N20; Fanout = 2; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\]~195'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.387 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.660 ns) 3.490 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\] 6 REG LCFF_X61_Y22_N23 6 " "Info: 6: + IC(0.638 ns) + CELL(0.660 ns) = 3.490 ns; Loc. = LCFF_X61_Y22_N23; Fanout = 6; REG Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.613 ns ( 46.22 % ) " "Info: Total cell delay = 1.613 ns ( 46.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.877 ns ( 53.78 % ) " "Info: Total interconnect delay = 1.877 ns ( 53.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.490 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[0]~546 bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.490 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[0]~546 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] {} } { 0.000ns 0.314ns 0.277ns 0.411ns 0.237ns 0.638ns } { 0.000ns 0.378ns 0.150ns 0.275ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "btn1 destination 4.522 ns + Shortest register " "Info: + Shortest clock path from clock \"btn1\" to destination register is 4.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns btn1 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'btn1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn1 } "NODE_NAME" } } { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.420 ns) 2.091 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1 2 COMB LCCOMB_X64_Y22_N22 1 " "Info: 2: + IC(0.672 ns) + CELL(0.420 ns) = 2.091 ns; Loc. = LCCOMB_X64_Y22_N22; Fanout = 1; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { btn1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.000 ns) 2.972 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1clkctrl 3 COMB CLKCTRL_G6 14 " "Info: 3: + IC(0.881 ns) + CELL(0.000 ns) = 2.972 ns; Loc. = CLKCTRL_G6; Fanout = 14; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 4.522 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\] 4 REG LCFF_X61_Y22_N23 6 " "Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 4.522 ns; Loc. = LCFF_X61_Y22_N23; Fanout = 6; REG Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.956 ns ( 43.26 % ) " "Info: Total cell delay = 1.956 ns ( 43.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.566 ns ( 56.74 % ) " "Info: Total interconnect delay = 2.566 ns ( 56.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.522 ns" { btn1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.522 ns" { btn1 {} btn1~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] {} } { 0.000ns 0.000ns 0.672ns 0.881ns 1.013ns } { 0.000ns 0.999ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "btn1 source 4.522 ns - Longest register " "Info: - Longest clock path from clock \"btn1\" to source register is 4.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns btn1 1 CLK PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; CLK Node = 'btn1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn1 } "NODE_NAME" } } { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.420 ns) 2.091 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1 2 COMB LCCOMB_X64_Y22_N22 1 " "Info: 2: + IC(0.672 ns) + CELL(0.420 ns) = 2.091 ns; Loc. = LCCOMB_X64_Y22_N22; Fanout = 1; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { btn1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.000 ns) 2.972 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1clkctrl 3 COMB CLKCTRL_G6 14 " "Info: 3: + IC(0.881 ns) + CELL(0.000 ns) = 2.972 ns; Loc. = CLKCTRL_G6; Fanout = 14; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 4.522 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\] 4 REG LCFF_X63_Y22_N27 11 " "Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 4.522 ns; Loc. = LCFF_X63_Y22_N27; Fanout = 11; REG Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.956 ns ( 43.26 % ) " "Info: Total cell delay = 1.956 ns ( 43.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.566 ns ( 56.74 % ) " "Info: Total interconnect delay = 2.566 ns ( 56.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.522 ns" { btn1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.522 ns" { btn1 {} btn1~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] {} } { 0.000ns 0.000ns 0.672ns 0.881ns 1.013ns } { 0.000ns 0.999ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.522 ns" { btn1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.522 ns" { btn1 {} btn1~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] {} } { 0.000ns 0.000ns 0.672ns 0.881ns 1.013ns } { 0.000ns 0.999ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.522 ns" { btn1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.522 ns" { btn1 {} btn1~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] {} } { 0.000ns 0.000ns 0.672ns 0.881ns 1.013ns } { 0.000ns 0.999ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.490 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[0]~546 bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "3.490 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[0]~546 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] {} } { 0.000ns 0.314ns 0.277ns 0.411ns 0.237ns 0.638ns } { 0.000ns 0.378ns 0.150ns 0.275ns 0.150ns 0.660ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.522 ns" { btn1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.522 ns" { btn1 {} btn1~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] {} } { 0.000ns 0.000ns 0.672ns 0.881ns 1.013ns } { 0.000ns 0.999ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.522 ns" { btn1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.522 ns" { btn1 {} btn1~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] {} } { 0.000ns 0.000ns 0.672ns 0.881ns 1.013ns } { 0.000ns 0.999ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\] btn2 btn2 4.527 ns register " "Info: tsu for register \"bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\]\" (data pin = \"btn2\", clock pin = \"btn2\") is 4.527 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.008 ns + Longest pin register " "Info: + Longest pin to register delay is 9.008 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns btn2 1 CLK PIN_P23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'btn2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn2 } "NODE_NAME" } } { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.357 ns) + CELL(0.438 ns) 6.637 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~188 2 COMB LCCOMB_X63_Y22_N30 3 " "Info: 2: + IC(5.357 ns) + CELL(0.438 ns) = 6.637 ns; Loc. = LCCOMB_X63_Y22_N30; Fanout = 3; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~188'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.795 ns" { btn2 bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.275 ns) 7.323 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\]~194 3 COMB LCCOMB_X64_Y22_N18 1 " "Info: 3: + IC(0.411 ns) + CELL(0.275 ns) = 7.323 ns; Loc. = LCCOMB_X64_Y22_N18; Fanout = 1; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\]~194'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.150 ns) 7.710 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\]~195 4 COMB LCCOMB_X64_Y22_N20 2 " "Info: 4: + IC(0.237 ns) + CELL(0.150 ns) = 7.710 ns; Loc. = LCCOMB_X64_Y22_N20; Fanout = 2; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\]~195'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.387 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.660 ns) 9.008 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\] 5 REG LCFF_X61_Y22_N23 6 " "Info: 5: + IC(0.638 ns) + CELL(0.660 ns) = 9.008 ns; Loc. = LCFF_X61_Y22_N23; Fanout = 6; REG Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.298 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.365 ns ( 26.25 % ) " "Info: Total cell delay = 2.365 ns ( 26.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.643 ns ( 73.75 % ) " "Info: Total interconnect delay = 6.643 ns ( 73.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.008 ns" { btn2 bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.008 ns" { btn2 {} btn2~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] {} } { 0.000ns 0.000ns 5.357ns 0.411ns 0.237ns 0.638ns } { 0.000ns 0.842ns 0.438ns 0.275ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "btn2 destination 4.445 ns - Shortest register " "Info: - Shortest clock path from clock \"btn2\" to destination register is 4.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns btn2 1 CLK PIN_P23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'btn2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn2 } "NODE_NAME" } } { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.150 ns) 2.014 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1 2 COMB LCCOMB_X64_Y22_N22 1 " "Info: 2: + IC(1.022 ns) + CELL(0.150 ns) = 2.014 ns; Loc. = LCCOMB_X64_Y22_N22; Fanout = 1; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.172 ns" { btn2 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.000 ns) 2.895 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1clkctrl 3 COMB CLKCTRL_G6 14 " "Info: 3: + IC(0.881 ns) + CELL(0.000 ns) = 2.895 ns; Loc. = CLKCTRL_G6; Fanout = 14; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 4.445 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\] 4 REG LCFF_X61_Y22_N23 6 " "Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 4.445 ns; Loc. = LCFF_X61_Y22_N23; Fanout = 6; REG Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[1\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.529 ns ( 34.40 % ) " "Info: Total cell delay = 1.529 ns ( 34.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.916 ns ( 65.60 % ) " "Info: Total interconnect delay = 2.916 ns ( 65.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.445 ns" { btn2 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.445 ns" { btn2 {} btn2~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] {} } { 0.000ns 0.000ns 1.022ns 0.881ns 1.013ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.008 ns" { btn2 bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "9.008 ns" { btn2 {} btn2~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~188 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~194 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0]~195 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] {} } { 0.000ns 0.000ns 5.357ns 0.411ns 0.237ns 0.638ns } { 0.000ns 0.842ns 0.438ns 0.275ns 0.150ns 0.660ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.445 ns" { btn2 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "4.445 ns" { btn2 {} btn2~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[1] {} } { 0.000ns 0.000ns 1.022ns 0.881ns 1.013ns } { 0.000ns 0.842ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seven_seg1\[3\] bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\] 17.700 ns register " "Info: tco from clock \"clk\" to destination pin \"seven_seg1\[3\]\" through register \"bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\]\" is 17.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.972 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.972 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.787 ns) 3.706 ns counter_mod_25000000:U1\|counter_out\[24\] 2 REG LCFF_X64_Y16_N25 4 " "Info: 2: + IC(1.920 ns) + CELL(0.787 ns) = 3.706 ns; Loc. = LCFF_X64_Y16_N25; Fanout = 4; REG Node = 'counter_mod_25000000:U1\|counter_out\[24\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { clk counter_mod_25000000:U1|counter_out[24] } "NODE_NAME" } } { "counter_mod_25000000.v" "" { Text "C:/Users/COM36/Desktop/test2/counter_mod_25000000.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.787 ns) 5.587 ns dff_async_reset:U2\|q 3 REG LCFF_X64_Y22_N1 3 " "Info: 3: + IC(1.094 ns) + CELL(0.787 ns) = 5.587 ns; Loc. = LCFF_X64_Y22_N1; Fanout = 3; REG Node = 'dff_async_reset:U2\|q'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { counter_mod_25000000:U1|counter_out[24] dff_async_reset:U2|q } "NODE_NAME" } } { "dff_async_reset.v" "" { Text "C:/Users/COM36/Desktop/test2/dff_async_reset.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.438 ns) 6.541 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1 4 COMB LCCOMB_X64_Y22_N22 1 " "Info: 4: + IC(0.516 ns) + CELL(0.438 ns) = 6.541 ns; Loc. = LCCOMB_X64_Y22_N22; Fanout = 1; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { dff_async_reset:U2|q bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.000 ns) 7.422 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1clkctrl 5 COMB CLKCTRL_G6 14 " "Info: 5: + IC(0.881 ns) + CELL(0.000 ns) = 7.422 ns; Loc. = CLKCTRL_G6; Fanout = 14; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 8.972 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\] 6 REG LCFF_X63_Y22_N27 11 " "Info: 6: + IC(1.013 ns) + CELL(0.537 ns) = 8.972 ns; Loc. = LCFF_X63_Y22_N27; Fanout = 11; REG Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.548 ns ( 39.55 % ) " "Info: Total cell delay = 3.548 ns ( 39.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.424 ns ( 60.45 % ) " "Info: Total interconnect delay = 5.424 ns ( 60.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.972 ns" { clk counter_mod_25000000:U1|counter_out[24] dff_async_reset:U2|q bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.972 ns" { clk {} clk~combout {} counter_mod_25000000:U1|counter_out[24] {} dff_async_reset:U2|q {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] {} } { 0.000ns 0.000ns 1.920ns 1.094ns 0.516ns 0.881ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.478 ns + Longest register pin " "Info: + Longest register to pin delay is 8.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\] 1 REG LCFF_X63_Y22_N27 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y22_N27; Fanout = 11; REG Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out\[2\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.438 ns) 1.532 ns bcd_to_seg:BTS\|seven_seg_decoder:SSD1\|WideOr3~23 2 COMB LCCOMB_X55_Y22_N22 1 " "Info: 2: + IC(1.094 ns) + CELL(0.438 ns) = 1.532 ns; Loc. = LCCOMB_X55_Y22_N22; Fanout = 1; COMB Node = 'bcd_to_seg:BTS\|seven_seg_decoder:SSD1\|WideOr3~23'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] bcd_to_seg:BTS|seven_seg_decoder:SSD1|WideOr3~23 } "NODE_NAME" } } { "seven_seg_decoder.v" "" { Text "C:/Users/COM36/Desktop/test2/seven_seg_decoder.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.148 ns) + CELL(2.798 ns) 8.478 ns seven_seg1\[3\] 3 PIN PIN_AD11 0 " "Info: 3: + IC(4.148 ns) + CELL(2.798 ns) = 8.478 ns; Loc. = PIN_AD11; Fanout = 0; PIN Node = 'seven_seg1\[3\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.946 ns" { bcd_to_seg:BTS|seven_seg_decoder:SSD1|WideOr3~23 seven_seg1[3] } "NODE_NAME" } } { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.236 ns ( 38.17 % ) " "Info: Total cell delay = 3.236 ns ( 38.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.242 ns ( 61.83 % ) " "Info: Total interconnect delay = 5.242 ns ( 61.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.478 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] bcd_to_seg:BTS|seven_seg_decoder:SSD1|WideOr3~23 seven_seg1[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.478 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] {} bcd_to_seg:BTS|seven_seg_decoder:SSD1|WideOr3~23 {} seven_seg1[3] {} } { 0.000ns 1.094ns 4.148ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.972 ns" { clk counter_mod_25000000:U1|counter_out[24] dff_async_reset:U2|q bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.972 ns" { clk {} clk~combout {} counter_mod_25000000:U1|counter_out[24] {} dff_async_reset:U2|q {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] {} } { 0.000ns 0.000ns 1.920ns 1.094ns 0.516ns 0.881ns 1.013ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.478 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] bcd_to_seg:BTS|seven_seg_decoder:SSD1|WideOr3~23 seven_seg1[3] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.478 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out[2] {} bcd_to_seg:BTS|seven_seg_decoder:SSD1|WideOr3~23 {} seven_seg1[3] {} } { 0.000ns 1.094ns 4.148ns } { 0.000ns 0.438ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\] btn2 clk 3.113 ns register " "Info: th for register \"bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\]\" (data pin = \"btn2\", clock pin = \"clk\") is 3.113 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.973 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.920 ns) + CELL(0.787 ns) 3.706 ns counter_mod_25000000:U1\|counter_out\[24\] 2 REG LCFF_X64_Y16_N25 4 " "Info: 2: + IC(1.920 ns) + CELL(0.787 ns) = 3.706 ns; Loc. = LCFF_X64_Y16_N25; Fanout = 4; REG Node = 'counter_mod_25000000:U1\|counter_out\[24\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { clk counter_mod_25000000:U1|counter_out[24] } "NODE_NAME" } } { "counter_mod_25000000.v" "" { Text "C:/Users/COM36/Desktop/test2/counter_mod_25000000.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.787 ns) 5.587 ns dff_async_reset:U2\|q 3 REG LCFF_X64_Y22_N1 3 " "Info: 3: + IC(1.094 ns) + CELL(0.787 ns) = 5.587 ns; Loc. = LCFF_X64_Y22_N1; Fanout = 3; REG Node = 'dff_async_reset:U2\|q'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { counter_mod_25000000:U1|counter_out[24] dff_async_reset:U2|q } "NODE_NAME" } } { "dff_async_reset.v" "" { Text "C:/Users/COM36/Desktop/test2/dff_async_reset.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.516 ns) + CELL(0.438 ns) 6.541 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1 4 COMB LCCOMB_X64_Y22_N22 1 " "Info: 4: + IC(0.516 ns) + CELL(0.438 ns) = 6.541 ns; Loc. = LCCOMB_X64_Y22_N22; Fanout = 1; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { dff_async_reset:U2|q bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.881 ns) + CELL(0.000 ns) 7.422 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1clkctrl 5 COMB CLKCTRL_G6 14 " "Info: 5: + IC(0.881 ns) + CELL(0.000 ns) = 7.422 ns; Loc. = CLKCTRL_G6; Fanout = 14; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|always0~1clkctrl'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 8.973 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\] 6 REG LCFF_X64_Y22_N25 7 " "Info: 6: + IC(1.014 ns) + CELL(0.537 ns) = 8.973 ns; Loc. = LCFF_X64_Y22_N25; Fanout = 7; REG Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0] } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.548 ns ( 39.54 % ) " "Info: Total cell delay = 3.548 ns ( 39.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.425 ns ( 60.46 % ) " "Info: Total interconnect delay = 5.425 ns ( 60.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.973 ns" { clk counter_mod_25000000:U1|counter_out[24] dff_async_reset:U2|q bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.973 ns" { clk {} clk~combout {} counter_mod_25000000:U1|counter_out[24] {} dff_async_reset:U2|q {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0] {} } { 0.000ns 0.000ns 1.920ns 1.094ns 0.516ns 0.881ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.126 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.126 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns btn2 1 CLK PIN_P23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 16; CLK Node = 'btn2'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { btn2 } "NODE_NAME" } } { "clk_gen.v" "" { Text "C:/Users/COM36/Desktop/test2/clk_gen.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.050 ns) + CELL(0.150 ns) 6.042 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4~193 2 COMB LCCOMB_X64_Y22_N24 1 " "Info: 2: + IC(5.050 ns) + CELL(0.150 ns) = 6.042 ns; Loc. = LCCOMB_X64_Y22_N24; Fanout = 1; COMB Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4~193'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { btn2 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4~193 } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.126 ns bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\] 3 REG LCFF_X64_Y22_N25 7 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.126 ns; Loc. = LCFF_X64_Y22_N25; Fanout = 7; REG Node = 'bcd_to_seg:BTS\|mod_10_counter:CNT\|counter_out4\[0\]'" {  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4~193 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0] } "NODE_NAME" } } { "mod_10_counter.v" "" { Text "C:/Users/COM36/Desktop/test2/mod_10_counter.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 17.56 % ) " "Info: Total cell delay = 1.076 ns ( 17.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.050 ns ( 82.44 % ) " "Info: Total interconnect delay = 5.050 ns ( 82.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.126 ns" { btn2 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4~193 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.126 ns" { btn2 {} btn2~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4~193 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0] {} } { 0.000ns 0.000ns 5.050ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.973 ns" { clk counter_mod_25000000:U1|counter_out[24] dff_async_reset:U2|q bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "8.973 ns" { clk {} clk~combout {} counter_mod_25000000:U1|counter_out[24] {} dff_async_reset:U2|q {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1 {} bcd_to_seg:BTS|mod_10_counter:CNT|always0~1clkctrl {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0] {} } { 0.000ns 0.000ns 1.920ns 1.094ns 0.516ns 0.881ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.438ns 0.000ns 0.537ns } "" } } { "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.126 ns" { btn2 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4~193 bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0] } "NODE_NAME" } } { "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80sp1/quartus/bin/Technology_Viewer.qrui" "6.126 ns" { btn2 {} btn2~combout {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4~193 {} bcd_to_seg:BTS|mod_10_counter:CNT|counter_out4[0] {} } { 0.000ns 0.000ns 5.050ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 23 16:52:04 2015 " "Info: Processing ended: Mon Nov 23 16:52:04 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
