
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.106567                       # Number of seconds simulated
sim_ticks                                106566519234                       # Number of ticks simulated
final_tick                               636204236544                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 157005                       # Simulator instruction rate (inst/s)
host_op_rate                                   198526                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7579002                       # Simulator tick rate (ticks/s)
host_mem_usage                               16897140                       # Number of bytes of host memory used
host_seconds                                 14060.76                       # Real time elapsed on the host
sim_insts                                  2207605376                       # Number of instructions simulated
sim_ops                                    2791429075                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      7475968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      4274816                       # Number of bytes read from this memory
system.physmem.bytes_read::total             11753856                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1779072                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1779072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        58406                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        33397                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 91827                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13899                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13899                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12011                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     70153065                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     40114062                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               110295955                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12011                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16816                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              28827                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16694474                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16694474                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16694474                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12011                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     70153065                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     40114062                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              126990429                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               255555203                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21389451                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17426765                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1906657                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8408092                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8103714                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230908                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86383                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192984739                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120304784                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21389451                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10334622                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25422320                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5675882                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      11180128                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11800953                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1904124                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    233328285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.623666                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.990142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       207905965     89.10%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2722318      1.17%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2133373      0.91%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2295126      0.98%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1958005      0.84%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1087680      0.47%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          746718      0.32%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1939044      0.83%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12540056      5.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    233328285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.083698                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.470758                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190717107                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     13486948                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25273725                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       115937                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3734564                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3641626                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6534                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145235789                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51744                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3734564                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190976393                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       10163550                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2197078                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25137325                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1119363                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145022410                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          892                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        431076                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       557760                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         7618                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202918368                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675853050                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675853050                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34467662                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32612                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16532                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3595427                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13958397                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7841164                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       291768                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1739954                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144503707                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32612                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137156463                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80602                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20047549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41466597                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          452                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    233328285                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.587826                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.294241                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    175480524     75.21%     75.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24372459     10.45%     85.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12311255      5.28%     90.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7992053      3.43%     94.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6578839      2.82%     97.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2575731      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3184013      1.36%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       780042      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53369      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    233328285                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962348     75.33%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145954     11.43%     86.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169136     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113724544     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2006765      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13607229      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7801845      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137156463                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.536700                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277438                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009314                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    508999251                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164584581                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133350856                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138433901                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       145073                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1806797                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          714                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       131598                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          558                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3734564                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        9420671                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       306498                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144536319                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1794                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13958397                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7841164                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16532                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        240916                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12518                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          714                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1135267                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064652                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2199919                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134576116                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13480042                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2580347                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21281557                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19209872                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7801515                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526603                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133353971                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133350856                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79200814                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213464419                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.521808                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371026                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22079368                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1927699                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    229593721                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533405                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.386216                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    179817404     78.32%     78.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23333974     10.16%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10813584      4.71%     93.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817319      2.10%     95.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3652667      1.59%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1549076      0.67%     97.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1540481      0.67%     98.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1099398      0.48%     98.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2969818      1.29%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    229593721                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2969818                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           371169634                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292826107                       # The number of ROB writes
system.switch_cpus0.timesIdled                2840053                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22226918                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.555552                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.555552                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.391305                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.391305                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608382100                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183749659                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137908421                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               255555203                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22492676                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18235633                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2072613                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9189648                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8519205                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2441530                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        97554                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    194876069                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             125400569                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22492676                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10960735                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             27605403                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6323559                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5364666                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12043527                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2070895                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    232070384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.663860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.022836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       204464981     88.10%     88.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1923072      0.83%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3490168      1.50%     90.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3233461      1.39%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2053279      0.88%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1688326      0.73%     93.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          966861      0.42%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          999415      0.43%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13250821      5.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    232070384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.088015                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.490699                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       192897436                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7361553                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         27539981                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47386                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4224023                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3904701                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     153958012                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1274                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4224023                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       193390848                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1298057                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      4936611                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27063778                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1157062                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     153826663                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        187485                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       500807                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    218169006                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    716545739                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    716545739                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    179542655                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        38626347                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        35354                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17676                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4287377                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14532867                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7512055                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        85977                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1674470                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         152819488                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        144291523                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       121793                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23091892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     48604169                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    232070384                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.621758                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.295763                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    169860655     73.19%     73.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26317071     11.34%     84.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14172473      6.11%     90.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7184305      3.10%     93.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8560654      3.69%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2773067      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2594680      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       459272      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       148207      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    232070384                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         435068     59.52%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        151786     20.77%     80.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144086     19.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121343951     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2068798      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17678      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13372864      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7488232      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     144291523                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.564620                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             730940                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005066                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    521506163                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    175946952                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141173362                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     145022463                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       280589                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2828512                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          220                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        97457                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4224023                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         899197                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       119624                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    152854840                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         8943                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14532867                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7512055                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17676                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        104045                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          220                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1104961                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1155599                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2260560                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142211973                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12902378                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2079550                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20390431                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20075378                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7488053                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.556482                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141173399                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141173362                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         81465077                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        226954902                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.552418                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358948                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104565172                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    128750198                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24105013                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35352                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2098905                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    227846361                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.565075                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.364807                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    173627142     76.20%     76.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24959907     10.95%     87.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     12946115      5.68%     92.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4158622      1.83%     94.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5716485      2.51%     97.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1916008      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1110007      0.49%     98.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       980427      0.43%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2431648      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    227846361                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104565172                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     128750198                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19118953                       # Number of memory references committed
system.switch_cpus1.commit.loads             11704355                       # Number of loads committed
system.switch_cpus1.commit.membars              17676                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18583745                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        115993957                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2655428                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2431648                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           378269924                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          309934479                       # The number of ROB writes
system.switch_cpus1.timesIdled                3020978                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               23484819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104565172                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            128750198                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104565172                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.443980                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.443980                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.409169                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.409169                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       639615103                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      197558582                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      142052137                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35352                       # number of misc regfile writes
system.l2.replacements                          92535                       # number of replacements
system.l2.tagsinuse                              1024                       # Cycle average of tags in use
system.l2.total_refs                            61770                       # Total number of references to valid blocks.
system.l2.sampled_refs                          93559                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.660225                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            10.782658                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.081441                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    656.404003                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.110248                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    347.894510                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              6.613487                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              2.113653                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010530                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000080                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.641020                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000108                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.339741                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.006458                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.002064                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        37233                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         7405                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   44638                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            16918                       # number of Writeback hits
system.l2.Writeback_hits::total                 16918                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        37233                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         7405                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44638                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        37233                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         7405                       # number of overall hits
system.l2.overall_hits::total                   44638                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        58406                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        33397                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 91827                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        58406                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        33397                       # number of demand (read+write) misses
system.l2.demand_misses::total                  91827                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        58406                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        33397                       # number of overall misses
system.l2.overall_misses::total                 91827                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1524971                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   9801577912                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2031578                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   5530241789                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     15335376250                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1524971                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   9801577912                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2031578                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   5530241789                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15335376250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1524971                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   9801577912                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2031578                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   5530241789                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15335376250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95639                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        40802                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              136465                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        16918                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             16918                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95639                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        40802                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               136465                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95639                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        40802                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              136465                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.610692                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.818514                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.672898                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.610692                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.818514                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.672898                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.610692                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.818514                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.672898                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 152497.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167817.996644                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 145112.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165590.974908                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167002.910364                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 152497.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167817.996644                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 145112.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165590.974908                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167002.910364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 152497.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167817.996644                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 145112.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165590.974908                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167002.910364                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13899                       # number of writebacks
system.l2.writebacks::total                     13899                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        58406                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        33397                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            91827                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        58406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        33397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             91827                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        58406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        33397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            91827                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       941608                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   6403006331                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1216062                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   3584259184                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   9989423185                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       941608                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   6403006331                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1216062                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   3584259184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9989423185                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       941608                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   6403006331                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1216062                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   3584259184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9989423185                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.610692                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.818514                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.672898                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.610692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.818514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.672898                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.610692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.818514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.672898                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 94160.800000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109629.256087                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 86861.571429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107322.788993                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 108785.250362                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 94160.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109629.256087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 86861.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107322.788993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108785.250362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 94160.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109629.256087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 86861.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107322.788993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108785.250362                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.767610                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011808593                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849741.486289                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.767610                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015653                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876230                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11800943                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11800943                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11800943                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11800943                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11800943                       # number of overall hits
system.cpu0.icache.overall_hits::total       11800943                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1712971                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1712971                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1712971                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1712971                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1712971                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1712971                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11800953                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11800953                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11800953                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11800953                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11800953                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11800953                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 171297.100000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 171297.100000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 171297.100000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 171297.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 171297.100000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 171297.100000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1607971                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1607971                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1607971                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1607971                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1607971                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1607971                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 160797.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 160797.100000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 160797.100000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 160797.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 160797.100000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 160797.100000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95639                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190968001                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95895                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1991.428135                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.606826                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.393174                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916433                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083567                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10383859                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10383859                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677217                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677217                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16352                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16352                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18061076                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18061076                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18061076                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18061076                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399611                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399611                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399706                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399706                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399706                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399706                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  53192940132                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  53192940132                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9217789                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9217789                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  53202157921                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  53202157921                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  53202157921                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  53202157921                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10783470                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10783470                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16352                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18460782                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18460782                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18460782                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18460782                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037058                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037058                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021652                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021652                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021652                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021652                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 133111.801557                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 133111.801557                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 97029.357895                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 97029.357895                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 133103.225673                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 133103.225673                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 133103.225673                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 133103.225673                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8219                       # number of writebacks
system.cpu0.dcache.writebacks::total             8219                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303972                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303972                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304067                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304067                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304067                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304067                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95639                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95639                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95639                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95639                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95639                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95639                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12742843700                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12742843700                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12742843700                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12742843700                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12742843700                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12742843700                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008869                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008869                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005181                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005181                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005181                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005181                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 133238.989324                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 133238.989324                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 133238.989324                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 133238.989324                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 133238.989324                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 133238.989324                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996878                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015091364                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2192421.952484                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996878                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12043512                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12043512                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12043512                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12043512                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12043512                       # number of overall hits
system.cpu1.icache.overall_hits::total       12043512                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2490213                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2490213                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2490213                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2490213                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2490213                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2490213                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12043527                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12043527                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12043527                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12043527                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12043527                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12043527                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 166014.200000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 166014.200000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 166014.200000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 166014.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 166014.200000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 166014.200000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2147778                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2147778                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2147778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2147778                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2147778                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2147778                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 153412.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 153412.714286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 153412.714286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 153412.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 153412.714286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 153412.714286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40802                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169298640                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41058                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4123.402017                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.013967                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.986033                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910211                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089789                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9694280                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9694280                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7381018                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7381018                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17676                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17676                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17676                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17676                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17075298                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17075298                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17075298                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17075298                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       122921                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       122921                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       122921                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        122921                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       122921                       # number of overall misses
system.cpu1.dcache.overall_misses::total       122921                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  20822090441                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  20822090441                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  20822090441                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  20822090441                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  20822090441                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  20822090441                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9817201                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9817201                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7381018                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7381018                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17676                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17676                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17676                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17198219                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17198219                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17198219                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17198219                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012521                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012521                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007147                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007147                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007147                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007147                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 169394.085966                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 169394.085966                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 169394.085966                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 169394.085966                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 169394.085966                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 169394.085966                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8699                       # number of writebacks
system.cpu1.dcache.writebacks::total             8699                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        82119                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        82119                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82119                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82119                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82119                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82119                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40802                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40802                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40802                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40802                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40802                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40802                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6302397591                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6302397591                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6302397591                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6302397591                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6302397591                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6302397591                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004156                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004156                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 154462.957478                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 154462.957478                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 154462.957478                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 154462.957478                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 154462.957478                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 154462.957478                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
