// Seed: 3973890396
module module_0 ();
  tri0 id_1;
  assign id_1 = 1;
  assign id_1 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input wand id_1,
    output uwire id_2,
    input wand id_3,
    input tri1 id_4,
    output tri0 id_5,
    input supply1 id_6,
    input tri id_7,
    output logic id_8,
    input tri id_9,
    output tri1 id_10,
    input wand id_11,
    input supply1 id_12,
    input tri0 id_13,
    input tri1 id_14,
    input wor id_15,
    output wor id_16,
    input wire id_17,
    input uwire id_18,
    input tri0 id_19,
    input supply0 id_20,
    output wand id_21,
    input wire id_22
);
  always @(negedge 1'h0) id_8 <= 1;
  module_0();
endmodule
