#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Mon Mar 06 15:29:29 2017
# Process ID: 8500
# Log file: D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/design_1_wrapper.vds
# Journal file: D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.cache/wt [current_project]
# set_property parent.project_path D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property board_part em.avnet.com:zed:part0:1.2 [current_project]
# set_property ip_repo_paths D:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS [current_project]
# add_files D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/design_1.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dropbox/DangKhoa/CEE_Cache/StarTrackingProject/ConnectedComponentLabeling_HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2014.4/data/ip'.
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/constraints/CCLabel_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_0/design_1_CCLabel_0_bram_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_0_0/design_1_CCLabel_0_bram_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_1_0/design_1_CCLabel_0_bram_1_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_2_0/design_1_axi_bram_ctrl_2_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/design_1_ooc.xdc]
# set_property is_locked true [get_files D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/design_1.bd]
# read_verilog -library xil_defaultlib D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file design_1_wrapper.hwdef }
# synth_design -top design_1_wrapper -part xc7z020clg484-1
Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 294.211 ; gain = 131.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:78]
INFO: [Synth 8-638] synthesizing module 'design_1' [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1_CCLabel_0_0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_0/synth/design_1_CCLabel_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'CCLabel' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel.v:12]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel.v:132]
INFO: [Synth 8-638] synthesizing module 'CCLabel_lbImage' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_lbImage.v:69]
INFO: [Synth 8-638] synthesizing module 'CCLabel_lbImage_ram' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_lbImage.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_lbImage.v:27]
INFO: [Synth 8-3876] $readmem data file './CCLabel_lbImage_ram.dat' is read successfully [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_lbImage.v:30]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_lbImage_ram' (1#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_lbImage.v:9]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_lbImage' (2#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_lbImage.v:69]
INFO: [Synth 8-638] synthesizing module 'CCLabel_set' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_set.v:49]
INFO: [Synth 8-638] synthesizing module 'CCLabel_set_ram' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_set.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_set.v:22]
INFO: [Synth 8-3876] $readmem data file './CCLabel_set_ram.dat' is read successfully [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_set.v:25]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_set_ram' (3#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_set.v:9]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_set' (4#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_set.v:49]
INFO: [Synth 8-638] synthesizing module 'CCLabel_status' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_status.v:49]
INFO: [Synth 8-638] synthesizing module 'CCLabel_status_ram' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_status.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_status.v:22]
INFO: [Synth 8-3876] $readmem data file './CCLabel_status_ram.dat' is read successfully [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_status.v:25]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_status_ram' (5#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_status.v:9]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_status' (6#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_status.v:49]
INFO: [Synth 8-638] synthesizing module 'CCLabel_totalIntensity' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_totalIntensity.v:61]
INFO: [Synth 8-638] synthesizing module 'CCLabel_totalIntensity_ram' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_totalIntensity.v:9]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_totalIntensity.v:25]
INFO: [Synth 8-3876] $readmem data file './CCLabel_totalIntensity_ram.dat' is read successfully [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_totalIntensity.v:28]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_totalIntensity_ram' (7#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_totalIntensity.v:9]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_totalIntensity' (8#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_totalIntensity.v:61]
INFO: [Synth 8-638] synthesizing module 'CCLabel_CRTLS_s_axi' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_CRTLS_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_CRTLS_s_axi.v:208]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_CRTLS_s_axi' (9#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_CRTLS_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'CCLabel_calCentroid' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid.v:179]
INFO: [Synth 8-638] synthesizing module 'CCLabel_calCentroid_mask_table1' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid_mask_table1.v:56]
INFO: [Synth 8-638] synthesizing module 'CCLabel_calCentroid_mask_table1_rom' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid_mask_table1.v:9]
INFO: [Synth 8-3876] $readmem data file './CCLabel_calCentroid_mask_table1_rom.dat' is read successfully [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid_mask_table1.v:27]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_calCentroid_mask_table1_rom' (10#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid_mask_table1.v:9]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_calCentroid_mask_table1' (11#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid_mask_table1.v:56]
INFO: [Synth 8-638] synthesizing module 'CCLabel_calCentroid_one_half_table2' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid_one_half_table2.v:56]
INFO: [Synth 8-638] synthesizing module 'CCLabel_calCentroid_one_half_table2_rom' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid_one_half_table2.v:9]
INFO: [Synth 8-3876] $readmem data file './CCLabel_calCentroid_one_half_table2_rom.dat' is read successfully [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid_one_half_table2.v:27]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_calCentroid_one_half_table2_rom' (12#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid_one_half_table2.v:9]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_calCentroid_one_half_table2' (13#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid_one_half_table2.v:56]
INFO: [Synth 8-638] synthesizing module 'CCLabel_fdiv_32ns_32ns_32_16' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'CCLabel_ap_fdiv_14_no_dsp_32' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/ip/CCLabel_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/ip/CCLabel_ap_fdiv_14_no_dsp_32.vhd:195]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv' (14#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_div' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:44347]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43258]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized1' (14#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay' (15#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'carry_chain' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized3' (15#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized0' (15#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain' (16#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub' (17#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized1' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized5' (17#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized1' (17#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized2' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized7' (17#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized2' (17#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized3' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized9' (17#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized3' (17#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_div_mant_addsub__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-113] binding component instance 'SUM_XOR' to cell 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27493]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized4' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized11' (17#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized4' (17#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized5' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized5' (17#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized6' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized13' (17#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized6' (17#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized0' (17#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant_addsub__parameterized0' (17#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43001]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized7' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized15' (17#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized7' (17#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized8' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized17' (17#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized8' (17#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_div_mant' (18#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43258]
INFO: [Synth 8-638] synthesizing module 'flt_div_exp' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43645]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized9' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized19' (18#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized9' (18#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'special_detect' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized10' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized21' (18#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized10' (18#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized11' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized11' (18#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'special_detect' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized12' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized12' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized13' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized23' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized13' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized14' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized25' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized14' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized15' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized27' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized15' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized16' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized16' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized17' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized29' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized17' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized18' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized31' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized18' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized19' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized33' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized19' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized20' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized35' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized20' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized21' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized37' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized21' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized22' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized22' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized23' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized39' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized23' (19#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'flt_div_exp' (20#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43645]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-63] RTL assertion: "******************************************************  renorm_and_round_logic.vhd :    FULL_MANT_RND1_DEL is using fast_input    which will be faster, but create more FFs.******************************************************" [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34927]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized24' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized41' (20#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized24' (20#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized25' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized43' (20#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized25' (20#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized26' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized45' (20#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized26' (20#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized27' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized47' (20#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized27' (20#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'flt_round_bit' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized1' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Synth 8-113] binding component instance 'CARRY_MUX' to cell 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27483]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized28' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized28' (20#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized1' (20#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'flt_round_bit' (21#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34355]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized2' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized29' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized49' (21#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized29' (21#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized2' (21#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized3' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized3' (21#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized4' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized30' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized30' (21#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized4' (21#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic' (22#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op_lat' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op_lat' (23#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30795]
INFO: [Synth 8-256] done synthesizing module 'flt_div' (24#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:44347]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized31' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized51' (24#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized31' (24#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized0' (25#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized0' (26#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_ap_fdiv_14_no_dsp_32' (27#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/ip/CCLabel_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_fdiv_32ns_32ns_32_16' (28#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_fdiv_32ns_32ns_32_16.v:11]
INFO: [Synth 8-638] synthesizing module 'CCLabel_uitofp_32ns_32_6' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_uitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'CCLabel_ap_uitofp_4_no_dsp_32' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/ip/CCLabel_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/ip/CCLabel_ap_uitofp_4_no_dsp_32.vhd:191]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized2' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized2' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized52' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized52' (28#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:39074]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized5' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized32' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized54' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized54' (28#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized32' (28#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized5' (28#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized33' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized56' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized56' (28#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized33' (28#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'lead_zero_encode' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized6' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized34' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized58' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized58' (28#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized34' (28#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized6' (28#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'mux4' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'mux4' (29#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized0' (29#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized35' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized60' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized60' (29#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized35' (29#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized1' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized1' (29#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'mux4__parameterized2' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-256] done synthesizing module 'mux4__parameterized2' (29#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27747]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized36' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized62' (29#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized36' (29#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'lead_zero_encode' (30#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:31387]
INFO: [Synth 8-638] synthesizing module 'norm_zero_det' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29118]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized37' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized64' (30#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized37' (30#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized38' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized66' (30#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized38' (30#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'norm_zero_det' (31#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29118]
INFO: [Synth 8-638] synthesizing module 'shift_msb_first' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-3919] null assignment ignored [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29980]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized39' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized39' (31#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'shift_msb_first' (32#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:29890]
INFO: [Synth 8-638] synthesizing module 'renorm_and_round_logic__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized40' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized68' (32#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized40' (32#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized7' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized41' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized70' (32#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized41' (32#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized7' (32#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized8' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized8' (32#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34795]
INFO: [Synth 8-256] done synthesizing module 'renorm_and_round_logic__parameterized0' (32#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34800]
INFO: [Synth 8-638] synthesizing module 'fix_to_flt_conv_exp' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:38766]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized42' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized72' (32#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized42' (32#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized43' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized74' (32#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized43' (32#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv_exp' (33#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:38766]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op' (34#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'fix_to_flt_conv' (35#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:39074]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized2' (35#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized2' (35#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_ap_uitofp_4_no_dsp_32' (36#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/ip/CCLabel_ap_uitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_uitofp_32ns_32_6' (37#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_uitofp_32ns_32_6.v:11]
INFO: [Synth 8-638] synthesizing module 'CCLabel_fpext_32ns_64_1' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_fpext_32ns_64_1.v:11]
INFO: [Synth 8-638] synthesizing module 'CCLabel_ap_fpext_0_no_dsp_32' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/ip/CCLabel_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-3491] module 'floating_point_v7_0' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:84893' bound to instance 'U0' of component 'floating_point_v7_0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/ip/CCLabel_ap_fpext_0_no_dsp_32.vhd:187]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0__parameterized4' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-3491] module 'floating_point_v7_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83233' bound to instance 'i_synth' of component 'floating_point_v7_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85018]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_viv__parameterized4' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-63] RTL assertion: "in get_registers " [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:12544]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized75' (37#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:40779]
INFO: [Synth 8-638] synthesizing module 'flt_to_flt_conv_exp' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:40285]
INFO: [Synth 8-638] synthesizing module 'special_detect__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-638] synthesizing module 'compare_eq_im' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-638] synthesizing module 'carry_chain__parameterized9' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
INFO: [Synth 8-638] synthesizing module 'floating_point_v7_0_delay__parameterized44' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_viv' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:274' bound to instance 'i_pipe' of component 'xbip_pipe_v3_0_viv' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26864]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_viv__parameterized77' (37#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:299]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_delay__parameterized44' (37#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:26844]
INFO: [Synth 8-256] done synthesizing module 'carry_chain__parameterized9' (37#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27447]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
INFO: [Synth 8-256] done synthesizing module 'compare_eq_im' (38#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28085]
INFO: [Synth 8-256] done synthesizing module 'special_detect__parameterized0' (38#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28800]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv_exp' (39#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:40285]
INFO: [Synth 8-638] synthesizing module 'flt_dec_op__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_dec_op__parameterized0' (39#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:30246]
INFO: [Synth 8-256] done synthesizing module 'flt_to_flt_conv' (40#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:40779]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0_viv__parameterized4' (40#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83361]
INFO: [Synth 8-256] done synthesizing module 'floating_point_v7_0__parameterized4' (40#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:85009]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_ap_fpext_0_no_dsp_32' (41#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/ip/CCLabel_ap_fpext_0_no_dsp_32.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_fpext_32ns_64_1' (42#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_fpext_32ns_64_1.v:11]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_x_assign_2_reg_1162_pp1_it26_reg' and it is trimmed from '64' to '63' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid.v:915]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_x_assign_reg_1126_pp1_it26_reg' and it is trimmed from '64' to '63' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid.v:916]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_calCentroid' (43#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid.v:10]
INFO: [Synth 8-638] synthesizing module 'CCLabel_firstPass' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_firstPass.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_firstPass.v:181]
INFO: [Synth 8-638] synthesizing module 'CCLabel_mul_32s_4ns_32_3' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_mul_32s_4ns_32_3.v:35]
INFO: [Synth 8-638] synthesizing module 'CCLabel_mul_32s_4ns_32_3_Mul3S_0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_mul_32s_4ns_32_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_mul_32s_4ns_32_3_Mul3S_0' (44#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_mul_32s_4ns_32_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_mul_32s_4ns_32_3' (45#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_mul_32s_4ns_32_3.v:35]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_firstPass' (46#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_firstPass.v:10]
INFO: [Synth 8-638] synthesizing module 'CCLabel_preProcess' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_preProcess.v:10]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_preProcess.v:89]
INFO: [Synth 8-256] done synthesizing module 'CCLabel_preProcess' (47#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_preProcess.v:10]
INFO: [Synth 8-256] done synthesizing module 'CCLabel' (48#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_CCLabel_0_0' (49#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_0/synth/design_1_CCLabel_0_0.v:57]
WARNING: [Synth 8-350] instance 'CCLabel_0' of module 'design_1_CCLabel_0_0' requires 41 connections, but only 40 given [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:303]
INFO: [Synth 8-638] synthesizing module 'design_1_CCLabel_0_bram_0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_0/synth/design_1_CCLabel_0_bram_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_0/synth/design_1_CCLabel_0_bram_0.vhd:236]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (50#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:186752]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (51#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (52#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-3919] null assignment ignored [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183387]
INFO: [Synth 8-3919] null assignment ignored [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183388]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (52#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:6945]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (52#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:182745]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (53#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:184039]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (54#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:187357]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (55#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:192306]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (56#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:193334]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (57#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'design_1_CCLabel_0_bram_0' (58#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_0/synth/design_1_CCLabel_0_bram_0.vhd:78]
WARNING: [Synth 8-689] width (13) of port connection 'addrb' does not match port width (32) of module 'design_1_CCLabel_0_bram_0' [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:346]
INFO: [Synth 8-638] synthesizing module 'design_1_CCLabel_0_bram_0_0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_0_0/synth/design_1_CCLabel_0_bram_0_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_0_0/synth/design_1_CCLabel_0_bram_0_0.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'design_1_CCLabel_0_bram_0_0' (59#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_0_0/synth/design_1_CCLabel_0_bram_0_0.vhd:78]
WARNING: [Synth 8-689] width (13) of port connection 'addrb' does not match port width (32) of module 'design_1_CCLabel_0_bram_0_0' [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:361]
INFO: [Synth 8-638] synthesizing module 'design_1_CCLabel_0_bram_1_0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_1_0/synth/design_1_CCLabel_0_bram_1_0.vhd:78]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_2' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2.vhd:123' bound to instance 'U0' of component 'blk_mem_gen_v8_2' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_1_0/synth/design_1_CCLabel_0_bram_1_0.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'design_1_CCLabel_0_bram_1_0' (60#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_CCLabel_0_bram_1_0/synth/design_1_CCLabel_0_bram_1_0.vhd:78]
WARNING: [Synth 8-689] width (13) of port connection 'addrb' does not match port width (32) of module 'design_1_CCLabel_0_bram_1_0' [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:376]
INFO: [Synth 8-638] synthesizing module 'GND' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (61#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-256] done synthesizing module 'VCC' (62#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35476]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:255]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-638] synthesizing module 'full_axi' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-3919] null assignment ignored [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/full_axi.vhd:626]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (63#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/sng_port_arb.vhd:189]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wr_chnl.vhd:370]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (64#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wrap_brst.vhd:208]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001' bound to instance 'Data_Exists_DFF' of component 'FDR' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:230]
INFO: [Synth 8-638] synthesizing module 'FDR' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-256] done synthesizing module 'FDR' (65#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3001]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (66#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-638] synthesizing module 'XORCY' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (67#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-638] synthesizing module 'FDRE' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (68#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16667' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35674' bound to instance 'XORCY_I' of component 'XORCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3014' bound to instance 'FDRE_I' of component 'FDRE' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (69#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34520' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:271]
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (70#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/srl_fifo.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (71#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/wr_chnl.vhd:403]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-4512] found unpartitioned construct node [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/rd_chnl.vhd:2795]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (72#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/rd_chnl.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (73#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/full_axi.vhd:381]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (74#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl_top.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl__parameterized0' (75#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl.vhd:292]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_0_0' (76#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/synth/design_1_axi_bram_ctrl_0_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_1_0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/synth/design_1_axi_bram_ctrl_1_0.vhd:108]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/synth/design_1_axi_bram_ctrl_1_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_1_0' (77#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/synth/design_1_axi_bram_ctrl_1_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_2_0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_2_0/synth/design_1_axi_bram_ctrl_2_0.vhd:108]
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_bram_ctrl_v4_0/b6365b74/hdl/vhdl/axi_bram_ctrl.vhd:123' bound to instance 'U0' of component 'axi_bram_ctrl' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_2_0/synth/design_1_axi_bram_ctrl_2_0.vhd:255]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_bram_ctrl_2_0' (78#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_2_0/synth/design_1_axi_bram_ctrl_2_0.vhd:108]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:823]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1R706YB' [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:2322]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1R706YB' (79#1) [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:2322]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_3HM21E' [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:2580]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (80#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (81#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (81#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (81#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (81#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (82#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (83#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (84#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (85#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (86#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (87#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (88#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (89#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (89#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (90#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-226] default block is never used [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (91#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (92#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (92#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (92#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (93#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (93#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (93#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (93#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (93#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (93#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (93#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (93#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (94#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (95#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (96#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_0' requires 60 connections, but only 58 given [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:2819]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_3HM21E' (97#1) [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:2580]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1RU8VXS' [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:2880]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1RU8VXS' (98#1) [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:2880]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_2KOEHD' [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:3138]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_2KOEHD' (99#1) [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:3138]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1SHHK51' [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:3396]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (100#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/synth/design_1_auto_pc_1.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_1' requires 60 connections, but only 58 given [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:3635]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1SHHK51' (101#1) [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:3396]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:3696]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (101#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/eeba0a9c/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_2' (102#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/synth/design_1_auto_pc_2.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_1_auto_pc_2' requires 79 connections, but only 77 given [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:4011]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (103#1) [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:3696]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (104#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (105#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (105#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (105#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized2' (105#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized3' (105#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (106#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_arbiter_resp' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_arbiter_resp' (107#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_arbiter_resp.v:58]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'MUXF7' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16753]
INFO: [Synth 8-256] done synthesizing module 'MUXF7' (108#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16753]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (109#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (110#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34670]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (111#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (112#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (113#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (113#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (113#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (114#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (114#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (115#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (116#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (117#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized1' (117#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (117#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (117#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (117#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (117#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (117#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (117#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (117#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (117#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (117#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (117#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/600e839f/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (118#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (119#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (120#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (121#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/da4c95fc/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (122#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (123#1) [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:823]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
INFO: [Synth 8-3491] module 'axi_timer' declared at 'd:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:163' bound to instance 'U0' of component 'axi_timer' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'axi_timer__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:222]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:187]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:188]
INFO: [Synth 8-638] synthesizing module 'tc_core' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/tc_core.vhd:191]
INFO: [Synth 8-638] synthesizing module 'mux_onehot_f' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:166]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-638] synthesizing module 'MUXCY' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (124#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Synth 8-3491] module 'MUXCY' declared at 'D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:16642' bound to instance 'MUXCY_I' of component 'MUXCY' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:263]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'mux_onehot_f' (125#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/mux_onehot_f.vhd:166]
INFO: [Synth 8-638] synthesizing module 'count_module' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:147]
INFO: [Synth 8-638] synthesizing module 'counter_f' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/counter_f.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'counter_f' (126#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/counter_f.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'count_module' (127#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/count_module.vhd:147]
INFO: [Synth 8-638] synthesizing module 'timer_control' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:199]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (128#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'timer_control' (129#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/timer_control.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'tc_core' (130#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/tc_core.vhd:191]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (131#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (131#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (131#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (131#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (131#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (131#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (131#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (131#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/pselect_f.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (132#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/address_decoder.vhd:190]
INFO: [Synth 8-226] default block is never used [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:445]
INFO: [Synth 8-4512] found unpartitioned construct node [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:416]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (133#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/slave_attachment.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (134#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/daf00b91/hdl/src/vhdl/axi_lite_ipif.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'axi_timer__parameterized0' (135#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_timer_v2_0/3147922d/hdl/src/vhdl/axi_timer.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_timer_0_0' (136#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/synth/design_1_axi_timer_0_0.vhd:90]
WARNING: [Synth 8-350] instance 'axi_timer_0' of module 'design_1_axi_timer_0_0' requires 26 connections, but only 22 given [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:724]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (137#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2232]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (138#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2233]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2234]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2235]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2236]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2238]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2239]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2240]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2241]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2242]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2243]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2250]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2256]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2262]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2268]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2274]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
INFO: [Synth 8-256] done synthesizing module 'PS7' (139#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:26452]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (140#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:154]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:337]
INFO: [Synth 8-256] done synthesizing module 'design_1_processing_system7_0_0' (141#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 78 connections, but only 63 given [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:749]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_processing_system7_0_100M_0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'SRL16' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (142#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:34504]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (142#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/d3fab4a1/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (143#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (144#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence' (145#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (146#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_processing_system7_0_100M_0' (147#1) [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/synth/design_1_rst_processing_system7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'design_1_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:813]
INFO: [Synth 8-256] done synthesizing module 'design_1' (148#1) [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1.v:12]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (149#1) [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:32 ; elapsed = 00:02:41 . Memory (MB): peak = 569.215 ; gain = 406.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \CARRYS_Q_DEL.NOT_FAST_OP.CARRY_DEL :D[0] to constant 0 [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:27574]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[8] to constant 0 [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[8] to constant 0 [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/38e122e0/hdl/blk_mem_gen_v8_2_vhsyn_rfs.vhd:183401]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:33 ; elapsed = 00:02:42 . Memory (MB): peak = 569.215 ; gain = 406.398
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1766 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from D:/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/CCLabel_0/inst/grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43763]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/CCLabel_0/inst/grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U10/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_B' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43778]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/CCLabel_0/inst/grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_A' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43763]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'FAST' constraint because cell 'design_1_i/CCLabel_0/inst/grp_CCLabel_calCentroid_fu_53/CCLabel_fdiv_32ns_32ns_32_16_U9/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/COND_DET_B' is not directly connected to top level port. 'FAST' is ignored by Vivado but preserved inside the database. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:43778]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0'
Finished Parsing XDC File [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0'
Parsing XDC File [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to anoth XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 120 instances were transformed.
  FDE => FDRE: 48 instances
  FDR => FDRE: 33 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 25 instances
  MUXCY_L => MUXCY: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 814.590 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:49 ; elapsed = 00:02:59 . Memory (MB): peak = 814.590 ; gain = 651.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:49 ; elapsed = 00:02:59 . Memory (MB): peak = 814.590 ; gain = 651.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc, line 5).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc, line 8).
Applied set_property DONT_TOUCH = true for design_1_i/CCLabel_0. (constraint file  D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc, line 11).
Applied set_property DONT_TOUCH = true for design_1_i/CCLabel_0_bram. (constraint file  D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc, line 14).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc, line 20).
Applied set_property DONT_TOUCH = true for design_1_i/rst_processing_system7_0_100M. (constraint file  D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc, line 23).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/xbar. (constraint file  D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc, line 26).
Applied set_property DONT_TOUCH = true for design_1_i/CCLabel_0_bram_0. (constraint file  D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc, line 29).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_1. (constraint file  D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc, line 32).
Applied set_property DONT_TOUCH = true for design_1_i/CCLabel_0_bram_1. (constraint file  D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc, line 35).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_2. (constraint file  D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc, line 38).
Applied set_property DONT_TOUCH = true for design_1_i/axi_timer_0. (constraint file  D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc, line 41).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m01_couplers/auto_pc. (constraint file  D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc, line 44).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m04_couplers/auto_pc. (constraint file  D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc, line 47).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/s00_couplers/auto_pc. (constraint file  D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc, line 50).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  D:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.runs/synth_1/dont_touch.xdc, line 53).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:51 ; elapsed = 00:03:01 . Memory (MB): peak = 814.590 ; gain = 651.773
---------------------------------------------------------------------------------
ROM "ram" won't be mapped to RAM because it is too sparse.
ROM "ram" won't be mapped to RAM because it is too sparse.
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(18) 
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "flow_sig" won't be mapped to RAM because it is too sparse.
ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'x_addr_1_reg_1023_reg[5:0]' into 'totalIntensity_addr_1_reg_1012_reg[5:0]' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid.v:1079]
INFO: [Synth 8-4471] merging register 'y_addr_1_reg_1034_reg[5:0]' into 'totalIntensity_addr_1_reg_1012_reg[5:0]' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid.v:1080]
INFO: [Synth 8-4471] merging register 'tmp_5_reg_1049_reg[63:32]' into 'tmp_s_reg_970_reg[63:32]' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid.v:1748]
INFO: [Synth 8-4471] merging register 'x_assign_2_reg_1162_reg[63:0]' into 't_V_4_reg_1167_reg[63:0]' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid.v:945]
INFO: [Synth 8-4471] merging register 'x_assign_reg_1126_reg[63:0]' into 't_V_1_reg_1131_reg[63:0]' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid.v:946]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_s_reg_970_reg' and it is trimmed from '32' to '6' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid.v:1039]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_5_reg_1049_reg' and it is trimmed from '32' to '6' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_calCentroid.v:1000]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'x_addr_1_reg_797_reg[5:0]' into 'totalIntensity_addr_1_reg_792_reg[5:0]' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_firstPass.v:514]
INFO: [Synth 8-4471] merging register 'y_addr_1_reg_802_reg[5:0]' into 'totalIntensity_addr_1_reg_792_reg[5:0]' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_firstPass.v:515]
INFO: [Synth 8-4471] merging register 'j2_cast7_reg_710_reg[31:4]' into 'i1_cast9_reg_700_reg[31:4]' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_firstPass.v:1200]
WARNING: [Synth 8-3936] Found unconnected internal register 'max_1_reg_760_reg' and it is trimmed from '32' to '6' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_firstPass.v:469]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "exitcond_flatten_fu_340_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond4_fu_352_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "grp_fu_305_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_13_fu_507_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_14_fu_512_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_20_fu_543_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_7_fu_413_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_6_fu_482_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_12_fu_487_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "exitcond1_fu_225_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "exitcond1_fu_225_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "lbImage_d0" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse.
ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse.
ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_2_out0" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in3" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "p_0_in1" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/7820e39a/hdl/src/vhdl/sequence.vhd:222]
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal q0_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal q1_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net EXP_OUT in module/entity renorm_and_round_logic__parameterized0 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:34795]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized2 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
WARNING: [Synth 8-3848] Net CARRYS_OUT in module/entity compare_eq_im does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:28080]
WARNING: [Synth 8-3848] Net m_axis_result_tuser_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83699]
WARNING: [Synth 8-3848] Net m_axis_result_tlast_not_abs in module/entity floating_point_v7_0_viv__parameterized4 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/floating_point_v7_0/e9097033/hdl/floating_point_v7_0_vh_rfs.vhd:83701]
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:215]
WARNING: [Synth 8-3848] Net ENET0_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:216]
WARNING: [Synth 8-3848] Net ENET0_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:232]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_EN in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:246]
WARNING: [Synth 8-3848] Net ENET1_GMII_TX_ER in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:247]
WARNING: [Synth 8-3848] Net ENET1_GMII_TXD in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:261]
WARNING: [Synth 8-3848] Net PJTAG_TDO in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:298]
WARNING: [Synth 8-3848] Net TRACE_CTL_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1304]
WARNING: [Synth 8-3848] Net TRACE_DATA_PIPE[0] in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1305]
WARNING: [Synth 8-3848] Net TRACE_CLK_OUT in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:407]
WARNING: [Synth 8-3848] Net ENET0_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1050]
WARNING: [Synth 8-3848] Net ENET0_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1051]
WARNING: [Synth 8-3848] Net ENET0_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1054]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1052]
WARNING: [Synth 8-3848] Net ENET0_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1053]
WARNING: [Synth 8-3848] Net ENET1_GMII_COL_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1059]
WARNING: [Synth 8-3848] Net ENET1_GMII_CRS_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1060]
WARNING: [Synth 8-3848] Net ENET1_GMII_RXD_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1063]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_DV_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1061]
WARNING: [Synth 8-3848] Net ENET1_GMII_RX_ER_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1062]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_ATID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1072]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_DATA_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1070]
WARNING: [Synth 8-3848] Net FTMD_TRACEIN_VALID_i in module/entity processing_system7_v5_5_processing_system7 does not have driver. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1071]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:57 ; elapsed = 00:03:09 . Memory (MB): peak = 814.590 ; gain = 651.773
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXP_INC_DELAY' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_IN_DEL ' (floating_point_v7_0_delay__parameterized26) to 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_RND_DEL '
INFO: [Synth 8-223] decloning instance 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_OFF_OP_DEL ' (floating_point_v7_0_delay__parameterized26) to 'CCLabel_fdiv_32ns_32ns_32_16:/CCLabel_ap_fdiv_14_no_dsp_32_u/U0/i_synth/\DIV_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_OFF_RND_DEL '
INFO: [Synth 8-223] decloning instance 'CCLabel_uitofp_32ns_32_6:/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_uitofp_32ns_32_6:/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'CCLabel_uitofp_32ns_32_6:/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_uitofp_32ns_32_6:/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CCLabel_uitofp_32ns_32_6:/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_uitofp_32ns_32_6:/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'CCLabel_uitofp_32ns_32_6:/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_uitofp_32ns_32_6:/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CCLabel_uitofp_32ns_32_6:/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_uitofp_32ns_32_6:/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CCLabel_uitofp_32ns_32_6:/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXTRA_LSB_BIT_DEL' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_uitofp_32ns_32_6:/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'CCLabel_uitofp_32ns_32_6:/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXP_INC_DELAY' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_uitofp_32ns_32_6:/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'CCLabel_uitofp_32ns_32_6:/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_IN_DEL ' (floating_point_v7_0_delay__parameterized26) to 'CCLabel_uitofp_32ns_32_6:/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_RND_DEL '
INFO: [Synth 8-223] decloning instance 'CCLabel_uitofp_32ns_32_6:/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_IN_DELAY.EXP_OFF_OP_DEL ' (floating_point_v7_0_delay__parameterized26) to 'CCLabel_uitofp_32ns_32_6:/CCLabel_ap_uitofp_4_no_dsp_32_u/U0/i_synth/\FIX_TO_FLT_OP.SPD.OP /ROUND/\EXP_RND2_DELAY.EXP_OFF_RND_DEL '
INFO: [Synth 8-223] decloning instance 'CCLabel_fpext_32ns_64_1:/CCLabel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_fpext_32ns_64_1:/CCLabel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'CCLabel_fpext_32ns_64_1:/CCLabel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_fpext_32ns_64_1:/CCLabel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'CCLabel_fpext_32ns_64_1:/CCLabel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (floating_point_v7_0_delay__parameterized2) to 'CCLabel_fpext_32ns_64_1:/CCLabel_ap_fpext_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:02:57 ; elapsed = 00:03:09 . Memory (MB): peak = 814.590 ; gain = 651.773
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_firstPass.v:1225]
ROM "exitcond_flatten_fu_340_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond4_fu_352_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_6_fu_482_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "tmp_7_fu_413_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "grp_fu_305_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_12_fu_487_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_20_fu_543_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_14_fu_512_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_13_fu_507_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[25].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '25' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[23].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '23' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[21].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '21' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[17].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '17' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[15].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '15' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[13].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '13' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[11].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '11' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[7].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '7' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[5].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '5' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[3].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '3' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
INFO: [Synth 8-3936] Found unconnected internal register 'DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '1' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
ROM "DIV_OP.SPD.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '64' to '26' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '64' to '26' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
INFO: [Synth 8-3936] Found unconnected internal register 'FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '64' to '26' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/xbip_pipe_v3_0/06034905/hdl/xbip_pipe_v3_0_vh_rfs.vhd:420]
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_one_ip" won't be mapped to RAM because it is too sparse.
ROM "FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/exp_all_zero_ip" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'CCLabel_fdiv_32ns_32ns_32_16_U10/din1_buf1_reg[31:0]' into 'CCLabel_fdiv_32ns_32ns_32_16_U9/din1_buf1_reg[31:0]' [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_fdiv_32ns_32ns_32_16.v:54]
INFO: [Synth 8-3969] The signal mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_4ns_32_3_U1/CCLabel_mul_32s_4ns_32_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '15' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_mul_32s_4ns_32_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_4ns_32_3_U1/CCLabel_mul_32s_4ns_32_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '17' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_mul_32s_4ns_32_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_4ns_32_3_U2/CCLabel_mul_32s_4ns_32_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '15' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_mul_32s_4ns_32_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'CCLabel_mul_32s_4ns_32_3_U2/CCLabel_mul_32s_4ns_32_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '17' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_mul_32s_4ns_32_3.v:23]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/CCLabel_v1_0/b65ef03e/hdl/verilog/CCLabel_firstPass.v:1225]
ROM "grp_fu_305_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_12_fu_487_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_20_fu_543_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_14_fu_512_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "tmp_13_fu_507_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse.
ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/set_last_bram_addr" won't be mapped to RAM because it is too sparse.
ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse.
ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/set_last_bram_addr" won't be mapped to RAM because it is too sparse.
ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse.
ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/set_last_bram_addr" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/zedboard_projects/CCLabelling_Vivado/CCLabelling_Vivado.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/353278bf/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
ROM "read_cs" won't be mapped to RAM because it is too sparse.
ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:03:03 ; elapsed = 00:03:15 . Memory (MB): peak = 814.590 ; gain = 651.773
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:03:03 ; elapsed = 00:03:15 . Memory (MB): peak = 814.590 ; gain = 651.773

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
 Sort Area is null CCLabel_mul_32s_4ns_32_3_U1/CCLabel_mul_32s_4ns_32_3_Mul3S_0_U/tmp_product_0 : 0 0 : 711 1234 : Used 1 time 0
 Sort Area is null CCLabel_mul_32s_4ns_32_3_U1/CCLabel_mul_32s_4ns_32_3_Mul3S_0_U/tmp_product_0 : 0 1 : 523 1234 : Used 1 time 0
 Sort Area is null CCLabel_mul_32s_4ns_32_3_U2/CCLabel_mul_32s_4ns_32_3_Mul3S_0_U/tmp_product_3 : 0 0 : 711 1234 : Used 1 time 0
 Sort Area is null CCLabel_mul_32s_4ns_32_3_U2/CCLabel_mul_32s_4ns_32_3_Mul3S_0_U/tmp_product_3 : 0 1 : 523 1234 : Used 1 time 0
INFO: [Synth 8-3969] The signal lbImage_U/CCLabel_lbImage_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3971] The signal lbImage_U/CCLabel_lbImage_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3969] The signal set_U/CCLabel_set_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal totalIntensity_U/CCLabel_totalIntensity_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal x_r_U/CCLabel_totalIntensity_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal y_r_U/CCLabel_totalIntensity_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:17 ; elapsed = 00:03:31 . Memory (MB): peak = 814.590 ; gain = 651.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:03:17 ; elapsed = 00:03:31 . Memory (MB): peak = 814.590 ; gain = 651.773
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:03:17 ; elapsed = 00:03:31 . Memory (MB): peak = 814.590 ; gain = 651.773

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:03:17 ; elapsed = 00:03:31 . Memory (MB): peak = 814.590 ; gain = 651.773
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:34 ; elapsed = 00:03:49 . Memory (MB): peak = 972.375 ; gain = 809.559
---------------------------------------------------------------------------------
INFO: [Synth 8-3969] The signal x_r_U/CCLabel_totalIntensity_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:38 ; elapsed = 00:03:53 . Memory (MB): peak = 1001.195 ; gain = 838.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][3] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][2] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][1] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\DIV_OP.SPD.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized2__1.
INFO: [Synth 8-3332] Sequential element (\FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized2__2.
INFO: [Synth 8-3332] Sequential element (\FIX_TO_FLT_OP.SPD.OP/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[0] ) is unused and will be removed from module floating_point_v7_0_viv__parameterized2.
INFO: [Synth 8-3332] Sequential element (\inst/grp_CCLabel_calCentroid_fu_53/p_Result_s_reg_1142_reg[0] ) is unused and will be removed from module design_1_CCLabel_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/grp_CCLabel_calCentroid_fu_53/p_Result_14_reg_1178_reg[0] ) is unused and will be removed from module design_1_CCLabel_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/grp_CCLabel_firstPass_fu_76/tmp_s_reg_688_reg[29] ) is unused and will be removed from module design_1_CCLabel_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/grp_CCLabel_firstPass_fu_76/tmp_s_reg_688_reg[28] ) is unused and will be removed from module design_1_CCLabel_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/grp_CCLabel_firstPass_fu_76/tmp_s_reg_688_reg[27] ) is unused and will be removed from module design_1_CCLabel_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/grp_CCLabel_firstPass_fu_76/tmp_s_reg_688_reg[26] ) is unused and will be removed from module design_1_CCLabel_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/grp_CCLabel_firstPass_fu_76/tmp_s_reg_688_reg[25] ) is unused and will be removed from module design_1_CCLabel_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/grp_CCLabel_firstPass_fu_76/tmp_s_reg_688_reg[24] ) is unused and will be removed from module design_1_CCLabel_0_0.
INFO: [Synth 8-3332] Sequential element (\inst/grp_CCLabel_firstPass_fu_76/tmp_s_reg_688_reg[23] ) is unused and will be removed from module design_1_CCLabel_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance \inst/lbImage_U/CCLabel_lbImage_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/lbImage_U/CCLabel_lbImage_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/set_U/CCLabel_set_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/set_U/CCLabel_set_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/totalIntensity_U/CCLabel_totalIntensity_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/totalIntensity_U/CCLabel_totalIntensity_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/x_r_U/CCLabel_totalIntensity_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/x_r_U/CCLabel_totalIntensity_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/y_r_U/CCLabel_totalIntensity_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/y_r_U/CCLabel_totalIntensity_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \inst/grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:51 ; elapsed = 00:04:08 . Memory (MB): peak = 1051.316 ; gain = 888.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 21 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 20 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 8 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 29 to 8 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 28 to 8 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 48 to 8 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 8 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 31 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 30 to 16 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]_rep__0 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]_rep__0 . Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__4 . Fanout reduced from 12 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 27 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_3_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:53 ; elapsed = 00:04:11 . Memory (MB): peak = 1053.078 ; gain = 890.262
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:53 ; elapsed = 00:04:11 . Memory (MB): peak = 1053.078 ; gain = 890.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:56 ; elapsed = 00:04:13 . Memory (MB): peak = 1053.563 ; gain = 890.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |     1|
|3     |CARRY4     |   200|
|4     |DSP48E1    |     2|
|5     |DSP48E1_1  |     2|
|6     |GND        |     1|
|7     |LUT1       |   392|
|8     |LUT2       |  1116|
|9     |LUT3       |  2541|
|10    |LUT4       |   923|
|11    |LUT5       |  1227|
|12    |LUT6       |  2064|
|13    |MUXCY      |  1895|
|14    |MUXCY_L    |   208|
|15    |MUXF7      |   108|
|16    |MUXF8      |    12|
|17    |PS7        |     1|
|18    |RAM16X1S   |     1|
|19    |RAM32X1S   |     1|
|20    |RAMB18E1   |     1|
|21    |RAMB18E1_1 |     2|
|22    |RAMB18E1_2 |     2|
|23    |RAMB36E1   |     4|
|24    |RAMB36E1_1 |     6|
|25    |SRL16      |     1|
|26    |SRL16E     |   158|
|27    |SRLC32E    |    99|
|28    |VCC        |     1|
|29    |XORCY      |  1846|
|30    |FDE        |    48|
|31    |FDR        |    23|
|32    |FDRE       |  7217|
|33    |FDSE       |   163|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:56 ; elapsed = 00:04:14 . Memory (MB): peak = 1053.563 ; gain = 890.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:03:55 . Memory (MB): peak = 1053.563 ; gain = 566.738
Synthesis Optimization Complete : Time (s): cpu = 00:03:56 ; elapsed = 00:04:14 . Memory (MB): peak = 1053.563 ; gain = 890.746
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg_0' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q0_reg_1' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg_0' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/grp_CCLabel_calCentroid_fu_53/mask_table1_U/CCLabel_calCentroid_mask_table1_rom_U/q1_reg_1' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/lbImage_U/CCLabel_lbImage_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/set_U/CCLabel_set_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/totalIntensity_U/CCLabel_totalIntensity_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/x_r_U/CCLabel_totalIntensity_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'design_1_i/CCLabel_0/inst/y_r_U/CCLabel_totalIntensity_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 2347 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 678 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 600 instances
  FDE => FDRE: 48 instances
  FDR => FDRE: 23 instances
  RAM16X1S => RAM32X1S (RAMS32): 1 instances
  RAM32X1S => RAM32X1S (RAMS32): 1 instances
  SRL16 => SRL16E: 1 instances
  SRLC32E => SRL16E: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
1107 Infos, 195 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:00 ; elapsed = 00:04:17 . Memory (MB): peak = 1058.602 ; gain = 817.152
# write_checkpoint -noxdef design_1_wrapper.dcp
# catch { report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.278 . Memory (MB): peak = 1058.602 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 06 15:33:55 2017...
