#! /home/woody/bin/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-479-ga1a7f5de)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f9b7bd9380 .scope module, "tb_my_and" "tb_my_and" 2 1;
 .timescale 0 0;
v0x55f9b7c0bc90_0 .var "a", 0 0;
v0x55f9b7c0bd60_0 .var "b", 0 0;
v0x55f9b7c0be30_0 .net "out", 0 0, L_0x55f9b7c0f530;  1 drivers
S_0x55f9b7bdaa20 .scope module, "my_and1" "my_and" 2 6, 2 29 0, S_0x55f9b7bd9380;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
L_0x55f9b7c0f420 .functor NAND 1, v0x55f9b7c0bc90_0, v0x55f9b7c0bd60_0, C4<1>, C4<1>;
L_0x55f9b7c0f530 .functor NAND 1, L_0x55f9b7c0f420, L_0x55f9b7c0f420, C4<1>, C4<1>;
v0x55f9b7bdac50_0 .net "a", 0 0, v0x55f9b7c0bc90_0;  1 drivers
v0x55f9b7c0b9c0_0 .net "b", 0 0, v0x55f9b7c0bd60_0;  1 drivers
v0x55f9b7c0ba80_0 .net "c", 0 0, L_0x55f9b7c0f420;  1 drivers
v0x55f9b7c0bb50_0 .net "out", 0 0, L_0x55f9b7c0f530;  alias, 1 drivers
S_0x55f9b7bd9510 .scope module, "tb_my_not" "tb_my_not" 3 1;
 .timescale 0 0;
v0x55f9b7c0c310_0 .var "a", 0 0;
v0x55f9b7c0c3e0_0 .net "out", 0 0, L_0x55f9b7c0f640;  1 drivers
S_0x55f9b7c0bf30 .scope module, "my_not1" "my_not" 3 6, 3 27 0, S_0x55f9b7bd9510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
L_0x55f9b7c0f640 .functor NAND 1, v0x55f9b7c0c310_0, v0x55f9b7c0c310_0, C4<1>, C4<1>;
v0x55f9b7c0c150_0 .net "a", 0 0, v0x55f9b7c0c310_0;  1 drivers
v0x55f9b7c0c1f0_0 .net "out", 0 0, L_0x55f9b7c0f640;  alias, 1 drivers
S_0x55f9b7bd4a70 .scope module, "tb_my_or" "tb_my_or" 4 1;
 .timescale 0 0;
v0x55f9b7c0cba0_0 .var "a", 0 0;
v0x55f9b7c0cc40_0 .var "b", 0 0;
v0x55f9b7c0cd10_0 .net "out", 0 0, L_0x55f9b7c0f950;  1 drivers
S_0x55f9b7c0c4b0 .scope module, "my_or1" "my_or" 4 6, 4 28 0, S_0x55f9b7bd4a70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
L_0x55f9b7c0f790 .functor NAND 1, v0x55f9b7c0cba0_0, v0x55f9b7c0cba0_0, C4<1>, C4<1>;
L_0x55f9b7c0f870 .functor NAND 1, v0x55f9b7c0cc40_0, v0x55f9b7c0cc40_0, C4<1>, C4<1>;
L_0x55f9b7c0f950 .functor NAND 1, L_0x55f9b7c0f790, L_0x55f9b7c0f870, C4<1>, C4<1>;
v0x55f9b7c0c6e0_0 .net "a", 0 0, v0x55f9b7c0cba0_0;  1 drivers
v0x55f9b7c0c7c0_0 .net "b", 0 0, v0x55f9b7c0cc40_0;  1 drivers
v0x55f9b7c0c880_0 .net "d", 0 0, L_0x55f9b7c0f790;  1 drivers
v0x55f9b7c0c950_0 .net "e", 0 0, L_0x55f9b7c0f870;  1 drivers
v0x55f9b7c0ca10_0 .net "out", 0 0, L_0x55f9b7c0f950;  alias, 1 drivers
S_0x55f9b7bd4c30 .scope module, "tb_my_xor" "tb_my_xor" 5 1;
 .timescale 0 0;
v0x55f9b7c0f1d0_0 .var "a", 0 0;
v0x55f9b7c0f270_0 .var "b", 0 0;
v0x55f9b7c0f330_0 .net "out", 0 0, L_0x55f9b7c102d0;  1 drivers
S_0x55f9b7c0ce10 .scope module, "my_xor1" "my_xor" 5 6, 5 28 0, S_0x55f9b7bd4c30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
v0x55f9b7c0eb00_0 .net "a", 0 0, v0x55f9b7c0f1d0_0;  1 drivers
v0x55f9b7c0ebf0_0 .net "b", 0 0, v0x55f9b7c0f270_0;  1 drivers
v0x55f9b7c0ed00_0 .net "d", 0 0, L_0x55f9b7c0fe50;  1 drivers
v0x55f9b7c0edf0_0 .net "e", 0 0, L_0x55f9b7c10000;  1 drivers
v0x55f9b7c0eee0_0 .net "nota", 0 0, L_0x55f9b7c0fab0;  1 drivers
v0x55f9b7c0f020_0 .net "notb", 0 0, L_0x55f9b7c0fbf0;  1 drivers
v0x55f9b7c0f110_0 .net "out", 0 0, L_0x55f9b7c102d0;  alias, 1 drivers
S_0x55f9b7c0d040 .scope module, "my_and1" "my_and" 5 41, 2 29 0, S_0x55f9b7c0ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
L_0x55f9b7c0fd30 .functor NAND 1, v0x55f9b7c0f1d0_0, L_0x55f9b7c0fbf0, C4<1>, C4<1>;
L_0x55f9b7c0fe50 .functor NAND 1, L_0x55f9b7c0fd30, L_0x55f9b7c0fd30, C4<1>, C4<1>;
v0x55f9b7c0d270_0 .net "a", 0 0, v0x55f9b7c0f1d0_0;  alias, 1 drivers
v0x55f9b7c0d350_0 .net "b", 0 0, L_0x55f9b7c0fbf0;  alias, 1 drivers
v0x55f9b7c0d410_0 .net "c", 0 0, L_0x55f9b7c0fd30;  1 drivers
v0x55f9b7c0d4e0_0 .net "out", 0 0, L_0x55f9b7c0fe50;  alias, 1 drivers
S_0x55f9b7c0d620 .scope module, "my_and2" "my_and" 5 42, 2 29 0, S_0x55f9b7c0ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
L_0x55f9b7c0fee0 .functor NAND 1, v0x55f9b7c0f270_0, L_0x55f9b7c0fab0, C4<1>, C4<1>;
L_0x55f9b7c10000 .functor NAND 1, L_0x55f9b7c0fee0, L_0x55f9b7c0fee0, C4<1>, C4<1>;
v0x55f9b7c0d850_0 .net "a", 0 0, v0x55f9b7c0f270_0;  alias, 1 drivers
v0x55f9b7c0d930_0 .net "b", 0 0, L_0x55f9b7c0fab0;  alias, 1 drivers
v0x55f9b7c0d9f0_0 .net "c", 0 0, L_0x55f9b7c0fee0;  1 drivers
v0x55f9b7c0dac0_0 .net "out", 0 0, L_0x55f9b7c10000;  alias, 1 drivers
S_0x55f9b7c0dc00 .scope module, "my_not1" "my_not" 5 39, 3 27 0, S_0x55f9b7c0ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
L_0x55f9b7c0fab0 .functor NAND 1, v0x55f9b7c0f1d0_0, v0x55f9b7c0f1d0_0, C4<1>, C4<1>;
v0x55f9b7c0de50_0 .net "a", 0 0, v0x55f9b7c0f1d0_0;  alias, 1 drivers
v0x55f9b7c0df20_0 .net "out", 0 0, L_0x55f9b7c0fab0;  alias, 1 drivers
S_0x55f9b7c0e010 .scope module, "my_not2" "my_not" 5 40, 3 27 0, S_0x55f9b7c0ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
L_0x55f9b7c0fbf0 .functor NAND 1, v0x55f9b7c0f270_0, v0x55f9b7c0f270_0, C4<1>, C4<1>;
v0x55f9b7c0e230_0 .net "a", 0 0, v0x55f9b7c0f270_0;  alias, 1 drivers
v0x55f9b7c0e320_0 .net "out", 0 0, L_0x55f9b7c0fbf0;  alias, 1 drivers
S_0x55f9b7c0e410 .scope module, "my_or1" "my_or" 5 43, 4 28 0, S_0x55f9b7c0ce10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
L_0x55f9b7c10090 .functor NAND 1, L_0x55f9b7c0fe50, L_0x55f9b7c0fe50, C4<1>, C4<1>;
L_0x55f9b7c101b0 .functor NAND 1, L_0x55f9b7c10000, L_0x55f9b7c10000, C4<1>, C4<1>;
L_0x55f9b7c102d0 .functor NAND 1, L_0x55f9b7c10090, L_0x55f9b7c101b0, C4<1>, C4<1>;
v0x55f9b7c0e690_0 .net "a", 0 0, L_0x55f9b7c0fe50;  alias, 1 drivers
v0x55f9b7c0e750_0 .net "b", 0 0, L_0x55f9b7c10000;  alias, 1 drivers
v0x55f9b7c0e820_0 .net "d", 0 0, L_0x55f9b7c10090;  1 drivers
v0x55f9b7c0e8f0_0 .net "e", 0 0, L_0x55f9b7c101b0;  1 drivers
v0x55f9b7c0e990_0 .net "out", 0 0, L_0x55f9b7c102d0;  alias, 1 drivers
    .scope S_0x55f9b7bd9380;
T_0 ;
    %vpi_call 2 11 "$monitor", $time, " a=%b b=%b and=%b", v0x55f9b7c0bc90_0, v0x55f9b7c0bd60_0, v0x55f9b7c0be30_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x55f9b7bd9380;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b7c0bc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b7c0bd60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b7c0bc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b7c0bd60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b7c0bc90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b7c0bd60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b7c0bc90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b7c0bd60_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 21 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55f9b7bd9510;
T_2 ;
    %vpi_call 3 11 "$monitor", $time, " a=%b not=%b", v0x55f9b7c0c310_0, v0x55f9b7c0c3e0_0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55f9b7bd9510;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b7c0c310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b7c0c310_0, 0, 1;
    %delay 1, 0;
    %vpi_call 3 19 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x55f9b7bd4a70;
T_4 ;
    %vpi_call 4 11 "$monitor", $time, "# a=%b b=%b or=%b", v0x55f9b7c0cba0_0, v0x55f9b7c0cc40_0, v0x55f9b7c0cd10_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x55f9b7bd4a70;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b7c0cba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b7c0cc40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b7c0cba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b7c0cc40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b7c0cba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b7c0cc40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b7c0cba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b7c0cc40_0, 0, 1;
    %delay 1, 0;
    %vpi_call 4 20 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x55f9b7bd4c30;
T_6 ;
    %vpi_call 5 11 "$monitor", $time, "# a=%b b=%b xor=%b", v0x55f9b7c0f1d0_0, v0x55f9b7c0f270_0, v0x55f9b7c0f330_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55f9b7bd4c30;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b7c0f1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b7c0f270_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b7c0f1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b7c0f270_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b7c0f1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f9b7c0f270_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b7c0f1d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f9b7c0f270_0, 0, 1;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "my_and.v";
    "my_not.v";
    "my_or.v";
    "my_xor.v";
