# ***CONFIGURABLE CACHE***
# Configurable Cache (SystemVerilog Implementation)

> **Parametric, synthesizable cache design with configurable associativity, block size, and replacement policies for learning and embedded systems.**

ğŸ—“ï¸ Last updated: July 22, 2025  
Â© 2025 Maktab-e-Digital Systems Lahore. Licensed under the Apache 2.0 License.

---
ğŸ“ Cache_Project
â”œâ”€â”€ ğŸ“‚ Direct_Mapped_Cache
â”‚   â”œâ”€â”€ ğŸ“‚ docs
â”‚   â”œâ”€â”€ ğŸ“‚ rtl
â”‚   â”œâ”€â”€ ğŸ“‚ testbench
â”‚   â””â”€â”€ ğŸ“‚ modular_integration
â”‚       â”œâ”€â”€ ğŸ“‚ rtl
â”‚       â””â”€â”€ ğŸ“‚ testbench
â”‚
â”œâ”€â”€ ğŸ“‚ 2_Way_Set_Associative_Cache
â”‚   â”œâ”€â”€ ğŸ“‚ docs
â”‚   â”œâ”€â”€ ğŸ“‚ rtl
â”‚   â”œâ”€â”€ ğŸ“‚ testbench
â”‚   â””â”€â”€ ğŸ“‚ modular_integration
â”‚       â”œâ”€â”€ ğŸ“‚ rtl
â”‚       â””â”€â”€ ğŸ“‚ testbench
â”‚
â”œâ”€â”€ ğŸ“‚ 4_Way_Set_Associative_Cache
â”‚   â”œâ”€â”€ ğŸ“‚ rtl
â”‚   â”œâ”€â”€ ğŸ“‚ testbench
â”‚   â””â”€â”€ ğŸ“‚ modular_integration
â”‚       â”œâ”€â”€ ğŸ“‚ rtl
â”‚       â””â”€â”€ ğŸ“‚ testbench
â”‚
â””â”€â”€ ğŸ“‚ Configurable_N_Way_Set_Associative_Cache
    â”œâ”€â”€ ğŸ“‚ rtl
    â”œâ”€â”€ ğŸ“‚ testbench
    â””â”€â”€ ğŸ“‚ modular_integration
        â”œâ”€â”€ ğŸ“‚ rtl
        â””â”€â”€ ğŸ“‚ testbench


[Documentation Status](https://repo-k.readthedocs.io/en/latest/)
