Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: monitor.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "monitor.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "monitor"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : monitor
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "turn_50MHz_1525Hz.v" in library work
Compiling verilog file "BCD_SEG.v" in library work
Module <turn_50MHz_1525Hz> compiled
Compiling verilog file "PWM.v" in library work
Module <BCD_SEG> compiled
Compiling verilog file "chao.v" in library work
Module <PWM> compiled
Compiling verilog file "monitor.v" in library work
Module <chao> compiled
Module <monitor> compiled
No errors in compilation
Analysis of file <"monitor.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <monitor> in library <work>.

Analyzing hierarchy for module <turn_50MHz_1525Hz> in library <work>.

Analyzing hierarchy for module <chao> in library <work>.

Analyzing hierarchy for module <PWM> in library <work>.

Analyzing hierarchy for module <BCD_SEG> in library <work>.

Analyzing hierarchy for module <turn_50MHz_1525Hz> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <monitor>.
Module <monitor> is correct for synthesis.
 
Analyzing module <turn_50MHz_1525Hz> in library <work>.
Module <turn_50MHz_1525Hz> is correct for synthesis.
 
Analyzing module <chao> in library <work>.
Module <chao> is correct for synthesis.
 
Analyzing module <BCD_SEG> in library <work>.
Module <BCD_SEG> is correct for synthesis.
 
Analyzing module <PWM> in library <work>.
Module <PWM> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <turn_50MHz_1525Hz>.
    Related source file is "turn_50MHz_1525Hz.v".
    Found 15-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <turn_50MHz_1525Hz> synthesized.


Synthesizing Unit <BCD_SEG>.
    Related source file is "BCD_SEG.v".
    Found 16x8-bit ROM for signal <SEG>.
    Summary:
	inferred   1 ROM(s).
Unit <BCD_SEG> synthesized.


Synthesizing Unit <chao>.
    Related source file is "chao.v".
    Found 1-bit register for signal <has_obstruction>.
    Found 1-bit register for signal <backward>.
    Found 1-bit register for signal <chaoimpulse>.
    Found 4-bit adder for signal <$add0000> created at line 55.
    Found 4-bit adder for signal <$add0001> created at line 59.
    Found 4-bit adder for signal <$add0002> created at line 63.
    Found 4-bit adder for signal <$add0003> created at line 67.
    Found 4-bit comparator greatequal for signal <backward$cmp_ge0000> created at line 84.
    Found 4-bit comparator less for signal <backward$cmp_lt0000> created at line 84.
    Found 16-bit register for signal <BCD>.
    Found 4-bit comparator greater for signal <BCD_11$cmp_gt0000> created at line 64.
    Found 4-bit comparator lessequal for signal <BCD_11$cmp_le0000> created at line 60.
    Found 4-bit comparator greater for signal <BCD_15$cmp_gt0000> created at line 68.
    Found 4-bit comparator lessequal for signal <BCD_15$cmp_le0000> created at line 64.
    Found 4-bit comparator greater for signal <BCD_3$cmp_gt0000> created at line 56.
    Found 4-bit comparator greater for signal <BCD_7$cmp_gt0000> created at line 60.
    Found 4-bit comparator lessequal for signal <BCD_7$cmp_le0000> created at line 56.
    Found 1-bit register for signal <chao_clk>.
    Found 13-bit comparator greater for signal <chao_clk$cmp_gt0000> created at line 38.
    Found 13-bit comparator greater for signal <chao_clk$cmp_gt0001> created at line 37.
    Found 13-bit up counter for signal <count>.
    Found 13-bit comparator greater for signal <count$cmp_gt0000> created at line 38.
    Found 14-bit register for signal <count_1>.
    Found 4-bit register for signal <devided>.
    Found 4-bit 4-to-1 multiplexer for signal <devided$mux0000> created at line 89.
    Found 4-bit comparator greater for signal <has_obstruction$cmp_gt0000> created at line 79.
    Found 4-bit comparator lessequal for signal <has_obstruction$cmp_le0000> created at line 79.
    Found 16-bit register for signal <jieguo>.
    Found 14-bit comparator greater for signal <old_count_1_7$cmp_gt0000> created at line 47.
    Found 13-bit adder for signal <old_count_5$add0000> created at line 36.
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 Counter(s).
	inferred  55 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <chao> synthesized.


Synthesizing Unit <PWM>.
    Related source file is "PWM.v".
    Found 1-bit register for signal <pwm>.
    Found 5-bit up counter for signal <count>.
    Found 5-bit comparator less for signal <count$cmp_lt0000> created at line 37.
    Found 5-bit comparator greatequal for signal <pwm$cmp_ge0000> created at line 35.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <PWM> synthesized.


Synthesizing Unit <monitor>.
    Related source file is "monitor.v".
WARNING:Xst:646 - Signal <zhankongbi_right2<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <zhankongbi_right<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <zhankongbi_left2<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <zhankongbi_left<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <zhankongbi_left2> equivalent to <zhankongbi_left> has been removed
    Register <zhankongbi_right2> equivalent to <zhankongbi_right> has been removed
    Found 8-bit register for signal <led_out>.
    Found 4-bit register for signal <qianhou>.
    Found 5-bit register for signal <zhankongbi_left>.
    Found 5-bit register for signal <zhankongbi_right>.
    Summary:
	inferred  22 D-type flip-flop(s).
Unit <monitor> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 6
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 4-bit adder                                           : 4
# Counters                                             : 10
 13-bit up counter                                     : 1
 15-bit up counter                                     : 5
 5-bit up counter                                      : 4
# Registers                                            : 32
 1-bit register                                        : 25
 14-bit register                                       : 1
 16-bit register                                       : 1
 4-bit register                                        : 2
 5-bit register                                        : 2
 8-bit register                                        : 1
# Comparators                                          : 23
 13-bit comparator greater                             : 3
 14-bit comparator greater                             : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 5
 4-bit comparator less                                 : 1
 4-bit comparator lessequal                            : 4
 5-bit comparator greatequal                           : 4
 5-bit comparator less                                 : 4
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <zhankongbi_right_4> of sequential type is unconnected in block <monitor>.
WARNING:Xst:2677 - Node <zhankongbi_left_4> of sequential type is unconnected in block <monitor>.
WARNING:Xst:2677 - Node <zhankongbi_left_4> of sequential type is unconnected in block <monitor>.
WARNING:Xst:2677 - Node <zhankongbi_right_4> of sequential type is unconnected in block <monitor>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 6
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 4-bit adder                                           : 4
# Counters                                             : 10
 13-bit up counter                                     : 1
 15-bit up counter                                     : 5
 5-bit up counter                                      : 4
# Registers                                            : 79
 Flip-Flops                                            : 79
# Comparators                                          : 23
 13-bit comparator greater                             : 3
 14-bit comparator greater                             : 1
 4-bit comparator greatequal                           : 1
 4-bit comparator greater                              : 5
 4-bit comparator less                                 : 1
 4-bit comparator lessequal                            : 4
 5-bit comparator greatequal                           : 4
 5-bit comparator less                                 : 4
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <monitor>: instances <motor_right>, <motor_right2> of unit <PWM> are equivalent, second instance is removed
WARNING:Xst:1989 - Unit <monitor>: instances <motor_left>, <motor_left2> of unit <PWM> are equivalent, second instance is removed
INFO:Xst:2261 - The FF/Latch <zhankongbi_left_0> in Unit <monitor> is equivalent to the following FF/Latch, which will be removed : <zhankongbi_left_2> 
INFO:Xst:2261 - The FF/Latch <qianhou_1> in Unit <monitor> is equivalent to the following FF/Latch, which will be removed : <qianhou_3> 
INFO:Xst:2261 - The FF/Latch <qianhou_0> in Unit <monitor> is equivalent to the following FF/Latch, which will be removed : <qianhou_2> 
INFO:Xst:2261 - The FF/Latch <zhankongbi_right_0> in Unit <monitor> is equivalent to the following FF/Latch, which will be removed : <zhankongbi_right_2> 
INFO:Xst:2261 - The FF/Latch <zhankongbi_left_1> in Unit <monitor> is equivalent to the following FF/Latch, which will be removed : <zhankongbi_left_3> 
INFO:Xst:2261 - The FF/Latch <zhankongbi_right_1> in Unit <monitor> is equivalent to the following FF/Latch, which will be removed : <zhankongbi_right_3> 
INFO:Xst:2146 - In block <monitor>, Counter <motor_left/func/count> <clk_bianhuan/count> <motor_right/func/count> are equivalent, XST will keep only <motor_left/func/count>.

Optimizing unit <monitor> ...

Optimizing unit <chao> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block monitor, actual ratio is 12.
FlipFlop qianhou_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop qianhou_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 111
 Flip-Flops                                            : 111

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : monitor.ngr
Top Level Output File Name         : monitor
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 36

Cell Usage :
# BELS                             : 334
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 53
#      LUT2                        : 16
#      LUT2_L                      : 1
#      LUT3                        : 42
#      LUT3_D                      : 2
#      LUT3_L                      : 3
#      LUT4                        : 64
#      LUT4_L                      : 1
#      MUXCY                       : 65
#      MUXF5                       : 16
#      VCC                         : 1
#      XORCY                       : 54
# FlipFlops/Latches                : 111
#      FD                          : 19
#      FDE                         : 23
#      FDR                         : 32
#      FDRE                        : 27
#      FDRS                        : 10
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 6
#      OBUF                        : 29
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                      111  out of    960    11%  
 Number of Slice Flip Flops:            107  out of   1920     5%  
 Number of 4 input LUTs:                197  out of   1920    10%  
 Number of IOs:                          36
 Number of bonded IOBs:                  36  out of     83    43%  
    IOB Flip Flops:                       4
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
motor_left/func/count_141          | BUFG                   | 28    |
clk_in                             | BUFGP                  | 29    |
ch/chao_clk1                       | BUFG                   | 54    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.655ns (Maximum Frequency: 103.573MHz)
   Minimum input arrival time before clock: 6.291ns
   Maximum output required time after clock: 5.870ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'motor_left/func/count_141'
  Clock period: 5.007ns (frequency: 199.720MHz)
  Total number of paths / destination ports: 112 / 30
-------------------------------------------------------------------------
Delay:               5.007ns (Levels of Logic = 3)
  Source:            motor_left/count_1 (FF)
  Destination:       motor_left/pwm (FF)
  Source Clock:      motor_left/func/count_141 rising
  Destination Clock: motor_left/func/count_141 rising

  Data Path: motor_left/count_1 to motor_left/pwm
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             8   0.591   0.932  motor_left/count_1 (motor_left/count_1)
     LUT4:I0->O            1   0.704   0.424  motor_left/pwm_or000045_SW0 (N55)
     LUT4:I3->O            1   0.704   0.000  motor_left/pwm_or000051_G (N60)
     MUXF5:I1->O           1   0.321   0.420  motor_left/pwm_or000051 (motor_left/pwm_or0000)
     FDR:R                     0.911          motor_left/pwm
    ----------------------------------------
    Total                      5.007ns (3.231ns logic, 1.776ns route)
                                       (64.5% logic, 35.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_in'
  Clock period: 8.941ns (frequency: 111.844MHz)
  Total number of paths / destination ports: 1547 / 43
-------------------------------------------------------------------------
Delay:               8.941ns (Levels of Logic = 15)
  Source:            ch/count_1 (FF)
  Destination:       ch/count_12 (FF)
  Source Clock:      clk_in rising
  Destination Clock: clk_in rising

  Data Path: ch/count_1 to ch/count_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.622  ch/count_1 (ch/count_1)
     LUT1:I0->O            1   0.704   0.000  ch/Madd_old_count_5_add0000_cy<1>_rt (ch/Madd_old_count_5_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  ch/Madd_old_count_5_add0000_cy<1> (ch/Madd_old_count_5_add0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ch/Madd_old_count_5_add0000_cy<2> (ch/Madd_old_count_5_add0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ch/Madd_old_count_5_add0000_cy<3> (ch/Madd_old_count_5_add0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ch/Madd_old_count_5_add0000_cy<4> (ch/Madd_old_count_5_add0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  ch/Madd_old_count_5_add0000_cy<5> (ch/Madd_old_count_5_add0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  ch/Madd_old_count_5_add0000_cy<6> (ch/Madd_old_count_5_add0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  ch/Madd_old_count_5_add0000_cy<7> (ch/Madd_old_count_5_add0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  ch/Madd_old_count_5_add0000_cy<8> (ch/Madd_old_count_5_add0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  ch/Madd_old_count_5_add0000_cy<9> (ch/Madd_old_count_5_add0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  ch/Madd_old_count_5_add0000_cy<10> (ch/Madd_old_count_5_add0000_cy<10>)
     XORCY:CI->O           2   0.804   0.622  ch/Madd_old_count_5_add0000_xor<11> (ch/old_count_5_add0000<11>)
     LUT2:I0->O            1   0.704   0.000  ch/Mcompar_count_cmp_gt0000_lut<6> (ch/Mcompar_count_cmp_gt0000_lut<6>)
     MUXCY:S->O            1   0.864   0.420  ch/Mcompar_count_cmp_gt0000_cy<6> (ch/Mcompar_count_cmp_gt0000_cy<6>)
     INV:I->O             14   0.704   1.000  ch/Mcompar_count_cmp_gt0000_cy<6>_inv_INV_0 (ch/count_cmp_gt0000)
     FDRE:R                    0.911          ch/chao_clk
    ----------------------------------------
    Total                      8.941ns (6.277ns logic, 2.664ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ch/chao_clk1'
  Clock period: 9.655ns (frequency: 103.573MHz)
  Total number of paths / destination ports: 3905 / 102
-------------------------------------------------------------------------
Delay:               9.655ns (Levels of Logic = 13)
  Source:            ch/count_1_1 (FF)
  Destination:       ch/count_1_13 (FF)
  Source Clock:      ch/chao_clk1 rising
  Destination Clock: ch/chao_clk1 rising

  Data Path: ch/count_1_1 to ch/count_1_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.595  ch/count_1_1 (ch/count_1_1)
     LUT1:I0->O            1   0.704   0.000  ch/Madd__old_count_1_6_cy<1>_rt (ch/Madd__old_count_1_6_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  ch/Madd__old_count_1_6_cy<1> (ch/Madd__old_count_1_6_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ch/Madd__old_count_1_6_cy<2> (ch/Madd__old_count_1_6_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ch/Madd__old_count_1_6_cy<3> (ch/Madd__old_count_1_6_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ch/Madd__old_count_1_6_cy<4> (ch/Madd__old_count_1_6_cy<4>)
     XORCY:CI->O          11   0.804   0.968  ch/Madd__old_count_1_6_xor<5> (ch/_old_count_1_7<5>_norst)
     LUT3:I2->O            1   0.704   0.000  ch/Mcompar_old_count_1_7_cmp_gt0000_lut<2> (ch/Mcompar_old_count_1_7_cmp_gt0000_lut<2>)
     MUXCY:S->O            1   0.464   0.000  ch/Mcompar_old_count_1_7_cmp_gt0000_cy<2> (ch/Mcompar_old_count_1_7_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ch/Mcompar_old_count_1_7_cmp_gt0000_cy<3> (ch/Mcompar_old_count_1_7_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ch/Mcompar_old_count_1_7_cmp_gt0000_cy<4> (ch/Mcompar_old_count_1_7_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  ch/Mcompar_old_count_1_7_cmp_gt0000_cy<5> (ch/Mcompar_old_count_1_7_cmp_gt0000_cy<5>)
     MUXCY:CI->O          11   0.459   0.933  ch/Mcompar_old_count_1_7_cmp_gt0000_cy<6> (ch/Mcompar_old_count_1_7_cmp_gt0000_cy<6>)
     INV:I->O             14   0.704   1.000  ch/Mcompar_old_count_1_7_cmp_gt0000_cy<6>_inv_INV_0 (ch/old_count_1_7_cmp_gt0000)
     FDR:R                     0.911          ch/count_1_0
    ----------------------------------------
    Total                      9.655ns (6.159ns logic, 3.496ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'motor_left/func/count_141'
  Total number of paths / destination ports: 123 / 64
-------------------------------------------------------------------------
Offset:              4.934ns (Levels of Logic = 3)
  Source:            moshi (PAD)
  Destination:       qianhou_0 (FF)
  Destination Clock: motor_left/func/count_141 rising

  Data Path: moshi to qianhou_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.218   1.192  moshi_IBUF (moshi_IBUF)
     LUT3:I0->O            5   0.704   0.808  led_out_mux0000<6>11 (N3)
     LUT4:I0->O            2   0.704   0.000  qianhou_mux0000<1>1 (qianhou_mux0000<1>)
     FDE:D                     0.308          qianhou_0
    ----------------------------------------
    Total                      4.934ns (2.934ns logic, 2.000ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ch/chao_clk1'
  Total number of paths / destination ports: 51 / 39
-------------------------------------------------------------------------
Offset:              6.291ns (Levels of Logic = 5)
  Source:            chaotime (PAD)
  Destination:       ch/devided_3 (FF)
  Destination Clock: ch/chao_clk1 rising

  Data Path: chaotime to ch/devided_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.808  chaotime_IBUF (chaotime_IBUF)
     LUT3_D:I0->O         16   0.704   1.069  ch/_old_jieguo_10<0>179 (ch/N11)
     LUT3:I2->O            1   0.704   0.455  ch/_old_jieguo_10<6>1 (ch/_old_jieguo_10<6>)
     LUT4:I2->O            1   0.704   0.000  ch/Mmux_devided_mux0000_42 (ch/Mmux_devided_mux0000_42)
     MUXF5:I0->O           1   0.321   0.000  ch/Mmux_devided_mux0000_2_f5_1 (ch/devided_mux0000<14>)
     FD:D                      0.308          ch/devided_2
    ----------------------------------------
    Total                      6.291ns (3.959ns logic, 2.332ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'motor_left/func/count_141'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            motor_right/pwm (FF)
  Destination:       pwm_right2 (PAD)
  Source Clock:      motor_left/func/count_141 rising

  Data Path: motor_right/pwm to pwm_right2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.591   0.447  motor_right/pwm (motor_right/pwm)
     OBUF:I->O                 3.272          pwm_right2_OBUF (pwm_right2)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ch/chao_clk1'
  Total number of paths / destination ports: 37 / 12
-------------------------------------------------------------------------
Offset:              5.870ns (Levels of Logic = 2)
  Source:            ch/devided_1 (FF)
  Destination:       seg<7> (PAD)
  Source Clock:      ch/chao_clk1 rising

  Data Path: ch/devided_1 to seg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.591   0.883  ch/devided_1 (ch/devided_1)
     LUT4:I0->O            1   0.704   0.420  ch/speed_display0/Mrom_SEG51 (seg_5_OBUF)
     OBUF:I->O                 3.272          seg_5_OBUF (seg<5>)
    ----------------------------------------
    Total                      5.870ns (4.567ns logic, 1.303ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.43 secs
 
--> 

Total memory usage is 254568 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    7 (   0 filtered)

