<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>mlp</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>mlp</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.52</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1984</Best-caseLatency>
<Average-caseLatency>1984</Average-caseLatency>
<Worst-caseLatency>1984</Worst-caseLatency>
<PipelineInitiationInterval>1985</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<mlp_label12>
<Name>mlp_label12</Name>
<TripCount>28</TripCount>
<Latency>364</Latency>
<PipelineII>13</PipelineII>
<PipelineDepth>14</PipelineDepth>
</mlp_label12>
<mlp_label13>
<Name>mlp_label13</Name>
<TripCount>10</TripCount>
<Latency>10</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</mlp_label13>
<mlp_label14>
<Name>mlp_label14</Name>
<TripCount>10</TripCount>
<Latency>130</Latency>
<PipelineII>13</PipelineII>
<PipelineDepth>14</PipelineDepth>
</mlp_label14>
<mlp_label16>
<Name>mlp_label16</Name>
<TripCount>10</TripCount>
<Latency>10</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</mlp_label16>
<mlp_label18>
<Name>mlp_label18</Name>
<TripCount>28</TripCount>
<Latency>1428</Latency>
<IterationLatency>51</IterationLatency>
<PipelineDepth>51</PipelineDepth>
<mlp_label19>
<Name>mlp_label19</Name>
<TripCount>10</TripCount>
<Latency>18</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>10</PipelineDepth>
</mlp_label19>
<mlp_label21>
<Name>mlp_label21</Name>
<TripCount>10</TripCount>
<Latency>25</Latency>
<PipelineII>2</PipelineII>
<PipelineDepth>8</PipelineDepth>
</mlp_label21>
</mlp_label18>
<mlp_label22>
<Name>mlp_label22</Name>
<TripCount>28</TripCount>
<Latency>29</Latency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</mlp_label22>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>0</BRAM_18K>
<DSP48E>56</DSP48E>
<FF>3694</FF>
<LUT>2046</LUT>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>mlp</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>mlp</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_TDATA</name>
<Object>input_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_TVALID</name>
<Object>input_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_TREADY</name>
<Object>input_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_TDATA</name>
<Object>output_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_TVALID</name>
<Object>output_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_TREADY</name>
<Object>output_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>axis</IOProtocol>
<IOConfig>register</IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
