{
  "design": {
    "design_info": {
      "boundary_crc": "0x1F521A9E0CC4453E",
      "device": "xc7z010clg400-1",
      "name": "VTC",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1"
    },
    "design_tree": {
      "v_tc_0": "",
      "clk_wiz_0": "",
      "v_axi4s_vid_out_0": "",
      "util_vector_logic_0": "",
      "axi_vdma_0": ""
    },
    "ports": {
      "clk_in1_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "FREQ_HZ": {
            "value": "50000000"
          }
        }
      },
      "rgb_data": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "hsync": {
        "direction": "O"
      },
      "vsync": {
        "direction": "O"
      }
    },
    "components": {
      "v_tc_0": {
        "vlnv": "xilinx.com:ip:v_tc:6.1",
        "xci_name": "VTC_v_tc_0_0",
        "parameters": {
          "HAS_AXI4_LITE": {
            "value": "false"
          },
          "VIDEO_MODE": {
            "value": "800x600p"
          },
          "enable_detection": {
            "value": "false"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "VTC_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_JITTER": {
            "value": "204.383"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "40.000"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "20.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "25.000"
          },
          "PRIM_IN_FREQ": {
            "value": "50.000"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "v_axi4s_vid_out_0": {
        "vlnv": "xilinx.com:ip:v_axi4s_vid_out:4.0",
        "xci_name": "VTC_v_axi4s_vid_out_0_0",
        "parameters": {
          "C_HAS_ASYNC_CLK": {
            "value": "1"
          },
          "C_NATIVE_COMPONENT_WIDTH": {
            "value": "16"
          },
          "C_S_AXIS_VIDEO_DATA_WIDTH": {
            "value": "16"
          },
          "C_S_AXIS_VIDEO_FORMAT": {
            "value": "12"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "VTC_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "axi_vdma_0": {
        "vlnv": "xilinx.com:ip:axi_vdma:6.3",
        "xci_name": "VTC_axi_vdma_0_0",
        "parameters": {
          "c_include_s2mm": {
            "value": "0"
          },
          "c_num_fstores": {
            "value": "1"
          }
        }
      }
    },
    "interface_nets": {
      "v_tc_0_vtiming_out": {
        "interface_ports": [
          "v_axi4s_vid_out_0/vtiming_in",
          "v_tc_0/vtiming_out"
        ]
      }
    },
    "nets": {
      "clk_in1_0_1": {
        "ports": [
          "clk_in1_0",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "v_tc_0/clk",
          "v_axi4s_vid_out_0/vid_io_out_clk"
        ]
      },
      "v_axi4s_vid_out_0_vid_data": {
        "ports": [
          "v_axi4s_vid_out_0/vid_data",
          "rgb_data"
        ]
      },
      "v_axi4s_vid_out_0_vid_hsync": {
        "ports": [
          "v_axi4s_vid_out_0/vid_hsync",
          "hsync"
        ]
      },
      "v_axi4s_vid_out_0_vid_vsync": {
        "ports": [
          "v_axi4s_vid_out_0/vid_vsync",
          "vsync"
        ]
      },
      "v_axi4s_vid_out_0_vtg_ce": {
        "ports": [
          "v_axi4s_vid_out_0/vtg_ce",
          "v_tc_0/gen_clken"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "v_tc_0/clken",
          "v_tc_0/resetn",
          "v_axi4s_vid_out_0/vid_io_out_ce",
          "util_vector_logic_0/Op1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "v_axi4s_vid_out_0/vid_io_out_reset"
        ]
      }
    },
    "addressing": {
      "/axi_vdma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "range": "4G",
            "width": "32"
          }
        }
      }
    }
  }
}