Timing Analyzer report for quartus_compile
Wed Mar 29 19:33:40 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV -40C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV -40C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- clock Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is -2.393 (VIOLATED)
           28. Path #2: Setup slack is -2.354 (VIOLATED)
           29. Path #3: Setup slack is -2.331 (VIOLATED)
           30. Path #4: Setup slack is -2.321 (VIOLATED)
           31. Path #5: Setup slack is -2.316 (VIOLATED)
           32. Path #6: Setup slack is -2.301 (VIOLATED)
           33. Path #7: Setup slack is -2.294 (VIOLATED)
           34. Path #8: Setup slack is -2.288 (VIOLATED)
           35. Path #9: Setup slack is -2.285 (VIOLATED)
           36. Path #10: Setup slack is -2.283 (VIOLATED)
---- Hold Reports ----
     ---- clock Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Hold slack is 0.014 
           40. Path #2: Hold slack is 0.015 
           41. Path #3: Hold slack is 0.015 
           42. Path #4: Hold slack is 0.015 
           43. Path #5: Hold slack is 0.020 
           44. Path #6: Hold slack is 0.020 
           45. Path #7: Hold slack is 0.021 
           46. Path #8: Hold slack is 0.021 
           47. Path #9: Hold slack is 0.021 
           48. Path #10: Hold slack is 0.021 
---- Recovery Reports ----
     ---- clock Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Recovery slack is -0.655 (VIOLATED)
           52. Path #2: Recovery slack is -0.652 (VIOLATED)
           53. Path #3: Recovery slack is -0.634 (VIOLATED)
           54. Path #4: Recovery slack is -0.634 (VIOLATED)
           55. Path #5: Recovery slack is -0.633 (VIOLATED)
           56. Path #6: Recovery slack is -0.632 (VIOLATED)
           57. Path #7: Recovery slack is -0.631 (VIOLATED)
           58. Path #8: Recovery slack is -0.631 (VIOLATED)
           59. Path #9: Recovery slack is -0.630 (VIOLATED)
           60. Path #10: Recovery slack is -0.630 (VIOLATED)
---- Removal Reports ----
     ---- clock Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Removal slack is 0.127 
           64. Path #2: Removal slack is 0.127 
           65. Path #3: Removal slack is 0.127 
           66. Path #4: Removal slack is 0.127 
           67. Path #5: Removal slack is 0.127 
           68. Path #6: Removal slack is 0.127 
           69. Path #7: Removal slack is 0.127 
           70. Path #8: Removal slack is 0.127 
           71. Path #9: Removal slack is 0.127 
           72. Path #10: Removal slack is 0.127 
 73. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      74. Unconstrained Paths Summary
      75. Clock Status Summary
     ---- Setup Analysis Reports ----
           76. Unconstrained Input Ports
           77. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
 80. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 21.4.0 Build 67 12/06/2021 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; quartus_compile                                   ;
; Device Family         ; Arria 10                                          ;
; Device                ; 10AX115U1F45I1SG                                  ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 40     ;
; Maximum allowed            ; 16     ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------+
; SDC File List                                                                        ;
+---------------------+----------+--------+--------------------------+-----------------+
; SDC File Path       ; Instance ; Status ; Read at                  ; Processing Time ;
+---------------------+----------+--------+--------------------------+-----------------+
; quartus_compile.sdc ;          ; OK     ; Wed Mar 29 19:33:39 2023 ; 00:00:00        ;
+---------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/dirren/IntelHLS/gaussian/test-fpga.prj/quartus/).


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                         ;
+------------------------------------------------------+----------------+
; Panel Name                                           ; Result Flag    ;
+------------------------------------------------------+----------------+
; Timing Closure                                       ; Fail           ;
;   Setup Summary                                      ; Fail           ;
;   Hold Summary                                       ; Pass           ;
;   Recovery Summary                                   ; Fail           ;
;   Removal Summary                                    ; Pass           ;
;   Setup Data Delay Summary                           ; Not Found      ;
;   Recovery Data Delay Summary                        ; Not Found      ;
;   Minimum Pulse Width Summary                        ; Fail           ;
;   Max Skew Summary                                   ; Not Found      ;
;   Max Clock Skew Summary                             ; Not Found      ;
;   Net Delay Summary                                  ; Not Found      ;
;   Metastability Summary                              ; Not Calculated ;
;   Double Data Rate (DDR) Summary                     ; Not Found      ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found      ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found      ;
+------------------------------------------------------+----------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+------------------------------------------------------------------------------------+
; Fmax Summary                                                                       ;
+------------+-----------------+------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+------------+------+---------------------------------+
; 294.72 MHz ; 294.72 MHz      ; clock      ;      ; Slow 900mV -40C Model           ;
+------------+-----------------+------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Setup Summary                                                                         ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -2.393 ; -6170.620     ; 6701               ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Hold Summary                                                                         ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.014 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+---------------------------------------------------------------------------------------+
; Recovery Summary                                                                      ;
+-------+--------+---------------+--------------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+---------------------------------+
; clock ; -0.655 ; -699.669      ; 3050               ; Slow 900mV 100C Model           ;
+-------+--------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+--------------------------------------------------------------------------------------+
; Removal Summary                                                                      ;
+-------+-------+---------------+--------------------+---------------------------------+
; Clock ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-------+-------+---------------+--------------------+---------------------------------+
; clock ; 0.127 ; 0.000         ; 0                  ; Fast 900mV -40C Model           ;
+-------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


+----------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                        ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; Clock ; Slack  ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
; clock ; -0.890 ; -483.692      ; 1005               ; Min Period ; Slow 900mV -40C Model           ;
+-------+--------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV -40C Model
Fast 900mV 100C Model
Fast 900mV -40C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.

Number of Synchronizer Chains Found: 104
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 4, or 3.8%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%



-----------------------------------------------
; Metastability Summary Slow 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 0.0 years or 0.00751 seconds.
Typical MTBF of Design is 1.43e-06 years or 45.2 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 104
Number of Synchronizer Chains Found With Unsafe MTBF: 104
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.243 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 2.43e+03 years or 7.65e+10 seconds.
Typical MTBF of Design is 6.55e+04 years or 2.06e+12 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 104
Number of Synchronizer Chains Found With Unsafe MTBF: 16
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.535 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



-----------------------------------------------
; Metastability Summary Fast 900mV -40C Model ;
-----------------------------------------------
Worst-Case MTBF of Design is 611 years or 1.92e+10 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

MTBF of Design does not meet the minimum MTBF requirement.
Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 104
Number of Synchronizer Chains Found With Unsafe MTBF: 97
Shortest Synchronizer Chain: 3 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 0, or 0.0%

Worst Case Available Settling Time: 0.831 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                    ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 26515    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -2.393           ; Slow 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                     ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 25665    ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.014            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                 ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 4732     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; -0.655           ; Slow 900mV 100C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                  ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; clock      ; clock    ; 4732     ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.127            ; Fast 900mV -40C Model           ;
+------------+----------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -2.393 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -2.393 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ; clock        ; clock       ; 1.000        ; -0.046     ; 3.370      ; Slow 900mV -40C Model           ;
; -2.354 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ; clock        ; clock       ; 1.000        ; -0.046     ; 3.331      ; Slow 900mV -40C Model           ;
; -2.331 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ; clock        ; clock       ; 1.000        ; -0.046     ; 3.308      ; Slow 900mV -40C Model           ;
; -2.321 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ; clock        ; clock       ; 1.000        ; -0.046     ; 3.298      ; Slow 900mV -40C Model           ;
; -2.316 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ; clock        ; clock       ; 1.000        ; -0.044     ; 3.285      ; Slow 900mV -40C Model           ;
; -2.301 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ; clock        ; clock       ; 1.000        ; -0.046     ; 3.278      ; Slow 900mV -40C Model           ;
; -2.294 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ; clock        ; clock       ; 1.000        ; -0.046     ; 3.271      ; Slow 900mV -40C Model           ;
; -2.288 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ; clock        ; clock       ; 1.000        ; -0.046     ; 3.265      ; Slow 900mV -40C Model           ;
; -2.285 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ; clock        ; clock       ; 1.000        ; -0.046     ; 3.262      ; Slow 900mV -40C Model           ;
; -2.283 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31~reg0 ; clock        ; clock       ; 1.000        ; -0.042     ; 3.263      ; Slow 900mV -40C Model           ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is -2.393 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                        ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 7.476                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 5.083                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -2.393 (VIOLATED)                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.370  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.636       ; 89         ; 0.000 ; 3.125 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.932       ; 28         ; 0.008 ; 0.455 ;
;    Cell                ;        ; 10    ; 2.224       ; 66         ; 0.000 ; 0.789 ;
;    uTco                ;        ; 1     ; 0.214       ; 6          ; 0.214 ; 0.214 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.269       ; 89         ; 0.000 ; 2.915 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 4.106   ; 4.106   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port         ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   4.106 ;   3.125 ; RR ; IC     ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|clk                                                              ;
;   4.106 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                                  ;
; 7.476   ; 3.370   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   4.320 ;   0.214 ; RR ; uTco   ; 1      ; FF_X115_Y76_N14       ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|q                                                                ;
;   4.430 ;   0.110 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]~la_lab/laboutt[9]                                                ;
;   4.615 ;   0.185 ; RR ; IC     ; 5      ; MLABCELL_X114_Y76_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~1|datab                                                                                                                                                                                        ;
;   5.404 ;   0.789 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y76_N57 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~77|cout                                                                                                                                                                                        ;
;   5.412 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X114_Y75_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~81|cin                                                                                                                                                                                         ;
;   5.593 ;   0.181 ; FF ; CELL   ; 1      ; MLABCELL_X114_Y75_N57 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~157|cout                                                                                                                                                                                       ;
;   5.601 ;   0.008 ; FF ; IC     ; 4      ; MLABCELL_X114_Y74_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~161|cin                                                                                                                                                                                        ;
;   5.729 ;   0.128 ; FR ; CELL   ; 3      ; MLABCELL_X114_Y74_N30 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~201|cin                                                                                                                                                                                        ;
;   5.971 ;   0.242 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y74_N33 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~205|sumout                                                                                                                                                                                     ;
;   5.976 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X114_Y74_N33 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~205~la_mlab/laboutb[2]                                                                                                                                                                         ;
;   6.431 ;   0.455 ; FF ; IC     ; 3      ; LABCELL_X115_Y73_N9   ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~209|dataf                                                                                                                                                                                      ;
;   6.978 ;   0.547 ; FR ; CELL   ; 2      ; LABCELL_X115_Y73_N30  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~237|cin                                                                                                                                                                                        ;
;   7.196 ;   0.218 ; RF ; CELL   ; 1      ; LABCELL_X115_Y73_N33  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~241|sumout                                                                                                                                                                                     ;
;   7.200 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X115_Y73_N33  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~241~la_lab/laboutb[3]                                                                                                                                                                          ;
;   7.476 ;   0.276 ; FF ; IC     ; 1      ; MLABCELL_X117_Y73_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|portadatain[0] ;
;   7.476 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X117_Y73_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0           ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                          ;
; 5.060   ; 4.060   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                    ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.409 ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                     ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                ;
;   1.763 ;   0.000 ; RR ; CELL ; 7613   ; Boundary Port        ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                      ;
;   4.678 ;   2.915 ; RR ; IC   ; 1      ; MLABCELL_X117_Y73_N0 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|clk0 ;
;   4.678 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X117_Y73_N0 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
;   5.060 ;   0.382 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                  ;
; 5.083   ; 0.023   ;    ; uTsu ; 0      ; MLABCELL_X117_Y73_N0 ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is -2.354 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                        ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 7.437                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 5.083                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -2.354 (VIOLATED)                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.331  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.636       ; 89         ; 0.000 ; 3.125 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.909       ; 27         ; 0.008 ; 0.432 ;
;    Cell                ;        ; 12    ; 2.208       ; 66         ; 0.000 ; 0.789 ;
;    uTco                ;        ; 1     ; 0.214       ; 6          ; 0.214 ; 0.214 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.269       ; 89         ; 0.000 ; 2.915 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 4.106   ; 4.106   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port         ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   4.106 ;   3.125 ; RR ; IC     ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|clk                                                              ;
;   4.106 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                                  ;
; 7.437   ; 3.331   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   4.320 ;   0.214 ; RR ; uTco   ; 1      ; FF_X115_Y76_N14       ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|q                                                                ;
;   4.430 ;   0.110 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]~la_lab/laboutt[9]                                                ;
;   4.615 ;   0.185 ; RR ; IC     ; 5      ; MLABCELL_X114_Y76_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~1|datab                                                                                                                                                                                        ;
;   5.404 ;   0.789 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y76_N57 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~77|cout                                                                                                                                                                                        ;
;   5.412 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X114_Y75_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~81|cin                                                                                                                                                                                         ;
;   5.593 ;   0.181 ; FF ; CELL   ; 1      ; MLABCELL_X114_Y75_N57 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~157|cout                                                                                                                                                                                       ;
;   5.601 ;   0.008 ; FF ; IC     ; 4      ; MLABCELL_X114_Y74_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~161|cin                                                                                                                                                                                        ;
;   5.729 ;   0.128 ; FR ; CELL   ; 3      ; MLABCELL_X114_Y74_N30 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~201|cin                                                                                                                                                                                        ;
;   5.759 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y74_N33 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~205|cout                                                                                                                                                                                       ;
;   5.759 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X114_Y74_N36 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~209|cin                                                                                                                                                                                        ;
;   5.961 ;   0.202 ; FF ; CELL   ; 1      ; MLABCELL_X114_Y74_N36 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~209|sumout                                                                                                                                                                                     ;
;   5.966 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X114_Y74_N36 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~209~la_mlab/laboutb[5]                                                                                                                                                                         ;
;   6.398 ;   0.432 ; FF ; IC     ; 4      ; LABCELL_X115_Y73_N12  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~213|dataf                                                                                                                                                                                      ;
;   6.939 ;   0.541 ; FR ; CELL   ; 2      ; LABCELL_X115_Y73_N30  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~237|cin                                                                                                                                                                                        ;
;   7.157 ;   0.218 ; RF ; CELL   ; 1      ; LABCELL_X115_Y73_N33  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~241|sumout                                                                                                                                                                                     ;
;   7.161 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X115_Y73_N33  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~241~la_lab/laboutb[3]                                                                                                                                                                          ;
;   7.437 ;   0.276 ; FF ; IC     ; 1      ; MLABCELL_X117_Y73_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|portadatain[0] ;
;   7.437 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X117_Y73_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0           ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                          ;
; 5.060   ; 4.060   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                    ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.409 ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                     ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                ;
;   1.763 ;   0.000 ; RR ; CELL ; 7613   ; Boundary Port        ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                      ;
;   4.678 ;   2.915 ; RR ; IC   ; 1      ; MLABCELL_X117_Y73_N0 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|clk0 ;
;   4.678 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X117_Y73_N0 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
;   5.060 ;   0.382 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                  ;
; 5.083   ; 0.023   ;    ; uTsu ; 0      ; MLABCELL_X117_Y73_N0 ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is -2.331 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                        ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 7.414                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 5.083                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -2.331 (VIOLATED)                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.308  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.636       ; 89         ; 0.000 ; 3.125 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.872       ; 26         ; 0.008 ; 0.388 ;
;    Cell                ;        ; 12    ; 2.222       ; 67         ; 0.000 ; 0.789 ;
;    uTco                ;        ; 1     ; 0.214       ; 6          ; 0.214 ; 0.214 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.269       ; 89         ; 0.000 ; 2.915 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 4.106   ; 4.106   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port         ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   4.106 ;   3.125 ; RR ; IC     ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|clk                                                              ;
;   4.106 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                                  ;
; 7.414   ; 3.308   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   4.320 ;   0.214 ; RR ; uTco   ; 1      ; FF_X115_Y76_N14       ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|q                                                                ;
;   4.430 ;   0.110 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]~la_lab/laboutt[9]                                                ;
;   4.615 ;   0.185 ; RR ; IC     ; 5      ; MLABCELL_X114_Y76_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~1|datab                                                                                                                                                                                        ;
;   5.404 ;   0.789 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y76_N57 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~77|cout                                                                                                                                                                                        ;
;   5.412 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X114_Y75_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~81|cin                                                                                                                                                                                         ;
;   5.540 ;   0.128 ; FR ; CELL   ; 3      ; MLABCELL_X114_Y75_N30 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~121|cin                                                                                                                                                                                        ;
;   5.570 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y75_N33 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~125|cout                                                                                                                                                                                       ;
;   5.570 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X114_Y75_N36 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~129|cin                                                                                                                                                                                        ;
;   5.772 ;   0.202 ; FF ; CELL   ; 1      ; MLABCELL_X114_Y75_N36 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~129|sumout                                                                                                                                                                                     ;
;   5.777 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X114_Y75_N36 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~129~la_mlab/laboutb[4]                                                                                                                                                                         ;
;   6.165 ;   0.388 ; FF ; IC     ; 5      ; LABCELL_X115_Y74_N12  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~133|dataf                                                                                                                                                                                      ;
;   6.748 ;   0.583 ; FF ; CELL   ; 1      ; LABCELL_X115_Y74_N57  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~193|cout                                                                                                                                                                                       ;
;   6.763 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X115_Y73_N0   ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~197|cin                                                                                                                                                                                        ;
;   6.916 ;   0.153 ; FR ; CELL   ; 2      ; LABCELL_X115_Y73_N30  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~237|cin                                                                                                                                                                                        ;
;   7.134 ;   0.218 ; RF ; CELL   ; 1      ; LABCELL_X115_Y73_N33  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~241|sumout                                                                                                                                                                                     ;
;   7.138 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X115_Y73_N33  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~241~la_lab/laboutb[3]                                                                                                                                                                          ;
;   7.414 ;   0.276 ; FF ; IC     ; 1      ; MLABCELL_X117_Y73_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|portadatain[0] ;
;   7.414 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X117_Y73_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0           ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                          ;
; 5.060   ; 4.060   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                    ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.409 ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                     ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                ;
;   1.763 ;   0.000 ; RR ; CELL ; 7613   ; Boundary Port        ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                      ;
;   4.678 ;   2.915 ; RR ; IC   ; 1      ; MLABCELL_X117_Y73_N0 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|clk0 ;
;   4.678 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X117_Y73_N0 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
;   5.060 ;   0.382 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                  ;
; 5.083   ; 0.023   ;    ; uTsu ; 0      ; MLABCELL_X117_Y73_N0 ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is -2.321 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                        ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 7.404                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 5.083                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -2.321 (VIOLATED)                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.298  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.636       ; 89         ; 0.000 ; 3.125 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.714       ; 22         ; 0.008 ; 0.276 ;
;    Cell                ;        ; 18    ; 2.370       ; 72         ; 0.000 ; 0.789 ;
;    uTco                ;        ; 1     ; 0.214       ; 6          ; 0.214 ; 0.214 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.269       ; 89         ; 0.000 ; 2.915 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 4.106   ; 4.106   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port         ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   4.106 ;   3.125 ; RR ; IC     ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|clk                                                              ;
;   4.106 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                                  ;
; 7.404   ; 3.298   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   4.320 ;   0.214 ; RR ; uTco   ; 1      ; FF_X115_Y76_N14       ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|q                                                                ;
;   4.430 ;   0.110 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]~la_lab/laboutt[9]                                                ;
;   4.615 ;   0.185 ; RR ; IC     ; 5      ; MLABCELL_X114_Y76_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~1|datab                                                                                                                                                                                        ;
;   5.404 ;   0.789 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y76_N57 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~77|cout                                                                                                                                                                                        ;
;   5.412 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X114_Y75_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~81|cin                                                                                                                                                                                         ;
;   5.540 ;   0.128 ; FR ; CELL   ; 3      ; MLABCELL_X114_Y75_N30 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~121|cin                                                                                                                                                                                        ;
;   5.570 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y75_N33 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~125|cout                                                                                                                                                                                       ;
;   5.570 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X114_Y75_N36 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~129|cin                                                                                                                                                                                        ;
;   5.603 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X114_Y75_N39 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~133|cout                                                                                                                                                                                       ;
;   5.603 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X114_Y75_N42 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~137|cin                                                                                                                                                                                        ;
;   5.628 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y75_N45 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~141|cout                                                                                                                                                                                       ;
;   5.628 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X114_Y75_N48 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~145|cin                                                                                                                                                                                        ;
;   5.662 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X114_Y75_N51 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~149|cout                                                                                                                                                                                       ;
;   5.662 ;   0.000 ; RR ; CELL   ; 2      ; MLABCELL_X114_Y75_N54 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~153|cin                                                                                                                                                                                        ;
;   5.898 ;   0.236 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y75_N57 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~157|sumout                                                                                                                                                                                     ;
;   5.903 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X114_Y75_N57 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~157~la_mlab/laboutb[18]                                                                                                                                                                        ;
;   6.133 ;   0.230 ; FF ; IC     ; 3      ; LABCELL_X115_Y74_N33  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~161|dataf                                                                                                                                                                                      ;
;   6.738 ;   0.605 ; FF ; CELL   ; 1      ; LABCELL_X115_Y74_N57  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~193|cout                                                                                                                                                                                       ;
;   6.753 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X115_Y73_N0   ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~197|cin                                                                                                                                                                                        ;
;   6.906 ;   0.153 ; FR ; CELL   ; 2      ; LABCELL_X115_Y73_N30  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~237|cin                                                                                                                                                                                        ;
;   7.124 ;   0.218 ; RF ; CELL   ; 1      ; LABCELL_X115_Y73_N33  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~241|sumout                                                                                                                                                                                     ;
;   7.128 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X115_Y73_N33  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~241~la_lab/laboutb[3]                                                                                                                                                                          ;
;   7.404 ;   0.276 ; FF ; IC     ; 1      ; MLABCELL_X117_Y73_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|portadatain[0] ;
;   7.404 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X117_Y73_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0           ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                          ;
; 5.060   ; 4.060   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                    ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.409 ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                     ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                ;
;   1.763 ;   0.000 ; RR ; CELL ; 7613   ; Boundary Port        ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                      ;
;   4.678 ;   2.915 ; RR ; IC   ; 1      ; MLABCELL_X117_Y73_N0 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|clk0 ;
;   4.678 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X117_Y73_N0 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
;   5.060 ;   0.382 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                  ;
; 5.083   ; 0.023   ;    ; uTsu ; 0      ; MLABCELL_X117_Y73_N0 ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is -2.316 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                        ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 7.391                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 5.075                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -2.316 (VIOLATED)                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.044 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.285  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.636       ; 89         ; 0.000 ; 3.125 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.881       ; 27         ; 0.008 ; 0.455 ;
;    Cell                ;        ; 10    ; 2.190       ; 67         ; 0.000 ; 0.789 ;
;    uTco                ;        ; 1     ; 0.214       ; 7          ; 0.214 ; 0.214 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.271       ; 89         ; 0.000 ; 2.917 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 4.106   ; 4.106   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port         ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   4.106 ;   3.125 ; RR ; IC     ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|clk                                                              ;
;   4.106 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                                  ;
; 7.391   ; 3.285   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   4.320 ;   0.214 ; RR ; uTco   ; 1      ; FF_X115_Y76_N14       ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|q                                                                ;
;   4.430 ;   0.110 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]~la_lab/laboutt[9]                                                ;
;   4.615 ;   0.185 ; RR ; IC     ; 5      ; MLABCELL_X114_Y76_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~1|datab                                                                                                                                                                                        ;
;   5.404 ;   0.789 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y76_N57 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~77|cout                                                                                                                                                                                        ;
;   5.412 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X114_Y75_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~81|cin                                                                                                                                                                                         ;
;   5.593 ;   0.181 ; FF ; CELL   ; 1      ; MLABCELL_X114_Y75_N57 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~157|cout                                                                                                                                                                                       ;
;   5.601 ;   0.008 ; FF ; IC     ; 4      ; MLABCELL_X114_Y74_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~161|cin                                                                                                                                                                                        ;
;   5.729 ;   0.128 ; FR ; CELL   ; 3      ; MLABCELL_X114_Y74_N30 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~201|cin                                                                                                                                                                                        ;
;   5.971 ;   0.242 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y74_N33 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~205|sumout                                                                                                                                                                                     ;
;   5.976 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X114_Y74_N33 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~205~la_mlab/laboutb[2]                                                                                                                                                                         ;
;   6.431 ;   0.455 ; FF ; IC     ; 3      ; LABCELL_X115_Y73_N9   ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~209|dataf                                                                                                                                                                                      ;
;   6.978 ;   0.547 ; FR ; CELL   ; 2      ; LABCELL_X115_Y73_N30  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~237|cin                                                                                                                                                                                        ;
;   7.162 ;   0.184 ; RF ; CELL   ; 1      ; LABCELL_X115_Y73_N30  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~237|sumout                                                                                                                                                                                     ;
;   7.166 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X115_Y73_N30  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~237~la_lab/laboutb[0]                                                                                                                                                                          ;
;   7.391 ;   0.225 ; FF ; IC     ; 1      ; MLABCELL_X114_Y73_N57 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|portadatain[0] ;
;   7.391 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X114_Y73_N57 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0           ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                                          ;
; 5.062   ; 4.062   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                    ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.409 ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                     ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                ;
;   1.763 ;   0.000 ; RR ; CELL ; 7613   ; Boundary Port         ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                      ;
;   4.680 ;   2.917 ; RR ; IC   ; 1      ; MLABCELL_X114_Y73_N57 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62|clk0 ;
;   4.680 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X114_Y73_N57 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
;   5.062 ;   0.382 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                  ;
; 5.075   ; 0.013   ;    ; uTsu ; 0      ; MLABCELL_X114_Y73_N57 ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama62~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is -2.301 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                        ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 7.384                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 5.083                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -2.301 (VIOLATED)                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.278  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.636       ; 89         ; 0.000 ; 3.125 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.895       ; 27         ; 0.015 ; 0.404 ;
;    Cell                ;        ; 10    ; 2.169       ; 66         ; 0.000 ; 0.670 ;
;    uTco                ;        ; 1     ; 0.214       ; 7          ; 0.214 ; 0.214 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.269       ; 89         ; 0.000 ; 2.915 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 4.106   ; 4.106   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port         ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   4.106 ;   3.125 ; RR ; IC     ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|clk                                                              ;
;   4.106 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                                  ;
; 7.384   ; 3.278   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   4.320 ;   0.214 ; RR ; uTco   ; 1      ; FF_X115_Y76_N14       ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|q                                                                ;
;   4.430 ;   0.110 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]~la_lab/laboutt[9]                                                ;
;   4.615 ;   0.185 ; RR ; IC     ; 5      ; MLABCELL_X114_Y76_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~1|datab                                                                                                                                                                                        ;
;   5.285 ;   0.670 ; RR ; CELL   ; 3      ; MLABCELL_X114_Y76_N30 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~41|cin                                                                                                                                                                                         ;
;   5.525 ;   0.240 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y76_N33 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~45|sumout                                                                                                                                                                                      ;
;   5.530 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X114_Y76_N33 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~45~la_mlab/laboutb[3]                                                                                                                                                                          ;
;   5.934 ;   0.404 ; FF ; IC     ; 4      ; LABCELL_X115_Y75_N9   ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~49|dataf                                                                                                                                                                                       ;
;   6.507 ;   0.573 ; FF ; CELL   ; 1      ; LABCELL_X115_Y75_N57  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~113|cout                                                                                                                                                                                       ;
;   6.522 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X115_Y74_N0   ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~117|cin                                                                                                                                                                                        ;
;   6.718 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X115_Y74_N57  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~193|cout                                                                                                                                                                                       ;
;   6.733 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X115_Y73_N0   ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~197|cin                                                                                                                                                                                        ;
;   6.886 ;   0.153 ; FR ; CELL   ; 2      ; LABCELL_X115_Y73_N30  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~237|cin                                                                                                                                                                                        ;
;   7.104 ;   0.218 ; RF ; CELL   ; 1      ; LABCELL_X115_Y73_N33  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~241|sumout                                                                                                                                                                                     ;
;   7.108 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X115_Y73_N33  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~241~la_lab/laboutb[3]                                                                                                                                                                          ;
;   7.384 ;   0.276 ; FF ; IC     ; 1      ; MLABCELL_X117_Y73_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|portadatain[0] ;
;   7.384 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X117_Y73_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0           ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                          ;
; 5.060   ; 4.060   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                    ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.409 ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                     ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                ;
;   1.763 ;   0.000 ; RR ; CELL ; 7613   ; Boundary Port        ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                      ;
;   4.678 ;   2.915 ; RR ; IC   ; 1      ; MLABCELL_X117_Y73_N0 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|clk0 ;
;   4.678 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X117_Y73_N0 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
;   5.060 ;   0.382 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                  ;
; 5.083   ; 0.023   ;    ; uTsu ; 0      ; MLABCELL_X117_Y73_N0 ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is -2.294 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                        ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 7.377                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 5.083                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -2.294 (VIOLATED)                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.271  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.636       ; 89         ; 0.000 ; 3.125 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.719       ; 22         ; 0.008 ; 0.276 ;
;    Cell                ;        ; 18    ; 2.338       ; 71         ; 0.000 ; 0.789 ;
;    uTco                ;        ; 1     ; 0.214       ; 7          ; 0.214 ; 0.214 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.269       ; 89         ; 0.000 ; 2.915 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 4.106   ; 4.106   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port         ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   4.106 ;   3.125 ; RR ; IC     ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|clk                                                              ;
;   4.106 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                                  ;
; 7.377   ; 3.271   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   4.320 ;   0.214 ; RR ; uTco   ; 1      ; FF_X115_Y76_N14       ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|q                                                                ;
;   4.430 ;   0.110 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]~la_lab/laboutt[9]                                                ;
;   4.615 ;   0.185 ; RR ; IC     ; 5      ; MLABCELL_X114_Y76_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~1|datab                                                                                                                                                                                        ;
;   5.404 ;   0.789 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y76_N57 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~77|cout                                                                                                                                                                                        ;
;   5.412 ;   0.008 ; FF ; IC     ; 5      ; MLABCELL_X114_Y75_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~81|cin                                                                                                                                                                                         ;
;   5.540 ;   0.128 ; FR ; CELL   ; 3      ; MLABCELL_X114_Y75_N30 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~121|cin                                                                                                                                                                                        ;
;   5.570 ;   0.030 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y75_N33 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~125|cout                                                                                                                                                                                       ;
;   5.570 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X114_Y75_N36 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~129|cin                                                                                                                                                                                        ;
;   5.603 ;   0.033 ; FR ; CELL   ; 1      ; MLABCELL_X114_Y75_N39 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~133|cout                                                                                                                                                                                       ;
;   5.603 ;   0.000 ; RR ; CELL   ; 3      ; MLABCELL_X114_Y75_N42 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~137|cin                                                                                                                                                                                        ;
;   5.628 ;   0.025 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y75_N45 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~141|cout                                                                                                                                                                                       ;
;   5.628 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X114_Y75_N48 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~145|cin                                                                                                                                                                                        ;
;   5.662 ;   0.034 ; FR ; CELL   ; 1      ; MLABCELL_X114_Y75_N51 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~149|cout                                                                                                                                                                                       ;
;   5.662 ;   0.000 ; RR ; CELL   ; 2      ; MLABCELL_X114_Y75_N54 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~153|cin                                                                                                                                                                                        ;
;   5.850 ;   0.188 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y75_N54 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~153|sumout                                                                                                                                                                                     ;
;   5.855 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X114_Y75_N54 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~153~la_mlab/laboutb[16]                                                                                                                                                                        ;
;   6.090 ;   0.235 ; FF ; IC     ; 4      ; LABCELL_X115_Y74_N30  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~157|dataf                                                                                                                                                                                      ;
;   6.711 ;   0.621 ; FF ; CELL   ; 1      ; LABCELL_X115_Y74_N57  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~193|cout                                                                                                                                                                                       ;
;   6.726 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X115_Y73_N0   ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~197|cin                                                                                                                                                                                        ;
;   6.879 ;   0.153 ; FR ; CELL   ; 2      ; LABCELL_X115_Y73_N30  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~237|cin                                                                                                                                                                                        ;
;   7.097 ;   0.218 ; RF ; CELL   ; 1      ; LABCELL_X115_Y73_N33  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~241|sumout                                                                                                                                                                                     ;
;   7.101 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X115_Y73_N33  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~241~la_lab/laboutb[3]                                                                                                                                                                          ;
;   7.377 ;   0.276 ; FF ; IC     ; 1      ; MLABCELL_X117_Y73_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|portadatain[0] ;
;   7.377 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X117_Y73_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0           ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                          ;
; 5.060   ; 4.060   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                    ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.409 ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                     ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                ;
;   1.763 ;   0.000 ; RR ; CELL ; 7613   ; Boundary Port        ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                      ;
;   4.678 ;   2.915 ; RR ; IC   ; 1      ; MLABCELL_X117_Y73_N0 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|clk0 ;
;   4.678 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X117_Y73_N0 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
;   5.060 ;   0.382 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                  ;
; 5.083   ; 0.023   ;    ; uTsu ; 0      ; MLABCELL_X117_Y73_N0 ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is -2.288 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                        ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 7.371                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 5.083                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -2.288 (VIOLATED)                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.265  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.636       ; 89         ; 0.000 ; 3.125 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.881       ; 27         ; 0.015 ; 0.390 ;
;    Cell                ;        ; 12    ; 2.170       ; 66         ; 0.000 ; 0.670 ;
;    uTco                ;        ; 1     ; 0.214       ; 7          ; 0.214 ; 0.214 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.269       ; 89         ; 0.000 ; 2.915 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 4.106   ; 4.106   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port         ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   4.106 ;   3.125 ; RR ; IC     ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|clk                                                              ;
;   4.106 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                                  ;
; 7.371   ; 3.265   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   4.320 ;   0.214 ; RR ; uTco   ; 1      ; FF_X115_Y76_N14       ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|q                                                                ;
;   4.430 ;   0.110 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]~la_lab/laboutt[9]                                                ;
;   4.615 ;   0.185 ; RR ; IC     ; 5      ; MLABCELL_X114_Y76_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~1|datab                                                                                                                                                                                        ;
;   5.285 ;   0.670 ; RR ; CELL   ; 3      ; MLABCELL_X114_Y76_N30 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~41|cin                                                                                                                                                                                         ;
;   5.314 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y76_N33 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~45|cout                                                                                                                                                                                        ;
;   5.314 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X114_Y76_N36 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~49|cin                                                                                                                                                                                         ;
;   5.516 ;   0.202 ; FF ; CELL   ; 1      ; MLABCELL_X114_Y76_N36 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~49|sumout                                                                                                                                                                                      ;
;   5.521 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X114_Y76_N36 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~49~la_mlab/laboutb[4]                                                                                                                                                                          ;
;   5.911 ;   0.390 ; FF ; IC     ; 5      ; LABCELL_X115_Y75_N12  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~53|dataf                                                                                                                                                                                       ;
;   6.494 ;   0.583 ; FF ; CELL   ; 1      ; LABCELL_X115_Y75_N57  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~113|cout                                                                                                                                                                                       ;
;   6.509 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X115_Y74_N0   ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~117|cin                                                                                                                                                                                        ;
;   6.705 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X115_Y74_N57  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~193|cout                                                                                                                                                                                       ;
;   6.720 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X115_Y73_N0   ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~197|cin                                                                                                                                                                                        ;
;   6.873 ;   0.153 ; FR ; CELL   ; 2      ; LABCELL_X115_Y73_N30  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~237|cin                                                                                                                                                                                        ;
;   7.091 ;   0.218 ; RF ; CELL   ; 1      ; LABCELL_X115_Y73_N33  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~241|sumout                                                                                                                                                                                     ;
;   7.095 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X115_Y73_N33  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~241~la_lab/laboutb[3]                                                                                                                                                                          ;
;   7.371 ;   0.276 ; FF ; IC     ; 1      ; MLABCELL_X117_Y73_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|portadatain[0] ;
;   7.371 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X117_Y73_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0           ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                          ;
; 5.060   ; 4.060   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                    ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.409 ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                     ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                ;
;   1.763 ;   0.000 ; RR ; CELL ; 7613   ; Boundary Port        ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                      ;
;   4.678 ;   2.915 ; RR ; IC   ; 1      ; MLABCELL_X117_Y73_N0 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|clk0 ;
;   4.678 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X117_Y73_N0 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
;   5.060 ;   0.382 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                  ;
; 5.083   ; 0.023   ;    ; uTsu ; 0      ; MLABCELL_X117_Y73_N0 ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is -2.285 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                        ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 7.368                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 5.083                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -2.285 (VIOLATED)                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.046 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.262  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.636       ; 89         ; 0.000 ; 3.125 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 5     ; 0.834       ; 26         ; 0.015 ; 0.343 ;
;    Cell                ;        ; 12    ; 2.214       ; 68         ; 0.000 ; 0.670 ;
;    uTco                ;        ; 1     ; 0.214       ; 7          ; 0.214 ; 0.214 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.269       ; 89         ; 0.000 ; 2.915 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 4.106   ; 4.106   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port         ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   4.106 ;   3.125 ; RR ; IC     ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|clk                                                              ;
;   4.106 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                                  ;
; 7.368   ; 3.262   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   4.320 ;   0.214 ; RR ; uTco   ; 1      ; FF_X115_Y76_N14       ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|q                                                                ;
;   4.430 ;   0.110 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]~la_lab/laboutt[9]                                                ;
;   4.615 ;   0.185 ; RR ; IC     ; 5      ; MLABCELL_X114_Y76_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~1|datab                                                                                                                                                                                        ;
;   5.285 ;   0.670 ; RR ; CELL   ; 3      ; MLABCELL_X114_Y76_N30 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~41|cin                                                                                                                                                                                         ;
;   5.314 ;   0.029 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y76_N33 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~45|cout                                                                                                                                                                                        ;
;   5.314 ;   0.000 ; FF ; CELL   ; 3      ; MLABCELL_X114_Y76_N36 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~49|cin                                                                                                                                                                                         ;
;   5.562 ;   0.248 ; FR ; CELL   ; 1      ; MLABCELL_X114_Y76_N39 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~53|sumout                                                                                                                                                                                      ;
;   5.567 ;   0.005 ; RR ; CELL   ; 1      ; MLABCELL_X114_Y76_N39 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~53~la_mlab/laboutb[7]                                                                                                                                                                          ;
;   5.910 ;   0.343 ; RR ; IC     ; 4      ; LABCELL_X115_Y75_N15  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~57|datac                                                                                                                                                                                       ;
;   6.491 ;   0.581 ; RF ; CELL   ; 1      ; LABCELL_X115_Y75_N57  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~113|cout                                                                                                                                                                                       ;
;   6.506 ;   0.015 ; FF ; IC     ; 5      ; LABCELL_X115_Y74_N0   ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~117|cin                                                                                                                                                                                        ;
;   6.702 ;   0.196 ; FF ; CELL   ; 1      ; LABCELL_X115_Y74_N57  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~193|cout                                                                                                                                                                                       ;
;   6.717 ;   0.015 ; FF ; IC     ; 4      ; LABCELL_X115_Y73_N0   ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~197|cin                                                                                                                                                                                        ;
;   6.870 ;   0.153 ; FR ; CELL   ; 2      ; LABCELL_X115_Y73_N30  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~237|cin                                                                                                                                                                                        ;
;   7.088 ;   0.218 ; RF ; CELL   ; 1      ; LABCELL_X115_Y73_N33  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~241|sumout                                                                                                                                                                                     ;
;   7.092 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X115_Y73_N33  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~241~la_lab/laboutb[3]                                                                                                                                                                          ;
;   7.368 ;   0.276 ; FF ; IC     ; 1      ; MLABCELL_X117_Y73_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|portadatain[0] ;
;   7.368 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X117_Y73_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0           ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                      ;            ; latch edge time                                                                                                                                                                                                                                                                                                          ;
; 5.060   ; 4.060   ;    ;      ;        ;                      ;            ; clock path                                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;      ;        ;                      ;            ; source latency                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12  ;            ; clock                                                                                                                                                                                                                                                                                                                    ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0      ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.409 ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0      ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                     ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port        ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                ;
;   1.763 ;   0.000 ; RR ; CELL ; 7613   ; Boundary Port        ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                      ;
;   4.678 ;   2.915 ; RR ; IC   ; 1      ; MLABCELL_X117_Y73_N0 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63|clk0 ;
;   4.678 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X117_Y73_N0 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
;   5.060 ;   0.382 ;    ;      ;        ;                      ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                  ;
; 5.083   ; 0.023   ;    ; uTsu ; 0      ; MLABCELL_X117_Y73_N0 ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama63~reg0 ;
+---------+---------+----+------+--------+----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is -2.283 (VIOLATED)
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                        ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31~reg0 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 7.369                                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 5.086                                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; -2.283 (VIOLATED)                                                                                                                                                                                                                                                                                                        ;
; Worst-Case Operating Conditions ; Slow 900mV -40C Model                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.042 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.263  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.636       ; 89         ; 0.000 ; 3.125 ;
;    Cell                ;        ; 3     ; 0.470       ; 11         ; 0.000 ; 0.470 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.147       ; 35         ; 0.185 ; 0.558 ;
;    Cell                ;        ; 16    ; 1.902       ; 58         ; 0.000 ; 0.670 ;
;    uTco                ;        ; 1     ; 0.214       ; 7          ; 0.214 ; 0.214 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.273       ; 89         ; 0.000 ; 2.919 ;
;    Cell                ;        ; 3     ; 0.409       ; 11         ; 0.000 ; 0.409 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                       ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                       ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 4.106   ; 4.106   ;    ;        ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.511 ;   0.511 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.981 ;   0.470 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.981 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port         ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.981 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port         ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   4.106 ;   3.125 ; RR ; IC     ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|clk                                                              ;
;   4.106 ;   0.000 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]                                                                  ;
; 7.369   ; 3.263   ;    ;        ;        ;                       ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   4.320 ;   0.214 ; RR ; uTco   ; 1      ; FF_X115_Y76_N14       ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]|q                                                                ;
;   4.430 ;   0.110 ; RR ; CELL   ; 1      ; FF_X115_Y76_N14       ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian30|thei_llvm_fpga_ffwd_dest_p1024a20i32_a2214_gaussian1|gen_stallable.data_reg[4]~la_lab/laboutt[9]                                                ;
;   4.615 ;   0.185 ; RR ; IC     ; 5      ; MLABCELL_X114_Y76_N0  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~1|datab                                                                                                                                                                                        ;
;   5.285 ;   0.670 ; RR ; CELL   ; 3      ; MLABCELL_X114_Y76_N30 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~41|cin                                                                                                                                                                                         ;
;   5.525 ;   0.240 ; RF ; CELL   ; 1      ; MLABCELL_X114_Y76_N33 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~45|sumout                                                                                                                                                                                      ;
;   5.530 ;   0.005 ; FF ; CELL   ; 1      ; MLABCELL_X114_Y76_N33 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_15~45~la_mlab/laboutb[3]                                                                                                                                                                          ;
;   5.934 ;   0.404 ; FF ; IC     ; 4      ; LABCELL_X115_Y75_N9   ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~49|dataf                                                                                                                                                                                       ;
;   6.478 ;   0.544 ; FR ; CELL   ; 3      ; LABCELL_X115_Y75_N30  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~77|cin                                                                                                                                                                                         ;
;   6.504 ;   0.026 ; RF ; CELL   ; 1      ; LABCELL_X115_Y75_N33  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~81|cout                                                                                                                                                                                        ;
;   6.504 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X115_Y75_N36  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~85|cin                                                                                                                                                                                         ;
;   6.536 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X115_Y75_N39  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~89|cout                                                                                                                                                                                        ;
;   6.536 ;   0.000 ; RR ; CELL   ; 3      ; LABCELL_X115_Y75_N42  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~93|cin                                                                                                                                                                                         ;
;   6.559 ;   0.023 ; RF ; CELL   ; 1      ; LABCELL_X115_Y75_N45  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~97|cout                                                                                                                                                                                        ;
;   6.559 ;   0.000 ; FF ; CELL   ; 3      ; LABCELL_X115_Y75_N48  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~101|cin                                                                                                                                                                                        ;
;   6.591 ;   0.032 ; FR ; CELL   ; 1      ; LABCELL_X115_Y75_N51  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~105|cout                                                                                                                                                                                       ;
;   6.591 ;   0.000 ; RR ; CELL   ; 2      ; LABCELL_X115_Y75_N54  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~109|cin                                                                                                                                                                                        ;
;   6.807 ;   0.216 ; RF ; CELL   ; 1      ; LABCELL_X115_Y75_N57  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~113|sumout                                                                                                                                                                                     ;
;   6.811 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X115_Y75_N57  ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|add_16~113~la_lab/laboutb[18]                                                                                                                                                                         ;
;   7.369 ;   0.558 ; FF ; IC     ; 1      ; MLABCELL_X114_Y72_N48 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31|portadatain[0] ;
;   7.369 ;   0.000 ; FF ; CELL   ; 0      ; MLABCELL_X114_Y72_N48 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31~reg0           ;
+---------+---------+----+--------+--------+-----------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location              ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;      ;        ;                       ;            ; latch edge time                                                                                                                                                                                                                                                                                                          ;
; 5.064   ; 4.064   ;    ;      ;        ;                       ;            ; clock path                                                                                                                                                                                                                                                                                                               ;
;   1.000 ;   0.000 ;    ;      ;        ;                       ;            ; source latency                                                                                                                                                                                                                                                                                                           ;
;   1.000 ;   0.000 ;    ;      ; 1      ; LABCELL_X77_Y29_N12   ;            ; clock                                                                                                                                                                                                                                                                                                                    ;
;   1.354 ;   0.354 ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0       ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                      ;
;   1.763 ;   0.409 ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0       ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                     ;
;   1.763 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port         ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                ;
;   1.763 ;   0.000 ; RR ; CELL ; 7613   ; Boundary Port         ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                      ;
;   4.682 ;   2.919 ; RR ; IC   ; 1      ; MLABCELL_X114_Y72_N48 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31|clk0 ;
;   4.682 ;   0.000 ; RR ; CELL ; 0      ; MLABCELL_X114_Y72_N48 ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31~reg0 ;
;   5.064 ;   0.382 ;    ;      ;        ;                       ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                  ;
; 5.086   ; 0.022   ;    ; uTsu ; 0      ; MLABCELL_X114_Y72_N48 ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm53_gaussian32|thei_llvm_fpga_mem_lm53_gaussian1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama31~reg0 ;
+---------+---------+----+------+--------+-----------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.014 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.014 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                    ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.266      ; Fast 900mV -40C Model           ;
; 0.015 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian11|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian11|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.260      ; Fast 900mV -40C Model           ;
; 0.015 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_i_019_replace_phi41_pop18_gaussian10_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                          ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_i_019_replace_phi41_pop18_gaussian10_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.261      ; Fast 900mV -40C Model           ;
; 0.015 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_66_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                                                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_66_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.260      ; Fast 900mV -40C Model           ;
; 0.020 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                              ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                              ; clock        ; clock       ; 0.000        ; -0.001     ; 0.256      ; Fast 900mV -40C Model           ;
; 0.020 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                             ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.255      ; Fast 900mV -40C Model           ;
; 0.021 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_017_push13_gaussian38|thei_llvm_fpga_push_i32_k_017_push13_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                  ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_017_push13_gaussian38|thei_llvm_fpga_push_i32_k_017_push13_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                                  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.265      ; Fast 900mV -40C Model           ;
; 0.021 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian26|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1]                                                                   ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian26|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.256      ; Fast 900mV -40C Model           ;
; 0.021 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                              ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.254      ; Fast 900mV -40C Model           ;
; 0.021 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1]                                                            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.271      ; Fast 900mV -40C Model           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.014 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.491                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.477                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.014                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                          ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.266 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.155       ; 58         ; 0.000 ; 0.155 ;
;    uTco                ;       ; 1     ; 0.111       ; 42         ; 0.111 ; 0.111 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.234       ; 90         ; 0.000 ; 1.961 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X103_Y91_N1      ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y91_N1      ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
; 2.491   ; 0.266   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                          ;
;   2.336 ;   0.111 ; FF ; uTco   ; 2      ; FF_X103_Y91_N1      ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|q   ;
;   2.491 ;   0.155 ; FF ; CELL   ; 1      ; FF_X103_Y91_N2      ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|d   ;
;   2.491 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y91_N2      ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                              ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.258  ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                               ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                ;
;   2.492 ;   1.961  ; RR ; IC     ; 1      ; FF_X103_Y91_N2      ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|clk ;
;   2.492 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y91_N2      ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
;   2.225 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                            ;
; 2.477   ; 0.252    ;    ; uTh    ; 1      ; FF_X103_Y91_N2      ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_notexitcond_gaussian47|thei_llvm_fpga_push_i1_notexitcond_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.015 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian11|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian11|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                                             ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                                             ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                                                          ;
; Data Arrival Time               ; 2.454                                                                                                                                                                                                                                                                                                                                                             ;
; Data Required Time              ; 2.439                                                                                                                                                                                                                                                                                                                                                             ;
; Slack                           ; 0.015                                                                                                                                                                                                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.260 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.970       ; 90         ; 0.000 ; 1.786 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.155       ; 60         ; 0.000 ; 0.155 ;
;    uTco                ;       ; 1     ; 0.105       ; 40         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.201       ; 90         ; 0.000 ; 1.928 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                         ;
; 2.194   ; 2.194   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                                                   ;
;   2.194 ;   1.786 ; RR ; IC     ; 1      ; FF_X103_Y78_N43     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian11|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|clk ;
;   2.194 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y78_N43     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian11|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
; 2.454   ; 0.260   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                                             ;
;   2.299 ;   0.105 ; FF ; uTco   ; 2      ; FF_X103_Y78_N43     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian11|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|q   ;
;   2.454 ;   0.155 ; FF ; CELL   ; 1      ; FF_X103_Y78_N44     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian11|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]|d   ;
;   2.454 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y78_N44     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian11|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                                                       ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                                                         ;
; 2.194   ; 2.194    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                                                 ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                                                   ;
;   0.531 ;   0.258  ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                                                   ;
;   2.459 ;   1.928  ; RR ; IC     ; 1      ; FF_X103_Y78_N44     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian11|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]|clk ;
;   2.459 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y78_N44     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian11|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]     ;
;   2.194 ;   -0.265 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                                               ;
; 2.439   ; 0.245    ;    ; uTh    ; 1      ; FF_X103_Y78_N44     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian11|thei_llvm_fpga_push_i32_i_019_replace_phi41_push18_gaussian1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.015 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_i_019_replace_phi41_pop18_gaussian10_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_i_019_replace_phi41_pop18_gaussian10_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                    ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                    ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                 ;
; Data Arrival Time               ; 2.453                                                                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 2.438                                                                                                                                                                                                                                                                                                    ;
; Slack                           ; 0.015                                                                                                                                                                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.968       ; 90         ; 0.000 ; 1.784 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.155       ; 59         ; 0.000 ; 0.155 ;
;    uTco                ;       ; 1     ; 0.106       ; 41         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.199       ; 89         ; 0.000 ; 1.926 ;
;    Cell                ;       ; 3     ; 0.258       ; 11         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                             ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                ;
; 2.192   ; 2.192   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                        ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                         ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                    ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                          ;
;   2.192 ;   1.784 ; RR ; IC     ; 1      ; FF_X103_Y77_N43     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_i_019_replace_phi41_pop18_gaussian10_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.192 ;   0.000 ; RR ; CELL   ; 1      ; FF_X103_Y77_N43     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_i_019_replace_phi41_pop18_gaussian10_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
; 2.453   ; 0.261   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                    ;
;   2.298 ;   0.106 ; FF ; uTco   ; 2      ; FF_X103_Y77_N43     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_i_019_replace_phi41_pop18_gaussian10_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|q   ;
;   2.453 ;   0.155 ; FF ; CELL   ; 1      ; FF_X103_Y77_N44     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_i_019_replace_phi41_pop18_gaussian10_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|d   ;
;   2.453 ;   0.000 ; FF ; CELL   ; 1      ; FF_X103_Y77_N44     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_i_019_replace_phi41_pop18_gaussian10_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                              ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                ;
; 2.192   ; 2.192    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                   ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                        ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                          ;
;   0.531 ;   0.258  ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                         ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                    ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                          ;
;   2.457 ;   1.926  ; RR ; IC     ; 1      ; FF_X103_Y77_N44     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_i_019_replace_phi41_pop18_gaussian10_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|clk ;
;   2.457 ;   0.000  ; RR ; CELL   ; 1      ; FF_X103_Y77_N44     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_i_019_replace_phi41_pop18_gaussian10_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
;   2.192 ;   -0.265 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                      ;
; 2.438   ; 0.246    ;    ; uTh    ; 1      ; FF_X103_Y77_N44     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist14_i_llvm_fpga_pop_i32_i_019_replace_phi41_pop18_gaussian10_out_data_out_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.015 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_66_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_66_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                       ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                       ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                    ;
; Data Arrival Time               ; 2.459                                                                                                                                                                                                                                                                                       ;
; Data Required Time              ; 2.444                                                                                                                                                                                                                                                                                       ;
; Slack                           ; 0.015                                                                                                                                                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.260 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.975       ; 90         ; 0.000 ; 1.791 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.155       ; 60         ; 0.000 ; 0.155 ;
;    uTco                ;       ; 1     ; 0.105       ; 40         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.206       ; 90         ; 0.000 ; 1.933 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                         ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                   ;
; 2.199   ; 2.199   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                           ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                             ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                             ;
;   2.199 ;   1.791 ; RR ; IC     ; 1      ; FF_X105_Y85_N43     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_66_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|clk ;
;   2.199 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y85_N43     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_66_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
; 2.459   ; 0.260   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                       ;
;   2.304 ;   0.105 ; FF ; uTco   ; 2      ; FF_X105_Y85_N43     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_66_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|q   ;
;   2.459 ;   0.155 ; FF ; CELL   ; 1      ; FF_X105_Y85_N44     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_66_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]|d   ;
;   2.459 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y85_N44     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_66_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]     ;
+---------+---------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                 ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                   ;
; 2.199   ; 2.199    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                             ;
;   2.464 ;   1.933  ; RR ; IC     ; 1      ; FF_X105_Y85_N44     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_66_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]|clk ;
;   2.464 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y85_N44     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_66_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]     ;
;   2.199 ;   -0.265 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                         ;
; 2.444   ; 0.245    ;    ; uTh    ; 1      ; FF_X105_Y85_N44     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist15_i_llvm_fpga_pop_i2_cleanups_pop16_gaussian0_out_data_out_66_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]     ;
+---------+----------+----+--------+--------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.020 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3] ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.474                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.454                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.020                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.001 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.994       ; 90         ; 0.000 ; 1.810 ;
;    Cell                ;        ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    Cell                ;        ; 2     ; 0.160       ; 63         ; 0.000 ; 0.160 ;
;    uTco                ;        ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 2.226       ; 90         ; 0.000 ; 1.953 ;
;    Cell                ;        ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                            ;
; 2.218   ; 2.218   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                      ;
;   2.218 ;   1.810 ; RR ; IC     ; 1      ; FF_X105_Y98_N56     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|clk ;
;   2.218 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y98_N56     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
; 2.474   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                ;
;   2.314 ;   0.096 ; FF ; uTco   ; 2      ; FF_X105_Y98_N56     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|q   ;
;   2.474 ;   0.160 ; FF ; CELL   ; 1      ; FF_X105_Y98_N55     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]|d   ;
;   2.474 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y98_N55     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                            ;
; 2.217   ; 2.217    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                      ;
;   2.484 ;   1.953  ; RR ; IC     ; 1      ; FF_X105_Y98_N55     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]|clk ;
;   2.484 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y98_N55     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]     ;
;   2.217 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                  ;
; 2.454   ; 0.237    ;    ; uTh    ; 1      ; FF_X105_Y98_N55     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_push19_gaussian55|thei_llvm_fpga_push_i1_push19_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.020 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3] ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                 ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 2.481                                                                                                                                                                                                                                                                                                                 ;
; Data Required Time              ; 2.461                                                                                                                                                                                                                                                                                                                 ;
; Slack                           ; 0.020                                                                                                                                                                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.255 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.002       ; 90         ; 0.000 ; 1.818 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.096       ; 38         ; 0.096 ; 0.096 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.235       ; 90         ; 0.000 ; 1.962 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                             ;
; 2.226   ; 2.226   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                     ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   2.226 ;   1.818 ; RR ; IC     ; 1      ; FF_X105_Y93_N20     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|clk ;
;   2.226 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y93_N20     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]     ;
; 2.481   ; 0.255   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                 ;
;   2.322 ;   0.096 ; FF ; uTco   ; 2      ; FF_X105_Y93_N20     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]|q   ;
;   2.481 ;   0.159 ; FF ; CELL   ; 1      ; FF_X105_Y93_N19     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]|d   ;
;   2.481 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y93_N19     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                             ;
; 2.226   ; 2.226    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                            ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                     ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.258  ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                       ;
;   2.493 ;   1.962  ; RR ; IC     ; 1      ; FF_X105_Y93_N19     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]|clk ;
;   2.493 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y93_N19     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]     ;
;   2.226 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                   ;
; 2.461   ; 0.235    ;    ; uTh    ; 1      ; FF_X105_Y93_N19     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i1_lastiniteration_gaussian9|thei_llvm_fpga_push_i1_lastiniteration_gaussian1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.021 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_017_push13_gaussian38|thei_llvm_fpga_push_i32_k_017_push13_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3] ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_017_push13_gaussian38|thei_llvm_fpga_push_i32_k_017_push13_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                            ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                            ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                         ;
; Data Arrival Time               ; 2.461                                                                                                                                                                                                                                                                                                                            ;
; Data Required Time              ; 2.440                                                                                                                                                                                                                                                                                                                            ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.265 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.972       ; 90         ; 0.000 ; 1.788 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 60         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.106       ; 40         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.203       ; 90         ; 0.000 ; 1.930 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                        ;
; 2.196   ; 2.196   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                            ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                  ;
;   2.196 ;   1.788 ; RR ; IC     ; 1      ; FF_X105_Y80_N50     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_017_push13_gaussian38|thei_llvm_fpga_push_i32_k_017_push13_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|clk ;
;   2.196 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y80_N50     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_017_push13_gaussian38|thei_llvm_fpga_push_i32_k_017_push13_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]     ;
; 2.461   ; 0.265   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                            ;
;   2.302 ;   0.106 ; FF ; uTco   ; 2      ; FF_X105_Y80_N50     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_017_push13_gaussian38|thei_llvm_fpga_push_i32_k_017_push13_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]|q   ;
;   2.461 ;   0.159 ; FF ; CELL   ; 1      ; FF_X105_Y80_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_017_push13_gaussian38|thei_llvm_fpga_push_i32_k_017_push13_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|d   ;
;   2.461 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y80_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_017_push13_gaussian38|thei_llvm_fpga_push_i32_k_017_push13_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+---------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                        ;
; 2.196   ; 2.196    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.258  ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                  ;
;   2.461 ;   1.930  ; RR ; IC     ; 1      ; FF_X105_Y80_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_017_push13_gaussian38|thei_llvm_fpga_push_i32_k_017_push13_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|clk ;
;   2.461 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y80_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_017_push13_gaussian38|thei_llvm_fpga_push_i32_k_017_push13_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
;   2.196 ;   -0.265 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                              ;
; 2.440   ; 0.244    ;    ; uTh    ; 1      ; FF_X105_Y80_N49     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i32_k_017_push13_gaussian38|thei_llvm_fpga_push_i32_k_017_push13_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
+---------+----------+----+--------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.021 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian26|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1] ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian26|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.449                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.428                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.256 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.969       ; 90         ; 0.000 ; 1.785 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 62         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.097       ; 38         ; 0.097 ; 0.097 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.200       ; 90         ; 0.000 ; 1.927 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                       ;
; 2.193   ; 2.193   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                               ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                 ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                           ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                 ;
;   2.193 ;   1.785 ; RR ; IC     ; 1      ; FF_X101_Y78_N20     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian26|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1]|clk ;
;   2.193 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y78_N20     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian26|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1]     ;
; 2.449   ; 0.256   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                           ;
;   2.290 ;   0.097 ; FF ; uTco   ; 2      ; FF_X101_Y78_N20     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian26|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1]|q   ;
;   2.449 ;   0.159 ; FF ; CELL   ; 1      ; FF_X101_Y78_N19     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian26|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]|d   ;
;   2.449 ;   0.000 ; FF ; CELL   ; 1      ; FF_X101_Y78_N19     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian26|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                       ;
; 2.193   ; 2.193    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                               ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                 ;
;   0.531 ;   0.258  ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                 ;
;   2.458 ;   1.927  ; RR ; IC     ; 1      ; FF_X101_Y78_N19     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian26|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]|clk ;
;   2.458 ;   0.000  ; RR ; CELL   ; 1      ; FF_X101_Y78_N19     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian26|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]     ;
;   2.193 ;   -0.265 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                             ;
; 2.428   ; 0.235    ;    ; uTh    ; 1      ; FF_X101_Y78_N19     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_lm1_gaussian26|thei_llvm_fpga_mem_lm1_gaussian1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.021 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4] ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                                ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 2.452                                                                                                                                                                                                                                                                                                                                ;
; Data Required Time              ; 2.431                                                                                                                                                                                                                                                                                                                                ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                                ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.254 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 1.974       ; 90         ; 0.000 ; 1.790 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.155       ; 61         ; 0.000 ; 0.155 ;
;    uTco                ;       ; 1     ; 0.099       ; 39         ; 0.099 ; 0.099 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.205       ; 90         ; 0.000 ; 1.932 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                            ;
; 2.198   ; 2.198   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                    ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                      ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                     ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                      ;
;   2.198 ;   1.790 ; RR ; IC     ; 1      ; FF_X105_Y83_N19     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|clk ;
;   2.198 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y83_N19     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]     ;
; 2.452   ; 0.254   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                                ;
;   2.297 ;   0.099 ; FF ; uTco   ; 2      ; FF_X105_Y83_N19     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]|q   ;
;   2.452 ;   0.155 ; FF ; CELL   ; 1      ; FF_X105_Y83_N20     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]|d   ;
;   2.452 ;   0.000 ; FF ; CELL   ; 1      ; FF_X105_Y83_N20     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                                  ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                          ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                            ;
; 2.198   ; 2.198    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                                    ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.258  ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                                     ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                                ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                      ;
;   2.463 ;   1.932  ; RR ; IC     ; 1      ; FF_X105_Y83_N20     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]|clk ;
;   2.463 ;   0.000  ; RR ; CELL   ; 1      ; FF_X105_Y83_N20     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]     ;
;   2.198 ;   -0.265 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                                  ;
; 2.431   ; 0.233    ;    ; uTh    ; 1      ; FF_X105_Y83_N20     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_push_i2_cleanups_push16_gaussian50|thei_llvm_fpga_push_i2_cleanups_push16_gaussian1|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.021 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1] ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2] ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                  ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                               ;
; Data Arrival Time               ; 2.495                                                                                                                                                                                                                                                                                                  ;
; Data Required Time              ; 2.474                                                                                                                                                                                                                                                                                                  ;
; Slack                           ; 0.021                                                                                                                                                                                                                                                                                                  ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.000 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.271 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.000       ; 90         ; 0.000 ; 1.816 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.159       ; 59         ; 0.000 ; 0.159 ;
;    uTco                ;       ; 1     ; 0.112       ; 41         ; 0.112 ; 0.112 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.233       ; 90         ; 0.000 ; 1.960 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                           ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                              ;
; 2.224   ; 2.224   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                      ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                        ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                       ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                  ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                        ;
;   2.224 ;   1.816 ; RR ; IC     ; 1      ; FF_X101_Y87_N14     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1]|clk ;
;   2.224 ;   0.000 ; RR ; CELL   ; 1      ; FF_X101_Y87_N14     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1]     ;
; 2.495   ; 0.271   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                  ;
;   2.336 ;   0.112 ; FF ; uTco   ; 2      ; FF_X101_Y87_N14     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[1]|q   ;
;   2.495 ;   0.159 ; FF ; CELL   ; 1      ; FF_X101_Y87_N13     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]|d   ;
;   2.495 ;   0.000 ; FF ; CELL   ; 1      ; FF_X101_Y87_N13     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                    ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                            ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                              ;
; 2.224   ; 2.224    ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                             ;
;   0.000 ;   0.000  ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                      ;
;   0.273 ;   0.273  ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                        ;
;   0.531 ;   0.258  ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                  ;
;   0.531 ;   0.000  ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                        ;
;   2.491 ;   1.960  ; RR ; IC     ; 1      ; FF_X101_Y87_N13     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]|clk ;
;   2.491 ;   0.000  ; RR ; CELL   ; 1      ; FF_X101_Y87_N13     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]     ;
;   2.224 ;   -0.267 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                    ;
; 2.474   ; 0.250    ;    ; uTh    ; 1      ; FF_X101_Y87_N13     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|thei_llvm_fpga_mem_memdep_gaussian35|thei_llvm_fpga_mem_memdep_gaussian1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst|state[2]     ;
+---------+----------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (10 violated).  Worst case slack is -0.655 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                      ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack  ; From Node      ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; -0.655 ; sync_resetn[2] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[30] ; clock        ; clock       ; 1.000        ; -0.110     ; 1.420      ; Slow 900mV 100C Model           ;
; -0.652 ; sync_resetn[2] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[23] ; clock        ; clock       ; 1.000        ; -0.110     ; 1.420      ; Slow 900mV 100C Model           ;
; -0.634 ; sync_resetn[2] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[31] ; clock        ; clock       ; 1.000        ; -0.110     ; 1.420      ; Slow 900mV 100C Model           ;
; -0.634 ; sync_resetn[2] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[25] ; clock        ; clock       ; 1.000        ; -0.110     ; 1.420      ; Slow 900mV 100C Model           ;
; -0.633 ; sync_resetn[2] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[29] ; clock        ; clock       ; 1.000        ; -0.110     ; 1.420      ; Slow 900mV 100C Model           ;
; -0.632 ; sync_resetn[2] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[27] ; clock        ; clock       ; 1.000        ; -0.110     ; 1.420      ; Slow 900mV 100C Model           ;
; -0.631 ; sync_resetn[2] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[35] ; clock        ; clock       ; 1.000        ; -0.110     ; 1.420      ; Slow 900mV 100C Model           ;
; -0.631 ; sync_resetn[2] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[33] ; clock        ; clock       ; 1.000        ; -0.110     ; 1.420      ; Slow 900mV 100C Model           ;
; -0.630 ; sync_resetn[2] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[39] ; clock        ; clock       ; 1.000        ; -0.110     ; 1.420      ; Slow 900mV 100C Model           ;
; -0.630 ; sync_resetn[2] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[37] ; clock        ; clock       ; 1.000        ; -0.110     ; 1.420      ; Slow 900mV 100C Model           ;
+--------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is -0.655 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                      ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[30] ;
; Launch Clock                    ; clock                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 5.493                                                                                                                                                                               ;
; Data Required Time              ; 4.838                                                                                                                                                                               ;
; Slack                           ; -0.655 (VIOLATED)                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.110 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.420  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.647       ; 90         ; 0.486 ; 3.161 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.123       ; 79         ; 0.000 ; 1.123 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.196       ; 14         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.302       ; 90         ; 0.000 ; 2.962 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                            ;
; 4.073   ; 4.073   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                     ;
;   4.073 ;   3.161 ; RR ; IC     ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                       ;
;   4.073 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                           ;
; 5.493   ; 1.420   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                ;
;   4.269 ;   0.196 ; RR ; uTco   ; 1      ; FF_X108_Y84_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                         ;
;   4.370 ;   0.101 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                         ;
;   4.370 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|resetn|input                                                                                                                                                               ;
;   4.370 ;   0.000 ; RR ; CELL   ; 3053   ; Boundary Port       ;            ; gaussian_inst|resetn                                                                                                                                                                     ;
;   5.493 ;   1.123 ; RR ; IC     ; 1      ; FF_X113_Y75_N26     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[30]|clrn ;
;   5.493 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N26     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[30]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                           ;
; 4.963   ; 3.963   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                     ;
;   4.678 ;   2.962 ; RR ; IC     ; 1      ; FF_X113_Y75_N26     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[30]|clk ;
;   4.678 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N26     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[30]     ;
;   4.963 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                 ;
; 4.838   ; -0.125  ;    ; uTsu   ; 1      ; FF_X113_Y75_N26     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[30]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is -0.652 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                      ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[23] ;
; Launch Clock                    ; clock                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 5.493                                                                                                                                                                               ;
; Data Required Time              ; 4.841                                                                                                                                                                               ;
; Slack                           ; -0.652 (VIOLATED)                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.110 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.420  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.647       ; 90         ; 0.486 ; 3.161 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.123       ; 79         ; 0.000 ; 1.123 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.196       ; 14         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.302       ; 90         ; 0.000 ; 2.962 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                            ;
; 4.073   ; 4.073   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                     ;
;   4.073 ;   3.161 ; RR ; IC     ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                       ;
;   4.073 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                           ;
; 5.493   ; 1.420   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                ;
;   4.269 ;   0.196 ; RR ; uTco   ; 1      ; FF_X108_Y84_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                         ;
;   4.370 ;   0.101 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                         ;
;   4.370 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|resetn|input                                                                                                                                                               ;
;   4.370 ;   0.000 ; RR ; CELL   ; 3053   ; Boundary Port       ;            ; gaussian_inst|resetn                                                                                                                                                                     ;
;   5.493 ;   1.123 ; RR ; IC     ; 1      ; FF_X113_Y75_N5      ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[23]|clrn ;
;   5.493 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N5      ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[23]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                           ;
; 4.963   ; 3.963   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                     ;
;   4.678 ;   2.962 ; RR ; IC     ; 1      ; FF_X113_Y75_N5      ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[23]|clk ;
;   4.678 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N5      ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[23]     ;
;   4.963 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                 ;
; 4.841   ; -0.122  ;    ; uTsu   ; 1      ; FF_X113_Y75_N5      ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[23]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is -0.634 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                      ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[31] ;
; Launch Clock                    ; clock                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 5.493                                                                                                                                                                               ;
; Data Required Time              ; 4.859                                                                                                                                                                               ;
; Slack                           ; -0.634 (VIOLATED)                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.110 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.420  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.647       ; 90         ; 0.486 ; 3.161 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.123       ; 79         ; 0.000 ; 1.123 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.196       ; 14         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.302       ; 90         ; 0.000 ; 2.962 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                            ;
; 4.073   ; 4.073   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                     ;
;   4.073 ;   3.161 ; RR ; IC     ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                       ;
;   4.073 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                           ;
; 5.493   ; 1.420   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                ;
;   4.269 ;   0.196 ; RR ; uTco   ; 1      ; FF_X108_Y84_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                         ;
;   4.370 ;   0.101 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                         ;
;   4.370 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|resetn|input                                                                                                                                                               ;
;   4.370 ;   0.000 ; RR ; CELL   ; 3053   ; Boundary Port       ;            ; gaussian_inst|resetn                                                                                                                                                                     ;
;   5.493 ;   1.123 ; RR ; IC     ; 1      ; FF_X113_Y75_N28     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[31]|clrn ;
;   5.493 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N28     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[31]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                           ;
; 4.963   ; 3.963   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                     ;
;   4.678 ;   2.962 ; RR ; IC     ; 1      ; FF_X113_Y75_N28     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[31]|clk ;
;   4.678 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N28     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[31]     ;
;   4.963 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                 ;
; 4.859   ; -0.104  ;    ; uTsu   ; 1      ; FF_X113_Y75_N28     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[31]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is -0.634 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                      ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[25] ;
; Launch Clock                    ; clock                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 5.493                                                                                                                                                                               ;
; Data Required Time              ; 4.859                                                                                                                                                                               ;
; Slack                           ; -0.634 (VIOLATED)                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.110 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.420  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.647       ; 90         ; 0.486 ; 3.161 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.123       ; 79         ; 0.000 ; 1.123 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.196       ; 14         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.302       ; 90         ; 0.000 ; 2.962 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                            ;
; 4.073   ; 4.073   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                     ;
;   4.073 ;   3.161 ; RR ; IC     ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                       ;
;   4.073 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                           ;
; 5.493   ; 1.420   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                ;
;   4.269 ;   0.196 ; RR ; uTco   ; 1      ; FF_X108_Y84_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                         ;
;   4.370 ;   0.101 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                         ;
;   4.370 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|resetn|input                                                                                                                                                               ;
;   4.370 ;   0.000 ; RR ; CELL   ; 3053   ; Boundary Port       ;            ; gaussian_inst|resetn                                                                                                                                                                     ;
;   5.493 ;   1.123 ; RR ; IC     ; 1      ; FF_X113_Y75_N10     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[25]|clrn ;
;   5.493 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N10     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[25]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                           ;
; 4.963   ; 3.963   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                     ;
;   4.678 ;   2.962 ; RR ; IC     ; 1      ; FF_X113_Y75_N10     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[25]|clk ;
;   4.678 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N10     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[25]     ;
;   4.963 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                 ;
; 4.859   ; -0.104  ;    ; uTsu   ; 1      ; FF_X113_Y75_N10     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[25]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is -0.633 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                      ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[29] ;
; Launch Clock                    ; clock                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 5.493                                                                                                                                                                               ;
; Data Required Time              ; 4.860                                                                                                                                                                               ;
; Slack                           ; -0.633 (VIOLATED)                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.110 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.420  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.647       ; 90         ; 0.486 ; 3.161 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.123       ; 79         ; 0.000 ; 1.123 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.196       ; 14         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.302       ; 90         ; 0.000 ; 2.962 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                            ;
; 4.073   ; 4.073   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                     ;
;   4.073 ;   3.161 ; RR ; IC     ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                       ;
;   4.073 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                           ;
; 5.493   ; 1.420   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                ;
;   4.269 ;   0.196 ; RR ; uTco   ; 1      ; FF_X108_Y84_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                         ;
;   4.370 ;   0.101 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                         ;
;   4.370 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|resetn|input                                                                                                                                                               ;
;   4.370 ;   0.000 ; RR ; CELL   ; 3053   ; Boundary Port       ;            ; gaussian_inst|resetn                                                                                                                                                                     ;
;   5.493 ;   1.123 ; RR ; IC     ; 1      ; FF_X113_Y75_N22     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[29]|clrn ;
;   5.493 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N22     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[29]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                           ;
; 4.963   ; 3.963   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                     ;
;   4.678 ;   2.962 ; RR ; IC     ; 1      ; FF_X113_Y75_N22     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[29]|clk ;
;   4.678 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N22     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[29]     ;
;   4.963 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                 ;
; 4.860   ; -0.103  ;    ; uTsu   ; 1      ; FF_X113_Y75_N22     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[29]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is -0.632 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                      ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[27] ;
; Launch Clock                    ; clock                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 5.493                                                                                                                                                                               ;
; Data Required Time              ; 4.861                                                                                                                                                                               ;
; Slack                           ; -0.632 (VIOLATED)                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.110 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.420  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.647       ; 90         ; 0.486 ; 3.161 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.123       ; 79         ; 0.000 ; 1.123 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.196       ; 14         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.302       ; 90         ; 0.000 ; 2.962 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                            ;
; 4.073   ; 4.073   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                     ;
;   4.073 ;   3.161 ; RR ; IC     ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                       ;
;   4.073 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                           ;
; 5.493   ; 1.420   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                ;
;   4.269 ;   0.196 ; RR ; uTco   ; 1      ; FF_X108_Y84_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                         ;
;   4.370 ;   0.101 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                         ;
;   4.370 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|resetn|input                                                                                                                                                               ;
;   4.370 ;   0.000 ; RR ; CELL   ; 3053   ; Boundary Port       ;            ; gaussian_inst|resetn                                                                                                                                                                     ;
;   5.493 ;   1.123 ; RR ; IC     ; 1      ; FF_X113_Y75_N16     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[27]|clrn ;
;   5.493 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N16     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[27]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                           ;
; 4.963   ; 3.963   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                     ;
;   4.678 ;   2.962 ; RR ; IC     ; 1      ; FF_X113_Y75_N16     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[27]|clk ;
;   4.678 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N16     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[27]     ;
;   4.963 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                 ;
; 4.861   ; -0.102  ;    ; uTsu   ; 1      ; FF_X113_Y75_N16     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[27]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is -0.631 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                      ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[35] ;
; Launch Clock                    ; clock                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 5.493                                                                                                                                                                               ;
; Data Required Time              ; 4.862                                                                                                                                                                               ;
; Slack                           ; -0.631 (VIOLATED)                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.110 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.420  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.647       ; 90         ; 0.486 ; 3.161 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.123       ; 79         ; 0.000 ; 1.123 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.196       ; 14         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.302       ; 90         ; 0.000 ; 2.962 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                            ;
; 4.073   ; 4.073   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                     ;
;   4.073 ;   3.161 ; RR ; IC     ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                       ;
;   4.073 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                           ;
; 5.493   ; 1.420   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                ;
;   4.269 ;   0.196 ; RR ; uTco   ; 1      ; FF_X108_Y84_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                         ;
;   4.370 ;   0.101 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                         ;
;   4.370 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|resetn|input                                                                                                                                                               ;
;   4.370 ;   0.000 ; RR ; CELL   ; 3053   ; Boundary Port       ;            ; gaussian_inst|resetn                                                                                                                                                                     ;
;   5.493 ;   1.123 ; RR ; IC     ; 1      ; FF_X113_Y75_N40     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[35]|clrn ;
;   5.493 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N40     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[35]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                           ;
; 4.963   ; 3.963   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                     ;
;   4.678 ;   2.962 ; RR ; IC     ; 1      ; FF_X113_Y75_N40     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[35]|clk ;
;   4.678 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N40     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[35]     ;
;   4.963 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                 ;
; 4.862   ; -0.101  ;    ; uTsu   ; 1      ; FF_X113_Y75_N40     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[35]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is -0.631 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                      ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[33] ;
; Launch Clock                    ; clock                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 5.493                                                                                                                                                                               ;
; Data Required Time              ; 4.862                                                                                                                                                                               ;
; Slack                           ; -0.631 (VIOLATED)                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.110 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.420  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.647       ; 90         ; 0.486 ; 3.161 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.123       ; 79         ; 0.000 ; 1.123 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.196       ; 14         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.302       ; 90         ; 0.000 ; 2.962 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                            ;
; 4.073   ; 4.073   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                     ;
;   4.073 ;   3.161 ; RR ; IC     ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                       ;
;   4.073 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                           ;
; 5.493   ; 1.420   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                ;
;   4.269 ;   0.196 ; RR ; uTco   ; 1      ; FF_X108_Y84_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                         ;
;   4.370 ;   0.101 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                         ;
;   4.370 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|resetn|input                                                                                                                                                               ;
;   4.370 ;   0.000 ; RR ; CELL   ; 3053   ; Boundary Port       ;            ; gaussian_inst|resetn                                                                                                                                                                     ;
;   5.493 ;   1.123 ; RR ; IC     ; 1      ; FF_X113_Y75_N34     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[33]|clrn ;
;   5.493 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N34     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[33]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                           ;
; 4.963   ; 3.963   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                     ;
;   4.678 ;   2.962 ; RR ; IC     ; 1      ; FF_X113_Y75_N34     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[33]|clk ;
;   4.678 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N34     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[33]     ;
;   4.963 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                 ;
; 4.862   ; -0.101  ;    ; uTsu   ; 1      ; FF_X113_Y75_N34     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[33]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is -0.630 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                      ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[39] ;
; Launch Clock                    ; clock                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 5.493                                                                                                                                                                               ;
; Data Required Time              ; 4.863                                                                                                                                                                               ;
; Slack                           ; -0.630 (VIOLATED)                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.110 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.420  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.647       ; 90         ; 0.486 ; 3.161 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.123       ; 79         ; 0.000 ; 1.123 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.196       ; 14         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.302       ; 90         ; 0.000 ; 2.962 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                            ;
; 4.073   ; 4.073   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                     ;
;   4.073 ;   3.161 ; RR ; IC     ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                       ;
;   4.073 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                           ;
; 5.493   ; 1.420   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                ;
;   4.269 ;   0.196 ; RR ; uTco   ; 1      ; FF_X108_Y84_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                         ;
;   4.370 ;   0.101 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                         ;
;   4.370 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|resetn|input                                                                                                                                                               ;
;   4.370 ;   0.000 ; RR ; CELL   ; 3053   ; Boundary Port       ;            ; gaussian_inst|resetn                                                                                                                                                                     ;
;   5.493 ;   1.123 ; RR ; IC     ; 1      ; FF_X113_Y75_N52     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[39]|clrn ;
;   5.493 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N52     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[39]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                           ;
; 4.963   ; 3.963   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                     ;
;   4.678 ;   2.962 ; RR ; IC     ; 1      ; FF_X113_Y75_N52     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[39]|clk ;
;   4.678 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N52     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[39]     ;
;   4.963 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                 ;
; 4.863   ; -0.100  ;    ; uTsu   ; 1      ; FF_X113_Y75_N52     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[39]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is -0.630 (VIOLATED)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                          ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; sync_resetn[2]                                                                                                                                                                      ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[37] ;
; Launch Clock                    ; clock                                                                                                                                                                               ;
; Latch Clock                     ; clock                                                                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                            ;
; Data Arrival Time               ; 5.493                                                                                                                                                                               ;
; Data Required Time              ; 4.863                                                                                                                                                                               ;
; Slack                           ; -0.630 (VIOLATED)                                                                                                                                                                   ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                               ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 1.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.110 ;       ;             ;            ;       ;       ;
; Data Delay             ; 1.420  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 1     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 3.647       ; 90         ; 0.486 ; 3.161 ;
;    Cell                ;        ; 2     ; 0.426       ; 10         ; 0.000 ; 0.426 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.123       ; 79         ; 0.000 ; 1.123 ;
;    Cell                ;        ; 3     ; 0.101       ; 7          ; 0.000 ; 0.101 ;
;    uTco                ;        ; 1     ; 0.196       ; 14         ; 0.196 ; 0.196 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 3.302       ; 90         ; 0.000 ; 2.962 ;
;    Cell                ;        ; 3     ; 0.376       ; 10         ; 0.000 ; 0.376 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                  ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                         ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                            ;
; 4.073   ; 4.073   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                               ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                    ;
;   0.486 ;   0.486 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                      ;
;   0.912 ;   0.426 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                     ;
;   4.073 ;   3.161 ; RR ; IC     ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]|clk                                                                                                                                                                       ;
;   4.073 ;   0.000 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]                                                                                                                                                                           ;
; 5.493   ; 1.420   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                ;
;   4.269 ;   0.196 ; RR ; uTco   ; 1      ; FF_X108_Y84_N40     ;            ; sync_resetn[2]|q                                                                                                                                                                         ;
;   4.370 ;   0.101 ; RR ; CELL   ; 1      ; FF_X108_Y84_N40     ; High Speed ; sync_resetn[2]~la_lab/laboutb[6]                                                                                                                                                         ;
;   4.370 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|resetn|input                                                                                                                                                               ;
;   4.370 ;   0.000 ; RR ; CELL   ; 3053   ; Boundary Port       ;            ; gaussian_inst|resetn                                                                                                                                                                     ;
;   5.493 ;   1.123 ; RR ; IC     ; 1      ; FF_X113_Y75_N46     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[37]|clrn ;
;   5.493 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N46     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[37]      ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                    ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.000   ; 1.000   ;    ;        ;        ;                     ;            ; latch edge time                                                                                                                                                                         ;
; 1.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                           ;
; 4.963   ; 3.963   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                              ;
;   1.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                          ;
;   1.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                   ;
;   1.340 ;   0.340 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                     ;
;   1.716 ;   0.376 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                    ;
;   1.716 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                               ;
;   1.716 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                     ;
;   4.678 ;   2.962 ; RR ; IC     ; 1      ; FF_X113_Y75_N46     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[37]|clk ;
;   4.678 ;   0.000 ; RR ; CELL   ; 1      ; FF_X113_Y75_N46     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[37]     ;
;   4.963 ;   0.285 ;    ;        ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                 ;
; 4.863   ; -0.100  ;    ; uTsu   ; 1      ; FF_X113_Y75_N46     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|redist1_i_arrayidx16_gaussian0_trunc_sel_x_b_1_0_q[37]     ;
+---------+---------+----+--------+--------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.127 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||clock} -to_clock [get_clocks {clock}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {clock}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {clock} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV -40C Model
    Fast 900mV 100C Model
    Fast 900mV -40C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.127 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1  ; clock        ; clock       ; 0.000        ; 0.019      ; 0.243      ; Fast 900mV -40C Model           ;
; 0.127 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a28~reg1 ; clock        ; clock       ; 0.000        ; 0.019      ; 0.243      ; Fast 900mV -40C Model           ;
; 0.127 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a27~reg1 ; clock        ; clock       ; 0.000        ; 0.019      ; 0.243      ; Fast 900mV -40C Model           ;
; 0.127 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a26~reg1 ; clock        ; clock       ; 0.000        ; 0.019      ; 0.243      ; Fast 900mV -40C Model           ;
; 0.127 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a25~reg1 ; clock        ; clock       ; 0.000        ; 0.019      ; 0.243      ; Fast 900mV -40C Model           ;
; 0.127 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a24~reg1 ; clock        ; clock       ; 0.000        ; 0.019      ; 0.243      ; Fast 900mV -40C Model           ;
; 0.127 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a23~reg1 ; clock        ; clock       ; 0.000        ; 0.019      ; 0.243      ; Fast 900mV -40C Model           ;
; 0.127 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a22~reg1 ; clock        ; clock       ; 0.000        ; 0.019      ; 0.243      ; Fast 900mV -40C Model           ;
; 0.127 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a21~reg1 ; clock        ; clock       ; 0.000        ; 0.019      ; 0.243      ; Fast 900mV -40C Model           ;
; 0.127 ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a20~reg1 ; clock        ; clock       ; 0.000        ; 0.019      ; 0.243      ; Fast 900mV -40C Model           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.127 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                 ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                          ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                          ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                          ;
; Data Required Time              ; 2.341                                                                                                                                                                                                                                                                                                                          ;
; Slack                           ; 0.127                                                                                                                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.019 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.243 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.077       ; 32         ; 0.077 ; 0.077 ;
;    Cell                ;       ; 2     ; 0.064       ; 26         ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.102       ; 42         ; 0.102 ; 0.102 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.242       ; 90         ; 0.000 ; 1.969 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.468   ; 0.243   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   2.327 ;   0.102 ; RR ; uTco   ; 1      ; FF_X105_Y92_N49     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.391 ;   0.064 ; RR ; CELL   ; 52     ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[12] ;
;   2.468 ;   0.077 ; RR ; IC     ; 1      ; EC_X106_Y92_N0      ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0|clr1     ;
;   2.468 ;   0.000 ; RR ; CELL   ; 1      ; EC_X106_Y92_N0      ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1     ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                        ;
+---------+----------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                ;
; 2.244   ; 2.244    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                          ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.258  ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                           ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                      ;
;   0.531 ;   0.000  ; RR ; CELL ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                            ;
;   2.500 ;   1.969  ; RR ; IC   ; 1      ; EC_X106_Y92_N0      ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0|clk1 ;
;   2.500 ;   0.000  ; RR ; CELL ; 1      ; EC_X106_Y92_N0      ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1 ;
;   2.244 ;   -0.256 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                        ;
; 2.341   ; 0.097    ;    ; uTh  ; 1      ; EC_X106_Y92_N0      ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a0~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.127 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a28~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.341                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.127                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.019 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.243 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.077       ; 32         ; 0.077 ; 0.077 ;
;    Cell                ;       ; 2     ; 0.064       ; 26         ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.102       ; 42         ; 0.102 ; 0.102 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.242       ; 90         ; 0.000 ; 1.969 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.468   ; 0.243   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   2.327 ;   0.102 ; RR ; uTco   ; 1      ; FF_X105_Y92_N49     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.391 ;   0.064 ; RR ; CELL   ; 52     ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[12] ;
;   2.468 ;   0.077 ; RR ; IC     ; 1      ; EC_X106_Y92_N28     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a28|clr1    ;
;   2.468 ;   0.000 ; RR ; CELL   ; 1      ; EC_X106_Y92_N28     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a28~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                 ;
; 2.244   ; 2.244    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   2.500 ;   1.969  ; RR ; IC   ; 1      ; EC_X106_Y92_N28     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a28|clk1 ;
;   2.500 ;   0.000  ; RR ; CELL ; 1      ; EC_X106_Y92_N28     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a28~reg1 ;
;   2.244 ;   -0.256 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                         ;
; 2.341   ; 0.097    ;    ; uTh  ; 1      ; EC_X106_Y92_N28     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a28~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.127 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a27~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.341                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.127                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.019 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.243 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.077       ; 32         ; 0.077 ; 0.077 ;
;    Cell                ;       ; 2     ; 0.064       ; 26         ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.102       ; 42         ; 0.102 ; 0.102 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.242       ; 90         ; 0.000 ; 1.969 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.468   ; 0.243   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   2.327 ;   0.102 ; RR ; uTco   ; 1      ; FF_X105_Y92_N49     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.391 ;   0.064 ; RR ; CELL   ; 52     ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[12] ;
;   2.468 ;   0.077 ; RR ; IC     ; 1      ; EC_X106_Y92_N27     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a27|clr1    ;
;   2.468 ;   0.000 ; RR ; CELL   ; 1      ; EC_X106_Y92_N27     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a27~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                 ;
; 2.244   ; 2.244    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   2.500 ;   1.969  ; RR ; IC   ; 1      ; EC_X106_Y92_N27     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a27|clk1 ;
;   2.500 ;   0.000  ; RR ; CELL ; 1      ; EC_X106_Y92_N27     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a27~reg1 ;
;   2.244 ;   -0.256 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                         ;
; 2.341   ; 0.097    ;    ; uTh  ; 1      ; EC_X106_Y92_N27     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a27~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.127 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a26~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.341                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.127                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.019 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.243 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.077       ; 32         ; 0.077 ; 0.077 ;
;    Cell                ;       ; 2     ; 0.064       ; 26         ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.102       ; 42         ; 0.102 ; 0.102 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.242       ; 90         ; 0.000 ; 1.969 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.468   ; 0.243   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   2.327 ;   0.102 ; RR ; uTco   ; 1      ; FF_X105_Y92_N49     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.391 ;   0.064 ; RR ; CELL   ; 52     ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[12] ;
;   2.468 ;   0.077 ; RR ; IC     ; 1      ; EC_X106_Y92_N26     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a26|clr1    ;
;   2.468 ;   0.000 ; RR ; CELL   ; 1      ; EC_X106_Y92_N26     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a26~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                 ;
; 2.244   ; 2.244    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   2.500 ;   1.969  ; RR ; IC   ; 1      ; EC_X106_Y92_N26     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a26|clk1 ;
;   2.500 ;   0.000  ; RR ; CELL ; 1      ; EC_X106_Y92_N26     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a26~reg1 ;
;   2.244 ;   -0.256 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                         ;
; 2.341   ; 0.097    ;    ; uTh  ; 1      ; EC_X106_Y92_N26     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a26~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.127 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a25~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.341                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.127                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.019 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.243 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.077       ; 32         ; 0.077 ; 0.077 ;
;    Cell                ;       ; 2     ; 0.064       ; 26         ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.102       ; 42         ; 0.102 ; 0.102 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.242       ; 90         ; 0.000 ; 1.969 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.468   ; 0.243   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   2.327 ;   0.102 ; RR ; uTco   ; 1      ; FF_X105_Y92_N49     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.391 ;   0.064 ; RR ; CELL   ; 52     ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[12] ;
;   2.468 ;   0.077 ; RR ; IC     ; 1      ; EC_X106_Y92_N25     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a25|clr1    ;
;   2.468 ;   0.000 ; RR ; CELL   ; 1      ; EC_X106_Y92_N25     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a25~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                 ;
; 2.244   ; 2.244    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   2.500 ;   1.969  ; RR ; IC   ; 1      ; EC_X106_Y92_N25     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a25|clk1 ;
;   2.500 ;   0.000  ; RR ; CELL ; 1      ; EC_X106_Y92_N25     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a25~reg1 ;
;   2.244 ;   -0.256 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                         ;
; 2.341   ; 0.097    ;    ; uTh  ; 1      ; EC_X106_Y92_N25     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a25~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.127 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a24~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.341                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.127                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.019 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.243 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.077       ; 32         ; 0.077 ; 0.077 ;
;    Cell                ;       ; 2     ; 0.064       ; 26         ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.102       ; 42         ; 0.102 ; 0.102 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.242       ; 90         ; 0.000 ; 1.969 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.468   ; 0.243   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   2.327 ;   0.102 ; RR ; uTco   ; 1      ; FF_X105_Y92_N49     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.391 ;   0.064 ; RR ; CELL   ; 52     ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[12] ;
;   2.468 ;   0.077 ; RR ; IC     ; 1      ; EC_X106_Y92_N24     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a24|clr1    ;
;   2.468 ;   0.000 ; RR ; CELL   ; 1      ; EC_X106_Y92_N24     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a24~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                 ;
; 2.244   ; 2.244    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   2.500 ;   1.969  ; RR ; IC   ; 1      ; EC_X106_Y92_N24     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a24|clk1 ;
;   2.500 ;   0.000  ; RR ; CELL ; 1      ; EC_X106_Y92_N24     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a24~reg1 ;
;   2.244 ;   -0.256 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                         ;
; 2.341   ; 0.097    ;    ; uTh  ; 1      ; EC_X106_Y92_N24     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a24~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.127 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a23~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.341                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.127                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.019 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.243 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.077       ; 32         ; 0.077 ; 0.077 ;
;    Cell                ;       ; 2     ; 0.064       ; 26         ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.102       ; 42         ; 0.102 ; 0.102 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.242       ; 90         ; 0.000 ; 1.969 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.468   ; 0.243   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   2.327 ;   0.102 ; RR ; uTco   ; 1      ; FF_X105_Y92_N49     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.391 ;   0.064 ; RR ; CELL   ; 52     ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[12] ;
;   2.468 ;   0.077 ; RR ; IC     ; 1      ; EC_X106_Y92_N23     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a23|clr1    ;
;   2.468 ;   0.000 ; RR ; CELL   ; 1      ; EC_X106_Y92_N23     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a23~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                 ;
; 2.244   ; 2.244    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   2.500 ;   1.969  ; RR ; IC   ; 1      ; EC_X106_Y92_N23     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a23|clk1 ;
;   2.500 ;   0.000  ; RR ; CELL ; 1      ; EC_X106_Y92_N23     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a23~reg1 ;
;   2.244 ;   -0.256 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                         ;
; 2.341   ; 0.097    ;    ; uTh  ; 1      ; EC_X106_Y92_N23     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a23~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.127 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a22~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.341                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.127                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.019 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.243 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.077       ; 32         ; 0.077 ; 0.077 ;
;    Cell                ;       ; 2     ; 0.064       ; 26         ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.102       ; 42         ; 0.102 ; 0.102 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.242       ; 90         ; 0.000 ; 1.969 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.468   ; 0.243   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   2.327 ;   0.102 ; RR ; uTco   ; 1      ; FF_X105_Y92_N49     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.391 ;   0.064 ; RR ; CELL   ; 52     ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[12] ;
;   2.468 ;   0.077 ; RR ; IC     ; 1      ; EC_X106_Y92_N22     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a22|clr1    ;
;   2.468 ;   0.000 ; RR ; CELL   ; 1      ; EC_X106_Y92_N22     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a22~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                 ;
; 2.244   ; 2.244    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   2.500 ;   1.969  ; RR ; IC   ; 1      ; EC_X106_Y92_N22     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a22|clk1 ;
;   2.500 ;   0.000  ; RR ; CELL ; 1      ; EC_X106_Y92_N22     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a22~reg1 ;
;   2.244 ;   -0.256 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                         ;
; 2.341   ; 0.097    ;    ; uTh  ; 1      ; EC_X106_Y92_N22     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a22~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.127 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a21~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.341                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.127                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.019 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.243 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.077       ; 32         ; 0.077 ; 0.077 ;
;    Cell                ;       ; 2     ; 0.064       ; 26         ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.102       ; 42         ; 0.102 ; 0.102 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.242       ; 90         ; 0.000 ; 1.969 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.468   ; 0.243   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   2.327 ;   0.102 ; RR ; uTco   ; 1      ; FF_X105_Y92_N49     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.391 ;   0.064 ; RR ; CELL   ; 52     ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[12] ;
;   2.468 ;   0.077 ; RR ; IC     ; 1      ; EC_X106_Y92_N21     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a21|clr1    ;
;   2.468 ;   0.000 ; RR ; CELL   ; 1      ; EC_X106_Y92_N21     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a21~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                 ;
; 2.244   ; 2.244    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   2.500 ;   1.969  ; RR ; IC   ; 1      ; EC_X106_Y92_N21     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a21|clk1 ;
;   2.500 ;   0.000  ; RR ; CELL ; 1      ; EC_X106_Y92_N21     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a21~reg1 ;
;   2.244 ;   -0.256 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                         ;
; 2.341   ; 0.097    ;    ; uTh  ; 1      ; EC_X106_Y92_N21     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a21~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.127 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                  ;
; To Node                         ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a20~reg1 ;
; Launch Clock                    ; clock                                                                                                                                                                                                                                                                                                                           ;
; Latch Clock                     ; clock                                                                                                                                                                                                                                                                                                                           ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                                                                                                                                                                        ;
; Data Arrival Time               ; 2.468                                                                                                                                                                                                                                                                                                                           ;
; Data Required Time              ; 2.341                                                                                                                                                                                                                                                                                                                           ;
; Slack                           ; 0.127                                                                                                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV -40C Model                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.019 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.243 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.001       ; 90         ; 0.000 ; 1.817 ;
;    Cell                ;       ; 3     ; 0.224       ; 10         ; 0.000 ; 0.224 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.077       ; 32         ; 0.077 ; 0.077 ;
;    Cell                ;       ; 2     ; 0.064       ; 26         ; 0.000 ; 0.064 ;
;    uTco                ;       ; 1     ; 0.102       ; 42         ; 0.102 ; 0.102 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 3     ; 2.242       ; 90         ; 0.000 ; 1.969 ;
;    Cell                ;       ; 3     ; 0.258       ; 10         ; 0.000 ; 0.258 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                     ;            ; launch edge time                                                                                                                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                     ;            ; time borrowed                                                                                                                                                                                                                                                                                                                      ;
; 2.225   ; 2.225   ;    ;        ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                              ;
;   0.184 ;   0.184 ; RR ; IC     ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                                ;
;   0.408 ;   0.224 ; RR ; CELL   ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                               ;
;   0.408 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                          ;
;   0.408 ;   0.000 ; RR ; CELL   ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                                ;
;   2.225 ;   1.817 ; RR ; IC     ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|clk                 ;
;   2.225 ;   0.000 ; RR ; CELL   ; 1      ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ;
; 2.468   ; 0.243   ;    ;        ;        ;                     ;            ; data path                                                                                                                                                                                                                                                                                                                          ;
;   2.327 ;   0.102 ; RR ; uTco   ; 1      ; FF_X105_Y92_N49     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]|q                   ;
;   2.391 ;   0.064 ; RR ; CELL   ; 52     ; FF_X105_Y92_N49     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]~la_mlab/laboutb[12] ;
;   2.468 ;   0.077 ; RR ; IC     ; 1      ; EC_X106_Y92_N20     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a20|clr1    ;
;   2.468 ;   0.000 ; RR ; CELL   ; 1      ; EC_X106_Y92_N20     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a20~reg1    ;
+---------+---------+----+--------+--------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location            ; HS/LP      ; Element                                                                                                                                                                                                                                                                                                                         ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                     ;            ; latch edge time                                                                                                                                                                                                                                                                                                                 ;
; 2.244   ; 2.244    ;    ;      ;        ;                     ;            ; clock path                                                                                                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;      ;        ;                     ;            ; source latency                                                                                                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ;    ;      ; 1      ; LABCELL_X77_Y29_N12 ;            ; clock                                                                                                                                                                                                                                                                                                                           ;
;   0.273 ;   0.273  ; RR ; IC   ; 2      ; CLKCTRL_2A_G_I0     ; High Speed ; clock~CLKENA0|inclk                                                                                                                                                                                                                                                                                                             ;
;   0.531 ;   0.258  ; RR ; CELL ; 338    ; CLKCTRL_2A_G_I0     ;            ; clock~CLKENA0|outclk                                                                                                                                                                                                                                                                                                            ;
;   0.531 ;   0.000  ; RR ; IC   ; 1      ; Boundary Port       ;            ; gaussian_inst|clock|input                                                                                                                                                                                                                                                                                                       ;
;   0.531 ;   0.000  ; RR ; CELL ; 7613   ; Boundary Port       ;            ; gaussian_inst|clock                                                                                                                                                                                                                                                                                                             ;
;   2.500 ;   1.969  ; RR ; IC   ; 1      ; EC_X106_Y92_N20     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a20|clk1 ;
;   2.500 ;   0.000  ; RR ; CELL ; 1      ; EC_X106_Y92_N20     ; High Speed ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a20~reg1 ;
;   2.244 ;   -0.256 ;    ;      ;        ;                     ;            ; clock pessimism removed                                                                                                                                                                                                                                                                                                         ;
; 2.341   ; 0.097    ;    ; uTh  ; 1      ; EC_X106_Y92_N20     ;            ; gaussian_inst|gaussian_internal_inst|gaussian_internal|thegaussian_function|thebb_gaussian_B7|thebb_gaussian_B7_stall_region|theredist11_gaussian_B7_merge_reg_aunroll_x_out_data_out_5_tpl_67_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1|ram_block2a20~reg1 ;
+---------+----------+----+------+--------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 16 of the 40 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.4.0 Build 67 12/06/2021 SC Pro Edition
    Info: Processing started: Wed Mar 29 19:33:31 2023
    Info: System process ID: 168129
Info: Command: quartus_sta quartus_compile -c quartus_compile --mode=finalize
Info: Using INI file /home/dirren/IntelHLS/gaussian/test-fpga.prj/quartus/quartus.ini
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "component_gaussian".
Info (16678): Successfully loaded final database: elapsed time is 00:00:05.
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '-40'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'quartus_compile.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.393
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -2.393           -6170.620      6701      clock Slow 900mV -40C Model 
Info (332146): Worst-case hold slack is 0.014
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.014               0.000         0      clock Fast 900mV -40C Model 
Info (332146): Worst-case recovery slack is -0.655
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.655            -699.669      3050      clock Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.127
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.127               0.000         0      clock Fast 900mV -40C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is -0.890
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):    -0.890            -483.692      1005      clock Slow 900mV -40C Model 
Info (332114): Report Metastability (Slow 900mV 100C Model): Found 104 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.

    Info (332114): Number of Synchronizer Chains Found: 104
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 4, or 3.8%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
Critical Warning (19536): Report Metastability (Slow 900mV -40C Model): Found 104 synchronizer chains, 104 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 0.0 years or 0.00751 seconds.
    Critical Warning (19536): Typical MTBF of Design is 1.43e-06 years or 45.2 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 104
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 104
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.243 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Critical Warning (19536): Report Metastability (Fast 900mV 100C Model): Found 104 synchronizer chains, 16 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 2.43e+03 years or 7.65e+10 seconds.
    Critical Warning (19536): Typical MTBF of Design is 6.55e+04 years or 2.06e+12 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 104
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 16
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.535 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2382.8
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Critical Warning (19536): Report Metastability (Fast 900mV -40C Model): Found 104 synchronizer chains, 97 with unsafe MTBF.
    Critical Warning (19536): Worst-Case MTBF of Design is 611 years or 1.92e+10 seconds.
    Critical Warning (19536): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): MTBF of Design does not meet the minimum MTBF requirement.
    Critical Warning (19536): Minimum MTBF Requirement is 1e+09 years or 3.15e+16 seconds.

    Critical Warning (19536): Number of Synchronizer Chains Found: 104
    Critical Warning (19536): Number of Synchronizer Chains Found With Unsafe MTBF: 97
    Critical Warning (19536): Shortest Synchronizer Chain: 3 Registers
    Critical Warning (19536): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Critical Warning (19536): Number of Chains Excluded from MTBF Analysis: 0, or 0.0%
    Critical Warning (19536): 
Worst Case Available Settling Time: 0.831 ns

    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 123.6
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 4590.3
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 34 warnings
    Info: Peak virtual memory: 2611 megabytes
    Info: Processing ended: Wed Mar 29 19:33:40 2023
    Info: Elapsed time: 00:00:09
    Info: System process ID: 168129


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 195   ; 195  ;
; Unconstrained Input Port Paths  ; 197   ; 197  ;
; Unconstrained Output Ports      ; 140   ; 140  ;
; Unconstrained Output Port Paths ; 140   ; 140  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------+
; Input Port                      ; Comment                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------+
; resetn                          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                               ;
+----------------------------------+---------------------------------------------------------------------------------------+
; Output Port                      ; Comment                                                                               ;
+----------------------------------+---------------------------------------------------------------------------------------+
; gaussian_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------+
; Input Port                      ; Comment                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------+
; resetn                          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_start[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_stall[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_c[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[0]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[1]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[2]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[3]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[4]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[5]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[6]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[7]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[8]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[9]                   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[10]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[11]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[12]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[13]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[14]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[15]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[16]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[17]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[18]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[19]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[20]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[21]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[22]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[23]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[24]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[25]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[26]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[27]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[28]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[29]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[30]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[31]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[32]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[33]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[34]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[35]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[36]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[37]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[38]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[39]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[40]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[41]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[42]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[43]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[44]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[45]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[46]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[47]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[48]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[49]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[50]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[51]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[52]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[53]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[54]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[55]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[56]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[57]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[58]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[59]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[60]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[61]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[62]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_A[63]                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[32] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[33] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[34] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[35] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[36] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[37] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[38] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[39] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[40] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[41] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[42] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[43] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[44] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[45] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[46] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[47] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[48] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[49] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[50] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[51] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[52] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[53] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[54] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[55] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[56] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[57] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[58] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[59] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[60] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[61] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[62] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_readdata[63] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                               ;
+----------------------------------+---------------------------------------------------------------------------------------+
; Output Port                      ; Comment                                                                               ;
+----------------------------------+---------------------------------------------------------------------------------------+
; gaussian_busy[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_done[0]                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[16]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[17]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[18]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[19]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[20]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[21]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[22]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[23]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[24]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[25]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[26]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[27]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[28]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[29]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[30]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[31]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[32]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[33]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[34]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[35]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[36]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[37]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[38]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[39]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[40]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[41]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[42]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[43]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[44]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[45]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[46]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[47]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[48]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[49]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[50]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[51]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[52]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[53]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[54]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[55]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[56]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[57]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[58]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[59]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[60]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[61]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[62]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_address[63]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_byteenable[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_byteenable[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_byteenable[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_byteenable[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_byteenable[4] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_byteenable[5] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_byteenable[6] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_byteenable[7] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_read[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_write[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[32] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[33] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[34] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[35] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[36] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[37] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[38] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[39] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[40] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[41] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[42] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[43] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[44] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[45] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[46] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[47] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[48] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[49] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[50] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[51] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[52] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[53] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[54] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[55] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[56] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[57] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[58] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[59] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[60] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[61] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[62] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gaussian_avmm_0_rw_writedata[63] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.393    ; 0.014 ; -0.655   ; 0.127   ; -0.890              ;
;  clock           ; -2.393    ; 0.014 ; -0.655   ; 0.127   ; -0.890              ;
; Design-wide TNS  ; -6170.62  ; 0.0   ; -699.669 ; 0.0     ; -483.692            ;
;  clock           ; -6170.620 ; 0.000 ; -699.669 ; 0.000   ; -483.692            ;
+------------------+-----------+-------+----------+---------+---------------------+


