/* Generated by Yosys 0.18+10 (git sha1 2be6af90e, gcc 11.2.1 -fPIC -Os) */

module fabric_I_SERDES_primitive_inst(dff, \$auto$clkbufmap.cc:298:execute$428 , \$iopadmap$reset , \$iopadmap$data_in , \$auto$rs_design_edit.cc:317:add_wire_btw_prims$458 , \$auto$rs_design_edit.cc:317:add_wire_btw_prims$461 , \$auto$rs_design_edit.cc:572:execute$453 , \$auto$rs_design_edit.cc:317:add_wire_btw_prims$460 , \$auto$rs_design_edit.cc:317:add_wire_btw_prims$455 , \$auto$rs_design_edit.cc:317:add_wire_btw_prims$459 , \$auto$rs_design_edit.cc:572:execute$454 , \$auto$rs_design_edit.cc:572:execute$451 , \$auto$rs_design_edit.cc:572:execute$450 , \$auto$rs_design_edit.cc:572:execute$448 , \$auto$rs_design_edit.cc:572:execute$449 , \$auto$rs_design_edit.cc:317:add_wire_btw_prims$457 , \$auto$rs_design_edit.cc:317:add_wire_btw_prims$456 , \$auto$rs_design_edit.cc:572:execute$452 , \$auto$rs_design_edit.cc:572:execute$447 );
  output \$auto$rs_design_edit.cc:317:add_wire_btw_prims$459 ;
  input \$auto$rs_design_edit.cc:317:add_wire_btw_prims$460 ;
  output \$auto$rs_design_edit.cc:317:add_wire_btw_prims$455 ;
  input [3:0] \$auto$rs_design_edit.cc:317:add_wire_btw_prims$461 ;
  input \$iopadmap$data_in ;
  input \$iopadmap$reset ;
  input \$auto$clkbufmap.cc:298:execute$428 ;
  output \$auto$rs_design_edit.cc:317:add_wire_btw_prims$458 ;
  output \$auto$rs_design_edit.cc:317:add_wire_btw_prims$457 ;
  output \$auto$rs_design_edit.cc:317:add_wire_btw_prims$456 ;
  output \$auto$rs_design_edit.cc:572:execute$453 ;
  output \$auto$rs_design_edit.cc:572:execute$447 ;
  output \$auto$rs_design_edit.cc:572:execute$448 ;
  output \$auto$rs_design_edit.cc:572:execute$450 ;
  output \$auto$rs_design_edit.cc:572:execute$454 ;
  output \$auto$rs_design_edit.cc:572:execute$451 ;
  output \$auto$rs_design_edit.cc:572:execute$452 ;
  output dff;
  output \$auto$rs_design_edit.cc:572:execute$449 ;
  wire \$iopadmap$DPA_LOCK ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$459 ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$460 ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$455 ;
  wire [3:0] \$iopadmap$Q ;
  wire [3:0] \$auto$rs_design_edit.cc:317:add_wire_btw_prims$461 ;
  wire \$iopadmap$data_in ;
  wire \$iopadmap$reset ;
  wire \$auto$clkbufmap.cc:298:execute$428 ;
  wire \$abc$192$li0_li0 ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$458 ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$457 ;
  wire \$auto$rs_design_edit.cc:317:add_wire_btw_prims$456 ;
  wire \$auto$rs_design_edit.cc:572:execute$453 ;
  wire \$auto$rs_design_edit.cc:572:execute$447 ;
  wire \$auto$rs_design_edit.cc:572:execute$448 ;
  wire \$auto$rs_design_edit.cc:572:execute$450 ;
  wire \$auto$rs_design_edit.cc:572:execute$454 ;
  wire \$auto$rs_design_edit.cc:572:execute$451 ;
  wire \$auto$rs_design_edit.cc:572:execute$452 ;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:21.5-21.8" *)
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2740/results_dir/.././rtl/I_SERDES_primitive_inst.v:21.5-21.8" *)
  wire dff;
  wire \$auto$rs_design_edit.cc:572:execute$449 ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:333.12-333.71" *)
  DFFNRE \$abc$192$auto$blifparse.cc:362:parse_blif$193  (
    .C(\$auto$clkbufmap.cc:298:execute$428 ),
    .D(\$abc$192$li0_li0 ),
    .E(1'h1),
    .Q(dff),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/04_23_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h4)
  ) \$abc$424$auto$blifparse.cc:515:parse_blif$425  (
    .A({ \$iopadmap$data_in , \$iopadmap$reset  }),
    .Y(\$abc$192$li0_li0 )
  );
  assign \$auto$rs_design_edit.cc:572:execute$447  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$448  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$449  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$450  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$451  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$452  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$453  = 1'h1;
  assign \$auto$rs_design_edit.cc:572:execute$454  = 1'h1;
  assign \$auto$rs_design_edit.cc:317:add_wire_btw_prims$455  = \$auto$rs_design_edit.cc:317:add_wire_btw_prims$460 ;
endmodule
