// Seed: 2685689422
module module_0 (
    input tri id_0
    , id_14,
    output wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    output supply1 id_7,
    output tri id_8,
    input wand id_9,
    output supply1 id_10,
    input wand id_11,
    output wire id_12
);
  assign id_1 = (id_9);
endmodule
module module_1 (
    input wire id_0
    , id_17,
    input supply0 id_1,
    input uwire id_2,
    output tri1 id_3,
    output wor id_4,
    output tri1 id_5,
    input supply0 id_6,
    input wand id_7,
    output supply0 id_8,
    input uwire id_9,
    input uwire id_10,
    input wor id_11,
    output uwire id_12,
    output supply0 id_13,
    input uwire id_14,
    output supply0 id_15
);
  wire id_18;
  module_0(
      id_7, id_15, id_6, id_2, id_2, id_10, id_4, id_5, id_5, id_10, id_5, id_11, id_15
  );
endmodule
