# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../vry_Verilog.srcs/sources_1/new/vry_generage.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
