<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv2.0\synthesis\060_MII\synlog\m2s010_som_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>CommsFPGA_top|BIT_CLK_inferred_clock</data>
<data>100.0 MHz</data>
<data>135.4 MHz</data>
<data>2.614</data>
</row>
<row>
<data>CommsFPGA_top|ClkDivider_inferred_clock[1]</data>
<data>100.0 MHz</data>
<data>211.8 MHz</data>
<data>5.278</data>
</row>
<row>
<data>ident_coreinst.comm_block_INST.dr2_tck</data>
<data>1.0 MHz</data>
<data>883.6 MHz</data>
<data>998.868</data>
</row>
<row>
<data>jtag_interface_x|b9_nv_oQwfYF</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>jtag_interface_x|b10_8Kz_rKlrtX</data>
<data>100.0 MHz</data>
<data>737.2 MHz</data>
<data>8.643</data>
</row>
<row>
<data>jtag_interface_x|identify_clk_int_inferred_clock</data>
<data>100.0 MHz</data>
<data>250.2 MHz</data>
<data>6.003</data>
</row>
<row>
<data>m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock</data>
<data>100.0 MHz</data>
<data>152.0 MHz</data>
<data>3.421</data>
</row>
<row>
<data>m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock</data>
<data>100.0 MHz</data>
<data>196.1 MHz</data>
<data>4.902</data>
</row>
<row>
<data>m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock</data>
<data>100.0 MHz</data>
<data>123.8 MHz</data>
<data>1.921</data>
</row>
<row>
<data>m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock</data>
<data>100.0 MHz</data>
<data>372.7 MHz</data>
<data>7.317</data>
</row>
<row>
<data>m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock</data>
<data>100.0 MHz</data>
<data>123.4 MHz</data>
<data>0.948</data>
</row>
<row>
<data>m2s010_som_sb_MSS|MAC_MII_MDC_inferred_clock</data>
<data>100.0 MHz</data>
<data>192.3 MHz</data>
<data>4.801</data>
</row>
<row>
<data>m2s010_som|I2C_0_SCL_F2M</data>
<data>100.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>148.9 MHz</data>
<data>3.283</data>
</row>
</report_table>
