{
  "Top": "vector_add",
  "RtlTop": "vector_add",
  "RtlPrefix": "",
  "RtlSubPrefix": "vector_add_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xck26",
    "Package": "-sfvc784",
    "Speed": "-2LV-c",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "x": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_fixed<8, 8, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "x",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "w": {
      "index": "1",
      "direction": "in",
      "srcType": "stream<ap_fixed<8, 8, AP_TRN, AP_WRAP, 0>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "w",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "y": {
      "index": "2",
      "direction": "out",
      "srcType": "ap_fixed<8, 8, AP_TRN, AP_WRAP, 0>&",
      "srcSize": "8",
      "hwRefs": [
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "y",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "y_ctrl",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -library=math",
      "config_export -rtl=verilog",
      "config_export -vendor=ku",
      "config_export -version=1.1.0"
    ],
    "DirectiveTcl": ["set_directive_top vector_add -name vector_add"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "vector_add"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "2",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "ku",
    "Library": "math",
    "Name": "vector_add",
    "Version": "1.1",
    "DisplayName": "Vector_add",
    "Revision": "0",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "ku_math_vector_add_1_1.zip"
  },
  "Files": {
    "CSource": ["..\/vector_add.cpp"],
    "Vhdl": [
      "impl\/vhdl\/vector_add_control_s_axi.vhd",
      "impl\/vhdl\/vector_add_mul_8s_8s_8_1_1.vhd",
      "impl\/vhdl\/vector_add_regslice_both.vhd",
      "impl\/vhdl\/vector_add.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/vector_add_control_s_axi.v",
      "impl\/verilog\/vector_add_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/vector_add_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/vector_add_mul_8s_8s_8_1_1.v",
      "impl\/verilog\/vector_add_regslice_both.v",
      "impl\/verilog\/vector_add.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/vector_add_v1_1\/data\/vector_add.mdd",
      "impl\/misc\/drivers\/vector_add_v1_1\/data\/vector_add.tcl",
      "impl\/misc\/drivers\/vector_add_v1_1\/src\/Makefile",
      "impl\/misc\/drivers\/vector_add_v1_1\/src\/xvector_add.c",
      "impl\/misc\/drivers\/vector_add_v1_1\/src\/xvector_add.h",
      "impl\/misc\/drivers\/vector_add_v1_1\/src\/xvector_add_hw.h",
      "impl\/misc\/drivers\/vector_add_v1_1\/src\/xvector_add_linux.c",
      "impl\/misc\/drivers\/vector_add_v1_1\/src\/xvector_add_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/vector_add.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "y",
          "access": "R",
          "description": "Data signal of y",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "8",
              "name": "y",
              "access": "R",
              "description": "Bit 7 to 0 of y"
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x14",
          "name": "y_ctrl",
          "access": "R",
          "description": "Control signal of y",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "y_ap_vld",
              "access": "R",
              "description": "Control signal y_ap_vld"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "1",
          "offset": "16",
          "argName": "y"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:x:w",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "x": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "x_",
      "ports": [
        "x_TDATA",
        "x_TREADY",
        "x_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "x"
        }]
    },
    "w": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "w_",
      "ports": [
        "w_TDATA",
        "w_TREADY",
        "w_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "w"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "x_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "x_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "x_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "w_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "w_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "w_TREADY": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "vector_add"},
    "Info": {"vector_add": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"vector_add": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.077"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "0",
          "FF": "55",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "150",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-05-05 12:43:02 -0500",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
