
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00006498  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00086498  00086498  0000e498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008f8  20070000  000864a0  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000a254  200708f8  00086d98  000108f8  2**3
                  ALLOC
  4 .stack        00002004  2007ab4c  00090fec  000108f8  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000108f8  2**0
                  CONTENTS, READONLY
  6 .comment      00000070  00000000  00000000  00010921  2**0
                  CONTENTS, READONLY
  7 .debug_info   0002da36  00000000  00000000  00010991  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000087b3  00000000  00000000  0003e3c7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    0000f0c6  00000000  00000000  00046b7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00001718  00000000  00000000  00055c40  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001378  00000000  00000000  00057358  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001ad1f  00000000  00000000  000586d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001c971  00000000  00000000  000733ef  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00068aa2  00000000  00000000  0008fd60  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002f14  00000000  00000000  000f8804  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007cb50 	.word	0x2007cb50
   80004:	0008117d 	.word	0x0008117d
   80008:	00081179 	.word	0x00081179
   8000c:	00081179 	.word	0x00081179
   80010:	00081179 	.word	0x00081179
   80014:	00081179 	.word	0x00081179
   80018:	00081179 	.word	0x00081179
	...
   8002c:	00081649 	.word	0x00081649
   80030:	00081179 	.word	0x00081179
   80034:	00000000 	.word	0x00000000
   80038:	000816d9 	.word	0x000816d9
   8003c:	00081715 	.word	0x00081715
   80040:	00081179 	.word	0x00081179
   80044:	00081179 	.word	0x00081179
   80048:	00081179 	.word	0x00081179
   8004c:	00081179 	.word	0x00081179
   80050:	00081179 	.word	0x00081179
   80054:	00081179 	.word	0x00081179
   80058:	00081179 	.word	0x00081179
   8005c:	00081179 	.word	0x00081179
   80060:	00081179 	.word	0x00081179
   80064:	00081179 	.word	0x00081179
   80068:	00000000 	.word	0x00000000
   8006c:	00080b89 	.word	0x00080b89
   80070:	00080ba5 	.word	0x00080ba5
   80074:	00080bc1 	.word	0x00080bc1
   80078:	00080bdd 	.word	0x00080bdd
	...
   80084:	00081179 	.word	0x00081179
   80088:	00081179 	.word	0x00081179
   8008c:	00081179 	.word	0x00081179
   80090:	00081179 	.word	0x00081179
   80094:	00081179 	.word	0x00081179
   80098:	00081179 	.word	0x00081179
   8009c:	00081179 	.word	0x00081179
   800a0:	00081179 	.word	0x00081179
   800a4:	00000000 	.word	0x00000000
   800a8:	00081179 	.word	0x00081179
   800ac:	00081179 	.word	0x00081179
   800b0:	00081179 	.word	0x00081179
   800b4:	00081179 	.word	0x00081179
   800b8:	00081179 	.word	0x00081179
   800bc:	00081179 	.word	0x00081179
   800c0:	00081179 	.word	0x00081179
   800c4:	00081179 	.word	0x00081179
   800c8:	00081179 	.word	0x00081179
   800cc:	00081179 	.word	0x00081179
   800d0:	00081179 	.word	0x00081179
   800d4:	00081179 	.word	0x00081179
   800d8:	00081179 	.word	0x00081179
   800dc:	00081179 	.word	0x00081179
   800e0:	00081179 	.word	0x00081179
   800e4:	00081179 	.word	0x00081179
   800e8:	00081179 	.word	0x00081179
   800ec:	00081179 	.word	0x00081179
   800f0:	00081179 	.word	0x00081179

000800f4 <deregister_tm_clones>:
   800f4:	b508      	push	{r3, lr}
   800f6:	4805      	ldr	r0, [pc, #20]	; (8010c <deregister_tm_clones+0x18>)
   800f8:	4b05      	ldr	r3, [pc, #20]	; (80110 <deregister_tm_clones+0x1c>)
   800fa:	1a19      	subs	r1, r3, r0
   800fc:	2906      	cmp	r1, #6
   800fe:	d800      	bhi.n	80102 <deregister_tm_clones+0xe>
   80100:	bd08      	pop	{r3, pc}
   80102:	4a04      	ldr	r2, [pc, #16]	; (80114 <deregister_tm_clones+0x20>)
   80104:	2a00      	cmp	r2, #0
   80106:	d0fb      	beq.n	80100 <deregister_tm_clones+0xc>
   80108:	4790      	blx	r2
   8010a:	e7f9      	b.n	80100 <deregister_tm_clones+0xc>
   8010c:	000864a0 	.word	0x000864a0
   80110:	000864a3 	.word	0x000864a3
   80114:	00000000 	.word	0x00000000

00080118 <register_tm_clones>:
   80118:	b508      	push	{r3, lr}
   8011a:	4807      	ldr	r0, [pc, #28]	; (80138 <register_tm_clones+0x20>)
   8011c:	4b07      	ldr	r3, [pc, #28]	; (8013c <register_tm_clones+0x24>)
   8011e:	1a19      	subs	r1, r3, r0
   80120:	108a      	asrs	r2, r1, #2
   80122:	eb02 73d2 	add.w	r3, r2, r2, lsr #31
   80126:	1059      	asrs	r1, r3, #1
   80128:	d100      	bne.n	8012c <register_tm_clones+0x14>
   8012a:	bd08      	pop	{r3, pc}
   8012c:	4a04      	ldr	r2, [pc, #16]	; (80140 <register_tm_clones+0x28>)
   8012e:	2a00      	cmp	r2, #0
   80130:	d0fb      	beq.n	8012a <register_tm_clones+0x12>
   80132:	4790      	blx	r2
   80134:	e7f9      	b.n	8012a <register_tm_clones+0x12>
   80136:	bf00      	nop
   80138:	000864a0 	.word	0x000864a0
   8013c:	000864a0 	.word	0x000864a0
   80140:	00000000 	.word	0x00000000

00080144 <__do_global_dtors_aux>:
   80144:	b510      	push	{r4, lr}
   80146:	4c06      	ldr	r4, [pc, #24]	; (80160 <__do_global_dtors_aux+0x1c>)
   80148:	7823      	ldrb	r3, [r4, #0]
   8014a:	b943      	cbnz	r3, 8015e <__do_global_dtors_aux+0x1a>
   8014c:	f7ff ffd2 	bl	800f4 <deregister_tm_clones>
   80150:	4804      	ldr	r0, [pc, #16]	; (80164 <__do_global_dtors_aux+0x20>)
   80152:	b110      	cbz	r0, 8015a <__do_global_dtors_aux+0x16>
   80154:	4804      	ldr	r0, [pc, #16]	; (80168 <__do_global_dtors_aux+0x24>)
   80156:	f3af 8000 	nop.w
   8015a:	2101      	movs	r1, #1
   8015c:	7021      	strb	r1, [r4, #0]
   8015e:	bd10      	pop	{r4, pc}
   80160:	200708f8 	.word	0x200708f8
   80164:	00000000 	.word	0x00000000
   80168:	000864a0 	.word	0x000864a0

0008016c <frame_dummy>:
   8016c:	b508      	push	{r3, lr}
   8016e:	4b08      	ldr	r3, [pc, #32]	; (80190 <frame_dummy+0x24>)
   80170:	b11b      	cbz	r3, 8017a <frame_dummy+0xe>
   80172:	4808      	ldr	r0, [pc, #32]	; (80194 <frame_dummy+0x28>)
   80174:	4908      	ldr	r1, [pc, #32]	; (80198 <frame_dummy+0x2c>)
   80176:	f3af 8000 	nop.w
   8017a:	4808      	ldr	r0, [pc, #32]	; (8019c <frame_dummy+0x30>)
   8017c:	6801      	ldr	r1, [r0, #0]
   8017e:	b111      	cbz	r1, 80186 <frame_dummy+0x1a>
   80180:	4a07      	ldr	r2, [pc, #28]	; (801a0 <frame_dummy+0x34>)
   80182:	b102      	cbz	r2, 80186 <frame_dummy+0x1a>
   80184:	4790      	blx	r2
   80186:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   8018a:	f7ff bfc5 	b.w	80118 <register_tm_clones>
   8018e:	bf00      	nop
   80190:	00000000 	.word	0x00000000
   80194:	000864a0 	.word	0x000864a0
   80198:	200708fc 	.word	0x200708fc
   8019c:	000864a0 	.word	0x000864a0
   801a0:	00000000 	.word	0x00000000

000801a4 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   801a4:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   801a6:	f44f 403d 	mov.w	r0, #48384	; 0xbd00
   801aa:	f2c0 5001 	movt	r0, #1281	; 0x501
   801ae:	f241 437d 	movw	r3, #5245	; 0x147d
   801b2:	f2c0 0308 	movt	r3, #8
   801b6:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   801b8:	f04f 0000 	mov.w	r0, #0
   801bc:	f04f 013e 	mov.w	r1, #62	; 0x3e
   801c0:	f640 4299 	movw	r2, #3225	; 0xc99
   801c4:	f2c0 0208 	movt	r2, #8
   801c8:	4790      	blx	r2
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   801ca:	f640 5409 	movw	r4, #3337	; 0xd09
   801ce:	f2c0 0408 	movt	r4, #8
   801d2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   801d4:	2800      	cmp	r0, #0
   801d6:	d0fc      	beq.n	801d2 <sysclk_init+0x2e>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   801d8:	f640 5019 	movw	r0, #3353	; 0xd19
   801dc:	f2c0 0008 	movt	r0, #8
   801e0:	4780      	blx	r0
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   801e2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   801e6:	f2c4 010e 	movt	r1, #16398	; 0x400e
   801ea:	f643 7301 	movw	r3, #16129	; 0x3f01
   801ee:	f2c2 030d 	movt	r3, #8205	; 0x200d
   801f2:	628b      	str	r3, [r1, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   801f4:	f640 5429 	movw	r4, #3369	; 0xd29
   801f8:	f2c0 0408 	movt	r4, #8
   801fc:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   801fe:	2800      	cmp	r0, #0
   80200:	d0fc      	beq.n	801fc <sysclk_init+0x58>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80202:	f04f 0010 	mov.w	r0, #16
   80206:	f640 32f9 	movw	r2, #3065	; 0xbf9
   8020a:	f2c0 0208 	movt	r2, #8
   8020e:	4790      	blx	r2
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80210:	f241 20b5 	movw	r0, #4789	; 0x12b5
   80214:	f2c0 0008 	movt	r0, #8
   80218:	4780      	blx	r0
   8021a:	bd10      	pop	{r4, pc}

0008021c <delay_init>:

#include "asf.h"
#include "DelayFunctions.h"

int delay_init(void)
{
   8021c:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_TC0);
   8021e:	f04f 001b 	mov.w	r0, #27
   80222:	f640 5339 	movw	r3, #3385	; 0xd39
   80226:	f2c0 0308 	movt	r3, #8
   8022a:	4798      	blx	r3
	tc_init(TC0,0,0);
   8022c:	f04f 0400 	mov.w	r4, #0
   80230:	f2c4 0408 	movt	r4, #16392	; 0x4008
   80234:	4620      	mov	r0, r4
   80236:	f04f 0100 	mov.w	r1, #0
   8023a:	460a      	mov	r2, r1
   8023c:	f241 0395 	movw	r3, #4245	; 0x1095
   80240:	f2c0 0308 	movt	r3, #8
   80244:	4798      	blx	r3
	tc_set_block_mode(TC0,0);
   80246:	4620      	mov	r0, r4
   80248:	f04f 0100 	mov.w	r1, #0
   8024c:	f241 02b1 	movw	r2, #4273	; 0x10b1
   80250:	f2c0 0208 	movt	r2, #8
   80254:	4790      	blx	r2
	tc_stop(TC0,0);
   80256:	4620      	mov	r0, r4
   80258:	f04f 0100 	mov.w	r1, #0
   8025c:	f241 03b9 	movw	r3, #4281	; 0x10b9
   80260:	f2c0 0308 	movt	r3, #8
   80264:	4798      	blx	r3
	return 0;
}
   80266:	f04f 0000 	mov.w	r0, #0
   8026a:	bd10      	pop	{r4, pc}

0008026c <motorshield_setup>:
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
   8026c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
   80270:	f2c4 030e 	movt	r3, #16398	; 0x400e
   80274:	f44f 7280 	mov.w	r2, #256	; 0x100
   80278:	615a      	str	r2, [r3, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8027a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   8027e:	635a      	str	r2, [r3, #52]	; 0x34
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
   80280:	f44f 5090 	mov.w	r0, #4608	; 0x1200
   80284:	f2c4 000e 	movt	r0, #16398	; 0x400e
   80288:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   8028c:	6101      	str	r1, [r0, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
   8028e:	f8c0 10a0 	str.w	r1, [r0, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80292:	6301      	str	r1, [r0, #48]	; 0x30
   80294:	4770      	bx	lr
   80296:	bf00      	nop

00080298 <pid_control>:
uint16_t integral = 0;
uint16_t derivate = 0;


void pid_control(void *p)
{	
   80298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8029c:	b089      	sub	sp, #36	; 0x24
	portTickType xLastWakeTime;
	portTickType xTimeIncrement = 100;		//ms
	xLastWakeTime = xTaskGetTickCount();
   8029e:	f242 3391 	movw	r3, #9105	; 0x2391
   802a2:	f2c0 0308 	movt	r3, #8
   802a6:	4798      	blx	r3
   802a8:	9007      	str	r0, [sp, #28]
	
	while(1)
	{
		vTaskDelayUntil( &xLastWakeTime, xTimeIncrement); /* Wait for the next cycle */
   802aa:	a807      	add	r0, sp, #28
   802ac:	f04f 0164 	mov.w	r1, #100	; 0x64
   802b0:	f242 7231 	movw	r2, #10033	; 0x2731
   802b4:	f2c0 0208 	movt	r2, #8
   802b8:	4790      	blx	r2
		
		current_value = sensor_read();
   802ba:	f240 5099 	movw	r0, #1433	; 0x599
   802be:	f2c0 0008 	movt	r0, #8
   802c2:	4780      	blx	r0
   802c4:	4605      	mov	r5, r0
   802c6:	f64a 3630 	movw	r6, #43824	; 0xab30
   802ca:	f2c2 0607 	movt	r6, #8199	; 0x2007
   802ce:	8030      	strh	r0, [r6, #0]
		error = setpoint - current_value;
   802d0:	f240 0710 	movw	r7, #16
   802d4:	f2c2 0707 	movt	r7, #8199	; 0x2007
   802d8:	8839      	ldrh	r1, [r7, #0]
   802da:	1a0c      	subs	r4, r1, r0
   802dc:	fa1f fa84 	uxth.w	sl, r4
   802e0:	f64a 3338 	movw	r3, #43832	; 0xab38
   802e4:	f2c2 0307 	movt	r3, #8199	; 0x2007
   802e8:	f8a3 a000 	strh.w	sl, [r3]
		
		sum = (sum + prev_error);
   802ec:	f640 1218 	movw	r2, #2328	; 0x918
   802f0:	4693      	mov	fp, r2
   802f2:	f2c2 0b07 	movt	fp, #8199	; 0x2007
   802f6:	f9bb 6000 	ldrsh.w	r6, [fp]
   802fa:	9605      	str	r6, [sp, #20]
   802fc:	f64a 3734 	movw	r7, #43828	; 0xab34
   80300:	f2c2 0707 	movt	r7, #8199	; 0x2007
   80304:	6838      	ldr	r0, [r7, #0]
   80306:	1830      	adds	r0, r6, r0
   80308:	6038      	str	r0, [r7, #0]
		integral = (sum * (dT/Ti));
   8030a:	f240 0120 	movw	r1, #32
   8030e:	f2c2 0107 	movt	r1, #8199	; 0x2007
   80312:	e9d1 2300 	ldrd	r2, r3, [r1]
   80316:	e9cd 2300 	strd	r2, r3, [sp]
   8031a:	f243 682d 	movw	r8, #13869	; 0x362d
   8031e:	f2c0 0808 	movt	r8, #8
   80322:	47c0      	blx	r8
   80324:	e9cd 0102 	strd	r0, r1, [sp, #8]
   80328:	f643 144d 	movw	r4, #14669	; 0x394d
   8032c:	f2c0 0408 	movt	r4, #8
   80330:	e9dd 0100 	ldrd	r0, r1, [sp]
   80334:	f240 0318 	movw	r3, #24
   80338:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8033c:	e9d3 2300 	ldrd	r2, r3, [r3]
   80340:	47a0      	blx	r4
   80342:	4602      	mov	r2, r0
   80344:	460b      	mov	r3, r1
   80346:	f243 66f9 	movw	r6, #14073	; 0x36f9
   8034a:	f2c0 0608 	movt	r6, #8
   8034e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   80352:	47b0      	blx	r6
   80354:	f643 396d 	movw	r9, #15213	; 0x3b6d
   80358:	f2c0 0908 	movt	r9, #8
   8035c:	47c8      	blx	r9
   8035e:	b287      	uxth	r7, r0
   80360:	9702      	str	r7, [sp, #8]
   80362:	f640 1114 	movw	r1, #2324	; 0x914
   80366:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8036a:	8008      	strh	r0, [r1, #0]
		derivate = ((Td/dT) * (error - prev_error));
   8036c:	fa0f f78a 	sxth.w	r7, sl
   80370:	f240 0008 	movw	r0, #8
   80374:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80378:	c803      	ldmia	r0, {r0, r1}
   8037a:	e9dd 2300 	ldrd	r2, r3, [sp]
   8037e:	47a0      	blx	r4
   80380:	e9cd 0100 	strd	r0, r1, [sp]
   80384:	9a05      	ldr	r2, [sp, #20]
   80386:	1ab8      	subs	r0, r7, r2
   80388:	47c0      	blx	r8
   8038a:	4602      	mov	r2, r0
   8038c:	460b      	mov	r3, r1
   8038e:	e9dd 0100 	ldrd	r0, r1, [sp]
   80392:	47b0      	blx	r6
   80394:	47c8      	blx	r9
   80396:	b284      	uxth	r4, r0
   80398:	f640 1316 	movw	r3, #2326	; 0x916
   8039c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   803a0:	8018      	strh	r0, [r3, #0]
		PID = (Kp* (error + integral + derivate))*100;
   803a2:	9902      	ldr	r1, [sp, #8]
   803a4:	1878      	adds	r0, r7, r1
   803a6:	1900      	adds	r0, r0, r4
   803a8:	47c0      	blx	r8
   803aa:	f240 0200 	movw	r2, #0
   803ae:	f2c2 0207 	movt	r2, #8199	; 0x2007
   803b2:	ca0c      	ldmia	r2, {r2, r3}
   803b4:	47b0      	blx	r6
   803b6:	f04f 0200 	mov.w	r2, #0
   803ba:	f04f 0300 	mov.w	r3, #0
   803be:	f2c4 0359 	movt	r3, #16473	; 0x4059
   803c2:	47b0      	blx	r6
   803c4:	f643 361d 	movw	r6, #15133	; 0x3b1d
   803c8:	f2c0 0608 	movt	r6, #8
   803cc:	47b0      	blx	r6
   803ce:	4603      	mov	r3, r0
   803d0:	f64a 3432 	movw	r4, #43826	; 0xab32
   803d4:	f2c2 0407 	movt	r4, #8199	; 0x2007
   803d8:	8020      	strh	r0, [r4, #0]
		prev_error = error;
   803da:	f8ab a000 	strh.w	sl, [fp]
		printf("C: %d, E: %d, P: %d\n", current_value, error, PID);
   803de:	f246 307c 	movw	r0, #25468	; 0x637c
   803e2:	f2c0 0008 	movt	r0, #8
   803e6:	4629      	mov	r1, r5
   803e8:	463a      	mov	r2, r7
   803ea:	b21b      	sxth	r3, r3
   803ec:	f643 4531 	movw	r5, #15409	; 0x3c31
   803f0:	f2c0 0508 	movt	r5, #8
   803f4:	47a8      	blx	r5
		
		if(PID > 800)
   803f6:	8827      	ldrh	r7, [r4, #0]
   803f8:	b239      	sxth	r1, r7
   803fa:	f5b1 7f48 	cmp.w	r1, #800	; 0x320
   803fe:	dd03      	ble.n	80408 <pid_control+0x170>
		{
			PID = 800;
   80400:	f44f 7348 	mov.w	r3, #800	; 0x320
   80404:	8023      	strh	r3, [r4, #0]
   80406:	e009      	b.n	8041c <pid_control+0x184>
		}
		if(PID < 0)
   80408:	f417 4f00 	tst.w	r7, #32768	; 0x8000
   8040c:	d006      	beq.n	8041c <pid_control+0x184>
		{
			PID = 0;
   8040e:	f64a 3032 	movw	r0, #43826	; 0xab32
   80412:	f2c2 0007 	movt	r0, #8199	; 0x2007
   80416:	f04f 0200 	mov.w	r2, #0
   8041a:	8002      	strh	r2, [r0, #0]
		}
		pwm_update(PID);
   8041c:	f64a 3432 	movw	r4, #43826	; 0xab32
   80420:	f2c2 0407 	movt	r4, #8199	; 0x2007
   80424:	f9b4 0000 	ldrsh.w	r0, [r4]
   80428:	f240 45f5 	movw	r5, #1269	; 0x4f5
   8042c:	f2c0 0508 	movt	r5, #8
   80430:	47a8      	blx	r5
		printf("PID: %d\n", PID);
   80432:	f246 3094 	movw	r0, #25492	; 0x6394
   80436:	f2c0 0008 	movt	r0, #8
   8043a:	f9b4 1000 	ldrsh.w	r1, [r4]
   8043e:	f643 4731 	movw	r7, #15409	; 0x3c31
   80442:	f2c0 0708 	movt	r7, #8
   80446:	47b8      	blx	r7
		
	}
   80448:	e72f      	b.n	802aa <pid_control+0x12>
   8044a:	bf00      	nop

0008044c <pwm_setup>:
static pwm_channel_t pwm_channel_instance;			// Define the PWM channel instance in order to configure channel


/* Initialize PWM for pin DAC1 */
void pwm_setup(void)
{
   8044c:	b530      	push	{r4, r5, lr}
   8044e:	b085      	sub	sp, #20
	pmc_enable_periph_clk(ID_PWM);					// Enable the module clock for PWM peripheral
   80450:	f04f 0024 	mov.w	r0, #36	; 0x24
   80454:	f640 5339 	movw	r3, #3385	; 0xd39
   80458:	f2c0 0308 	movt	r3, #8
   8045c:	4798      	blx	r3
	pwm_channel_disable(PWM, PWM_CHANNEL);			// Disable channel 0
   8045e:	f44f 4580 	mov.w	r5, #16384	; 0x4000
   80462:	f2c4 0509 	movt	r5, #16393	; 0x4009
   80466:	4628      	mov	r0, r5
   80468:	f04f 0100 	mov.w	r1, #0
   8046c:	f241 0289 	movw	r2, #4233	; 0x1089
   80470:	f2c0 0208 	movt	r2, #8
   80474:	4790      	blx	r2
	
	pwm_clock_t clock_setting = {					// Setup clock for PWM module
   80476:	f244 2040 	movw	r0, #16960	; 0x4240
   8047a:	f2c0 000f 	movt	r0, #15
   8047e:	9001      	str	r0, [sp, #4]
   80480:	f04f 0400 	mov.w	r4, #0
   80484:	9402      	str	r4, [sp, #8]
   80486:	f44f 413d 	mov.w	r1, #48384	; 0xbd00
   8048a:	f2c0 5101 	movt	r1, #1281	; 0x501
   8048e:	9103      	str	r1, [sp, #12]
		.ul_clka = 1000 * 1000,						// Clock A is configured, frequencey = 1KHz, period = 1000
		.ul_clkb = 0,								// Clock B is not used
		.ul_mck = sysclk_get_cpu_hz()				// System main clock = 48MHz   (eller sysclk_get_cpu_hz() ?), sysclk_get_main_hz()
	};
	pwm_init(PWM, &clock_setting);
   80490:	4628      	mov	r0, r5
   80492:	a901      	add	r1, sp, #4
   80494:	f640 63e1 	movw	r3, #3809	; 0xee1
   80498:	f2c0 0308 	movt	r3, #8
   8049c:	4798      	blx	r3
	
	pwm_channel_instance.ul_prescaler = PWM_CMR_CPRE_CLKA;			// Clock A as source clock
   8049e:	f640 111c 	movw	r1, #2332	; 0x91c
   804a2:	f2c2 0107 	movt	r1, #8199	; 0x2007
   804a6:	f04f 020b 	mov.w	r2, #11
   804aa:	604a      	str	r2, [r1, #4]
	pwm_channel_instance.ul_period = 1000;
   804ac:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
   804b0:	6108      	str	r0, [r1, #16]
	pwm_channel_instance.ul_duty = 0;
   804b2:	60cc      	str	r4, [r1, #12]
	pwm_channel_instance.channel = PWM_CHANNEL;						// Configure channel 0
   804b4:	600c      	str	r4, [r1, #0]
	pwm_channel_instance.alignment = PWM_ALIGN_LEFT;				// Period is left-aligned
   804b6:	810c      	strh	r4, [r1, #8]
	pwm_channel_instance.polarity = PWM_LOW;						// Output waveform starts at a low level
   804b8:	728c      	strb	r4, [r1, #10]
	
	pwm_channel_init(PWM, &pwm_channel_instance);					// Initialize channel instance
   804ba:	4628      	mov	r0, r5
   804bc:	f640 722d 	movw	r2, #3885	; 0xf2d
   804c0:	f2c0 0208 	movt	r2, #8
   804c4:	4790      	blx	r2
	pio_set_peripheral(PIOB, PIO_PERIPH_B, PIO_PB16B_PWML0);		// Setup PWM for pin DAC1
   804c6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
   804ca:	f2c4 000e 	movt	r0, #16398	; 0x400e
   804ce:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   804d2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
   804d6:	f640 0395 	movw	r3, #2197	; 0x895
   804da:	f2c0 0308 	movt	r3, #8
   804de:	4798      	blx	r3
	pwm_channel_enable(PWM, PWM_CHANNEL);							// Enable channel 6
   804e0:	4628      	mov	r0, r5
   804e2:	4621      	mov	r1, r4
   804e4:	f241 027d 	movw	r2, #4221	; 0x107d
   804e8:	f2c0 0208 	movt	r2, #8
   804ec:	4790      	blx	r2
}
   804ee:	b005      	add	sp, #20
   804f0:	bd30      	pop	{r4, r5, pc}
   804f2:	bf00      	nop

000804f4 <pwm_update>:


/* Update duty cycle */
void pwm_update(int duty_cycle)
{
   804f4:	b508      	push	{r3, lr}
   804f6:	4602      	mov	r2, r0
	pwm_channel_update_duty(PWM, &pwm_channel_instance, duty_cycle);
   804f8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
   804fc:	f2c4 0009 	movt	r0, #16393	; 0x4009
   80500:	f640 111c 	movw	r1, #2332	; 0x91c
   80504:	f2c2 0107 	movt	r1, #8199	; 0x2007
   80508:	f241 0359 	movw	r3, #4185	; 0x1059
   8050c:	f2c0 0308 	movt	r3, #8
   80510:	4798      	blx	r3
   80512:	bd08      	pop	{r3, pc}

00080514 <adc_setup>:
#include "SensorFunctions.h"


/* Initialize ADC for pin A8 */
void adc_setup(void)
{
   80514:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);							// Enable specified peripheral clock
   80516:	f04f 0025 	mov.w	r0, #37	; 0x25
   8051a:	f640 5339 	movw	r3, #3385	; 0xd39
   8051e:	f2c0 0308 	movt	r3, #8
   80522:	4798      	blx	r3
	
	adc_init(ADC, sysclk_get_main_hz(), 1000000, 8);		// Initialize the given ADC with the specified ADC clock and startup time
   80524:	f04f 0400 	mov.w	r4, #0
   80528:	f2c4 040c 	movt	r4, #16396	; 0x400c
   8052c:	4620      	mov	r0, r4
   8052e:	f44f 41f4 	mov.w	r1, #31232	; 0x7a00
   80532:	f6c0 2103 	movt	r1, #2563	; 0xa03
   80536:	f244 2240 	movw	r2, #16960	; 0x4240
   8053a:	f2c0 020f 	movt	r2, #15
   8053e:	f04f 0308 	mov.w	r3, #8
   80542:	f240 75d9 	movw	r5, #2009	; 0x7d9
   80546:	f2c0 0508 	movt	r5, #8
   8054a:	47a8      	blx	r5
															// sysclk_get_main_hz() is used to get master clock frequency
															// ADC_CLOCK gives the ADC clock frequency
	adc_configure_timing(ADC, 0, ADC_SETTLING_TIME_3, 1);	// Configure ADC timing
   8054c:	4620      	mov	r0, r4
   8054e:	f04f 0100 	mov.w	r1, #0
   80552:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
   80556:	f04f 0301 	mov.w	r3, #1
   8055a:	f640 0541 	movw	r5, #2113	; 0x841
   8055e:	f2c0 0508 	movt	r5, #8
   80562:	47a8      	blx	r5
	adc_set_resolution(ADC, ADC_MR_LOWRES_BITS_12);			// Set ADC resolution with 12 bits, 2^12 = 4096 (voltage read converted to number between 0-4095)
   80564:	4620      	mov	r0, r4
   80566:	f04f 0100 	mov.w	r1, #0
   8056a:	f640 0221 	movw	r2, #2081	; 0x821
   8056e:	f2c0 0208 	movt	r2, #8
   80572:	4790      	blx	r2
	adc_enable_channel(ADC, ADC_CHANNEL_10);				// Enable specified ADC channel (pin A8)
   80574:	4620      	mov	r0, r4
   80576:	f04f 010a 	mov.w	r1, #10
   8057a:	f640 0369 	movw	r3, #2153	; 0x869
   8057e:	f2c0 0308 	movt	r3, #8
   80582:	4798      	blx	r3
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);				// Configure software conversion trigger
   80584:	4620      	mov	r0, r4
   80586:	f04f 0100 	mov.w	r1, #0
   8058a:	460a      	mov	r2, r1
   8058c:	f640 0331 	movw	r3, #2097	; 0x831
   80590:	f2c0 0308 	movt	r3, #8
   80594:	4798      	blx	r3
   80596:	bd38      	pop	{r3, r4, r5, pc}

00080598 <sensor_read>:
* 45-40cm = 1660
* 40-35cm = 1510
* 35-30cm = 1380	max value
*/
uint16_t sensor_read(void)
{
   80598:	b510      	push	{r4, lr}
	uint16_t distance = 0;	
	
	while(1)
	{	
		adc_start(ADC);
   8059a:	f04f 0400 	mov.w	r4, #0
   8059e:	f2c4 040c 	movt	r4, #16396	; 0x400c
   805a2:	4620      	mov	r0, r4
   805a4:	f640 0361 	movw	r3, #2145	; 0x861
   805a8:	f2c0 0308 	movt	r3, #8
   805ac:	4798      	blx	r3
		uint16_t sensor_value = adc_get_channel_value(ADC, ADC_CHANNEL_10);
   805ae:	4620      	mov	r0, r4
   805b0:	f04f 010a 	mov.w	r1, #10
   805b4:	f640 0275 	movw	r2, #2165	; 0x875
   805b8:	f2c0 0208 	movt	r2, #8
   805bc:	4790      	blx	r2
   805be:	b280      	uxth	r0, r0
		//printf("sensor: %d\n", sensor_value);
	
		if(sensor_value > 1850)
   805c0:	f240 713a 	movw	r1, #1850	; 0x73a
   805c4:	4288      	cmp	r0, r1
   805c6:	d815      	bhi.n	805f4 <sensor_read+0x5c>
		{
			distance = 30;
		}
		else if(sensor_value < 1850 && sensor_value >= 1760)
   805c8:	f5a0 63dc 	sub.w	r3, r0, #1760	; 0x6e0
   805cc:	b29a      	uxth	r2, r3
   805ce:	2a59      	cmp	r2, #89	; 0x59
   805d0:	d913      	bls.n	805fa <sensor_read+0x62>
		{
			distance = 35;
		}
		else if(sensor_value < 1760 && sensor_value >= 1660)
   805d2:	f2a0 617c 	subw	r1, r0, #1660	; 0x67c
   805d6:	b28b      	uxth	r3, r1
   805d8:	2b63      	cmp	r3, #99	; 0x63
   805da:	d911      	bls.n	80600 <sensor_read+0x68>
		{
			distance = 40;
		}
		else if(sensor_value < 1660 && sensor_value >= 1510)
   805dc:	f2a0 52e6 	subw	r2, r0, #1510	; 0x5e6
   805e0:	b291      	uxth	r1, r2
   805e2:	2995      	cmp	r1, #149	; 0x95
   805e4:	d90f      	bls.n	80606 <sensor_read+0x6e>
* 40-35cm = 1510
* 35-30cm = 1380	max value
*/
uint16_t sensor_read(void)
{
	uint16_t distance = 0;	
   805e6:	f240 53e5 	movw	r3, #1509	; 0x5e5
   805ea:	4298      	cmp	r0, r3
   805ec:	bf94      	ite	ls
   805ee:	2032      	movls	r0, #50	; 0x32
   805f0:	2000      	movhi	r0, #0
   805f2:	bd10      	pop	{r4, pc}
		uint16_t sensor_value = adc_get_channel_value(ADC, ADC_CHANNEL_10);
		//printf("sensor: %d\n", sensor_value);
	
		if(sensor_value > 1850)
		{
			distance = 30;
   805f4:	f04f 001e 	mov.w	r0, #30
   805f8:	bd10      	pop	{r4, pc}
		}
		else if(sensor_value < 1850 && sensor_value >= 1760)
		{
			distance = 35;
   805fa:	f04f 0023 	mov.w	r0, #35	; 0x23
   805fe:	bd10      	pop	{r4, pc}
		}
		else if(sensor_value < 1760 && sensor_value >= 1660)
		{
			distance = 40;
   80600:	f04f 0028 	mov.w	r0, #40	; 0x28
   80604:	bd10      	pop	{r4, pc}
		}
		else if(sensor_value < 1660 && sensor_value >= 1510)
		{
			distance = 45;
   80606:	f04f 002d 	mov.w	r0, #45	; 0x2d
		//printf("Sensor value: %d, Distance: %d\n", sensor_value, distance);
		return distance;
		
	}
	
}
   8060a:	bd10      	pop	{r4, pc}

0008060c <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   8060c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80610:	460c      	mov	r4, r1
   80612:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80614:	bb48      	cbnz	r0, 8066a <_read+0x5e>
		return -1;
	}

	for (; len > 0; --len) {
   80616:	2a00      	cmp	r2, #0
   80618:	dd2b      	ble.n	80672 <_read+0x66>

int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
   8061a:	188f      	adds	r7, r1, r2
	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
   8061c:	f64a 3644 	movw	r6, #43844	; 0xab44
   80620:	f2c2 0607 	movt	r6, #8199	; 0x2007
   80624:	f64a 353c 	movw	r5, #43836	; 0xab3c
   80628:	f2c2 0507 	movt	r5, #8199	; 0x2007
   8062c:	ea6f 0901 	mvn.w	r9, r1
   80630:	eb07 0009 	add.w	r0, r7, r9
   80634:	f000 0901 	and.w	r9, r0, #1
   80638:	6830      	ldr	r0, [r6, #0]
   8063a:	682b      	ldr	r3, [r5, #0]
   8063c:	4798      	blx	r3
		ptr++;
   8063e:	f104 0401 	add.w	r4, r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   80642:	42bc      	cmp	r4, r7
   80644:	d119      	bne.n	8067a <_read+0x6e>
   80646:	e00d      	b.n	80664 <_read+0x58>
		ptr_get(stdio_base, ptr);
   80648:	6830      	ldr	r0, [r6, #0]
   8064a:	682b      	ldr	r3, [r5, #0]
   8064c:	4621      	mov	r1, r4
   8064e:	4798      	blx	r3
		ptr++;
   80650:	f104 0401 	add.w	r4, r4, #1
   80654:	4621      	mov	r1, r4
	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
   80656:	6830      	ldr	r0, [r6, #0]
   80658:	682a      	ldr	r2, [r5, #0]
   8065a:	4790      	blx	r2
		ptr++;
   8065c:	f104 0401 	add.w	r4, r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   80660:	42bc      	cmp	r4, r7
   80662:	d1f1      	bne.n	80648 <_read+0x3c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   80664:	4640      	mov	r0, r8
   80666:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   8066a:	f04f 30ff 	mov.w	r0, #4294967295
   8066e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}

	for (; len > 0; --len) {
   80672:	f04f 0000 	mov.w	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
   80676:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   8067a:	f1b9 0f00 	cmp.w	r9, #0
   8067e:	d0e3      	beq.n	80648 <_read+0x3c>
	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
   80680:	6830      	ldr	r0, [r6, #0]
   80682:	682a      	ldr	r2, [r5, #0]
   80684:	4621      	mov	r1, r4
   80686:	4790      	blx	r2
		ptr++;
   80688:	f104 0401 	add.w	r4, r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8068c:	42bc      	cmp	r4, r7
   8068e:	d1db      	bne.n	80648 <_read+0x3c>
   80690:	e7e8      	b.n	80664 <_read+0x58>
   80692:	bf00      	nop

00080694 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   80694:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   80698:	460d      	mov	r5, r1
   8069a:	4690      	mov	r8, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   8069c:	f100 30ff 	add.w	r0, r0, #4294967295
   806a0:	2802      	cmp	r0, #2
   806a2:	d824      	bhi.n	806ee <_write+0x5a>
		return -1;
	}

	for (; len != 0; --len) {
   806a4:	b332      	cbz	r2, 806f4 <_write+0x60>
		if (ptr_put(stdio_base, *ptr++) < 0) {
   806a6:	f64a 3644 	movw	r6, #43844	; 0xab44
   806aa:	f2c2 0607 	movt	r6, #8199	; 0x2007
   806ae:	f64a 3740 	movw	r7, #43840	; 0xab40
   806b2:	f2c2 0707 	movt	r7, #8199	; 0x2007
   806b6:	f04f 0400 	mov.w	r4, #0
   806ba:	f102 39ff 	add.w	r9, r2, #4294967295
   806be:	f009 0901 	and.w	r9, r9, #1
   806c2:	6830      	ldr	r0, [r6, #0]
   806c4:	683b      	ldr	r3, [r7, #0]
   806c6:	5d09      	ldrb	r1, [r1, r4]
   806c8:	4798      	blx	r3
   806ca:	42a0      	cmp	r0, r4
   806cc:	da1a      	bge.n	80704 <_write+0x70>
   806ce:	e014      	b.n	806fa <_write+0x66>
   806d0:	6830      	ldr	r0, [r6, #0]
   806d2:	683b      	ldr	r3, [r7, #0]
   806d4:	5d29      	ldrb	r1, [r5, r4]
   806d6:	4798      	blx	r3
   806d8:	2800      	cmp	r0, #0
   806da:	db0e      	blt.n	806fa <_write+0x66>
			return -1;
		}
		++nChars;
   806dc:	f104 0401 	add.w	r4, r4, #1
	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
   806e0:	6830      	ldr	r0, [r6, #0]
   806e2:	683a      	ldr	r2, [r7, #0]
   806e4:	5d29      	ldrb	r1, [r5, r4]
   806e6:	4790      	blx	r2
   806e8:	2800      	cmp	r0, #0
   806ea:	da1d      	bge.n	80728 <_write+0x94>
   806ec:	e005      	b.n	806fa <_write+0x66>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   806ee:	f04f 34ff 	mov.w	r4, #4294967295
   806f2:	e004      	b.n	806fe <_write+0x6a>
	}

	for (; len != 0; --len) {
   806f4:	f04f 0400 	mov.w	r4, #0
   806f8:	e001      	b.n	806fe <_write+0x6a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   806fa:	f04f 34ff 	mov.w	r4, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   806fe:	4620      	mov	r0, r4
   80700:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
   80704:	f104 0401 	add.w	r4, r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80708:	45a0      	cmp	r8, r4
   8070a:	d0f8      	beq.n	806fe <_write+0x6a>
   8070c:	f1b9 0f00 	cmp.w	r9, #0
   80710:	d0de      	beq.n	806d0 <_write+0x3c>
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80712:	6830      	ldr	r0, [r6, #0]
   80714:	683a      	ldr	r2, [r7, #0]
   80716:	5d29      	ldrb	r1, [r5, r4]
   80718:	4790      	blx	r2
   8071a:	2800      	cmp	r0, #0
   8071c:	dbed      	blt.n	806fa <_write+0x66>
			return -1;
		}
		++nChars;
   8071e:	f104 0401 	add.w	r4, r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80722:	45a0      	cmp	r8, r4
   80724:	d1d4      	bne.n	806d0 <_write+0x3c>
   80726:	e7ea      	b.n	806fe <_write+0x6a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
   80728:	f104 0401 	add.w	r4, r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   8072c:	45a0      	cmp	r8, r4
   8072e:	d1cf      	bne.n	806d0 <_write+0x3c>
   80730:	e7e5      	b.n	806fe <_write+0x6a>
   80732:	bf00      	nop

00080734 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80734:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80736:	f641 2350 	movw	r3, #6736	; 0x1a50
   8073a:	f2c4 030e 	movt	r3, #16398	; 0x400e
   8073e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80742:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80744:	f04f 000b 	mov.w	r0, #11
   80748:	f640 5439 	movw	r4, #3385	; 0xd39
   8074c:	f2c0 0408 	movt	r4, #8
   80750:	47a0      	blx	r4
   80752:	f04f 000c 	mov.w	r0, #12
   80756:	47a0      	blx	r4
   80758:	f04f 000d 	mov.w	r0, #13
   8075c:	47a0      	blx	r4
   8075e:	f04f 000e 	mov.w	r0, #14
   80762:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80764:	f04f 003b 	mov.w	r0, #59	; 0x3b
   80768:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8076c:	f640 146d 	movw	r4, #2413	; 0x96d
   80770:	f2c0 0408 	movt	r4, #8
   80774:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80776:	f04f 0055 	mov.w	r0, #85	; 0x55
   8077a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8077e:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80780:	f04f 0056 	mov.w	r0, #86	; 0x56
   80784:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80788:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8078a:	f04f 0068 	mov.w	r0, #104	; 0x68
   8078e:	f04f 0179 	mov.w	r1, #121	; 0x79
   80792:	f6c2 0100 	movt	r1, #10240	; 0x2800
   80796:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80798:	f04f 005c 	mov.w	r0, #92	; 0x5c
   8079c:	f04f 0101 	mov.w	r1, #1
   807a0:	f6c2 0100 	movt	r1, #10240	; 0x2800
   807a4:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   807a6:	f44f 6060 	mov.w	r0, #3584	; 0xe00
   807aa:	f2c4 000e 	movt	r0, #16398	; 0x400e
   807ae:	f44f 7140 	mov.w	r1, #768	; 0x300
   807b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   807b6:	f640 236d 	movw	r3, #2669	; 0xa6d
   807ba:	f2c0 0308 	movt	r3, #8
   807be:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   807c0:	f04f 002b 	mov.w	r0, #43	; 0x2b
   807c4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   807c8:	47a0      	blx	r4
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   807ca:	f04f 002a 	mov.w	r0, #42	; 0x2a
   807ce:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   807d2:	47a0      	blx	r4
   807d4:	bd10      	pop	{r4, pc}
   807d6:	bf00      	nop

000807d8 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const uint8_t uc_startup)
{
   807d8:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
   807da:	f04f 0401 	mov.w	r4, #1
   807de:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
   807e0:	f04f 0400 	mov.w	r4, #0
   807e4:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
   807e6:	f240 2502 	movw	r5, #514	; 0x202
   807ea:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
   807ee:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
   807f2:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) |
   807f6:	6845      	ldr	r5, [r0, #4]
	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
	p_adc->ADC_RCR = 0;
	p_adc->ADC_RNCR = 0;

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
   807f8:	ea4f 0242 	mov.w	r2, r2, lsl #1
   807fc:	fbb1 f1f2 	udiv	r1, r1, r2
   80800:	f101 32ff 	add.w	r2, r1, #4294967295
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) |
   80804:	ea4f 6102 	mov.w	r1, r2, lsl #24
			((uc_startup << ADC_MR_STARTUP_Pos) &
   80808:	ea4f 4303 	mov.w	r3, r3, lsl #16
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
	p_adc->ADC_RCR = 0;
	p_adc->ADC_RNCR = 0;

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) |
   8080c:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
   80810:	ea42 4111 	orr.w	r1, r2, r1, lsr #16
   80814:	430d      	orrs	r5, r1
   80816:	6045      	str	r5, [r0, #4]
			((uc_startup << ADC_MR_STARTUP_Pos) &
			ADC_MR_STARTUP_Msk);
	return 0;
}
   80818:	4620      	mov	r0, r4
   8081a:	bc30      	pop	{r4, r5}
   8081c:	4770      	bx	lr
   8081e:	bf00      	nop

00080820 <adc_set_resolution>:
 * \param resolution ADC resolution.
 *
 */
void adc_set_resolution(Adc *p_adc,const enum adc_resolution_t resolution)
{
	p_adc->ADC_MR |= (resolution << 4) & ADC_MR_LOWRES;
   80820:	6843      	ldr	r3, [r0, #4]
   80822:	ea4f 1101 	mov.w	r1, r1, lsl #4
   80826:	f001 0210 	and.w	r2, r1, #16
   8082a:	4313      	orrs	r3, r2
   8082c:	6043      	str	r3, [r0, #4]
   8082e:	4770      	bx	lr

00080830 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
   80830:	6843      	ldr	r3, [r0, #4]
   80832:	4319      	orrs	r1, r3
   80834:	ea4f 12c2 	mov.w	r2, r2, lsl #7
   80838:	b2d3      	uxtb	r3, r2
   8083a:	4319      	orrs	r1, r3
   8083c:	6041      	str	r1, [r0, #4]
   8083e:	4770      	bx	lr

00080840 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
   80840:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80842:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
   80844:	4322      	orrs	r2, r4
   80846:	ea4f 6101 	mov.w	r1, r1, lsl #24
   8084a:	f001 6470 	and.w	r4, r1, #251658240	; 0xf000000
   8084e:	4322      	orrs	r2, r4
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
   80850:	ea4f 7303 	mov.w	r3, r3, lsl #28
   80854:	f003 5140 	and.w	r1, r3, #805306368	; 0x30000000
   80858:	430a      	orrs	r2, r1
   8085a:	6042      	str	r2, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
   8085c:	bc10      	pop	{r4}
   8085e:	4770      	bx	lr

00080860 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
   80860:	f04f 0302 	mov.w	r3, #2
   80864:	6003      	str	r3, [r0, #0]
   80866:	4770      	bx	lr

00080868 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
   80868:	f04f 0301 	mov.w	r3, #1
   8086c:	fa03 f101 	lsl.w	r1, r3, r1
   80870:	6101      	str	r1, [r0, #16]
   80872:	4770      	bx	lr

00080874 <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
   80874:	290f      	cmp	r1, #15
   80876:	d804      	bhi.n	80882 <adc_get_channel_value+0xe>
		ul_data = *(p_adc->ADC_CDR + adc_ch);
   80878:	f101 0114 	add.w	r1, r1, #20
   8087c:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
   80880:	4770      	bx	lr
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;
   80882:	f04f 0000 	mov.w	r0, #0
	if (15 >= adc_ch) {
		ul_data = *(p_adc->ADC_CDR + adc_ch);
	}

	return ul_data;
}
   80886:	4770      	bx	lr

00080888 <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80888:	b10a      	cbz	r2, 8088e <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
   8088a:	6641      	str	r1, [r0, #100]	; 0x64
   8088c:	4770      	bx	lr
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8088e:	6601      	str	r1, [r0, #96]	; 0x60
   80890:	4770      	bx	lr
   80892:	bf00      	nop

00080894 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80894:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80896:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   8089a:	d016      	beq.n	808ca <pio_set_peripheral+0x36>
   8089c:	d804      	bhi.n	808a8 <pio_set_peripheral+0x14>
   8089e:	b1c9      	cbz	r1, 808d4 <pio_set_peripheral+0x40>
   808a0:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   808a4:	d115      	bne.n	808d2 <pio_set_peripheral+0x3e>
   808a6:	e009      	b.n	808bc <pio_set_peripheral+0x28>
   808a8:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   808ac:	d012      	beq.n	808d4 <pio_set_peripheral+0x40>
   808ae:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   808b2:	d00f      	beq.n	808d4 <pio_set_peripheral+0x40>
   808b4:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   808b8:	d10b      	bne.n	808d2 <pio_set_peripheral+0x3e>
   808ba:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   808bc:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   808be:	6f01      	ldr	r1, [r0, #112]	; 0x70
   808c0:	400b      	ands	r3, r1
   808c2:	ea23 0302 	bic.w	r3, r3, r2
   808c6:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   808c8:	e003      	b.n	808d2 <pio_set_peripheral+0x3e>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   808ca:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   808cc:	ea42 0103 	orr.w	r1, r2, r3
   808d0:	6701      	str	r1, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   808d2:	6042      	str	r2, [r0, #4]
   808d4:	4770      	bx	lr
   808d6:	bf00      	nop

000808d8 <pio_disable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   808d8:	6441      	str	r1, [r0, #68]	; 0x44
   808da:	4770      	bx	lr

000808dc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   808dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   808de:	4604      	mov	r4, r0
   808e0:	460d      	mov	r5, r1
   808e2:	4616      	mov	r6, r2
   808e4:	461f      	mov	r7, r3
	pio_disable_interrupt(p_pio, ul_mask);
   808e6:	f640 03d9 	movw	r3, #2265	; 0x8d9
   808ea:	f2c0 0308 	movt	r3, #8
   808ee:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
   808f0:	4620      	mov	r0, r4
   808f2:	4629      	mov	r1, r5
   808f4:	9a06      	ldr	r2, [sp, #24]
   808f6:	f640 0389 	movw	r3, #2185	; 0x889
   808fa:	f2c0 0308 	movt	r3, #8
   808fe:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80900:	b10f      	cbz	r7, 80906 <pio_set_output+0x2a>
		p_pio->PIO_MDER = ul_mask;
   80902:	6525      	str	r5, [r4, #80]	; 0x50
   80904:	e000      	b.n	80908 <pio_set_output+0x2c>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80906:	6565      	str	r5, [r4, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80908:	b10e      	cbz	r6, 8090e <pio_set_output+0x32>
		p_pio->PIO_SODR = ul_mask;
   8090a:	6325      	str	r5, [r4, #48]	; 0x30
   8090c:	e000      	b.n	80910 <pio_set_output+0x34>
	} else {
		p_pio->PIO_CODR = ul_mask;
   8090e:	6365      	str	r5, [r4, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80910:	6125      	str	r5, [r4, #16]
	p_pio->PIO_PER = ul_mask;
   80912:	6025      	str	r5, [r4, #0]
   80914:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80916:	bf00      	nop

00080918 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
   80918:	b570      	push	{r4, r5, r6, lr}
   8091a:	4604      	mov	r4, r0
   8091c:	460d      	mov	r5, r1
   8091e:	4616      	mov	r6, r2
	pio_disable_interrupt(p_pio, ul_mask);
   80920:	f640 03d9 	movw	r3, #2265	; 0x8d9
   80924:	f2c0 0308 	movt	r3, #8
   80928:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
   8092a:	4620      	mov	r0, r4
   8092c:	4629      	mov	r1, r5
   8092e:	f006 0201 	and.w	r2, r6, #1
   80932:	f640 0389 	movw	r3, #2185	; 0x889
   80936:	f2c0 0308 	movt	r3, #8
   8093a:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   8093c:	f016 0f0a 	tst.w	r6, #10
		p_pio->PIO_IFER = ul_mask;
   80940:	bf14      	ite	ne
   80942:	6225      	strne	r5, [r4, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80944:	6265      	streq	r5, [r4, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80946:	f016 0f02 	tst.w	r6, #2
   8094a:	d002      	beq.n	80952 <pio_set_input+0x3a>
		p_pio->PIO_SCIFSR = ul_mask;
   8094c:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
   80950:	e004      	b.n	8095c <pio_set_input+0x44>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80952:	f016 0f08 	tst.w	r6, #8
			p_pio->PIO_SCIFSR = ul_mask;
   80956:	bf18      	it	ne
   80958:	f8c4 5080 	strne.w	r5, [r4, #128]	; 0x80
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   8095c:	6165      	str	r5, [r4, #20]
	p_pio->PIO_PER = ul_mask;
   8095e:	6025      	str	r5, [r4, #0]
   80960:	bd70      	pop	{r4, r5, r6, pc}
   80962:	bf00      	nop

00080964 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80964:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80966:	4770      	bx	lr

00080968 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80968:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   8096a:	4770      	bx	lr

0008096c <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   8096c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8096e:	b083      	sub	sp, #12
   80970:	460d      	mov	r5, r1
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80972:	ea4f 1650 	mov.w	r6, r0, lsr #5
   80976:	f506 1100 	add.w	r1, r6, #2097152	; 0x200000
   8097a:	f201 7207 	addw	r2, r1, #1799	; 0x707
   8097e:	ea4f 2642 	mov.w	r6, r2, lsl #9

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80982:	f005 44f0 	and.w	r4, r5, #2013265920	; 0x78000000
   80986:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   8098a:	d042      	beq.n	80a12 <pio_configure_pin+0xa6>
   8098c:	d806      	bhi.n	8099c <pio_configure_pin+0x30>
   8098e:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80992:	d00a      	beq.n	809aa <pio_configure_pin+0x3e>
   80994:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80998:	d164      	bne.n	80a64 <pio_configure_pin+0xf8>
   8099a:	e020      	b.n	809de <pio_configure_pin+0x72>
   8099c:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   809a0:	d046      	beq.n	80a30 <pio_configure_pin+0xc4>
   809a2:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   809a6:	d15d      	bne.n	80a64 <pio_configure_pin+0xf8>
   809a8:	e042      	b.n	80a30 <pio_configure_pin+0xc4>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   809aa:	f000 071f 	and.w	r7, r0, #31
   809ae:	f04f 0401 	mov.w	r4, #1
   809b2:	fa04 f707 	lsl.w	r7, r4, r7
   809b6:	4630      	mov	r0, r6
   809b8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   809bc:	463a      	mov	r2, r7
   809be:	f640 0395 	movw	r3, #2197	; 0x895
   809c2:	f2c0 0308 	movt	r3, #8
   809c6:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   809c8:	4630      	mov	r0, r6
   809ca:	4639      	mov	r1, r7
   809cc:	ea05 0204 	and.w	r2, r5, r4
   809d0:	f640 0389 	movw	r3, #2185	; 0x889
   809d4:	f2c0 0308 	movt	r3, #8
   809d8:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   809da:	4620      	mov	r0, r4
	switch (ul_flags & PIO_TYPE_Msk) {
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
   809dc:	e044      	b.n	80a68 <pio_configure_pin+0xfc>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   809de:	f000 001f 	and.w	r0, r0, #31
   809e2:	f04f 0401 	mov.w	r4, #1
   809e6:	fa04 f700 	lsl.w	r7, r4, r0
   809ea:	4630      	mov	r0, r6
   809ec:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   809f0:	463a      	mov	r2, r7
   809f2:	f640 0395 	movw	r3, #2197	; 0x895
   809f6:	f2c0 0308 	movt	r3, #8
   809fa:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   809fc:	4630      	mov	r0, r6
   809fe:	4639      	mov	r1, r7
   80a00:	ea05 0204 	and.w	r2, r5, r4
   80a04:	f640 0389 	movw	r3, #2185	; 0x889
   80a08:	f2c0 0308 	movt	r3, #8
   80a0c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80a0e:	4620      	mov	r0, r4
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
   80a10:	e02a      	b.n	80a68 <pio_configure_pin+0xfc>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80a12:	f000 021f 	and.w	r2, r0, #31
   80a16:	f04f 0401 	mov.w	r4, #1
   80a1a:	4630      	mov	r0, r6
   80a1c:	fa04 f102 	lsl.w	r1, r4, r2
   80a20:	462a      	mov	r2, r5
   80a22:	f640 1319 	movw	r3, #2329	; 0x919
   80a26:	f2c0 0308 	movt	r3, #8
   80a2a:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80a2c:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   80a2e:	e01b      	b.n	80a68 <pio_configure_pin+0xfc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80a30:	f000 021f 	and.w	r2, r0, #31
   80a34:	f04f 0401 	mov.w	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80a38:	f005 5360 	and.w	r3, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80a3c:	ea05 0104 	and.w	r1, r5, r4
   80a40:	9100      	str	r1, [sp, #0]
   80a42:	4630      	mov	r0, r6
   80a44:	fa04 f102 	lsl.w	r1, r4, r2
   80a48:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80a4c:	bf14      	ite	ne
   80a4e:	2200      	movne	r2, #0
   80a50:	2201      	moveq	r2, #1
   80a52:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80a56:	f640 05dd 	movw	r5, #2269	; 0x8dd
   80a5a:	f2c0 0508 	movt	r5, #8
   80a5e:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   80a60:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80a62:	e001      	b.n	80a68 <pio_configure_pin+0xfc>

	default:
		return 0;
   80a64:	f04f 0000 	mov.w	r0, #0
	}

	return 1;
}
   80a68:	b003      	add	sp, #12
   80a6a:	bdf0      	pop	{r4, r5, r6, r7, pc}

00080a6c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   80a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
   80a6e:	b083      	sub	sp, #12
   80a70:	4607      	mov	r7, r0
   80a72:	460e      	mov	r6, r1
   80a74:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80a76:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   80a7a:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   80a7e:	d036      	beq.n	80aee <pio_configure_pin_group+0x82>
   80a80:	d806      	bhi.n	80a90 <pio_configure_pin_group+0x24>
   80a82:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   80a86:	d00a      	beq.n	80a9e <pio_configure_pin_group+0x32>
   80a88:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   80a8c:	d14d      	bne.n	80b2a <pio_configure_pin_group+0xbe>
   80a8e:	e01a      	b.n	80ac6 <pio_configure_pin_group+0x5a>
   80a90:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   80a94:	d033      	beq.n	80afe <pio_configure_pin_group+0x92>
   80a96:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   80a9a:	d146      	bne.n	80b2a <pio_configure_pin_group+0xbe>
   80a9c:	e02f      	b.n	80afe <pio_configure_pin_group+0x92>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   80a9e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80aa2:	4632      	mov	r2, r6
   80aa4:	f640 0395 	movw	r3, #2197	; 0x895
   80aa8:	f2c0 0308 	movt	r3, #8
   80aac:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
   80aae:	4638      	mov	r0, r7
   80ab0:	4631      	mov	r1, r6
   80ab2:	f005 0201 	and.w	r2, r5, #1
   80ab6:	f640 0389 	movw	r3, #2185	; 0x889
   80aba:	f2c0 0308 	movt	r3, #8
   80abe:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80ac0:	f04f 0001 	mov.w	r0, #1
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
   80ac4:	e033      	b.n	80b2e <pio_configure_pin_group+0xc2>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   80ac6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80aca:	4632      	mov	r2, r6
   80acc:	f640 0395 	movw	r3, #2197	; 0x895
   80ad0:	f2c0 0308 	movt	r3, #8
   80ad4:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
   80ad6:	4638      	mov	r0, r7
   80ad8:	4631      	mov	r1, r6
   80ada:	f005 0201 	and.w	r2, r5, #1
   80ade:	f640 0389 	movw	r3, #2185	; 0x889
   80ae2:	f2c0 0308 	movt	r3, #8
   80ae6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80ae8:	f04f 0001 	mov.w	r0, #1
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
   80aec:	e01f      	b.n	80b2e <pio_configure_pin_group+0xc2>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   80aee:	f640 1319 	movw	r3, #2329	; 0x919
   80af2:	f2c0 0308 	movt	r3, #8
   80af6:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   80af8:	f04f 0001 	mov.w	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   80afc:	e017      	b.n	80b2e <pio_configure_pin_group+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80afe:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   80b02:	f005 0001 	and.w	r0, r5, #1
   80b06:	9000      	str	r0, [sp, #0]
   80b08:	4638      	mov	r0, r7
   80b0a:	4631      	mov	r1, r6
   80b0c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   80b10:	bf14      	ite	ne
   80b12:	2200      	movne	r2, #0
   80b14:	2201      	moveq	r2, #1
   80b16:	f3c5 0380 	ubfx	r3, r5, #2, #1
   80b1a:	f640 04dd 	movw	r4, #2269	; 0x8dd
   80b1e:	f2c0 0408 	movt	r4, #8
   80b22:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   80b24:	f04f 0001 	mov.w	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   80b28:	e001      	b.n	80b2e <pio_configure_pin_group+0xc2>

	default:
		return 0;
   80b2a:	f04f 0000 	mov.w	r0, #0
	}

	return 1;
}
   80b2e:	b003      	add	sp, #12
   80b30:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80b32:	bf00      	nop

00080b34 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   80b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80b36:	4604      	mov	r4, r0
   80b38:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   80b3a:	f640 1365 	movw	r3, #2405	; 0x965
   80b3e:	f2c0 0308 	movt	r3, #8
   80b42:	4798      	blx	r3
   80b44:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   80b46:	4620      	mov	r0, r4
   80b48:	f640 1169 	movw	r1, #2409	; 0x969
   80b4c:	f2c0 0108 	movt	r1, #8
   80b50:	4788      	blx	r1

	/* Check pending events */
	if (status != 0) {
   80b52:	4005      	ands	r5, r0
   80b54:	d014      	beq.n	80b80 <pio_handler_process+0x4c>
   80b56:	4c0b      	ldr	r4, [pc, #44]	; (80b84 <pio_handler_process+0x50>)
 * \brief Process an interrupt request on the given PIO controller.
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
   80b58:	4627      	mov	r7, r4
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   80b5a:	f854 0c0c 	ldr.w	r0, [r4, #-12]
   80b5e:	42b0      	cmp	r0, r6
   80b60:	d10a      	bne.n	80b78 <pio_handler_process+0x44>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   80b62:	f854 1c08 	ldr.w	r1, [r4, #-8]
   80b66:	4229      	tst	r1, r5
   80b68:	d006      	beq.n	80b78 <pio_handler_process+0x44>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   80b6a:	6822      	ldr	r2, [r4, #0]
   80b6c:	4630      	mov	r0, r6
   80b6e:	4790      	blx	r2
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   80b70:	f854 3c08 	ldr.w	r3, [r4, #-8]
   80b74:	ea25 0503 	bic.w	r5, r5, r3
   80b78:	f104 0410 	add.w	r4, r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   80b7c:	2d00      	cmp	r5, #0
   80b7e:	d1eb      	bne.n	80b58 <pio_handler_process+0x24>
   80b80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80b82:	bf00      	nop
   80b84:	20070950 	.word	0x20070950

00080b88 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   80b88:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   80b8a:	f44f 6060 	mov.w	r0, #3584	; 0xe00
   80b8e:	f2c4 000e 	movt	r0, #16398	; 0x400e
   80b92:	f04f 010b 	mov.w	r1, #11
   80b96:	f640 3335 	movw	r3, #2869	; 0xb35
   80b9a:	f2c0 0308 	movt	r3, #8
   80b9e:	4798      	blx	r3
   80ba0:	bd08      	pop	{r3, pc}
   80ba2:	bf00      	nop

00080ba4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   80ba4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   80ba6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
   80baa:	f2c4 000e 	movt	r0, #16398	; 0x400e
   80bae:	f04f 010c 	mov.w	r1, #12
   80bb2:	f640 3335 	movw	r3, #2869	; 0xb35
   80bb6:	f2c0 0308 	movt	r3, #8
   80bba:	4798      	blx	r3
   80bbc:	bd08      	pop	{r3, pc}
   80bbe:	bf00      	nop

00080bc0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   80bc0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   80bc2:	f44f 5090 	mov.w	r0, #4608	; 0x1200
   80bc6:	f2c4 000e 	movt	r0, #16398	; 0x400e
   80bca:	f04f 010d 	mov.w	r1, #13
   80bce:	f640 3335 	movw	r3, #2869	; 0xb35
   80bd2:	f2c0 0308 	movt	r3, #8
   80bd6:	4798      	blx	r3
   80bd8:	bd08      	pop	{r3, pc}
   80bda:	bf00      	nop

00080bdc <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   80bdc:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   80bde:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
   80be2:	f2c4 000e 	movt	r0, #16398	; 0x400e
   80be6:	f04f 010e 	mov.w	r1, #14
   80bea:	f640 3335 	movw	r3, #2869	; 0xb35
   80bee:	f2c0 0308 	movt	r3, #8
   80bf2:	4798      	blx	r3
   80bf4:	bd08      	pop	{r3, pc}
   80bf6:	bf00      	nop

00080bf8 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   80bf8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   80bfc:	f2c4 030e 	movt	r3, #16398	; 0x400e
   80c00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   80c02:	f022 0170 	bic.w	r1, r2, #112	; 0x70
   80c06:	4308      	orrs	r0, r1
   80c08:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80c0a:	6e98      	ldr	r0, [r3, #104]	; 0x68
   80c0c:	f010 0f08 	tst.w	r0, #8
   80c10:	d007      	beq.n	80c22 <pmc_switch_mck_to_pllack+0x2a>
   80c12:	e010      	b.n	80c36 <pmc_switch_mck_to_pllack+0x3e>
   80c14:	f100 33ff 	add.w	r3, r0, #4294967295
   80c18:	6e90      	ldr	r0, [r2, #104]	; 0x68
   80c1a:	f010 0f08 	tst.w	r0, #8
   80c1e:	d038      	beq.n	80c92 <pmc_switch_mck_to_pllack+0x9a>
   80c20:	e009      	b.n	80c36 <pmc_switch_mck_to_pllack+0x3e>
   80c22:	f44f 6000 	mov.w	r0, #2048	; 0x800
   80c26:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   80c2a:	f2c4 020e 	movt	r2, #16398	; 0x400e
   80c2e:	6e91      	ldr	r1, [r2, #104]	; 0x68
   80c30:	f011 0f08 	tst.w	r1, #8
   80c34:	d0ee      	beq.n	80c14 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   80c36:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   80c3a:	f2c4 010e 	movt	r1, #16398	; 0x400e
   80c3e:	6b0a      	ldr	r2, [r1, #48]	; 0x30
   80c40:	f022 0303 	bic.w	r3, r2, #3
   80c44:	f043 0002 	orr.w	r0, r3, #2
   80c48:	6308      	str	r0, [r1, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80c4a:	6e89      	ldr	r1, [r1, #104]	; 0x68
   80c4c:	f011 0f08 	tst.w	r1, #8
   80c50:	d009      	beq.n	80c66 <pmc_switch_mck_to_pllack+0x6e>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80c52:	f04f 0000 	mov.w	r0, #0
   80c56:	4770      	bx	lr
   80c58:	f103 33ff 	add.w	r3, r3, #4294967295
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   80c5c:	6e91      	ldr	r1, [r2, #104]	; 0x68
   80c5e:	f011 0f08 	tst.w	r1, #8
   80c62:	d013      	beq.n	80c8c <pmc_switch_mck_to_pllack+0x94>
   80c64:	e009      	b.n	80c7a <pmc_switch_mck_to_pllack+0x82>
   80c66:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80c6a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   80c6e:	f2c4 020e 	movt	r2, #16398	; 0x400e
   80c72:	6e90      	ldr	r0, [r2, #104]	; 0x68
   80c74:	f010 0f08 	tst.w	r0, #8
   80c78:	d0ee      	beq.n	80c58 <pmc_switch_mck_to_pllack+0x60>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   80c7a:	f04f 0000 	mov.w	r0, #0
   80c7e:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80c80:	f04f 0001 	mov.w	r0, #1
   80c84:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   80c86:	f04f 0001 	mov.w	r0, #1
		}
	}

	return 0;
}
   80c8a:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   80c8c:	3b01      	subs	r3, #1
   80c8e:	d1f0      	bne.n	80c72 <pmc_switch_mck_to_pllack+0x7a>
   80c90:	e7f9      	b.n	80c86 <pmc_switch_mck_to_pllack+0x8e>
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   80c92:	1e58      	subs	r0, r3, #1
   80c94:	d1cb      	bne.n	80c2e <pmc_switch_mck_to_pllack+0x36>
   80c96:	e7f3      	b.n	80c80 <pmc_switch_mck_to_pllack+0x88>

00080c98 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   80c98:	b188      	cbz	r0, 80cbe <pmc_switch_mainck_to_xtal+0x26>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80c9a:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   80c9e:	f2c4 010e 	movt	r1, #16398	; 0x400e
   80ca2:	6a08      	ldr	r0, [r1, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
   80ca4:	f64f 72fc 	movw	r2, #65532	; 0xfffc
   80ca8:	f6cf 62c8 	movt	r2, #65224	; 0xfec8
   80cac:	4002      	ands	r2, r0
   80cae:	f04f 0302 	mov.w	r3, #2
   80cb2:	f2c0 1337 	movt	r3, #311	; 0x137
   80cb6:	ea42 0003 	orr.w	r0, r2, r3
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   80cba:	6208      	str	r0, [r1, #32]
   80cbc:	4770      	bx	lr
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80cbe:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   80cc2:	f2c4 030e 	movt	r3, #16398	; 0x400e
   80cc6:	6a1a      	ldr	r2, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   80cc8:	f422 105c 	bic.w	r0, r2, #3604480	; 0x370000
   80ccc:	f020 0203 	bic.w	r2, r0, #3
   80cd0:	f442 105c 	orr.w	r0, r2, #3604480	; 0x370000
   80cd4:	f040 0201 	orr.w	r2, r0, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   80cd8:	ea4f 6101 	mov.w	r1, r1, lsl #24
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   80cdc:	ea42 4011 	orr.w	r0, r2, r1, lsr #16
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   80ce0:	6218      	str	r0, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   80ce2:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   80ce6:	f2c4 020e 	movt	r2, #16398	; 0x400e
   80cea:	6e93      	ldr	r3, [r2, #104]	; 0x68
   80cec:	f013 0f01 	tst.w	r3, #1
   80cf0:	d0fb      	beq.n	80cea <pmc_switch_mainck_to_xtal+0x52>

		PMC->CKGR_MOR |= PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCSEL;
   80cf2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   80cf6:	f2c4 010e 	movt	r1, #16398	; 0x400e
   80cfa:	6a08      	ldr	r0, [r1, #32]
   80cfc:	f040 729b 	orr.w	r2, r0, #20316160	; 0x1360000
   80d00:	f442 3380 	orr.w	r3, r2, #65536	; 0x10000
   80d04:	620b      	str	r3, [r1, #32]
   80d06:	4770      	bx	lr

00080d08 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   80d08:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   80d0c:	f2c4 030e 	movt	r3, #16398	; 0x400e
   80d10:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80d12:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   80d16:	4770      	bx	lr

00080d18 <pmc_disable_pllack>:
/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   80d18:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   80d1c:	f2c4 030e 	movt	r3, #16398	; 0x400e
   80d20:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   80d24:	629a      	str	r2, [r3, #40]	; 0x28
   80d26:	4770      	bx	lr

00080d28 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   80d28:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   80d2c:	f2c4 030e 	movt	r3, #16398	; 0x400e
   80d30:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   80d32:	f000 0002 	and.w	r0, r0, #2
   80d36:	4770      	bx	lr

00080d38 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   80d38:	282c      	cmp	r0, #44	; 0x2c
   80d3a:	d835      	bhi.n	80da8 <pmc_enable_periph_clk+0x70>
		return 1;
	}

	if (ul_id < 32) {
   80d3c:	281f      	cmp	r0, #31
   80d3e:	d817      	bhi.n	80d70 <pmc_enable_periph_clk+0x38>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   80d40:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   80d44:	f2c4 010e 	movt	r1, #16398	; 0x400e
   80d48:	698a      	ldr	r2, [r1, #24]
   80d4a:	f04f 0301 	mov.w	r3, #1
   80d4e:	fa03 f300 	lsl.w	r3, r3, r0
   80d52:	401a      	ands	r2, r3
   80d54:	4293      	cmp	r3, r2
   80d56:	d02a      	beq.n	80dae <pmc_enable_periph_clk+0x76>
			PMC->PMC_PCER0 = 1 << ul_id;
   80d58:	f04f 0101 	mov.w	r1, #1
   80d5c:	fa01 f000 	lsl.w	r0, r1, r0
   80d60:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   80d64:	f2c4 020e 	movt	r2, #16398	; 0x400e
   80d68:	6110      	str	r0, [r2, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80d6a:	f04f 0000 	mov.w	r0, #0
   80d6e:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80d70:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   80d74:	f2c4 030e 	movt	r3, #16398	; 0x400e
   80d78:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E)
	} else {
		ul_id -= 32;
   80d7c:	f1a0 0020 	sub.w	r0, r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   80d80:	f04f 0101 	mov.w	r1, #1
   80d84:	fa01 f100 	lsl.w	r1, r1, r0
   80d88:	400a      	ands	r2, r1
   80d8a:	4291      	cmp	r1, r2
   80d8c:	d012      	beq.n	80db4 <pmc_enable_periph_clk+0x7c>
			PMC->PMC_PCER1 = 1 << ul_id;
   80d8e:	f04f 0301 	mov.w	r3, #1
   80d92:	fa03 f000 	lsl.w	r0, r3, r0
   80d96:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   80d9a:	f2c4 020e 	movt	r2, #16398	; 0x400e
   80d9e:	f8c2 0100 	str.w	r0, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
   80da2:	f04f 0000 	mov.w	r0, #0
   80da6:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   80da8:	f04f 0001 	mov.w	r0, #1
   80dac:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   80dae:	f04f 0000 	mov.w	r0, #0
   80db2:	4770      	bx	lr
   80db4:	f04f 0000 	mov.w	r0, #0
}
   80db8:	4770      	bx	lr
   80dba:	bf00      	nop

00080dbc <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for SAM3N)
 * or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   80dbc:	b4f0      	push	{r4, r5, r6, r7}
   80dbe:	b08c      	sub	sp, #48	; 0x30
   80dc0:	4606      	mov	r6, r0
   80dc2:	460f      	mov	r7, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   80dc4:	ac01      	add	r4, sp, #4
   80dc6:	f246 35a0 	movw	r5, #25504	; 0x63a0
   80dca:	f2c0 0508 	movt	r5, #8
   80dce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80dd0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80dd2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   80dd4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   80dd6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   80dda:	e884 0007 	stmia.w	r4, {r0, r1, r2}
			{ 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80dde:	9b01      	ldr	r3, [sp, #4]
   80de0:	fbb7 f0f3 	udiv	r0, r7, r3
   80de4:	fbb0 f1f6 	udiv	r1, r0, r6
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80de8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   80dec:	d952      	bls.n	80e94 <pwm_clocks_generate+0xd8>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80dee:	9902      	ldr	r1, [sp, #8]
   80df0:	fbb7 f2f1 	udiv	r2, r7, r1
   80df4:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80df8:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   80dfc:	d94f      	bls.n	80e9e <pwm_clocks_generate+0xe2>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80dfe:	9b03      	ldr	r3, [sp, #12]
   80e00:	fbb7 f0f3 	udiv	r0, r7, r3
   80e04:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80e08:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   80e0c:	d94a      	bls.n	80ea4 <pwm_clocks_generate+0xe8>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80e0e:	9904      	ldr	r1, [sp, #16]
   80e10:	fbb7 f2f1 	udiv	r2, r7, r1
   80e14:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80e18:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   80e1c:	d945      	bls.n	80eaa <pwm_clocks_generate+0xee>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80e1e:	9b05      	ldr	r3, [sp, #20]
   80e20:	fbb7 f0f3 	udiv	r0, r7, r3
   80e24:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80e28:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   80e2c:	d940      	bls.n	80eb0 <pwm_clocks_generate+0xf4>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80e2e:	9906      	ldr	r1, [sp, #24]
   80e30:	fbb7 f2f1 	udiv	r2, r7, r1
   80e34:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80e38:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   80e3c:	d93b      	bls.n	80eb6 <pwm_clocks_generate+0xfa>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80e3e:	9b07      	ldr	r3, [sp, #28]
   80e40:	fbb7 f0f3 	udiv	r0, r7, r3
   80e44:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80e48:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   80e4c:	d936      	bls.n	80ebc <pwm_clocks_generate+0x100>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80e4e:	9908      	ldr	r1, [sp, #32]
   80e50:	fbb7 f2f1 	udiv	r2, r7, r1
   80e54:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80e58:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   80e5c:	d931      	bls.n	80ec2 <pwm_clocks_generate+0x106>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80e5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   80e60:	fbb7 f0f3 	udiv	r0, r7, r3
   80e64:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80e68:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   80e6c:	d92c      	bls.n	80ec8 <pwm_clocks_generate+0x10c>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80e6e:	990a      	ldr	r1, [sp, #40]	; 0x28
   80e70:	fbb7 f2f1 	udiv	r2, r7, r1
   80e74:	fbb2 f1f6 	udiv	r1, r2, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80e78:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   80e7c:	d927      	bls.n	80ece <pwm_clocks_generate+0x112>
		ul_pre++;
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   80e7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   80e80:	fbb7 f0f3 	udiv	r0, r7, r3
   80e84:	fbb0 f1f6 	udiv	r1, r0, r6
	uint32_t ul_pre = 0;
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
   80e88:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
   80e8c:	d922      	bls.n	80ed4 <pwm_clocks_generate+0x118>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
   80e8e:	f64f 70ff 	movw	r0, #65535	; 0xffff
   80e92:	e022      	b.n	80eda <pwm_clocks_generate+0x11e>
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
			{ 1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   80e94:	f04f 0200 	mov.w	r2, #0
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	}

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
   80e98:	ea41 2002 	orr.w	r0, r1, r2, lsl #8
   80e9c:	e01d      	b.n	80eda <pwm_clocks_generate+0x11e>
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
	while ((ul_div > PWM_CLOCK_DIV_MAX) && (ul_pre < PWM_CLOCK_PRE_MAX)) {
		ul_pre++;
   80e9e:	f04f 0201 	mov.w	r2, #1
   80ea2:	e7f9      	b.n	80e98 <pwm_clocks_generate+0xdc>
   80ea4:	f04f 0202 	mov.w	r2, #2
   80ea8:	e7f6      	b.n	80e98 <pwm_clocks_generate+0xdc>
   80eaa:	f04f 0203 	mov.w	r2, #3
   80eae:	e7f3      	b.n	80e98 <pwm_clocks_generate+0xdc>
   80eb0:	f04f 0204 	mov.w	r2, #4
   80eb4:	e7f0      	b.n	80e98 <pwm_clocks_generate+0xdc>
   80eb6:	f04f 0205 	mov.w	r2, #5
   80eba:	e7ed      	b.n	80e98 <pwm_clocks_generate+0xdc>
   80ebc:	f04f 0206 	mov.w	r2, #6
   80ec0:	e7ea      	b.n	80e98 <pwm_clocks_generate+0xdc>
   80ec2:	f04f 0207 	mov.w	r2, #7
   80ec6:	e7e7      	b.n	80e98 <pwm_clocks_generate+0xdc>
   80ec8:	f04f 0208 	mov.w	r2, #8
   80ecc:	e7e4      	b.n	80e98 <pwm_clocks_generate+0xdc>
   80ece:	f04f 0209 	mov.w	r2, #9
   80ed2:	e7e1      	b.n	80e98 <pwm_clocks_generate+0xdc>
   80ed4:	f04f 020a 	mov.w	r2, #10
   80ed8:	e7de      	b.n	80e98 <pwm_clocks_generate+0xdc>
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
	}
}
   80eda:	b00c      	add	sp, #48	; 0x30
   80edc:	bcf0      	pop	{r4, r5, r6, r7}
   80ede:	4770      	bx	lr

00080ee0 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   80ee0:	b570      	push	{r4, r5, r6, lr}
   80ee2:	4606      	mov	r6, r0
   80ee4:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   80ee6:	6808      	ldr	r0, [r1, #0]
   80ee8:	b158      	cbz	r0, 80f02 <pwm_init+0x22>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   80eea:	6889      	ldr	r1, [r1, #8]
   80eec:	f640 53bd 	movw	r3, #3517	; 0xdbd
   80ef0:	f2c0 0308 	movt	r3, #8
   80ef4:	4798      	blx	r3
		if (result == PWM_INVALID_ARGUMENT) {
   80ef6:	f64f 71ff 	movw	r1, #65535	; 0xffff
   80efa:	4288      	cmp	r0, r1
   80efc:	d014      	beq.n	80f28 <pwm_init+0x48>
			return result;
		}

		clock = result;
   80efe:	4605      	mov	r5, r0
   80f00:	e001      	b.n	80f06 <pwm_init+0x26>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   80f02:	f04f 0500 	mov.w	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   80f06:	6860      	ldr	r0, [r4, #4]
   80f08:	b158      	cbz	r0, 80f22 <pwm_init+0x42>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   80f0a:	68a1      	ldr	r1, [r4, #8]
   80f0c:	f640 52bd 	movw	r2, #3517	; 0xdbd
   80f10:	f2c0 0208 	movt	r2, #8
   80f14:	4790      	blx	r2

		if (result == PWM_INVALID_ARGUMENT) {
   80f16:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80f1a:	4298      	cmp	r0, r3
   80f1c:	d004      	beq.n	80f28 <pwm_init+0x48>
			return result;
		}

		clock |= (result << 16);
   80f1e:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if SAM3N
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   80f22:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   80f24:	f04f 0000 	mov.w	r0, #0
}
   80f28:	bd70      	pop	{r4, r5, r6, pc}
   80f2a:	bf00      	nop

00080f2c <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   80f2c:	b470      	push	{r4, r5, r6}
	uint32_t ch_mode_reg = 0;
	uint32_t ch_num = p_channel->channel;
   80f2e:	680b      	ldr	r3, [r1, #0]
	uint32_t channel = (1 << ch_num);
   80f30:	f04f 0201 	mov.w	r2, #1
   80f34:	fa02 f203 	lsl.w	r2, r2, r3

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   80f38:	8a8e      	ldrh	r6, [r1, #20]
	uint32_t ch_mode_reg = 0;
	uint32_t ch_num = p_channel->channel;
	uint32_t channel = (1 << ch_num);

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
   80f3a:	684c      	ldr	r4, [r1, #4]
   80f3c:	f004 050f 	and.w	r5, r4, #15
   80f40:	432e      	orrs	r6, r5
			(p_channel->polarity << 9) |
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
   80f42:	890c      	ldrh	r4, [r1, #8]
	uint32_t ch_num = p_channel->channel;
	uint32_t channel = (1 << ch_num);

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
			(p_channel->polarity << 9) |
   80f44:	4326      	orrs	r6, r4
   80f46:	7a8d      	ldrb	r5, [r1, #10]
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
			(p_channel->counter_event) |
   80f48:	ea46 2645 	orr.w	r6, r6, r5, lsl #9
			(p_channel->b_deadtime_generator << 16) |
   80f4c:	7d8c      	ldrb	r4, [r1, #22]
   80f4e:	ea46 4504 	orr.w	r5, r6, r4, lsl #16
			(p_channel->b_pwmh_output_inverted << 17) |
   80f52:	7dce      	ldrb	r6, [r1, #23]
   80f54:	ea45 4546 	orr.w	r5, r5, r6, lsl #17
			(p_channel->b_pwml_output_inverted << 18) |
   80f58:	7e0c      	ldrb	r4, [r1, #24]
	uint32_t ch_mode_reg = 0;
	uint32_t ch_num = p_channel->channel;
	uint32_t channel = (1 << ch_num);

	/* Channel Mode/Clock Register */
	ch_mode_reg = (p_channel->ul_prescaler & 0xF) |
   80f5a:	ea45 4684 	orr.w	r6, r5, r4, lsl #18
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = ch_mode_reg;
   80f5e:	f103 0510 	add.w	r5, r3, #16
   80f62:	ea4f 1445 	mov.w	r4, r5, lsl #5
   80f66:	1905      	adds	r5, r0, r4
   80f68:	5106      	str	r6, [r0, r4]

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   80f6a:	68cc      	ldr	r4, [r1, #12]
   80f6c:	606c      	str	r4, [r5, #4]

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   80f6e:	690c      	ldr	r4, [r1, #16]
   80f70:	eb00 1543 	add.w	r5, r0, r3, lsl #5
   80f74:	f8c5 420c 	str.w	r4, [r5, #524]	; 0x20c

#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   80f78:	7d8c      	ldrb	r4, [r1, #22]
   80f7a:	b13c      	cbz	r4, 80f8c <pwm_channel_init+0x60>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
   80f7c:	8b8d      	ldrh	r5, [r1, #28]
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   80f7e:	8b4c      	ldrh	r4, [r1, #26]
   80f80:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;

#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   80f84:	eb00 1443 	add.w	r4, r0, r3, lsl #5
   80f88:	f8c4 5218 	str.w	r5, [r4, #536]	; 0x218
	}

	/* Output Selection Register */
	p_pwm->PWM_OS = ((p_channel->output_selection.
					b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) <<
   80f8c:	7fcd      	ldrb	r5, [r1, #31]
   80f8e:	fa05 f503 	lsl.w	r5, r5, r3
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	p_pwm->PWM_OS = ((p_channel->output_selection.
					b_override_pwmh) << ch_num) |
   80f92:	7f8c      	ldrb	r4, [r1, #30]
   80f94:	fa04 f403 	lsl.w	r4, r4, r3
   80f98:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	p_pwm->PWM_OS = ((p_channel->output_selection.
   80f9c:	6485      	str	r5, [r0, #72]	; 0x48
					ch_num) << 16);

	/* Output Override Value Register */
	p_pwm->PWM_OOV = ((p_channel->output_selection.
					override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) <<
   80f9e:	f891 5021 	ldrb.w	r5, [r1, #33]	; 0x21
   80fa2:	fa05 f503 	lsl.w	r5, r5, r3
			(((p_channel->output_selection.b_override_pwml) <<
					ch_num) << 16);

	/* Output Override Value Register */
	p_pwm->PWM_OOV = ((p_channel->output_selection.
					override_level_pwmh) << ch_num) |
   80fa6:	f891 4020 	ldrb.w	r4, [r1, #32]
   80faa:	fa04 f403 	lsl.w	r4, r4, r3
   80fae:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
					b_override_pwmh) << ch_num) |
			(((p_channel->output_selection.b_override_pwml) <<
					ch_num) << 16);

	/* Output Override Value Register */
	p_pwm->PWM_OOV = ((p_channel->output_selection.
   80fb2:	6444      	str	r4, [r0, #68]	; 0x44
					override_level_pwmh) << ch_num) |
			(((p_channel->output_selection.override_level_pwml) <<
					ch_num) << 16);

	/* Sync Channels Mode Register */
	if (p_channel->b_sync_ch) {
   80fb4:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   80fb8:	b11c      	cbz	r4, 80fc2 <pwm_channel_init+0x96>
		p_pwm->PWM_SCM |= channel;
   80fba:	6a04      	ldr	r4, [r0, #32]
   80fbc:	4314      	orrs	r4, r2
   80fbe:	6204      	str	r4, [r0, #32]
   80fc0:	e003      	b.n	80fca <pwm_channel_init+0x9e>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   80fc2:	6a04      	ldr	r4, [r0, #32]
   80fc4:	ea24 0402 	bic.w	r4, r4, r2
   80fc8:	6204      	str	r4, [r0, #32]
		p_pwm->PWM_FPV1 |= ((0x01 << ch_num) << 16);
	} else {
		p_pwm->PWM_FPV1 &= (!((0x01 << ch_num) << 16));
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   80fca:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   80fce:	2c01      	cmp	r4, #1
   80fd0:	d103      	bne.n	80fda <pwm_channel_init+0xae>
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   80fd2:	6e84      	ldr	r4, [r0, #104]	; 0x68
   80fd4:	4314      	orrs	r4, r2
   80fd6:	6684      	str	r4, [r0, #104]	; 0x68
   80fd8:	e006      	b.n	80fe8 <pwm_channel_init+0xbc>
	} else {
		p_pwm->PWM_FPV &= (!(0x01 << ch_num));
   80fda:	6e84      	ldr	r4, [r0, #104]	; 0x68
   80fdc:	2a00      	cmp	r2, #0
   80fde:	bf14      	ite	ne
   80fe0:	2400      	movne	r4, #0
   80fe2:	f004 0401 	andeq.w	r4, r4, #1
   80fe6:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   80fe8:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   80fec:	2c01      	cmp	r4, #1
   80fee:	d104      	bne.n	80ffa <pwm_channel_init+0xce>
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   80ff0:	6e84      	ldr	r4, [r0, #104]	; 0x68
   80ff2:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
   80ff6:	6682      	str	r2, [r0, #104]	; 0x68
   80ff8:	e006      	b.n	81008 <pwm_channel_init+0xdc>
	} else {
		p_pwm->PWM_FPV &= (!((0x01 << ch_num) << 16));
   80ffa:	6e84      	ldr	r4, [r0, #104]	; 0x68
   80ffc:	0412      	lsls	r2, r2, #16
   80ffe:	bf14      	ite	ne
   81000:	2200      	movne	r2, #0
   81002:	f004 0201 	andeq.w	r2, r4, #1
   81006:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   81008:	2b03      	cmp	r3, #3
   8100a:	d80f      	bhi.n	8102c <pwm_channel_init+0x100>
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE1;
   8100c:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
		ch_num *= 8;
   8100e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
		fault_enable_reg = p_pwm->PWM_FPE1;
		fault_enable_reg &= ~(0xFF << ch_num);
   81012:	f04f 02ff 	mov.w	r2, #255	; 0xff
   81016:	fa02 f203 	lsl.w	r2, r2, r3
   8101a:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   8101e:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   81022:	fa01 f303 	lsl.w	r3, r1, r3
   81026:	431a      	orrs	r2, r3
		p_pwm->PWM_FPE1 = fault_enable_reg;
   81028:	66c2      	str	r2, [r0, #108]	; 0x6c
   8102a:	e010      	b.n	8104e <pwm_channel_init+0x122>
	} else {
		ch_num -= 4;
   8102c:	f1a3 0304 	sub.w	r3, r3, #4
		ch_num *= 8;
		fault_enable_reg = p_pwm->PWM_FPE2;
   81030:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
		p_pwm->PWM_FPE1 = fault_enable_reg;
	} else {
		ch_num -= 4;
		ch_num *= 8;
   81032:	ea4f 03c3 	mov.w	r3, r3, lsl #3
		fault_enable_reg = p_pwm->PWM_FPE2;
		fault_enable_reg &= ~(0xFF << ch_num);
   81036:	f04f 02ff 	mov.w	r2, #255	; 0xff
   8103a:	fa02 f203 	lsl.w	r2, r2, r3
   8103e:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   81042:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   81046:	fa01 f303 	lsl.w	r3, r1, r3
   8104a:	431a      	orrs	r2, r3
		p_pwm->PWM_FPE2 = fault_enable_reg;
   8104c:	6702      	str	r2, [r0, #112]	; 0x70
			PWM_CAE_ADEDGV(p_channel->ul_additional_edge) |
			p_channel->additional_edge_mode;
#endif

	return 0;
}
   8104e:	f04f 0000 	mov.w	r0, #0
   81052:	bc70      	pop	{r4, r5, r6}
   81054:	4770      	bx	lr
   81056:	bf00      	nop

00081058 <pwm_channel_update_duty>:
 *
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
   81058:	b410      	push	{r4}
	uint32_t ch_num = p_channel->channel;
   8105a:	680c      	ldr	r4, [r1, #0]

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   8105c:	690b      	ldr	r3, [r1, #16]
   8105e:	4293      	cmp	r3, r2
   81060:	d307      	bcc.n	81072 <pwm_channel_update_duty+0x1a>
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   81062:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   81064:	eb00 1044 	add.w	r0, r0, r4, lsl #5
   81068:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   8106c:	f04f 0000 	mov.w	r0, #0
   81070:	e001      	b.n	81076 <pwm_channel_update_duty+0x1e>
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   81072:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   81076:	bc10      	pop	{r4}
   81078:	4770      	bx	lr
   8107a:	bf00      	nop

0008107c <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   8107c:	f04f 0301 	mov.w	r3, #1
   81080:	fa03 f101 	lsl.w	r1, r3, r1
   81084:	6041      	str	r1, [r0, #4]
   81086:	4770      	bx	lr

00081088 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   81088:	f04f 0301 	mov.w	r3, #1
   8108c:	fa03 f101 	lsl.w	r1, r3, r1
   81090:	6081      	str	r1, [r0, #8]
   81092:	4770      	bx	lr

00081094 <tc_init>:
 * This is because the setting forces TIOB to be an input even if the
 * external event trigger has not been enabled with \c TC_CMR_ENETRG, and
 * thus prevents normal operation of TIOB.
 */
void tc_init(Tc *p_tc, uint32_t ul_channel, uint32_t ul_mode)
{
   81094:	b410      	push	{r4}
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   81096:	ea4f 1181 	mov.w	r1, r1, lsl #6
   8109a:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   8109c:	f04f 0402 	mov.w	r4, #2
   810a0:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   810a2:	f04f 30ff 	mov.w	r0, #4294967295
   810a6:	6298      	str	r0, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   810a8:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   810aa:	605a      	str	r2, [r3, #4]
}
   810ac:	bc10      	pop	{r4}
   810ae:	4770      	bx	lr

000810b0 <tc_set_block_mode>:
 * \param ul_blockmode Block mode register value to set.
 *
 */
void tc_set_block_mode(Tc *p_tc, uint32_t ul_blockmode)
{
	p_tc->TC_BMR = ul_blockmode;
   810b0:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
   810b4:	4770      	bx	lr
   810b6:	bf00      	nop

000810b8 <tc_stop>:
void tc_stop(Tc *p_tc, uint32_t ul_channel)
{
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   810b8:	ea4f 1181 	mov.w	r1, r1, lsl #6
   810bc:	f04f 0302 	mov.w	r3, #2
   810c0:	5043      	str	r3, [r0, r1]
   810c2:	4770      	bx	lr

000810c4 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   810c4:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   810c6:	f04f 03ac 	mov.w	r3, #172	; 0xac
   810ca:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   810cc:	680a      	ldr	r2, [r1, #0]
   810ce:	684c      	ldr	r4, [r1, #4]
   810d0:	fbb2 f3f4 	udiv	r3, r2, r4
   810d4:	ea4f 1313 	mov.w	r3, r3, lsr #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   810d8:	f103 34ff 	add.w	r4, r3, #4294967295
   810dc:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   810e0:	4294      	cmp	r4, r2
   810e2:	d80c      	bhi.n	810fe <uart_init+0x3a>
		return 1;

	p_uart->UART_BRGR = cd;
   810e4:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   810e6:	6889      	ldr	r1, [r1, #8]
   810e8:	6041      	str	r1, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   810ea:	f240 2302 	movw	r3, #514	; 0x202
   810ee:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   810f2:	f04f 0250 	mov.w	r2, #80	; 0x50
   810f6:	6002      	str	r2, [r0, #0]

	return 0;
   810f8:	f04f 0000 	mov.w	r0, #0
   810fc:	e001      	b.n	81102 <uart_init+0x3e>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   810fe:	f04f 0001 	mov.w	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   81102:	bc10      	pop	{r4}
   81104:	4770      	bx	lr
   81106:	bf00      	nop

00081108 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   81108:	6943      	ldr	r3, [r0, #20]
   8110a:	f013 0f02 	tst.w	r3, #2
   8110e:	d003      	beq.n	81118 <uart_write+0x10>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   81110:	61c1      	str	r1, [r0, #28]
	return 0;
   81112:	f04f 0000 	mov.w	r0, #0
   81116:	4770      	bx	lr
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   81118:	f04f 0001 	mov.w	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   8111c:	4770      	bx	lr
   8111e:	bf00      	nop

00081120 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   81120:	6943      	ldr	r3, [r0, #20]
   81122:	f013 0f01 	tst.w	r3, #1
   81126:	d004      	beq.n	81132 <uart_read+0x12>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   81128:	6980      	ldr	r0, [r0, #24]
   8112a:	7008      	strb	r0, [r1, #0]
	return 0;
   8112c:	f04f 0000 	mov.w	r0, #0
   81130:	4770      	bx	lr
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   81132:	f04f 0001 	mov.w	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   81136:	4770      	bx	lr

00081138 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   81138:	6943      	ldr	r3, [r0, #20]
   8113a:	f013 0f02 	tst.w	r3, #2
   8113e:	d007      	beq.n	81150 <usart_write+0x18>
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   81140:	ea4f 51c1 	mov.w	r1, r1, lsl #23
   81144:	ea4f 52d1 	mov.w	r2, r1, lsr #23
   81148:	61c2      	str	r2, [r0, #28]
	return 0;
   8114a:	f04f 0000 	mov.w	r0, #0
   8114e:	4770      	bx	lr
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   81150:	f04f 0001 	mov.w	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   81154:	4770      	bx	lr
   81156:	bf00      	nop

00081158 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   81158:	6943      	ldr	r3, [r0, #20]
   8115a:	f013 0f01 	tst.w	r3, #1
   8115e:	d008      	beq.n	81172 <usart_read+0x1a>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   81160:	6980      	ldr	r0, [r0, #24]
   81162:	ea4f 52c0 	mov.w	r2, r0, lsl #23
   81166:	ea4f 53d2 	mov.w	r3, r2, lsr #23
   8116a:	600b      	str	r3, [r1, #0]

	return 0;
   8116c:	f04f 0000 	mov.w	r0, #0
   81170:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   81172:	f04f 0001 	mov.w	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   81176:	4770      	bx	lr

00081178 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81178:	e7fe      	b.n	81178 <Dummy_Handler>
   8117a:	bf00      	nop

0008117c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   8117c:	b538      	push	{r3, r4, r5, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   8117e:	f240 0300 	movw	r3, #0
   81182:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81186:	f246 42a0 	movw	r2, #25760	; 0x64a0
   8118a:	f2c0 0208 	movt	r2, #8
   8118e:	429a      	cmp	r2, r3
   81190:	d003      	beq.n	8119a <Reset_Handler+0x1e>
		for (; pDest < &_erelocate;) {
   81192:	4840      	ldr	r0, [pc, #256]	; (81294 <Reset_Handler+0x118>)
   81194:	4940      	ldr	r1, [pc, #256]	; (81298 <Reset_Handler+0x11c>)
   81196:	4281      	cmp	r1, r0
   81198:	d304      	bcc.n	811a4 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8119a:	4b40      	ldr	r3, [pc, #256]	; (8129c <Reset_Handler+0x120>)
   8119c:	4a40      	ldr	r2, [pc, #256]	; (812a0 <Reset_Handler+0x124>)
   8119e:	429a      	cmp	r2, r3
   811a0:	d325      	bcc.n	811ee <Reset_Handler+0x72>
   811a2:	e042      	b.n	8122a <Reset_Handler+0xae>

/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
   811a4:	4d3f      	ldr	r5, [pc, #252]	; (812a4 <Reset_Handler+0x128>)
   811a6:	4c40      	ldr	r4, [pc, #256]	; (812a8 <Reset_Handler+0x12c>)
   811a8:	1b63      	subs	r3, r4, r5
   811aa:	f023 0503 	bic.w	r5, r3, #3
   811ae:	f04f 0300 	mov.w	r3, #0
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   811b2:	f240 0200 	movw	r2, #0
   811b6:	f2c2 0207 	movt	r2, #8199	; 0x2007
   811ba:	f246 41a0 	movw	r1, #25760	; 0x64a0
   811be:	f2c0 0108 	movt	r1, #8
   811c2:	f105 0004 	add.w	r0, r5, #4
   811c6:	f3c5 0480 	ubfx	r4, r5, #2, #1
   811ca:	585d      	ldr	r5, [r3, r1]
   811cc:	509d      	str	r5, [r3, r2]
   811ce:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   811d2:	4283      	cmp	r3, r0
   811d4:	d155      	bne.n	81282 <Reset_Handler+0x106>
   811d6:	e7e0      	b.n	8119a <Reset_Handler+0x1e>
			*pDest++ = *pSrc++;
   811d8:	585d      	ldr	r5, [r3, r1]
   811da:	509d      	str	r5, [r3, r2]
   811dc:	f103 0304 	add.w	r3, r3, #4
   811e0:	585c      	ldr	r4, [r3, r1]
   811e2:	509c      	str	r4, [r3, r2]
   811e4:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   811e8:	4283      	cmp	r3, r0
   811ea:	d1f5      	bne.n	811d8 <Reset_Handler+0x5c>
   811ec:	e7d5      	b.n	8119a <Reset_Handler+0x1e>
   811ee:	4d2f      	ldr	r5, [pc, #188]	; (812ac <Reset_Handler+0x130>)

/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
   811f0:	492f      	ldr	r1, [pc, #188]	; (812b0 <Reset_Handler+0x134>)
   811f2:	1b48      	subs	r0, r1, r5
   811f4:	f020 0403 	bic.w	r4, r0, #3
   811f8:	f640 03f8 	movw	r3, #2296	; 0x8f8
   811fc:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81200:	18e2      	adds	r2, r4, r3
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   81202:	f04f 0100 	mov.w	r1, #0
   81206:	1b50      	subs	r0, r2, r5
   81208:	f1a0 0004 	sub.w	r0, r0, #4
   8120c:	f3c0 0480 	ubfx	r4, r0, #2, #1
   81210:	f845 1f04 	str.w	r1, [r5, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81214:	4295      	cmp	r5, r2
   81216:	d12d      	bne.n	81274 <Reset_Handler+0xf8>
   81218:	e007      	b.n	8122a <Reset_Handler+0xae>
   8121a:	f105 0304 	add.w	r3, r5, #4
		*pDest++ = 0;
   8121e:	6069      	str	r1, [r5, #4]
   81220:	f105 0508 	add.w	r5, r5, #8
   81224:	6059      	str	r1, [r3, #4]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81226:	4295      	cmp	r5, r2
   81228:	d1f7      	bne.n	8121a <Reset_Handler+0x9e>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   8122a:	f240 0500 	movw	r5, #0
   8122e:	f2c0 0508 	movt	r5, #8
   81232:	f025 4260 	bic.w	r2, r5, #3758096384	; 0xe0000000
   81236:	f022 017f 	bic.w	r1, r2, #127	; 0x7f
   8123a:	f44f 406d 	mov.w	r0, #60672	; 0xed00
   8123e:	f2ce 0000 	movt	r0, #57344	; 0xe000
   81242:	6081      	str	r1, [r0, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   81244:	f105 4460 	add.w	r4, r5, #3758096384	; 0xe0000000
   81248:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
   8124c:	d207      	bcs.n	8125e <Reset_Handler+0xe2>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8124e:	f44f 436d 	mov.w	r3, #60672	; 0xed00
   81252:	f2ce 0300 	movt	r3, #57344	; 0xe000
   81256:	689d      	ldr	r5, [r3, #8]
   81258:	f045 5200 	orr.w	r2, r5, #536870912	; 0x20000000
   8125c:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8125e:	f643 31e5 	movw	r1, #15333	; 0x3be5
   81262:	f2c0 0108 	movt	r1, #8
   81266:	4788      	blx	r1

	/* Branch to main function */
	main();
   81268:	f243 20ed 	movw	r0, #13037	; 0x32ed
   8126c:	f2c0 0008 	movt	r0, #8
   81270:	4780      	blx	r0
   81272:	e7fe      	b.n	81272 <Reset_Handler+0xf6>
   81274:	2c00      	cmp	r4, #0
   81276:	d0d0      	beq.n	8121a <Reset_Handler+0x9e>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   81278:	f845 1f04 	str.w	r1, [r5, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8127c:	4295      	cmp	r5, r2
   8127e:	d1cc      	bne.n	8121a <Reset_Handler+0x9e>
   81280:	e7d3      	b.n	8122a <Reset_Handler+0xae>
   81282:	2c00      	cmp	r4, #0
   81284:	d0a8      	beq.n	811d8 <Reset_Handler+0x5c>
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   81286:	585c      	ldr	r4, [r3, r1]
   81288:	509c      	str	r4, [r3, r2]
   8128a:	f103 0304 	add.w	r3, r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   8128e:	4283      	cmp	r3, r0
   81290:	d1a2      	bne.n	811d8 <Reset_Handler+0x5c>
   81292:	e782      	b.n	8119a <Reset_Handler+0x1e>
   81294:	200708f8 	.word	0x200708f8
   81298:	20070000 	.word	0x20070000
   8129c:	2007ab4c 	.word	0x2007ab4c
   812a0:	200708f8 	.word	0x200708f8
   812a4:	20070004 	.word	0x20070004
   812a8:	200708fb 	.word	0x200708fb
   812ac:	200708f4 	.word	0x200708f4
   812b0:	2007ab47 	.word	0x2007ab47

000812b4 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   812b4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   812b8:	f2c4 030e 	movt	r3, #16398	; 0x400e
   812bc:	6b18      	ldr	r0, [r3, #48]	; 0x30
   812be:	f000 0103 	and.w	r1, r0, #3
   812c2:	2903      	cmp	r1, #3
   812c4:	f200 80b1 	bhi.w	8142a <SystemCoreClockUpdate+0x176>
   812c8:	e8df f001 	tbb	[pc, r1]
   812cc:	4f4f1402 	.word	0x4f4f1402
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   812d0:	f641 2010 	movw	r0, #6672	; 0x1a10
   812d4:	f2c4 000e 	movt	r0, #16398	; 0x400e
   812d8:	6941      	ldr	r1, [r0, #20]
   812da:	f011 0f80 	tst.w	r1, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   812de:	f240 0328 	movw	r3, #40	; 0x28
   812e2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   812e6:	bf14      	ite	ne
   812e8:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   812ec:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   812f0:	601a      	str	r2, [r3, #0]
   812f2:	e09a      	b.n	8142a <SystemCoreClockUpdate+0x176>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   812f4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   812f8:	f2c4 030e 	movt	r3, #16398	; 0x400e
   812fc:	6a18      	ldr	r0, [r3, #32]
   812fe:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
   81302:	d009      	beq.n	81318 <SystemCoreClockUpdate+0x64>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81304:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
   81308:	f2c0 03b7 	movt	r3, #183	; 0xb7
   8130c:	f240 0228 	movw	r2, #40	; 0x28
   81310:	f2c2 0207 	movt	r2, #8199	; 0x2007
   81314:	6013      	str	r3, [r2, #0]
   81316:	e088      	b.n	8142a <SystemCoreClockUpdate+0x176>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   81318:	f44f 6110 	mov.w	r1, #2304	; 0x900
   8131c:	f2c0 013d 	movt	r1, #61	; 0x3d
   81320:	f240 0228 	movw	r2, #40	; 0x28
   81324:	f2c2 0207 	movt	r2, #8199	; 0x2007
   81328:	6011      	str	r1, [r2, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8132a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   8132e:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81332:	6a18      	ldr	r0, [r3, #32]
   81334:	f000 0170 	and.w	r1, r0, #112	; 0x70
   81338:	2910      	cmp	r1, #16
   8133a:	d002      	beq.n	81342 <SystemCoreClockUpdate+0x8e>
   8133c:	2920      	cmp	r1, #32
   8133e:	d174      	bne.n	8142a <SystemCoreClockUpdate+0x176>
   81340:	e009      	b.n	81356 <SystemCoreClockUpdate+0xa2>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81342:	f44f 5090 	mov.w	r0, #4608	; 0x1200
   81346:	f2c0 007a 	movt	r0, #122	; 0x7a
   8134a:	f240 0128 	movw	r1, #40	; 0x28
   8134e:	f2c2 0107 	movt	r1, #8199	; 0x2007
   81352:	6008      	str	r0, [r1, #0]
				break;
   81354:	e069      	b.n	8142a <SystemCoreClockUpdate+0x176>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81356:	f44f 53d8 	mov.w	r3, #6912	; 0x1b00
   8135a:	f2c0 03b7 	movt	r3, #183	; 0xb7
   8135e:	f240 0228 	movw	r2, #40	; 0x28
   81362:	f2c2 0207 	movt	r2, #8199	; 0x2007
   81366:	6013      	str	r3, [r2, #0]
				break;
   81368:	e05f      	b.n	8142a <SystemCoreClockUpdate+0x176>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8136a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   8136e:	f2c4 020e 	movt	r2, #16398	; 0x400e
   81372:	6a13      	ldr	r3, [r2, #32]
   81374:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   81378:	d009      	beq.n	8138e <SystemCoreClockUpdate+0xda>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8137a:	f44f 51d8 	mov.w	r1, #6912	; 0x1b00
   8137e:	f2c0 01b7 	movt	r1, #183	; 0xb7
   81382:	f240 0228 	movw	r2, #40	; 0x28
   81386:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8138a:	6011      	str	r1, [r2, #0]
   8138c:	e027      	b.n	813de <SystemCoreClockUpdate+0x12a>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8138e:	f44f 6010 	mov.w	r0, #2304	; 0x900
   81392:	f2c0 003d 	movt	r0, #61	; 0x3d
   81396:	f240 0128 	movw	r1, #40	; 0x28
   8139a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8139e:	6008      	str	r0, [r1, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   813a0:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   813a4:	f2c4 020e 	movt	r2, #16398	; 0x400e
   813a8:	6a13      	ldr	r3, [r2, #32]
   813aa:	f003 0070 	and.w	r0, r3, #112	; 0x70
   813ae:	2810      	cmp	r0, #16
   813b0:	d002      	beq.n	813b8 <SystemCoreClockUpdate+0x104>
   813b2:	2820      	cmp	r0, #32
   813b4:	d113      	bne.n	813de <SystemCoreClockUpdate+0x12a>
   813b6:	e009      	b.n	813cc <SystemCoreClockUpdate+0x118>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   813b8:	f44f 5390 	mov.w	r3, #4608	; 0x1200
   813bc:	f2c0 037a 	movt	r3, #122	; 0x7a
   813c0:	f240 0028 	movw	r0, #40	; 0x28
   813c4:	f2c2 0007 	movt	r0, #8199	; 0x2007
   813c8:	6003      	str	r3, [r0, #0]
				break;
   813ca:	e008      	b.n	813de <SystemCoreClockUpdate+0x12a>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   813cc:	f44f 51d8 	mov.w	r1, #6912	; 0x1b00
   813d0:	f2c0 01b7 	movt	r1, #183	; 0xb7
   813d4:	f240 0228 	movw	r2, #40	; 0x28
   813d8:	f2c2 0207 	movt	r2, #8199	; 0x2007
   813dc:	6011      	str	r1, [r2, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   813de:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   813e2:	f2c4 030e 	movt	r3, #16398	; 0x400e
   813e6:	6b18      	ldr	r0, [r3, #48]	; 0x30
   813e8:	f000 0103 	and.w	r1, r0, #3
   813ec:	2902      	cmp	r1, #2
   813ee:	d113      	bne.n	81418 <SystemCoreClockUpdate+0x164>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   813f0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
   813f4:	f2c4 010e 	movt	r1, #16398	; 0x400e
   813f8:	6a88      	ldr	r0, [r1, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   813fa:	6a89      	ldr	r1, [r1, #40]	; 0x28
   813fc:	f240 0328 	movw	r3, #40	; 0x28
   81400:	f2c2 0307 	movt	r3, #8199	; 0x2007
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   81404:	f3c0 400a 	ubfx	r0, r0, #16, #11
   81408:	681a      	ldr	r2, [r3, #0]
   8140a:	fb00 2002 	mla	r0, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8140e:	b2c9      	uxtb	r1, r1
   81410:	fbb0 f2f1 	udiv	r2, r0, r1
   81414:	601a      	str	r2, [r3, #0]
   81416:	e008      	b.n	8142a <SystemCoreClockUpdate+0x176>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   81418:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
   8141c:	f6c0 634e 	movt	r3, #3662	; 0xe4e
   81420:	f240 0228 	movw	r2, #40	; 0x28
   81424:	f2c2 0207 	movt	r2, #8199	; 0x2007
   81428:	6013      	str	r3, [r2, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   8142a:	f44f 62c0 	mov.w	r2, #1536	; 0x600
   8142e:	f2c4 020e 	movt	r2, #16398	; 0x400e
   81432:	6b10      	ldr	r0, [r2, #48]	; 0x30
   81434:	f000 0170 	and.w	r1, r0, #112	; 0x70
   81438:	2970      	cmp	r1, #112	; 0x70
   8143a:	d10e      	bne.n	8145a <SystemCoreClockUpdate+0x1a6>
		SystemCoreClock /= 3U;
   8143c:	f240 0328 	movw	r3, #40	; 0x28
   81440:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81444:	6818      	ldr	r0, [r3, #0]
   81446:	f64a 22ab 	movw	r2, #43691	; 0xaaab
   8144a:	f6ca 22aa 	movt	r2, #43690	; 0xaaaa
   8144e:	fba2 0100 	umull	r0, r1, r2, r0
   81452:	ea4f 0051 	mov.w	r0, r1, lsr #1
   81456:	6018      	str	r0, [r3, #0]
   81458:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   8145a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
   8145e:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81462:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   81464:	f240 0028 	movw	r0, #40	; 0x28
   81468:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8146c:	f3c2 1102 	ubfx	r1, r2, #4, #3
   81470:	6803      	ldr	r3, [r0, #0]
   81472:	fa23 f301 	lsr.w	r3, r3, r1
   81476:	6003      	str	r3, [r0, #0]
   81478:	4770      	bx	lr
   8147a:	bf00      	nop

0008147c <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   8147c:	f245 239f 	movw	r3, #21151	; 0x529f
   81480:	f2c0 1357 	movt	r3, #343	; 0x157
   81484:	4298      	cmp	r0, r3
   81486:	d80c      	bhi.n	814a2 <system_init_flash+0x26>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   81488:	f44f 6020 	mov.w	r0, #2560	; 0xa00
   8148c:	f2c4 000e 	movt	r0, #16398	; 0x400e
   81490:	f04f 0100 	mov.w	r1, #0
   81494:	6001      	str	r1, [r0, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   81496:	f44f 6340 	mov.w	r3, #3072	; 0xc00
   8149a:	f2c4 030e 	movt	r3, #16398	; 0x400e
   8149e:	6019      	str	r1, [r3, #0]
   814a0:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   814a2:	f64c 417f 	movw	r1, #52351	; 0xcc7f
   814a6:	f2c0 2106 	movt	r1, #518	; 0x206
   814aa:	4288      	cmp	r0, r1
   814ac:	d80c      	bhi.n	814c8 <system_init_flash+0x4c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   814ae:	f44f 6320 	mov.w	r3, #2560	; 0xa00
   814b2:	f2c4 030e 	movt	r3, #16398	; 0x400e
   814b6:	f44f 7180 	mov.w	r1, #256	; 0x100
   814ba:	6019      	str	r1, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   814bc:	f44f 6240 	mov.w	r2, #3072	; 0xc00
   814c0:	f2c4 020e 	movt	r2, #16398	; 0x400e
   814c4:	6011      	str	r1, [r2, #0]
   814c6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   814c8:	f24b 733f 	movw	r3, #46911	; 0xb73f
   814cc:	f2c0 3328 	movt	r3, #808	; 0x328
   814d0:	4298      	cmp	r0, r3
   814d2:	d80c      	bhi.n	814ee <system_init_flash+0x72>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   814d4:	f44f 6120 	mov.w	r1, #2560	; 0xa00
   814d8:	f2c4 010e 	movt	r1, #16398	; 0x400e
   814dc:	f44f 7200 	mov.w	r2, #512	; 0x200
   814e0:	600a      	str	r2, [r1, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   814e2:	f44f 6040 	mov.w	r0, #3072	; 0xc00
   814e6:	f2c4 000e 	movt	r0, #16398	; 0x400e
   814ea:	6002      	str	r2, [r0, #0]
   814ec:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   814ee:	f642 717f 	movw	r1, #12159	; 0x2f7f
   814f2:	f2c0 41a6 	movt	r1, #1190	; 0x4a6
   814f6:	4288      	cmp	r0, r1
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   814f8:	f44f 6020 	mov.w	r0, #2560	; 0xa00
   814fc:	f2c4 000e 	movt	r0, #16398	; 0x400e
   81500:	bf94      	ite	ls
   81502:	f44f 7240 	movls.w	r2, #768	; 0x300
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   81506:	f44f 6280 	movhi.w	r2, #1024	; 0x400
   8150a:	6002      	str	r2, [r0, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   8150c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
   81510:	f2c4 030e 	movt	r3, #16398	; 0x400e
   81514:	601a      	str	r2, [r3, #0]
   81516:	4770      	bx	lr

00081518 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
   81518:	f640 13b4 	movw	r3, #2484	; 0x9b4
   8151c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81520:	6819      	ldr	r1, [r3, #0]
   81522:	b941      	cbnz	r1, 81536 <_sbrk+0x1e>
		heap = (unsigned char *)&_end;
   81524:	f640 13b4 	movw	r3, #2484	; 0x9b4
   81528:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8152c:	f64c 3250 	movw	r2, #52048	; 0xcb50
   81530:	f2c2 0207 	movt	r2, #8199	; 0x2007
   81534:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   81536:	f640 11b4 	movw	r1, #2484	; 0x9b4
   8153a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8153e:	680b      	ldr	r3, [r1, #0]

	heap += incr;
   81540:	1818      	adds	r0, r3, r0
   81542:	6008      	str	r0, [r1, #0]

	return (caddr_t) prev_heap;
}
   81544:	4618      	mov	r0, r3
   81546:	4770      	bx	lr

00081548 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   81548:	f04f 30ff 	mov.w	r0, #4294967295
   8154c:	4770      	bx	lr
   8154e:	bf00      	nop

00081550 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   81550:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   81554:	604b      	str	r3, [r1, #4]

	return 0;
}
   81556:	f04f 0000 	mov.w	r0, #0
   8155a:	4770      	bx	lr

0008155c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   8155c:	f04f 0001 	mov.w	r0, #1
   81560:	4770      	bx	lr
   81562:	bf00      	nop

00081564 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   81564:	f04f 0000 	mov.w	r0, #0
   81568:	4770      	bx	lr
   8156a:	bf00      	nop

0008156c <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   8156c:	f100 0308 	add.w	r3, r0, #8
   81570:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   81572:	f04f 32ff 	mov.w	r2, #4294967295
   81576:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   81578:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   8157a:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   8157c:	f04f 0100 	mov.w	r1, #0
   81580:	6001      	str	r1, [r0, #0]
   81582:	4770      	bx	lr

00081584 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   81584:	f04f 0300 	mov.w	r3, #0
   81588:	6103      	str	r3, [r0, #16]
   8158a:	4770      	bx	lr

0008158c <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   8158c:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   8158e:	685a      	ldr	r2, [r3, #4]
   81590:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   81592:	6842      	ldr	r2, [r0, #4]
   81594:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   81596:	685a      	ldr	r2, [r3, #4]
   81598:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   8159a:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   8159c:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   8159e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   815a0:	6801      	ldr	r1, [r0, #0]
   815a2:	f101 0101 	add.w	r1, r1, #1
   815a6:	6001      	str	r1, [r0, #0]
   815a8:	4770      	bx	lr
   815aa:	bf00      	nop

000815ac <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   815ac:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   815ae:	680c      	ldr	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   815b0:	f1b4 3fff 	cmp.w	r4, #4294967295
   815b4:	d101      	bne.n	815ba <vListInsert+0xe>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   815b6:	6903      	ldr	r3, [r0, #16]
   815b8:	e00a      	b.n	815d0 <vListInsert+0x24>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   815ba:	f100 0308 	add.w	r3, r0, #8
   815be:	68c2      	ldr	r2, [r0, #12]
   815c0:	6812      	ldr	r2, [r2, #0]
   815c2:	4294      	cmp	r4, r2
   815c4:	d304      	bcc.n	815d0 <vListInsert+0x24>
   815c6:	685b      	ldr	r3, [r3, #4]
   815c8:	685a      	ldr	r2, [r3, #4]
   815ca:	6812      	ldr	r2, [r2, #0]
   815cc:	4294      	cmp	r4, r2
   815ce:	d2fa      	bcs.n	815c6 <vListInsert+0x1a>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   815d0:	685a      	ldr	r2, [r3, #4]
   815d2:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   815d4:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   815d6:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   815d8:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   815da:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   815dc:	6801      	ldr	r1, [r0, #0]
   815de:	f101 0101 	add.w	r1, r1, #1
   815e2:	6001      	str	r1, [r0, #0]
}
   815e4:	bc10      	pop	{r4}
   815e6:	4770      	bx	lr

000815e8 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   815e8:	6843      	ldr	r3, [r0, #4]
   815ea:	6882      	ldr	r2, [r0, #8]
   815ec:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   815ee:	6881      	ldr	r1, [r0, #8]
   815f0:	6843      	ldr	r3, [r0, #4]
   815f2:	604b      	str	r3, [r1, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   815f4:	6901      	ldr	r1, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   815f6:	684a      	ldr	r2, [r1, #4]
   815f8:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   815fa:	bf04      	itt	eq
   815fc:	6882      	ldreq	r2, [r0, #8]
   815fe:	604a      	streq	r2, [r1, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   81600:	f04f 0300 	mov.w	r3, #0
   81604:	6103      	str	r3, [r0, #16]
	( pxList->uxNumberOfItems )--;
   81606:	6808      	ldr	r0, [r1, #0]
   81608:	f100 32ff 	add.w	r2, r0, #4294967295
   8160c:	600a      	str	r2, [r1, #0]

	return pxList->uxNumberOfItems;
   8160e:	6808      	ldr	r0, [r1, #0]
}
   81610:	4770      	bx	lr
   81612:	bf00      	nop

00081614 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   81614:	4803      	ldr	r0, [pc, #12]	; (81624 <prvPortStartFirstTask+0x10>)
   81616:	6800      	ldr	r0, [r0, #0]
   81618:	6800      	ldr	r0, [r0, #0]
   8161a:	f380 8808 	msr	MSP, r0
   8161e:	b662      	cpsie	i
   81620:	df00      	svc	0
   81622:	bf00      	nop
   81624:	e000ed08 	.word	0xe000ed08

00081628 <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   81628:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   8162c:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   81630:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   81634:	f04f 0100 	mov.w	r1, #0
   81638:	f840 1c0c 	str.w	r1, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   8163c:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   81640:	f1a0 0040 	sub.w	r0, r0, #64	; 0x40
   81644:	4770      	bx	lr
   81646:	bf00      	nop

00081648 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   81648:	4b06      	ldr	r3, [pc, #24]	; (81664 <pxCurrentTCBConst2>)
   8164a:	6819      	ldr	r1, [r3, #0]
   8164c:	6808      	ldr	r0, [r1, #0]
   8164e:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81652:	f380 8809 	msr	PSP, r0
   81656:	f04f 0000 	mov.w	r0, #0
   8165a:	f380 8811 	msr	BASEPRI, r0
   8165e:	f04e 0e0d 	orr.w	lr, lr, #13
   81662:	4770      	bx	lr

00081664 <pxCurrentTCBConst2>:
   81664:	2007aa7c 	.word	0x2007aa7c

00081668 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81668:	f64e 5304 	movw	r3, #60676	; 0xed04
   8166c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   81670:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81674:	601a      	str	r2, [r3, #0]
   81676:	4770      	bx	lr

00081678 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   81678:	f3ef 8011 	mrs	r0, BASEPRI
   8167c:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   81680:	f381 8811 	msr	BASEPRI, r1
   81684:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   81686:	f04f 0000 	mov.w	r0, #0
   8168a:	bf00      	nop

0008168c <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   8168c:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   8168e:	f241 6379 	movw	r3, #5753	; 0x1679
   81692:	f2c0 0308 	movt	r3, #8
   81696:	4798      	blx	r3
	uxCriticalNesting++;
   81698:	f240 002c 	movw	r0, #44	; 0x2c
   8169c:	f2c2 0007 	movt	r0, #8199	; 0x2007
   816a0:	6802      	ldr	r2, [r0, #0]
   816a2:	f102 0201 	add.w	r2, r2, #1
   816a6:	6002      	str	r2, [r0, #0]
   816a8:	bd08      	pop	{r3, pc}
   816aa:	bf00      	nop

000816ac <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   816ac:	f380 8811 	msr	BASEPRI, r0
   816b0:	4770      	bx	lr
   816b2:	bf00      	nop

000816b4 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   816b4:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   816b6:	f240 022c 	movw	r2, #44	; 0x2c
   816ba:	f2c2 0207 	movt	r2, #8199	; 0x2007
   816be:	6813      	ldr	r3, [r2, #0]
   816c0:	f103 30ff 	add.w	r0, r3, #4294967295
   816c4:	6010      	str	r0, [r2, #0]
	if( uxCriticalNesting == 0 )
   816c6:	b930      	cbnz	r0, 816d6 <vPortExitCritical+0x22>
	{
		portENABLE_INTERRUPTS();
   816c8:	f04f 0000 	mov.w	r0, #0
   816cc:	f241 61ad 	movw	r1, #5805	; 0x16ad
   816d0:	f2c0 0108 	movt	r1, #8
   816d4:	4788      	blx	r1
   816d6:	bd08      	pop	{r3, pc}

000816d8 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   816d8:	f3ef 8009 	mrs	r0, PSP
   816dc:	4b0c      	ldr	r3, [pc, #48]	; (81710 <pxCurrentTCBConst>)
   816de:	681a      	ldr	r2, [r3, #0]
   816e0:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   816e4:	6010      	str	r0, [r2, #0]
   816e6:	e92d 4008 	stmdb	sp!, {r3, lr}
   816ea:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   816ee:	f380 8811 	msr	BASEPRI, r0
   816f2:	f001 f877 	bl	827e4 <vTaskSwitchContext>
   816f6:	f04f 0000 	mov.w	r0, #0
   816fa:	f380 8811 	msr	BASEPRI, r0
   816fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   81702:	6819      	ldr	r1, [r3, #0]
   81704:	6808      	ldr	r0, [r1, #0]
   81706:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8170a:	f380 8809 	msr	PSP, r0
   8170e:	4770      	bx	lr

00081710 <pxCurrentTCBConst>:
   81710:	2007aa7c 	.word	0x2007aa7c

00081714 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   81714:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81716:	f64e 5304 	movw	r3, #60676	; 0xed04
   8171a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   8171e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81722:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   81724:	f241 6079 	movw	r0, #5753	; 0x1679
   81728:	f2c0 0008 	movt	r0, #8
   8172c:	4780      	blx	r0
	{
		vTaskIncrementTick();
   8172e:	f242 31b5 	movw	r1, #9141	; 0x23b5
   81732:	f2c0 0108 	movt	r1, #8
   81736:	4788      	blx	r1
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   81738:	f04f 0000 	mov.w	r0, #0
   8173c:	f241 63ad 	movw	r3, #5805	; 0x16ad
   81740:	f2c0 0308 	movt	r3, #8
   81744:	4798      	blx	r3
   81746:	bd08      	pop	{r3, pc}

00081748 <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   81748:	f24e 0314 	movw	r3, #57364	; 0xe014
   8174c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   81750:	f644 021f 	movw	r2, #18463	; 0x481f
   81754:	f2c0 0201 	movt	r2, #1
   81758:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   8175a:	f24e 0010 	movw	r0, #57360	; 0xe010
   8175e:	f2ce 0000 	movt	r0, #57344	; 0xe000
   81762:	f04f 0107 	mov.w	r1, #7
   81766:	6001      	str	r1, [r0, #0]
   81768:	4770      	bx	lr
   8176a:	bf00      	nop

0008176c <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   8176c:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   8176e:	f64e 5320 	movw	r3, #60704	; 0xed20
   81772:	f2ce 0300 	movt	r3, #57344	; 0xe000
   81776:	681a      	ldr	r2, [r3, #0]
   81778:	f442 0070 	orr.w	r0, r2, #15728640	; 0xf00000
   8177c:	6018      	str	r0, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   8177e:	6819      	ldr	r1, [r3, #0]
   81780:	f041 4470 	orr.w	r4, r1, #4026531840	; 0xf0000000
   81784:	601c      	str	r4, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   81786:	f241 7349 	movw	r3, #5961	; 0x1749
   8178a:	f2c0 0308 	movt	r3, #8
   8178e:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   81790:	f04f 0400 	mov.w	r4, #0
   81794:	f240 022c 	movw	r2, #44	; 0x2c
   81798:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8179c:	6014      	str	r4, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   8179e:	f241 6015 	movw	r0, #5653	; 0x1615
   817a2:	f2c0 0008 	movt	r0, #8
   817a6:	4780      	blx	r0

	/* Should not get here! */
	return 0;
}
   817a8:	4620      	mov	r0, r4
   817aa:	bd10      	pop	{r4, pc}

000817ac <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   817ac:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   817ae:	f64a 12bc 	movw	r2, #43452	; 0xa9bc
   817b2:	f2c2 0207 	movt	r2, #8199	; 0x2007
   817b6:	e000      	b.n	817ba <prvInsertBlockIntoFreeList+0xe>
   817b8:	461a      	mov	r2, r3
   817ba:	6813      	ldr	r3, [r2, #0]
   817bc:	4283      	cmp	r3, r0
   817be:	d3fb      	bcc.n	817b8 <prvInsertBlockIntoFreeList+0xc>
   817c0:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   817c2:	6854      	ldr	r4, [r2, #4]
   817c4:	1915      	adds	r5, r2, r4
   817c6:	4285      	cmp	r5, r0
   817c8:	d103      	bne.n	817d2 <prvInsertBlockIntoFreeList+0x26>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   817ca:	6868      	ldr	r0, [r5, #4]
   817cc:	1904      	adds	r4, r0, r4
   817ce:	6054      	str	r4, [r2, #4]
   817d0:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   817d2:	6842      	ldr	r2, [r0, #4]
   817d4:	1884      	adds	r4, r0, r2
   817d6:	42a3      	cmp	r3, r4
   817d8:	d10f      	bne.n	817fa <prvInsertBlockIntoFreeList+0x4e>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   817da:	f64a 14b8 	movw	r4, #43448	; 0xa9b8
   817de:	f2c2 0407 	movt	r4, #8199	; 0x2007
   817e2:	6824      	ldr	r4, [r4, #0]
   817e4:	429c      	cmp	r4, r3
   817e6:	d006      	beq.n	817f6 <prvInsertBlockIntoFreeList+0x4a>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   817e8:	685b      	ldr	r3, [r3, #4]
   817ea:	189a      	adds	r2, r3, r2
   817ec:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   817ee:	680b      	ldr	r3, [r1, #0]
   817f0:	681a      	ldr	r2, [r3, #0]
   817f2:	6002      	str	r2, [r0, #0]
   817f4:	e002      	b.n	817fc <prvInsertBlockIntoFreeList+0x50>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   817f6:	6003      	str	r3, [r0, #0]
   817f8:	e000      	b.n	817fc <prvInsertBlockIntoFreeList+0x50>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   817fa:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   817fc:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   817fe:	bf18      	it	ne
   81800:	6008      	strne	r0, [r1, #0]
	}
}
   81802:	bc30      	pop	{r4, r5}
   81804:	4770      	bx	lr
   81806:	bf00      	nop

00081808 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   81808:	b538      	push	{r3, r4, r5, lr}
   8180a:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   8180c:	f242 337d 	movw	r3, #9085	; 0x237d
   81810:	f2c0 0308 	movt	r3, #8
   81814:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   81816:	f64a 10b8 	movw	r0, #43448	; 0xa9b8
   8181a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8181e:	6801      	ldr	r1, [r0, #0]
   81820:	bb21      	cbnz	r1, 8186c <pvPortMalloc+0x64>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   81822:	f64a 12bc 	movw	r2, #43452	; 0xa9bc
   81826:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8182a:	f640 13b8 	movw	r3, #2488	; 0x9b8
   8182e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81832:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   81834:	f04f 0100 	mov.w	r1, #0
   81838:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   8183a:	f503 421f 	add.w	r2, r3, #40704	; 0x9f00
   8183e:	f102 00f0 	add.w	r0, r2, #240	; 0xf0
   81842:	f64a 15b8 	movw	r5, #43448	; 0xa9b8
   81846:	f2c2 0507 	movt	r5, #8199	; 0x2007
   8184a:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   8184c:	f8c2 10f4 	str.w	r1, [r2, #244]	; 0xf4
	pxEnd->pxNextFreeBlock = NULL;
   81850:	f8c2 10f0 	str.w	r1, [r2, #240]	; 0xf0

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   81854:	f649 71f0 	movw	r1, #40944	; 0x9ff0
   81858:	6059      	str	r1, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   8185a:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   8185c:	f240 0330 	movw	r3, #48	; 0x30
   81860:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81864:	681a      	ldr	r2, [r3, #0]
   81866:	f1a2 0210 	sub.w	r2, r2, #16
   8186a:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   8186c:	2c00      	cmp	r4, #0
   8186e:	d03c      	beq.n	818ea <pvPortMalloc+0xe2>
		{
			xWantedSize += heapSTRUCT_SIZE;
   81870:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   81874:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   81878:	bf1c      	itt	ne
   8187a:	f022 0207 	bicne.w	r2, r2, #7
   8187e:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   81880:	f102 30ff 	add.w	r0, r2, #4294967295
   81884:	f649 75fe 	movw	r5, #40958	; 0x9ffe
   81888:	42a8      	cmp	r0, r5
   8188a:	d831      	bhi.n	818f0 <pvPortMalloc+0xe8>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   8188c:	f64a 11bc 	movw	r1, #43452	; 0xa9bc
   81890:	f2c2 0107 	movt	r1, #8199	; 0x2007
   81894:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   81896:	e001      	b.n	8189c <pvPortMalloc+0x94>
   81898:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   8189a:	4604      	mov	r4, r0
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   8189c:	6863      	ldr	r3, [r4, #4]
   8189e:	429a      	cmp	r2, r3
   818a0:	d902      	bls.n	818a8 <pvPortMalloc+0xa0>
   818a2:	6820      	ldr	r0, [r4, #0]
   818a4:	2800      	cmp	r0, #0
   818a6:	d1f7      	bne.n	81898 <pvPortMalloc+0x90>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   818a8:	f64a 15b8 	movw	r5, #43448	; 0xa9b8
   818ac:	f2c2 0507 	movt	r5, #8199	; 0x2007
   818b0:	682b      	ldr	r3, [r5, #0]
   818b2:	429c      	cmp	r4, r3
   818b4:	d01f      	beq.n	818f6 <pvPortMalloc+0xee>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   818b6:	680d      	ldr	r5, [r1, #0]
   818b8:	f105 0510 	add.w	r5, r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   818bc:	6820      	ldr	r0, [r4, #0]
   818be:	6008      	str	r0, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   818c0:	6861      	ldr	r1, [r4, #4]
   818c2:	1a8b      	subs	r3, r1, r2
   818c4:	2b20      	cmp	r3, #32
   818c6:	d907      	bls.n	818d8 <pvPortMalloc+0xd0>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   818c8:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   818ca:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   818cc:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   818ce:	f241 72ad 	movw	r2, #6061	; 0x17ad
   818d2:	f2c0 0208 	movt	r2, #8
   818d6:	4790      	blx	r2
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   818d8:	f240 0030 	movw	r0, #48	; 0x30
   818dc:	f2c2 0007 	movt	r0, #8199	; 0x2007
   818e0:	6803      	ldr	r3, [r0, #0]
   818e2:	6861      	ldr	r1, [r4, #4]
   818e4:	1a5a      	subs	r2, r3, r1
   818e6:	6002      	str	r2, [r0, #0]
   818e8:	e007      	b.n	818fa <pvPortMalloc+0xf2>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   818ea:	f04f 0500 	mov.w	r5, #0
   818ee:	e004      	b.n	818fa <pvPortMalloc+0xf2>
   818f0:	f04f 0500 	mov.w	r5, #0
   818f4:	e001      	b.n	818fa <pvPortMalloc+0xf2>
   818f6:	f04f 0500 	mov.w	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   818fa:	f242 5045 	movw	r0, #9541	; 0x2545
   818fe:	f2c0 0008 	movt	r0, #8
   81902:	4780      	blx	r0
		}
	}
	#endif

	return pvReturn;
}
   81904:	4628      	mov	r0, r5
   81906:	bd38      	pop	{r3, r4, r5, pc}

00081908 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   81908:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   8190a:	4604      	mov	r4, r0
   8190c:	b1c8      	cbz	r0, 81942 <vPortFree+0x3a>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   8190e:	f242 337d 	movw	r3, #9085	; 0x237d
   81912:	f2c0 0308 	movt	r3, #8
   81916:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   81918:	f240 0030 	movw	r0, #48	; 0x30
   8191c:	f2c2 0007 	movt	r0, #8199	; 0x2007
   81920:	6801      	ldr	r1, [r0, #0]
   81922:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   81926:	188b      	adds	r3, r1, r2
   81928:	6003      	str	r3, [r0, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   8192a:	f1a4 0010 	sub.w	r0, r4, #16
   8192e:	f241 71ad 	movw	r1, #6061	; 0x17ad
   81932:	f2c0 0108 	movt	r1, #8
   81936:	4788      	blx	r1
		}
		xTaskResumeAll();
   81938:	f242 5045 	movw	r0, #9541	; 0x2545
   8193c:	f2c0 0008 	movt	r0, #8
   81940:	4780      	blx	r0
   81942:	bd10      	pop	{r4, pc}

00081944 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   81944:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81946:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   81948:	f241 638d 	movw	r3, #5773	; 0x168d
   8194c:	f2c0 0308 	movt	r3, #8
   81950:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   81952:	6ca0      	ldr	r0, [r4, #72]	; 0x48
   81954:	2800      	cmp	r0, #0
   81956:	dd1a      	ble.n	8198e <prvUnlockQueue+0x4a>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81958:	6a61      	ldr	r1, [r4, #36]	; 0x24
   8195a:	b919      	cbnz	r1, 81964 <prvUnlockQueue+0x20>
   8195c:	e017      	b.n	8198e <prvUnlockQueue+0x4a>
   8195e:	6a61      	ldr	r1, [r4, #36]	; 0x24
   81960:	b951      	cbnz	r1, 81978 <prvUnlockQueue+0x34>
   81962:	e014      	b.n	8198e <prvUnlockQueue+0x4a>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81964:	f104 0624 	add.w	r6, r4, #36	; 0x24
   81968:	f642 156d 	movw	r5, #10605	; 0x296d
   8196c:	f2c0 0508 	movt	r5, #8
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   81970:	f642 27f1 	movw	r7, #10993	; 0x2af1
   81974:	f2c0 0708 	movt	r7, #8
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81978:	4630      	mov	r0, r6
   8197a:	47a8      	blx	r5
   8197c:	b100      	cbz	r0, 81980 <prvUnlockQueue+0x3c>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   8197e:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   81980:	6ca2      	ldr	r2, [r4, #72]	; 0x48
   81982:	f102 33ff 	add.w	r3, r2, #4294967295
   81986:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   81988:	6ca0      	ldr	r0, [r4, #72]	; 0x48
   8198a:	2800      	cmp	r0, #0
   8198c:	dce7      	bgt.n	8195e <prvUnlockQueue+0x1a>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   8198e:	f04f 32ff 	mov.w	r2, #4294967295
   81992:	64a2      	str	r2, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   81994:	f241 63b5 	movw	r3, #5813	; 0x16b5
   81998:	f2c0 0308 	movt	r3, #8
   8199c:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   8199e:	f241 608d 	movw	r0, #5773	; 0x168d
   819a2:	f2c0 0008 	movt	r0, #8
   819a6:	4780      	blx	r0
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   819a8:	6c61      	ldr	r1, [r4, #68]	; 0x44
   819aa:	2900      	cmp	r1, #0
   819ac:	dd1a      	ble.n	819e4 <prvUnlockQueue+0xa0>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   819ae:	6922      	ldr	r2, [r4, #16]
   819b0:	b91a      	cbnz	r2, 819ba <prvUnlockQueue+0x76>
   819b2:	e017      	b.n	819e4 <prvUnlockQueue+0xa0>
   819b4:	6922      	ldr	r2, [r4, #16]
   819b6:	b952      	cbnz	r2, 819ce <prvUnlockQueue+0x8a>
   819b8:	e014      	b.n	819e4 <prvUnlockQueue+0xa0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   819ba:	f104 0610 	add.w	r6, r4, #16
   819be:	f642 156d 	movw	r5, #10605	; 0x296d
   819c2:	f2c0 0508 	movt	r5, #8
				{
					vTaskMissedYield();
   819c6:	f642 27f1 	movw	r7, #10993	; 0x2af1
   819ca:	f2c0 0708 	movt	r7, #8
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   819ce:	4630      	mov	r0, r6
   819d0:	47a8      	blx	r5
   819d2:	b100      	cbz	r0, 819d6 <prvUnlockQueue+0x92>
				{
					vTaskMissedYield();
   819d4:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   819d6:	6c63      	ldr	r3, [r4, #68]	; 0x44
   819d8:	f103 30ff 	add.w	r0, r3, #4294967295
   819dc:	6460      	str	r0, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   819de:	6c61      	ldr	r1, [r4, #68]	; 0x44
   819e0:	2900      	cmp	r1, #0
   819e2:	dce7      	bgt.n	819b4 <prvUnlockQueue+0x70>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   819e4:	f04f 33ff 	mov.w	r3, #4294967295
   819e8:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   819ea:	f241 60b5 	movw	r0, #5813	; 0x16b5
   819ee:	f2c0 0008 	movt	r0, #8
   819f2:	4780      	blx	r0
   819f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   819f6:	bf00      	nop

000819f8 <prvCopyDataFromQueue>:
	++( pxQueue->uxMessagesWaiting );
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   819f8:	b538      	push	{r3, r4, r5, lr}
   819fa:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   819fc:	6805      	ldr	r5, [r0, #0]
   819fe:	b175      	cbz	r5, 81a1e <prvCopyDataFromQueue+0x26>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   81a00:	6c02      	ldr	r2, [r0, #64]	; 0x40
   81a02:	68c4      	ldr	r4, [r0, #12]
   81a04:	18a4      	adds	r4, r4, r2
   81a06:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   81a08:	6840      	ldr	r0, [r0, #4]
   81a0a:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   81a0c:	bf28      	it	cs
   81a0e:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   81a10:	4608      	mov	r0, r1
   81a12:	68d9      	ldr	r1, [r3, #12]
   81a14:	f643 4371 	movw	r3, #15473	; 0x3c71
   81a18:	f2c0 0308 	movt	r3, #8
   81a1c:	4798      	blx	r3
   81a1e:	bd38      	pop	{r3, r4, r5, pc}

00081a20 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   81a20:	b510      	push	{r4, lr}
   81a22:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   81a24:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81a26:	b963      	cbnz	r3, 81a42 <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81a28:	6801      	ldr	r1, [r0, #0]
   81a2a:	2900      	cmp	r1, #0
   81a2c:	d12e      	bne.n	81a8c <prvCopyDataToQueue+0x6c>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   81a2e:	6840      	ldr	r0, [r0, #4]
   81a30:	f642 33dd 	movw	r3, #11229	; 0x2bdd
   81a34:	f2c0 0308 	movt	r3, #8
   81a38:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   81a3a:	f04f 0000 	mov.w	r0, #0
   81a3e:	6060      	str	r0, [r4, #4]
   81a40:	e024      	b.n	81a8c <prvCopyDataToQueue+0x6c>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   81a42:	b982      	cbnz	r2, 81a66 <prvCopyDataToQueue+0x46>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   81a44:	6880      	ldr	r0, [r0, #8]
   81a46:	461a      	mov	r2, r3
   81a48:	f643 4371 	movw	r3, #15473	; 0x3c71
   81a4c:	f2c0 0308 	movt	r3, #8
   81a50:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   81a52:	68a2      	ldr	r2, [r4, #8]
   81a54:	6c21      	ldr	r1, [r4, #64]	; 0x40
   81a56:	1850      	adds	r0, r2, r1
   81a58:	60a0      	str	r0, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   81a5a:	6863      	ldr	r3, [r4, #4]
   81a5c:	4298      	cmp	r0, r3
   81a5e:	d315      	bcc.n	81a8c <prvCopyDataToQueue+0x6c>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   81a60:	6822      	ldr	r2, [r4, #0]
   81a62:	60a2      	str	r2, [r4, #8]
   81a64:	e012      	b.n	81a8c <prvCopyDataToQueue+0x6c>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   81a66:	68c0      	ldr	r0, [r0, #12]
   81a68:	461a      	mov	r2, r3
   81a6a:	f643 4371 	movw	r3, #15473	; 0x3c71
   81a6e:	f2c0 0308 	movt	r3, #8
   81a72:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   81a74:	6c22      	ldr	r2, [r4, #64]	; 0x40
   81a76:	f1c2 0000 	rsb	r0, r2, #0
   81a7a:	68e1      	ldr	r1, [r4, #12]
   81a7c:	180b      	adds	r3, r1, r0
   81a7e:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   81a80:	6822      	ldr	r2, [r4, #0]
   81a82:	4293      	cmp	r3, r2
   81a84:	d202      	bcs.n	81a8c <prvCopyDataToQueue+0x6c>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   81a86:	6861      	ldr	r1, [r4, #4]
   81a88:	1808      	adds	r0, r1, r0
   81a8a:	60e0      	str	r0, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   81a8c:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81a8e:	f102 0201 	add.w	r2, r2, #1
   81a92:	63a2      	str	r2, [r4, #56]	; 0x38
   81a94:	bd10      	pop	{r4, pc}
   81a96:	bf00      	nop

00081a98 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   81a98:	b538      	push	{r3, r4, r5, lr}
   81a9a:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   81a9c:	4604      	mov	r4, r0
   81a9e:	b930      	cbnz	r0, 81aae <xQueueGenericReset+0x16>
   81aa0:	f241 6479 	movw	r4, #5753	; 0x1679
   81aa4:	f2c0 0408 	movt	r4, #8
   81aa8:	47a0      	blx	r4
   81aaa:	bf00      	nop
   81aac:	e7fd      	b.n	81aaa <xQueueGenericReset+0x12>

	taskENTER_CRITICAL();
   81aae:	f241 638d 	movw	r3, #5773	; 0x168d
   81ab2:	f2c0 0308 	movt	r3, #8
   81ab6:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   81ab8:	6823      	ldr	r3, [r4, #0]
   81aba:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   81abc:	6c22      	ldr	r2, [r4, #64]	; 0x40
   81abe:	fb00 3102 	mla	r1, r0, r2, r3
   81ac2:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   81ac4:	f04f 0100 	mov.w	r1, #0
   81ac8:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   81aca:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   81acc:	f100 30ff 	add.w	r0, r0, #4294967295
   81ad0:	fb02 3300 	mla	r3, r2, r0, r3
   81ad4:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   81ad6:	f04f 32ff 	mov.w	r2, #4294967295
   81ada:	6462      	str	r2, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   81adc:	64a2      	str	r2, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   81ade:	b985      	cbnz	r5, 81b02 <xQueueGenericReset+0x6a>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81ae0:	6921      	ldr	r1, [r4, #16]
   81ae2:	b1c1      	cbz	r1, 81b16 <xQueueGenericReset+0x7e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   81ae4:	f104 0010 	add.w	r0, r4, #16
   81ae8:	f642 136d 	movw	r3, #10605	; 0x296d
   81aec:	f2c0 0308 	movt	r3, #8
   81af0:	4798      	blx	r3
   81af2:	2801      	cmp	r0, #1
   81af4:	d10f      	bne.n	81b16 <xQueueGenericReset+0x7e>
				{
					portYIELD_WITHIN_API();
   81af6:	f241 6069 	movw	r0, #5737	; 0x1669
   81afa:	f2c0 0008 	movt	r0, #8
   81afe:	4780      	blx	r0
   81b00:	e009      	b.n	81b16 <xQueueGenericReset+0x7e>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   81b02:	f104 0010 	add.w	r0, r4, #16
   81b06:	f241 556d 	movw	r5, #5485	; 0x156d
   81b0a:	f2c0 0508 	movt	r5, #8
   81b0e:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   81b10:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81b14:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   81b16:	f241 62b5 	movw	r2, #5813	; 0x16b5
   81b1a:	f2c0 0208 	movt	r2, #8
   81b1e:	4790      	blx	r2

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   81b20:	f04f 0001 	mov.w	r0, #1
   81b24:	bd38      	pop	{r3, r4, r5, pc}
   81b26:	bf00      	nop

00081b28 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   81b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   81b2a:	460d      	mov	r5, r1
   81b2c:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   81b2e:	4606      	mov	r6, r0
   81b30:	b1e0      	cbz	r0, 81b6c <xQueueGenericCreate+0x44>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   81b32:	f04f 0050 	mov.w	r0, #80	; 0x50
   81b36:	f641 0309 	movw	r3, #6153	; 0x1809
   81b3a:	f2c0 0308 	movt	r3, #8
   81b3e:	4798      	blx	r3
		if( pxNewQueue != NULL )
   81b40:	4604      	mov	r4, r0
   81b42:	b198      	cbz	r0, 81b6c <xQueueGenericCreate+0x44>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   81b44:	fb06 f005 	mul.w	r0, r6, r5

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   81b48:	f100 0001 	add.w	r0, r0, #1
   81b4c:	f641 0109 	movw	r1, #6153	; 0x1809
   81b50:	f2c0 0108 	movt	r1, #8
   81b54:	4788      	blx	r1
   81b56:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   81b58:	b970      	cbnz	r0, 81b78 <xQueueGenericCreate+0x50>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   81b5a:	4620      	mov	r0, r4
   81b5c:	f641 1209 	movw	r2, #6409	; 0x1909
   81b60:	f2c0 0208 	movt	r2, #8
   81b64:	4790      	blx	r2
   81b66:	e001      	b.n	81b6c <xQueueGenericCreate+0x44>
			}
		}
	}

	configASSERT( xReturn );
   81b68:	bf00      	nop
   81b6a:	e7fd      	b.n	81b68 <xQueueGenericCreate+0x40>
   81b6c:	f241 6079 	movw	r0, #5753	; 0x1679
   81b70:	f2c0 0008 	movt	r0, #8
   81b74:	4780      	blx	r0
   81b76:	e7f7      	b.n	81b68 <xQueueGenericCreate+0x40>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   81b78:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   81b7a:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   81b7c:	4620      	mov	r0, r4
   81b7e:	f04f 0101 	mov.w	r1, #1
   81b82:	f641 2399 	movw	r3, #6809	; 0x1a99
   81b86:	f2c0 0308 	movt	r3, #8
   81b8a:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   81b8c:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   81b90:	4620      	mov	r0, r4
   81b92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00081b94 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   81b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81b98:	b085      	sub	sp, #20
   81b9a:	468a      	mov	sl, r1
   81b9c:	9201      	str	r2, [sp, #4]
   81b9e:	9300      	str	r3, [sp, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   81ba0:	4604      	mov	r4, r0
   81ba2:	b930      	cbnz	r0, 81bb2 <xQueueGenericSend+0x1e>
   81ba4:	f241 6479 	movw	r4, #5753	; 0x1679
   81ba8:	f2c0 0408 	movt	r4, #8
   81bac:	47a0      	blx	r4
   81bae:	bf00      	nop
   81bb0:	e7fd      	b.n	81bae <xQueueGenericSend+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81bb2:	b941      	cbnz	r1, 81bc6 <xQueueGenericSend+0x32>
   81bb4:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81bb6:	b14b      	cbz	r3, 81bcc <xQueueGenericSend+0x38>
   81bb8:	f241 6079 	movw	r0, #5753	; 0x1679
   81bbc:	f2c0 0008 	movt	r0, #8
   81bc0:	4780      	blx	r0
   81bc2:	bf00      	nop
   81bc4:	e7fd      	b.n	81bc2 <xQueueGenericSend+0x2e>
   81bc6:	f04f 0700 	mov.w	r7, #0
   81bca:	e001      	b.n	81bd0 <xQueueGenericSend+0x3c>
   81bcc:	f04f 0700 	mov.w	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   81bd0:	f241 668d 	movw	r6, #5773	; 0x168d
   81bd4:	f2c0 0608 	movt	r6, #8
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81bd8:	f642 2b15 	movw	fp, #10773	; 0x2a15
   81bdc:	f2c0 0b08 	movt	fp, #8
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   81be0:	f241 65b5 	movw	r5, #5813	; 0x16b5
   81be4:	f2c0 0508 	movt	r5, #8
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   81be8:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   81bea:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81bec:	6be1      	ldr	r1, [r4, #60]	; 0x3c
   81bee:	428a      	cmp	r2, r1
   81bf0:	d21f      	bcs.n	81c32 <xQueueGenericSend+0x9e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   81bf2:	4620      	mov	r0, r4
   81bf4:	4651      	mov	r1, sl
   81bf6:	9a00      	ldr	r2, [sp, #0]
   81bf8:	f641 2321 	movw	r3, #6689	; 0x1a21
   81bfc:	f2c0 0308 	movt	r3, #8
   81c00:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81c02:	6a61      	ldr	r1, [r4, #36]	; 0x24
   81c04:	b169      	cbz	r1, 81c22 <xQueueGenericSend+0x8e>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   81c06:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81c0a:	f642 126d 	movw	r2, #10605	; 0x296d
   81c0e:	f2c0 0208 	movt	r2, #8
   81c12:	4790      	blx	r2
   81c14:	2801      	cmp	r0, #1
   81c16:	d104      	bne.n	81c22 <xQueueGenericSend+0x8e>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   81c18:	f241 6069 	movw	r0, #5737	; 0x1669
   81c1c:	f2c0 0008 	movt	r0, #8
   81c20:	4780      	blx	r0
					}
				}

				taskEXIT_CRITICAL();
   81c22:	f241 63b5 	movw	r3, #5813	; 0x16b5
   81c26:	f2c0 0308 	movt	r3, #8
   81c2a:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   81c2c:	f04f 0001 	mov.w	r0, #1
   81c30:	e066      	b.n	81d00 <xQueueGenericSend+0x16c>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   81c32:	9b01      	ldr	r3, [sp, #4]
   81c34:	b93b      	cbnz	r3, 81c46 <xQueueGenericSend+0xb2>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81c36:	f241 62b5 	movw	r2, #5813	; 0x16b5
   81c3a:	f2c0 0208 	movt	r2, #8
   81c3e:	4790      	blx	r2

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   81c40:	f04f 0000 	mov.w	r0, #0
   81c44:	e05c      	b.n	81d00 <xQueueGenericSend+0x16c>
				}
				else if( xEntryTimeSet == pdFALSE )
   81c46:	b91f      	cbnz	r7, 81c50 <xQueueGenericSend+0xbc>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81c48:	a802      	add	r0, sp, #8
   81c4a:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   81c4c:	f04f 0701 	mov.w	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   81c50:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   81c52:	f242 307d 	movw	r0, #9085	; 0x237d
   81c56:	f2c0 0008 	movt	r0, #8
   81c5a:	4780      	blx	r0
		prvLockQueue( pxQueue );
   81c5c:	47b0      	blx	r6
   81c5e:	6c62      	ldr	r2, [r4, #68]	; 0x44
   81c60:	f1b2 3fff 	cmp.w	r2, #4294967295
   81c64:	bf04      	itt	eq
   81c66:	2200      	moveq	r2, #0
   81c68:	6462      	streq	r2, [r4, #68]	; 0x44
   81c6a:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   81c6c:	f1b1 3fff 	cmp.w	r1, #4294967295
   81c70:	bf04      	itt	eq
   81c72:	2100      	moveq	r1, #0
   81c74:	64a1      	streq	r1, [r4, #72]	; 0x48
   81c76:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   81c78:	a802      	add	r0, sp, #8
   81c7a:	a901      	add	r1, sp, #4
   81c7c:	f642 2345 	movw	r3, #10821	; 0x2a45
   81c80:	f2c0 0308 	movt	r3, #8
   81c84:	4798      	blx	r3
   81c86:	bb70      	cbnz	r0, 81ce6 <xQueueGenericSend+0x152>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   81c88:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   81c8a:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   81c8e:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   81c92:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   81c94:	45c1      	cmp	r9, r8
   81c96:	d11a      	bne.n	81cce <xQueueGenericSend+0x13a>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   81c98:	f104 0010 	add.w	r0, r4, #16
   81c9c:	9901      	ldr	r1, [sp, #4]
   81c9e:	f642 02a5 	movw	r2, #10405	; 0x28a5
   81ca2:	f2c0 0208 	movt	r2, #8
   81ca6:	4790      	blx	r2
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   81ca8:	4620      	mov	r0, r4
   81caa:	f641 1145 	movw	r1, #6469	; 0x1945
   81cae:	f2c0 0108 	movt	r1, #8
   81cb2:	4788      	blx	r1
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   81cb4:	f242 5045 	movw	r0, #9541	; 0x2545
   81cb8:	f2c0 0008 	movt	r0, #8
   81cbc:	4780      	blx	r0
   81cbe:	2800      	cmp	r0, #0
   81cc0:	d192      	bne.n	81be8 <xQueueGenericSend+0x54>
				{
					portYIELD_WITHIN_API();
   81cc2:	f241 6369 	movw	r3, #5737	; 0x1669
   81cc6:	f2c0 0308 	movt	r3, #8
   81cca:	4798      	blx	r3
   81ccc:	e78c      	b.n	81be8 <xQueueGenericSend+0x54>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   81cce:	4620      	mov	r0, r4
   81cd0:	f641 1145 	movw	r1, #6469	; 0x1945
   81cd4:	f2c0 0108 	movt	r1, #8
   81cd8:	4788      	blx	r1
				( void ) xTaskResumeAll();
   81cda:	f242 5345 	movw	r3, #9541	; 0x2545
   81cde:	f2c0 0308 	movt	r3, #8
   81ce2:	4798      	blx	r3
   81ce4:	e780      	b.n	81be8 <xQueueGenericSend+0x54>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   81ce6:	4620      	mov	r0, r4
   81ce8:	f641 1245 	movw	r2, #6469	; 0x1945
   81cec:	f2c0 0208 	movt	r2, #8
   81cf0:	4790      	blx	r2
			( void ) xTaskResumeAll();
   81cf2:	f242 5045 	movw	r0, #9541	; 0x2545
   81cf6:	f2c0 0008 	movt	r0, #8
   81cfa:	4780      	blx	r0

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   81cfc:	f04f 0000 	mov.w	r0, #0
		}
	}
}
   81d00:	b005      	add	sp, #20
   81d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81d06:	bf00      	nop

00081d08 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   81d08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81d0c:	460e      	mov	r6, r1
   81d0e:	4615      	mov	r5, r2
   81d10:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   81d12:	4604      	mov	r4, r0
   81d14:	b930      	cbnz	r0, 81d24 <xQueueGenericSendFromISR+0x1c>
   81d16:	f241 6579 	movw	r5, #5753	; 0x1679
   81d1a:	f2c0 0508 	movt	r5, #8
   81d1e:	47a8      	blx	r5
   81d20:	bf00      	nop
   81d22:	e7fd      	b.n	81d20 <xQueueGenericSendFromISR+0x18>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81d24:	b941      	cbnz	r1, 81d38 <xQueueGenericSendFromISR+0x30>
   81d26:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81d28:	b133      	cbz	r3, 81d38 <xQueueGenericSendFromISR+0x30>
   81d2a:	f241 6079 	movw	r0, #5753	; 0x1679
   81d2e:	f2c0 0008 	movt	r0, #8
   81d32:	4780      	blx	r0
   81d34:	bf00      	nop
   81d36:	e7fd      	b.n	81d34 <xQueueGenericSendFromISR+0x2c>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   81d38:	f241 6179 	movw	r1, #5753	; 0x1679
   81d3c:	f2c0 0108 	movt	r1, #8
   81d40:	4788      	blx	r1
   81d42:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   81d44:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81d46:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   81d48:	429a      	cmp	r2, r3
   81d4a:	d221      	bcs.n	81d90 <xQueueGenericSendFromISR+0x88>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   81d4c:	4620      	mov	r0, r4
   81d4e:	4631      	mov	r1, r6
   81d50:	4642      	mov	r2, r8
   81d52:	f641 2321 	movw	r3, #6689	; 0x1a21
   81d56:	f2c0 0308 	movt	r3, #8
   81d5a:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   81d5c:	6ca0      	ldr	r0, [r4, #72]	; 0x48
   81d5e:	f1b0 3fff 	cmp.w	r0, #4294967295
   81d62:	d10e      	bne.n	81d82 <xQueueGenericSendFromISR+0x7a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81d64:	6a62      	ldr	r2, [r4, #36]	; 0x24
   81d66:	b1b2      	cbz	r2, 81d96 <xQueueGenericSendFromISR+0x8e>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81d68:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81d6c:	f642 146d 	movw	r4, #10605	; 0x296d
   81d70:	f2c0 0408 	movt	r4, #8
   81d74:	47a0      	blx	r4
   81d76:	b188      	cbz	r0, 81d9c <xQueueGenericSendFromISR+0x94>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   81d78:	b19d      	cbz	r5, 81da2 <xQueueGenericSendFromISR+0x9a>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   81d7a:	f04f 0401 	mov.w	r4, #1
   81d7e:	602c      	str	r4, [r5, #0]
   81d80:	e011      	b.n	81da6 <xQueueGenericSendFromISR+0x9e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   81d82:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   81d84:	f101 0101 	add.w	r1, r1, #1
   81d88:	64a1      	str	r1, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   81d8a:	f04f 0401 	mov.w	r4, #1
   81d8e:	e00a      	b.n	81da6 <xQueueGenericSendFromISR+0x9e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   81d90:	f04f 0400 	mov.w	r4, #0
   81d94:	e007      	b.n	81da6 <xQueueGenericSendFromISR+0x9e>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   81d96:	f04f 0401 	mov.w	r4, #1
   81d9a:	e004      	b.n	81da6 <xQueueGenericSendFromISR+0x9e>
   81d9c:	f04f 0401 	mov.w	r4, #1
   81da0:	e001      	b.n	81da6 <xQueueGenericSendFromISR+0x9e>
   81da2:	f04f 0401 	mov.w	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   81da6:	4638      	mov	r0, r7
   81da8:	f241 63ad 	movw	r3, #5805	; 0x16ad
   81dac:	f2c0 0308 	movt	r3, #8
   81db0:	4798      	blx	r3

	return xReturn;
}
   81db2:	4620      	mov	r0, r4
   81db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00081db8 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   81db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81dbc:	b085      	sub	sp, #20
   81dbe:	4689      	mov	r9, r1
   81dc0:	9201      	str	r2, [sp, #4]
   81dc2:	469a      	mov	sl, r3
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   81dc4:	4604      	mov	r4, r0
   81dc6:	b930      	cbnz	r0, 81dd6 <xQueueGenericReceive+0x1e>
   81dc8:	f241 6479 	movw	r4, #5753	; 0x1679
   81dcc:	f2c0 0408 	movt	r4, #8
   81dd0:	47a0      	blx	r4
   81dd2:	bf00      	nop
   81dd4:	e7fd      	b.n	81dd2 <xQueueGenericReceive+0x1a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81dd6:	b941      	cbnz	r1, 81dea <xQueueGenericReceive+0x32>
   81dd8:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81dda:	b14b      	cbz	r3, 81df0 <xQueueGenericReceive+0x38>
   81ddc:	f241 6079 	movw	r0, #5753	; 0x1679
   81de0:	f2c0 0008 	movt	r0, #8
   81de4:	4780      	blx	r0
   81de6:	bf00      	nop
   81de8:	e7fd      	b.n	81de6 <xQueueGenericReceive+0x2e>
   81dea:	f04f 0700 	mov.w	r7, #0
   81dee:	e001      	b.n	81df4 <xQueueGenericReceive+0x3c>
   81df0:	f04f 0700 	mov.w	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   81df4:	f241 668d 	movw	r6, #5773	; 0x168d
   81df8:	f2c0 0608 	movt	r6, #8
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81dfc:	f642 2b15 	movw	fp, #10773	; 0x2a15
   81e00:	f2c0 0b08 	movt	fp, #8
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   81e04:	f241 65b5 	movw	r5, #5813	; 0x16b5
   81e08:	f2c0 0508 	movt	r5, #8
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   81e0c:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   81e0e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
   81e10:	2900      	cmp	r1, #0
   81e12:	d03f      	beq.n	81e94 <xQueueGenericReceive+0xdc>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   81e14:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   81e16:	4620      	mov	r0, r4
   81e18:	4649      	mov	r1, r9
   81e1a:	f641 13f9 	movw	r3, #6649	; 0x19f9
   81e1e:	f2c0 0308 	movt	r3, #8
   81e22:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   81e24:	f1ba 0f00 	cmp.w	sl, #0
   81e28:	d11c      	bne.n	81e64 <xQueueGenericReceive+0xac>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   81e2a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81e2c:	f103 30ff 	add.w	r0, r3, #4294967295
   81e30:	63a0      	str	r0, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81e32:	6821      	ldr	r1, [r4, #0]
   81e34:	b929      	cbnz	r1, 81e42 <xQueueGenericReceive+0x8a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   81e36:	f642 3201 	movw	r2, #11009	; 0x2b01
   81e3a:	f2c0 0208 	movt	r2, #8
   81e3e:	4790      	blx	r2
   81e40:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81e42:	6923      	ldr	r3, [r4, #16]
   81e44:	b1f3      	cbz	r3, 81e84 <xQueueGenericReceive+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   81e46:	f104 0010 	add.w	r0, r4, #16
   81e4a:	f642 116d 	movw	r1, #10605	; 0x296d
   81e4e:	f2c0 0108 	movt	r1, #8
   81e52:	4788      	blx	r1
   81e54:	2801      	cmp	r0, #1
   81e56:	d115      	bne.n	81e84 <xQueueGenericReceive+0xcc>
						{
							portYIELD_WITHIN_API();
   81e58:	f241 6069 	movw	r0, #5737	; 0x1669
   81e5c:	f2c0 0008 	movt	r0, #8
   81e60:	4780      	blx	r0
   81e62:	e00f      	b.n	81e84 <xQueueGenericReceive+0xcc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   81e64:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81e66:	6a60      	ldr	r0, [r4, #36]	; 0x24
   81e68:	b160      	cbz	r0, 81e84 <xQueueGenericReceive+0xcc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81e6a:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81e6e:	f642 116d 	movw	r1, #10605	; 0x296d
   81e72:	f2c0 0108 	movt	r1, #8
   81e76:	4788      	blx	r1
   81e78:	b120      	cbz	r0, 81e84 <xQueueGenericReceive+0xcc>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   81e7a:	f241 6269 	movw	r2, #5737	; 0x1669
   81e7e:	f2c0 0208 	movt	r2, #8
   81e82:	4790      	blx	r2
						}
					}
				}

				taskEXIT_CRITICAL();
   81e84:	f241 62b5 	movw	r2, #5813	; 0x16b5
   81e88:	f2c0 0208 	movt	r2, #8
   81e8c:	4790      	blx	r2
				return pdPASS;
   81e8e:	f04f 0001 	mov.w	r0, #1
   81e92:	e071      	b.n	81f78 <xQueueGenericReceive+0x1c0>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   81e94:	9a01      	ldr	r2, [sp, #4]
   81e96:	b93a      	cbnz	r2, 81ea8 <xQueueGenericReceive+0xf0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81e98:	f241 62b5 	movw	r2, #5813	; 0x16b5
   81e9c:	f2c0 0208 	movt	r2, #8
   81ea0:	4790      	blx	r2
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   81ea2:	f04f 0000 	mov.w	r0, #0
   81ea6:	e067      	b.n	81f78 <xQueueGenericReceive+0x1c0>
				}
				else if( xEntryTimeSet == pdFALSE )
   81ea8:	b91f      	cbnz	r7, 81eb2 <xQueueGenericReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81eaa:	a802      	add	r0, sp, #8
   81eac:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   81eae:	f04f 0701 	mov.w	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   81eb2:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   81eb4:	f242 337d 	movw	r3, #9085	; 0x237d
   81eb8:	f2c0 0308 	movt	r3, #8
   81ebc:	4798      	blx	r3
		prvLockQueue( pxQueue );
   81ebe:	47b0      	blx	r6
   81ec0:	6c60      	ldr	r0, [r4, #68]	; 0x44
   81ec2:	f1b0 3fff 	cmp.w	r0, #4294967295
   81ec6:	bf04      	itt	eq
   81ec8:	2000      	moveq	r0, #0
   81eca:	6460      	streq	r0, [r4, #68]	; 0x44
   81ecc:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   81ece:	f1b1 3fff 	cmp.w	r1, #4294967295
   81ed2:	bf04      	itt	eq
   81ed4:	2100      	moveq	r1, #0
   81ed6:	64a1      	streq	r1, [r4, #72]	; 0x48
   81ed8:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   81eda:	a802      	add	r0, sp, #8
   81edc:	a901      	add	r1, sp, #4
   81ede:	f642 2245 	movw	r2, #10821	; 0x2a45
   81ee2:	f2c0 0208 	movt	r2, #8
   81ee6:	4790      	blx	r2
   81ee8:	2800      	cmp	r0, #0
   81eea:	d138      	bne.n	81f5e <xQueueGenericReceive+0x1a6>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   81eec:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   81eee:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   81ef2:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   81ef4:	f1b8 0f00 	cmp.w	r8, #0
   81ef8:	d125      	bne.n	81f46 <xQueueGenericReceive+0x18e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   81efa:	6823      	ldr	r3, [r4, #0]
   81efc:	b93b      	cbnz	r3, 81f0e <xQueueGenericReceive+0x156>
					{
						portENTER_CRITICAL();
   81efe:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   81f00:	6860      	ldr	r0, [r4, #4]
   81f02:	f642 3135 	movw	r1, #11061	; 0x2b35
   81f06:	f2c0 0108 	movt	r1, #8
   81f0a:	4788      	blx	r1
						}
						portEXIT_CRITICAL();
   81f0c:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   81f0e:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81f12:	9901      	ldr	r1, [sp, #4]
   81f14:	f642 02a5 	movw	r2, #10405	; 0x28a5
   81f18:	f2c0 0208 	movt	r2, #8
   81f1c:	4790      	blx	r2
				prvUnlockQueue( pxQueue );
   81f1e:	4620      	mov	r0, r4
   81f20:	f641 1345 	movw	r3, #6469	; 0x1945
   81f24:	f2c0 0308 	movt	r3, #8
   81f28:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   81f2a:	f242 5045 	movw	r0, #9541	; 0x2545
   81f2e:	f2c0 0008 	movt	r0, #8
   81f32:	4780      	blx	r0
   81f34:	2800      	cmp	r0, #0
   81f36:	f47f af69 	bne.w	81e0c <xQueueGenericReceive+0x54>
				{
					portYIELD_WITHIN_API();
   81f3a:	f241 6169 	movw	r1, #5737	; 0x1669
   81f3e:	f2c0 0108 	movt	r1, #8
   81f42:	4788      	blx	r1
   81f44:	e762      	b.n	81e0c <xQueueGenericReceive+0x54>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   81f46:	4620      	mov	r0, r4
   81f48:	f641 1145 	movw	r1, #6469	; 0x1945
   81f4c:	f2c0 0108 	movt	r1, #8
   81f50:	4788      	blx	r1
				( void ) xTaskResumeAll();
   81f52:	f242 5245 	movw	r2, #9541	; 0x2545
   81f56:	f2c0 0208 	movt	r2, #8
   81f5a:	4790      	blx	r2
   81f5c:	e756      	b.n	81e0c <xQueueGenericReceive+0x54>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   81f5e:	4620      	mov	r0, r4
   81f60:	f641 1345 	movw	r3, #6469	; 0x1945
   81f64:	f2c0 0308 	movt	r3, #8
   81f68:	4798      	blx	r3
			( void ) xTaskResumeAll();
   81f6a:	f242 5045 	movw	r0, #9541	; 0x2545
   81f6e:	f2c0 0008 	movt	r0, #8
   81f72:	4780      	blx	r0
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   81f74:	f04f 0000 	mov.w	r0, #0
		}
	}
}
   81f78:	b005      	add	sp, #20
   81f7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81f7e:	bf00      	nop

00081f80 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   81f80:	b538      	push	{r3, r4, r5, lr}
   81f82:	4604      	mov	r4, r0
   81f84:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   81f86:	f241 638d 	movw	r3, #5773	; 0x168d
   81f8a:	f2c0 0308 	movt	r3, #8
   81f8e:	4798      	blx	r3
   81f90:	6c60      	ldr	r0, [r4, #68]	; 0x44
   81f92:	f1b0 3fff 	cmp.w	r0, #4294967295
   81f96:	bf04      	itt	eq
   81f98:	2000      	moveq	r0, #0
   81f9a:	6460      	streq	r0, [r4, #68]	; 0x44
   81f9c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
   81f9e:	f1b1 3fff 	cmp.w	r1, #4294967295
   81fa2:	bf04      	itt	eq
   81fa4:	2100      	moveq	r1, #0
   81fa6:	64a1      	streq	r1, [r4, #72]	; 0x48
   81fa8:	f241 62b5 	movw	r2, #5813	; 0x16b5
   81fac:	f2c0 0208 	movt	r2, #8
   81fb0:	4790      	blx	r2
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   81fb2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81fb4:	b93b      	cbnz	r3, 81fc6 <vQueueWaitForMessageRestricted+0x46>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   81fb6:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81fba:	4629      	mov	r1, r5
   81fbc:	f642 1219 	movw	r2, #10521	; 0x2919
   81fc0:	f2c0 0208 	movt	r2, #8
   81fc4:	4790      	blx	r2
		}
		prvUnlockQueue( pxQueue );
   81fc6:	4620      	mov	r0, r4
   81fc8:	f641 1145 	movw	r1, #6469	; 0x1945
   81fcc:	f2c0 0108 	movt	r1, #8
   81fd0:	4788      	blx	r1
   81fd2:	bd38      	pop	{r3, r4, r5, pc}

00081fd4 <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   81fd4:	b510      	push	{r4, lr}
   81fd6:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   81fd8:	f64a 237c 	movw	r3, #43644	; 0xaa7c
   81fdc:	f2c2 0307 	movt	r3, #8199	; 0x2007
   81fe0:	6818      	ldr	r0, [r3, #0]
   81fe2:	6044      	str	r4, [r0, #4]

	if( xTimeToWake < xTickCount )
   81fe4:	f64a 2198 	movw	r1, #43672	; 0xaa98
   81fe8:	f2c2 0107 	movt	r1, #8199	; 0x2007
   81fec:	680a      	ldr	r2, [r1, #0]
   81fee:	4294      	cmp	r4, r2
   81ff0:	d211      	bcs.n	82016 <prvAddCurrentTaskToDelayedList+0x42>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81ff2:	f64a 229c 	movw	r2, #43676	; 0xaa9c
   81ff6:	f2c2 0207 	movt	r2, #8199	; 0x2007
   81ffa:	6810      	ldr	r0, [r2, #0]
   81ffc:	f64a 237c 	movw	r3, #43644	; 0xaa7c
   82000:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82004:	6819      	ldr	r1, [r3, #0]
   82006:	f101 0104 	add.w	r1, r1, #4
   8200a:	f241 52ad 	movw	r2, #5549	; 0x15ad
   8200e:	f2c0 0208 	movt	r2, #8
   82012:	4790      	blx	r2
   82014:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   82016:	f64a 13dc 	movw	r3, #43484	; 0xa9dc
   8201a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8201e:	6818      	ldr	r0, [r3, #0]
   82020:	f64a 217c 	movw	r1, #43644	; 0xaa7c
   82024:	f2c2 0107 	movt	r1, #8199	; 0x2007
   82028:	6809      	ldr	r1, [r1, #0]
   8202a:	f101 0104 	add.w	r1, r1, #4
   8202e:	f241 52ad 	movw	r2, #5549	; 0x15ad
   82032:	f2c0 0208 	movt	r2, #8
   82036:	4790      	blx	r2

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   82038:	f240 0034 	movw	r0, #52	; 0x34
   8203c:	f2c2 0007 	movt	r0, #8199	; 0x2007
   82040:	6803      	ldr	r3, [r0, #0]
   82042:	429c      	cmp	r4, r3
   82044:	d204      	bcs.n	82050 <prvAddCurrentTaskToDelayedList+0x7c>
		{
			xNextTaskUnblockTime = xTimeToWake;
   82046:	f240 0134 	movw	r1, #52	; 0x34
   8204a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8204e:	600c      	str	r4, [r1, #0]
   82050:	bd10      	pop	{r4, pc}
   82052:	bf00      	nop

00082054 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   82054:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82058:	460f      	mov	r7, r1
   8205a:	4690      	mov	r8, r2
   8205c:	469a      	mov	sl, r3
   8205e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   82060:	9e0c      	ldr	r6, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   82062:	4681      	mov	r9, r0
   82064:	b930      	cbnz	r0, 82074 <xTaskGenericCreate+0x20>
   82066:	f241 6779 	movw	r7, #5753	; 0x1679
   8206a:	f2c0 0708 	movt	r7, #8
   8206e:	47b8      	blx	r7
   82070:	bf00      	nop
   82072:	e7fd      	b.n	82070 <xTaskGenericCreate+0x1c>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   82074:	2d04      	cmp	r5, #4
   82076:	d906      	bls.n	82086 <xTaskGenericCreate+0x32>
   82078:	f241 6579 	movw	r5, #5753	; 0x1679
   8207c:	f2c0 0508 	movt	r5, #8
   82080:	47a8      	blx	r5
   82082:	bf00      	nop
   82084:	e7fd      	b.n	82082 <xTaskGenericCreate+0x2e>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   82086:	f04f 004c 	mov.w	r0, #76	; 0x4c
   8208a:	f641 0309 	movw	r3, #6153	; 0x1809
   8208e:	f2c0 0308 	movt	r3, #8
   82092:	4798      	blx	r3

	if( pxNewTCB != NULL )
   82094:	4604      	mov	r4, r0
   82096:	2800      	cmp	r0, #0
   82098:	f000 8127 	beq.w	822ea <xTaskGenericCreate+0x296>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   8209c:	2e00      	cmp	r6, #0
   8209e:	f040 8122 	bne.w	822e6 <xTaskGenericCreate+0x292>
   820a2:	ea4f 0088 	mov.w	r0, r8, lsl #2
   820a6:	f641 0109 	movw	r1, #6153	; 0x1809
   820aa:	f2c0 0108 	movt	r1, #8
   820ae:	4788      	blx	r1
   820b0:	4606      	mov	r6, r0
   820b2:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   820b4:	b930      	cbnz	r0, 820c4 <xTaskGenericCreate+0x70>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   820b6:	4620      	mov	r0, r4
   820b8:	f641 1209 	movw	r2, #6409	; 0x1909
   820bc:	f2c0 0208 	movt	r2, #8
   820c0:	4790      	blx	r2
   820c2:	e112      	b.n	822ea <xTaskGenericCreate+0x296>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   820c4:	4630      	mov	r0, r6
   820c6:	f04f 01a5 	mov.w	r1, #165	; 0xa5
   820ca:	ea4f 0288 	mov.w	r2, r8, lsl #2
   820ce:	f643 4683 	movw	r6, #15491	; 0x3c83
   820d2:	f2c0 0608 	movt	r6, #8
   820d6:	47b0      	blx	r6
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   820d8:	f108 38ff 	add.w	r8, r8, #4294967295
   820dc:	6b20      	ldr	r0, [r4, #48]	; 0x30
   820de:	eb00 0288 	add.w	r2, r0, r8, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   820e2:	f022 0b07 	bic.w	fp, r2, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   820e6:	f104 0034 	add.w	r0, r4, #52	; 0x34
   820ea:	4639      	mov	r1, r7
   820ec:	f04f 020a 	mov.w	r2, #10
   820f0:	f643 57a1 	movw	r7, #15777	; 0x3da1
   820f4:	f2c0 0708 	movt	r7, #8
   820f8:	47b8      	blx	r7
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   820fa:	f04f 0300 	mov.w	r3, #0
   820fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
   82102:	2d04      	cmp	r5, #4
   82104:	bf34      	ite	cc
   82106:	462e      	movcc	r6, r5
   82108:	2604      	movcs	r6, #4
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   8210a:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   8210c:	64a6      	str	r6, [r4, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   8210e:	f104 0704 	add.w	r7, r4, #4
   82112:	4638      	mov	r0, r7
   82114:	f241 5885 	movw	r8, #5509	; 0x1585
   82118:	f2c0 0808 	movt	r8, #8
   8211c:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   8211e:	f104 0018 	add.w	r0, r4, #24
   82122:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   82124:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   82126:	f1c6 0605 	rsb	r6, r6, #5
   8212a:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   8212c:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   8212e:	4658      	mov	r0, fp
   82130:	4649      	mov	r1, r9
   82132:	4652      	mov	r2, sl
   82134:	f241 6329 	movw	r3, #5673	; 0x1629
   82138:	f2c0 0308 	movt	r3, #8
   8213c:	4798      	blx	r3
   8213e:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   82140:	f010 0f07 	tst.w	r0, #7
   82144:	d006      	beq.n	82154 <xTaskGenericCreate+0x100>
   82146:	f241 6479 	movw	r4, #5753	; 0x1679
   8214a:	f2c0 0408 	movt	r4, #8
   8214e:	47a0      	blx	r4
   82150:	bf00      	nop
   82152:	e7fd      	b.n	82150 <xTaskGenericCreate+0xfc>

		if( ( void * ) pxCreatedTask != NULL )
   82154:	990b      	ldr	r1, [sp, #44]	; 0x2c
   82156:	b101      	cbz	r1, 8215a <xTaskGenericCreate+0x106>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   82158:	600c      	str	r4, [r1, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   8215a:	f241 608d 	movw	r0, #5773	; 0x168d
   8215e:	f2c0 0008 	movt	r0, #8
   82162:	4780      	blx	r0
		{
			uxCurrentNumberOfTasks++;
   82164:	f64a 23bc 	movw	r3, #43708	; 0xaabc
   82168:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8216c:	681a      	ldr	r2, [r3, #0]
   8216e:	f102 0201 	add.w	r2, r2, #1
   82172:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   82174:	f64a 217c 	movw	r1, #43644	; 0xaa7c
   82178:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8217c:	6808      	ldr	r0, [r1, #0]
   8217e:	2800      	cmp	r0, #0
   82180:	d149      	bne.n	82216 <xTaskGenericCreate+0x1c2>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   82182:	f64a 217c 	movw	r1, #43644	; 0xaa7c
   82186:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8218a:	600c      	str	r4, [r1, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   8218c:	f64a 20bc 	movw	r0, #43708	; 0xaabc
   82190:	f2c2 0007 	movt	r0, #8199	; 0x2007
   82194:	6803      	ldr	r3, [r0, #0]
   82196:	2b01      	cmp	r3, #1
   82198:	d150      	bne.n	8223c <xTaskGenericCreate+0x1e8>
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   8219a:	f64a 2914 	movw	r9, #43540	; 0xaa14
   8219e:	f2c2 0907 	movt	r9, #8199	; 0x2007
   821a2:	4648      	mov	r0, r9
   821a4:	f241 566d 	movw	r6, #5485	; 0x156d
   821a8:	f2c0 0608 	movt	r6, #8
   821ac:	47b0      	blx	r6
   821ae:	f109 0014 	add.w	r0, r9, #20
   821b2:	47b0      	blx	r6
   821b4:	f109 0028 	add.w	r0, r9, #40	; 0x28
   821b8:	47b0      	blx	r6
   821ba:	f109 003c 	add.w	r0, r9, #60	; 0x3c
   821be:	47b0      	blx	r6
   821c0:	f109 0050 	add.w	r0, r9, #80	; 0x50
   821c4:	47b0      	blx	r6
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   821c6:	f64a 29a4 	movw	r9, #43684	; 0xaaa4
   821ca:	f2c2 0907 	movt	r9, #8199	; 0x2007
   821ce:	4648      	mov	r0, r9
   821d0:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   821d2:	f64a 18fc 	movw	r8, #43516	; 0xa9fc
   821d6:	f2c2 0807 	movt	r8, #8199	; 0x2007
   821da:	4640      	mov	r0, r8
   821dc:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   821de:	f64a 2080 	movw	r0, #43648	; 0xaa80
   821e2:	f2c2 0007 	movt	r0, #8199	; 0x2007
   821e6:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   821e8:	f64a 10e8 	movw	r0, #43496	; 0xa9e8
   821ec:	f2c2 0007 	movt	r0, #8199	; 0x2007
   821f0:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   821f2:	f64a 10c8 	movw	r0, #43464	; 0xa9c8
   821f6:	f2c2 0007 	movt	r0, #8199	; 0x2007
   821fa:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   821fc:	f64a 12dc 	movw	r2, #43484	; 0xa9dc
   82200:	f2c2 0207 	movt	r2, #8199	; 0x2007
   82204:	f8c2 9000 	str.w	r9, [r2]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   82208:	f64a 219c 	movw	r1, #43676	; 0xaa9c
   8220c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   82210:	f8c1 8000 	str.w	r8, [r1]
   82214:	e012      	b.n	8223c <xTaskGenericCreate+0x1e8>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   82216:	f64a 13e0 	movw	r3, #43488	; 0xa9e0
   8221a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8221e:	681a      	ldr	r2, [r3, #0]
   82220:	b962      	cbnz	r2, 8223c <xTaskGenericCreate+0x1e8>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   82222:	f64a 217c 	movw	r1, #43644	; 0xaa7c
   82226:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8222a:	6808      	ldr	r0, [r1, #0]
   8222c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   8222e:	429d      	cmp	r5, r3
   82230:	d304      	bcc.n	8223c <xTaskGenericCreate+0x1e8>
					{
						pxCurrentTCB = pxNewTCB;
   82232:	f64a 227c 	movw	r2, #43644	; 0xaa7c
   82236:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8223a:	6014      	str	r4, [r2, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   8223c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   8223e:	f64a 23c0 	movw	r3, #43712	; 0xaac0
   82242:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82246:	681a      	ldr	r2, [r3, #0]
   82248:	4290      	cmp	r0, r2
   8224a:	d904      	bls.n	82256 <xTaskGenericCreate+0x202>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   8224c:	f64a 21c0 	movw	r1, #43712	; 0xaac0
   82250:	f2c2 0107 	movt	r1, #8199	; 0x2007
   82254:	6008      	str	r0, [r1, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   82256:	f64a 23a0 	movw	r3, #43680	; 0xaaa0
   8225a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8225e:	681a      	ldr	r2, [r3, #0]
   82260:	6422      	str	r2, [r4, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
   82262:	f102 0201 	add.w	r2, r2, #1
   82266:	601a      	str	r2, [r3, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   82268:	f64a 2110 	movw	r1, #43536	; 0xaa10
   8226c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   82270:	680b      	ldr	r3, [r1, #0]
   82272:	4298      	cmp	r0, r3
   82274:	d904      	bls.n	82280 <xTaskGenericCreate+0x22c>
   82276:	f64a 2210 	movw	r2, #43536	; 0xaa10
   8227a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8227e:	6010      	str	r0, [r2, #0]
   82280:	eb00 0180 	add.w	r1, r0, r0, lsl #2
   82284:	f64a 2014 	movw	r0, #43540	; 0xaa14
   82288:	4603      	mov	r3, r0
   8228a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8228e:	eb03 0081 	add.w	r0, r3, r1, lsl #2
   82292:	4639      	mov	r1, r7
   82294:	f241 528d 	movw	r2, #5517	; 0x158d
   82298:	f2c0 0208 	movt	r2, #8
   8229c:	4790      	blx	r2

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   8229e:	f241 61b5 	movw	r1, #5813	; 0x16b5
   822a2:	f2c0 0108 	movt	r1, #8
   822a6:	4788      	blx	r1
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   822a8:	f64a 10e0 	movw	r0, #43488	; 0xa9e0
   822ac:	f2c2 0007 	movt	r0, #8199	; 0x2007
   822b0:	6803      	ldr	r3, [r0, #0]
   822b2:	b183      	cbz	r3, 822d6 <xTaskGenericCreate+0x282>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   822b4:	f64a 227c 	movw	r2, #43644	; 0xaa7c
   822b8:	f2c2 0207 	movt	r2, #8199	; 0x2007
   822bc:	6811      	ldr	r1, [r2, #0]
   822be:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
   822c0:	4285      	cmp	r5, r0
   822c2:	d90c      	bls.n	822de <xTaskGenericCreate+0x28a>
			{
				portYIELD_WITHIN_API();
   822c4:	f241 6369 	movw	r3, #5737	; 0x1669
   822c8:	f2c0 0308 	movt	r3, #8
   822cc:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   822ce:	f04f 0001 	mov.w	r0, #1
   822d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   822d6:	f04f 0001 	mov.w	r0, #1
   822da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   822de:	f04f 0001 	mov.w	r0, #1
   822e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   822e6:	6306      	str	r6, [r0, #48]	; 0x30
   822e8:	e6ec      	b.n	820c4 <xTaskGenericCreate+0x70>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   822ea:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   822ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   822f2:	bf00      	nop

000822f4 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   822f4:	b510      	push	{r4, lr}
   822f6:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   822f8:	f04f 0300 	mov.w	r3, #0
   822fc:	9300      	str	r3, [sp, #0]
   822fe:	9301      	str	r3, [sp, #4]
   82300:	9302      	str	r3, [sp, #8]
   82302:	9303      	str	r3, [sp, #12]
   82304:	f242 6091 	movw	r0, #9873	; 0x2691
   82308:	f2c0 0008 	movt	r0, #8
   8230c:	f246 31e0 	movw	r1, #25568	; 0x63e0
   82310:	f2c0 0108 	movt	r1, #8
   82314:	f04f 0282 	mov.w	r2, #130	; 0x82
   82318:	f242 0455 	movw	r4, #8277	; 0x2055
   8231c:	f2c0 0408 	movt	r4, #8
   82320:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   82322:	2801      	cmp	r0, #1
   82324:	d11f      	bne.n	82366 <vTaskStartScheduler+0x72>
		{
			xReturn = xTimerCreateTimerTask();
   82326:	f642 5319 	movw	r3, #11545	; 0x2d19
   8232a:	f2c0 0308 	movt	r3, #8
   8232e:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   82330:	2801      	cmp	r0, #1
   82332:	d118      	bne.n	82366 <vTaskStartScheduler+0x72>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   82334:	f241 6179 	movw	r1, #5753	; 0x1679
   82338:	f2c0 0108 	movt	r1, #8
   8233c:	4788      	blx	r1

		xSchedulerRunning = pdTRUE;
   8233e:	f64a 13e0 	movw	r3, #43488	; 0xa9e0
   82342:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82346:	f04f 0201 	mov.w	r2, #1
   8234a:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   8234c:	f64a 2098 	movw	r0, #43672	; 0xaa98
   82350:	f2c2 0007 	movt	r0, #8199	; 0x2007
   82354:	f04f 0100 	mov.w	r1, #0
   82358:	6001      	str	r1, [r0, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   8235a:	f241 736d 	movw	r3, #5997	; 0x176d
   8235e:	f2c0 0308 	movt	r3, #8
   82362:	4798      	blx	r3
   82364:	e007      	b.n	82376 <vTaskStartScheduler+0x82>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   82366:	b930      	cbnz	r0, 82376 <vTaskStartScheduler+0x82>
   82368:	f241 6079 	movw	r0, #5753	; 0x1679
   8236c:	f2c0 0008 	movt	r0, #8
   82370:	4780      	blx	r0
   82372:	bf00      	nop
   82374:	e7fd      	b.n	82372 <vTaskStartScheduler+0x7e>
}
   82376:	b004      	add	sp, #16
   82378:	bd10      	pop	{r4, pc}
   8237a:	bf00      	nop

0008237c <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   8237c:	f64a 2378 	movw	r3, #43640	; 0xaa78
   82380:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82384:	681a      	ldr	r2, [r3, #0]
   82386:	f102 0201 	add.w	r2, r2, #1
   8238a:	601a      	str	r2, [r3, #0]
   8238c:	4770      	bx	lr
   8238e:	bf00      	nop

00082390 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   82390:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   82392:	f241 638d 	movw	r3, #5773	; 0x168d
   82396:	f2c0 0308 	movt	r3, #8
   8239a:	4798      	blx	r3
	{
		xTicks = xTickCount;
   8239c:	f64a 2098 	movw	r0, #43672	; 0xaa98
   823a0:	f2c2 0007 	movt	r0, #8199	; 0x2007
   823a4:	6804      	ldr	r4, [r0, #0]
	}
	taskEXIT_CRITICAL();
   823a6:	f241 61b5 	movw	r1, #5813	; 0x16b5
   823aa:	f2c0 0108 	movt	r1, #8
   823ae:	4788      	blx	r1

	return xTicks;
}
   823b0:	4620      	mov	r0, r4
   823b2:	bd10      	pop	{r4, pc}

000823b4 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   823b4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   823b8:	f64a 2378 	movw	r3, #43640	; 0xaa78
   823bc:	f2c2 0307 	movt	r3, #8199	; 0x2007
   823c0:	6818      	ldr	r0, [r3, #0]
   823c2:	2800      	cmp	r0, #0
   823c4:	f040 80b3 	bne.w	8252e <vTaskIncrementTick+0x17a>
	{
		++xTickCount;
   823c8:	f64a 2398 	movw	r3, #43672	; 0xaa98
   823cc:	f2c2 0307 	movt	r3, #8199	; 0x2007
   823d0:	6818      	ldr	r0, [r3, #0]
   823d2:	f100 0001 	add.w	r0, r0, #1
   823d6:	6018      	str	r0, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   823d8:	6819      	ldr	r1, [r3, #0]
   823da:	2900      	cmp	r1, #0
   823dc:	d139      	bne.n	82452 <vTaskIncrementTick+0x9e>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   823de:	f64a 12dc 	movw	r2, #43484	; 0xa9dc
   823e2:	f2c2 0207 	movt	r2, #8199	; 0x2007
   823e6:	6813      	ldr	r3, [r2, #0]
   823e8:	6818      	ldr	r0, [r3, #0]
   823ea:	b130      	cbz	r0, 823fa <vTaskIncrementTick+0x46>
   823ec:	f241 6579 	movw	r5, #5753	; 0x1679
   823f0:	f2c0 0508 	movt	r5, #8
   823f4:	47a8      	blx	r5
   823f6:	bf00      	nop
   823f8:	e7fd      	b.n	823f6 <vTaskIncrementTick+0x42>

			pxTemp = pxDelayedTaskList;
   823fa:	f64a 13dc 	movw	r3, #43484	; 0xa9dc
   823fe:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82402:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   82404:	f64a 229c 	movw	r2, #43676	; 0xaa9c
   82408:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8240c:	6810      	ldr	r0, [r2, #0]
   8240e:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   82410:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   82412:	f64a 2294 	movw	r2, #43668	; 0xaa94
   82416:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8241a:	6811      	ldr	r1, [r2, #0]
   8241c:	f101 0101 	add.w	r1, r1, #1
   82420:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   82422:	681b      	ldr	r3, [r3, #0]
   82424:	6818      	ldr	r0, [r3, #0]
   82426:	b938      	cbnz	r0, 82438 <vTaskIncrementTick+0x84>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   82428:	f240 0334 	movw	r3, #52	; 0x34
   8242c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82430:	f04f 30ff 	mov.w	r0, #4294967295
   82434:	6018      	str	r0, [r3, #0]
   82436:	e00c      	b.n	82452 <vTaskIncrementTick+0x9e>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   82438:	f64a 12dc 	movw	r2, #43484	; 0xa9dc
   8243c:	f2c2 0207 	movt	r2, #8199	; 0x2007
   82440:	6811      	ldr	r1, [r2, #0]
   82442:	68cb      	ldr	r3, [r1, #12]
   82444:	68d8      	ldr	r0, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   82446:	6842      	ldr	r2, [r0, #4]
   82448:	f240 0134 	movw	r1, #52	; 0x34
   8244c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   82450:	600a      	str	r2, [r1, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   82452:	f64a 2298 	movw	r2, #43672	; 0xaa98
   82456:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8245a:	6811      	ldr	r1, [r2, #0]
   8245c:	f240 0334 	movw	r3, #52	; 0x34
   82460:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82464:	6818      	ldr	r0, [r3, #0]
   82466:	4281      	cmp	r1, r0
   82468:	d369      	bcc.n	8253e <vTaskIncrementTick+0x18a>
   8246a:	f64a 12dc 	movw	r2, #43484	; 0xa9dc
   8246e:	f2c2 0207 	movt	r2, #8199	; 0x2007
   82472:	6811      	ldr	r1, [r2, #0]
   82474:	680b      	ldr	r3, [r1, #0]
   82476:	b17b      	cbz	r3, 82498 <vTaskIncrementTick+0xe4>
   82478:	f64a 14dc 	movw	r4, #43484	; 0xa9dc
   8247c:	f2c2 0407 	movt	r4, #8199	; 0x2007
   82480:	6820      	ldr	r0, [r4, #0]
   82482:	68c2      	ldr	r2, [r0, #12]
   82484:	68d4      	ldr	r4, [r2, #12]
   82486:	6863      	ldr	r3, [r4, #4]
   82488:	f64a 2198 	movw	r1, #43672	; 0xaa98
   8248c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   82490:	6808      	ldr	r0, [r1, #0]
   82492:	4283      	cmp	r3, r0
   82494:	d91a      	bls.n	824cc <vTaskIncrementTick+0x118>
   82496:	e012      	b.n	824be <vTaskIncrementTick+0x10a>
   82498:	f240 0334 	movw	r3, #52	; 0x34
   8249c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   824a0:	f04f 30ff 	mov.w	r0, #4294967295
   824a4:	6018      	str	r0, [r3, #0]
   824a6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   824aa:	6834      	ldr	r4, [r6, #0]
   824ac:	68e2      	ldr	r2, [r4, #12]
   824ae:	68d4      	ldr	r4, [r2, #12]
   824b0:	6863      	ldr	r3, [r4, #4]
   824b2:	4648      	mov	r0, r9
   824b4:	f2c2 0007 	movt	r0, #8199	; 0x2007
   824b8:	6801      	ldr	r1, [r0, #0]
   824ba:	428b      	cmp	r3, r1
   824bc:	d91c      	bls.n	824f8 <vTaskIncrementTick+0x144>
   824be:	f240 0234 	movw	r2, #52	; 0x34
   824c2:	f2c2 0207 	movt	r2, #8199	; 0x2007
   824c6:	6013      	str	r3, [r2, #0]
   824c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   824cc:	f241 57e9 	movw	r7, #5609	; 0x15e9
   824d0:	f2c0 0708 	movt	r7, #8
   824d4:	f64a 2810 	movw	r8, #43536	; 0xaa10
   824d8:	f2c2 0807 	movt	r8, #8199	; 0x2007
   824dc:	f64a 2b14 	movw	fp, #43540	; 0xaa14
   824e0:	f2c2 0b07 	movt	fp, #8199	; 0x2007
   824e4:	f241 5a8d 	movw	sl, #5517	; 0x158d
   824e8:	f2c0 0a08 	movt	sl, #8
   824ec:	f64a 16dc 	movw	r6, #43484	; 0xa9dc
   824f0:	f2c2 0607 	movt	r6, #8199	; 0x2007
   824f4:	f64a 2998 	movw	r9, #43672	; 0xaa98
   824f8:	f104 0504 	add.w	r5, r4, #4
   824fc:	4628      	mov	r0, r5
   824fe:	47b8      	blx	r7
   82500:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   82502:	b113      	cbz	r3, 8250a <vTaskIncrementTick+0x156>
   82504:	f104 0018 	add.w	r0, r4, #24
   82508:	47b8      	blx	r7
   8250a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
   8250c:	f8d8 2000 	ldr.w	r2, [r8]
   82510:	4291      	cmp	r1, r2
   82512:	bf88      	it	hi
   82514:	f8c8 1000 	strhi.w	r1, [r8]
   82518:	eb01 0081 	add.w	r0, r1, r1, lsl #2
   8251c:	eb0b 0080 	add.w	r0, fp, r0, lsl #2
   82520:	4629      	mov	r1, r5
   82522:	47d0      	blx	sl
   82524:	6833      	ldr	r3, [r6, #0]
   82526:	6819      	ldr	r1, [r3, #0]
   82528:	2900      	cmp	r1, #0
   8252a:	d1be      	bne.n	824aa <vTaskIncrementTick+0xf6>
   8252c:	e7b4      	b.n	82498 <vTaskIncrementTick+0xe4>
	}
	else
	{
		++uxMissedTicks;
   8252e:	f64a 11c4 	movw	r1, #43460	; 0xa9c4
   82532:	f2c2 0107 	movt	r1, #8199	; 0x2007
   82536:	680a      	ldr	r2, [r1, #0]
   82538:	f102 0201 	add.w	r2, r2, #1
   8253c:	600a      	str	r2, [r1, #0]
   8253e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82542:	bf00      	nop

00082544 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   82544:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   82548:	f64a 2378 	movw	r3, #43640	; 0xaa78
   8254c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82550:	6818      	ldr	r0, [r3, #0]
   82552:	b930      	cbnz	r0, 82562 <xTaskResumeAll+0x1e>
   82554:	f241 6579 	movw	r5, #5753	; 0x1679
   82558:	f2c0 0508 	movt	r5, #8
   8255c:	47a8      	blx	r5
   8255e:	bf00      	nop
   82560:	e7fd      	b.n	8255e <xTaskResumeAll+0x1a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   82562:	f241 618d 	movw	r1, #5773	; 0x168d
   82566:	f2c0 0108 	movt	r1, #8
   8256a:	4788      	blx	r1
	{
		--uxSchedulerSuspended;
   8256c:	f64a 2478 	movw	r4, #43640	; 0xaa78
   82570:	f2c2 0407 	movt	r4, #8199	; 0x2007
   82574:	6822      	ldr	r2, [r4, #0]
   82576:	f102 33ff 	add.w	r3, r2, #4294967295
   8257a:	6023      	str	r3, [r4, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   8257c:	6820      	ldr	r0, [r4, #0]
   8257e:	2800      	cmp	r0, #0
   82580:	d178      	bne.n	82674 <xTaskResumeAll+0x130>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   82582:	f64a 21bc 	movw	r1, #43708	; 0xaabc
   82586:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8258a:	680c      	ldr	r4, [r1, #0]
   8258c:	bb4c      	cbnz	r4, 825e2 <xTaskResumeAll+0x9e>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   8258e:	f04f 0400 	mov.w	r4, #0
   82592:	e074      	b.n	8267e <xTaskResumeAll+0x13a>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   82594:	f8d8 200c 	ldr.w	r2, [r8, #12]
   82598:	68d4      	ldr	r4, [r2, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   8259a:	f104 0018 	add.w	r0, r4, #24
   8259e:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   825a0:	f104 0904 	add.w	r9, r4, #4
   825a4:	4648      	mov	r0, r9
   825a6:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   825a8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   825aa:	6830      	ldr	r0, [r6, #0]
   825ac:	4283      	cmp	r3, r0
   825ae:	bf88      	it	hi
   825b0:	6033      	strhi	r3, [r6, #0]
   825b2:	4651      	mov	r1, sl
   825b4:	f2c2 0107 	movt	r1, #8199	; 0x2007
   825b8:	eb03 0283 	add.w	r2, r3, r3, lsl #2
   825bc:	eb01 0082 	add.w	r0, r1, r2, lsl #2
   825c0:	4649      	mov	r1, r9
   825c2:	f241 538d 	movw	r3, #5517	; 0x158d
   825c6:	f2c0 0308 	movt	r3, #8
   825ca:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   825cc:	f64a 207c 	movw	r0, #43644	; 0xaa7c
   825d0:	f2c2 0007 	movt	r0, #8199	; 0x2007
   825d4:	6801      	ldr	r1, [r0, #0]
   825d6:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
   825d8:	6aca      	ldr	r2, [r1, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   825da:	4294      	cmp	r4, r2
   825dc:	bf28      	it	cs
   825de:	2501      	movcs	r5, #1
   825e0:	e00f      	b.n	82602 <xTaskResumeAll+0xbe>
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   825e2:	f04f 0500 	mov.w	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   825e6:	f64a 2880 	movw	r8, #43648	; 0xaa80
   825ea:	f2c2 0807 	movt	r8, #8199	; 0x2007
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   825ee:	f241 57e9 	movw	r7, #5609	; 0x15e9
   825f2:	f2c0 0708 	movt	r7, #8
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   825f6:	f64a 2610 	movw	r6, #43536	; 0xaa10
   825fa:	f2c2 0607 	movt	r6, #8199	; 0x2007
   825fe:	f64a 2a14 	movw	sl, #43540	; 0xaa14
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   82602:	f8d8 2000 	ldr.w	r2, [r8]
   82606:	2a00      	cmp	r2, #0
   82608:	d1c4      	bne.n	82594 <xTaskResumeAll+0x50>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   8260a:	f64a 13c4 	movw	r3, #43460	; 0xa9c4
   8260e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82612:	6818      	ldr	r0, [r3, #0]
   82614:	b1b0      	cbz	r0, 82644 <xTaskResumeAll+0x100>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   82616:	f64a 12c4 	movw	r2, #43460	; 0xa9c4
   8261a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8261e:	6813      	ldr	r3, [r2, #0]
   82620:	b1cb      	cbz	r3, 82656 <xTaskResumeAll+0x112>
					{
						vTaskIncrementTick();
   82622:	f242 35b5 	movw	r5, #9141	; 0x23b5
   82626:	f2c0 0508 	movt	r5, #8
						--uxMissedTicks;
   8262a:	f64a 14c4 	movw	r4, #43460	; 0xa9c4
   8262e:	f2c2 0407 	movt	r4, #8199	; 0x2007
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   82632:	47a8      	blx	r5
						--uxMissedTicks;
   82634:	6820      	ldr	r0, [r4, #0]
   82636:	f100 31ff 	add.w	r1, r0, #4294967295
   8263a:	6021      	str	r1, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   8263c:	6822      	ldr	r2, [r4, #0]
   8263e:	2a00      	cmp	r2, #0
   82640:	d1f7      	bne.n	82632 <xTaskResumeAll+0xee>
   82642:	e008      	b.n	82656 <xTaskResumeAll+0x112>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   82644:	2d01      	cmp	r5, #1
   82646:	d006      	beq.n	82656 <xTaskResumeAll+0x112>
   82648:	f64a 21b8 	movw	r1, #43704	; 0xaab8
   8264c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   82650:	680c      	ldr	r4, [r1, #0]
   82652:	2c01      	cmp	r4, #1
   82654:	d111      	bne.n	8267a <xTaskResumeAll+0x136>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   82656:	f64a 23b8 	movw	r3, #43704	; 0xaab8
   8265a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8265e:	f04f 0400 	mov.w	r4, #0
   82662:	601c      	str	r4, [r3, #0]
					portYIELD_WITHIN_API();
   82664:	f241 6069 	movw	r0, #5737	; 0x1669
   82668:	f2c0 0008 	movt	r0, #8
   8266c:	4780      	blx	r0
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   8266e:	f04f 0401 	mov.w	r4, #1
   82672:	e004      	b.n	8267e <xTaskResumeAll+0x13a>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   82674:	f04f 0400 	mov.w	r4, #0
   82678:	e001      	b.n	8267e <xTaskResumeAll+0x13a>
   8267a:	f04f 0400 	mov.w	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   8267e:	f241 61b5 	movw	r1, #5813	; 0x16b5
   82682:	f2c0 0108 	movt	r1, #8
   82686:	4788      	blx	r1

	return xAlreadyYielded;
}
   82688:	4620      	mov	r0, r4
   8268a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8268e:	bf00      	nop

00082690 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   82690:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   82694:	f64a 15e4 	movw	r5, #43492	; 0xa9e4
   82698:	f2c2 0507 	movt	r5, #8199	; 0x2007
		{
			vTaskSuspendAll();
   8269c:	f242 387d 	movw	r8, #9085	; 0x237d
   826a0:	f2c0 0808 	movt	r8, #8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   826a4:	f64a 16e8 	movw	r6, #43496	; 0xa9e8
   826a8:	f2c2 0607 	movt	r6, #8199	; 0x2007
			xTaskResumeAll();
   826ac:	f242 5745 	movw	r7, #9541	; 0x2545
   826b0:	e02d      	b.n	8270e <prvIdleTask+0x7e>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   826b2:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   826b4:	6834      	ldr	r4, [r6, #0]
			xTaskResumeAll();
   826b6:	463b      	mov	r3, r7
   826b8:	f2c0 0308 	movt	r3, #8
   826bc:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   826be:	b334      	cbz	r4, 8270e <prvIdleTask+0x7e>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   826c0:	f241 608d 	movw	r0, #5773	; 0x168d
   826c4:	f2c0 0008 	movt	r0, #8
   826c8:	4780      	blx	r0
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   826ca:	68f1      	ldr	r1, [r6, #12]
   826cc:	68cc      	ldr	r4, [r1, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   826ce:	f104 0004 	add.w	r0, r4, #4
   826d2:	f241 52e9 	movw	r2, #5609	; 0x15e9
   826d6:	f2c0 0208 	movt	r2, #8
   826da:	4790      	blx	r2
					--uxCurrentNumberOfTasks;
   826dc:	f64a 23bc 	movw	r3, #43708	; 0xaabc
   826e0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   826e4:	6818      	ldr	r0, [r3, #0]
   826e6:	f100 31ff 	add.w	r1, r0, #4294967295
   826ea:	6019      	str	r1, [r3, #0]
					--uxTasksDeleted;
   826ec:	682a      	ldr	r2, [r5, #0]
   826ee:	f102 33ff 	add.w	r3, r2, #4294967295
   826f2:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   826f4:	f241 60b5 	movw	r0, #5813	; 0x16b5
   826f8:	f2c0 0008 	movt	r0, #8
   826fc:	4780      	blx	r0
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   826fe:	6b20      	ldr	r0, [r4, #48]	; 0x30
   82700:	f641 1909 	movw	r9, #6409	; 0x1909
   82704:	f2c0 0908 	movt	r9, #8
   82708:	47c8      	blx	r9
		vPortFree( pxTCB );
   8270a:	4620      	mov	r0, r4
   8270c:	47c8      	blx	r9
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   8270e:	682b      	ldr	r3, [r5, #0]
   82710:	2b00      	cmp	r3, #0
   82712:	d1ce      	bne.n	826b2 <prvIdleTask+0x22>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   82714:	f64a 2014 	movw	r0, #43540	; 0xaa14
   82718:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8271c:	6801      	ldr	r1, [r0, #0]
   8271e:	2901      	cmp	r1, #1
   82720:	d9f5      	bls.n	8270e <prvIdleTask+0x7e>
			{
				taskYIELD();
   82722:	f241 6269 	movw	r2, #5737	; 0x1669
   82726:	f2c0 0208 	movt	r2, #8
   8272a:	4790      	blx	r2
   8272c:	e7ef      	b.n	8270e <prvIdleTask+0x7e>
   8272e:	bf00      	nop

00082730 <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   82730:	b538      	push	{r3, r4, r5, lr}
   82732:	460c      	mov	r4, r1
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   82734:	4605      	mov	r5, r0
   82736:	b930      	cbnz	r0, 82746 <vTaskDelayUntil+0x16>
   82738:	f241 6479 	movw	r4, #5753	; 0x1679
   8273c:	f2c0 0408 	movt	r4, #8
   82740:	47a0      	blx	r4
   82742:	bf00      	nop
   82744:	e7fd      	b.n	82742 <vTaskDelayUntil+0x12>
		configASSERT( ( xTimeIncrement > 0U ) );
   82746:	b931      	cbnz	r1, 82756 <vTaskDelayUntil+0x26>
   82748:	f241 6579 	movw	r5, #5753	; 0x1679
   8274c:	f2c0 0508 	movt	r5, #8
   82750:	47a8      	blx	r5
   82752:	bf00      	nop
   82754:	e7fd      	b.n	82752 <vTaskDelayUntil+0x22>

		vTaskSuspendAll();
   82756:	f242 337d 	movw	r3, #9085	; 0x237d
   8275a:	f2c0 0308 	movt	r3, #8
   8275e:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   82760:	6828      	ldr	r0, [r5, #0]
   82762:	1904      	adds	r4, r0, r4

			if( xTickCount < *pxPreviousWakeTime )
   82764:	f64a 2298 	movw	r2, #43672	; 0xaa98
   82768:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8276c:	6811      	ldr	r1, [r2, #0]
   8276e:	4288      	cmp	r0, r1
   82770:	d90a      	bls.n	82788 <vTaskDelayUntil+0x58>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   82772:	42a0      	cmp	r0, r4
   82774:	d932      	bls.n	827dc <vTaskDelayUntil+0xac>
   82776:	f64a 2298 	movw	r2, #43672	; 0xaa98
   8277a:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8277e:	6811      	ldr	r1, [r2, #0]
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   82780:	602c      	str	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   82782:	428c      	cmp	r4, r1
   82784:	d91c      	bls.n	827c0 <vTaskDelayUntil+0x90>
   82786:	e009      	b.n	8279c <vTaskDelayUntil+0x6c>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   82788:	42a0      	cmp	r0, r4
   8278a:	d825      	bhi.n	827d8 <vTaskDelayUntil+0xa8>
   8278c:	f64a 2398 	movw	r3, #43672	; 0xaa98
   82790:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82794:	6818      	ldr	r0, [r3, #0]
   82796:	4284      	cmp	r4, r0
   82798:	d81e      	bhi.n	827d8 <vTaskDelayUntil+0xa8>
   8279a:	e01f      	b.n	827dc <vTaskDelayUntil+0xac>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   8279c:	f64a 237c 	movw	r3, #43644	; 0xaa7c
   827a0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   827a4:	6818      	ldr	r0, [r3, #0]
   827a6:	f100 0004 	add.w	r0, r0, #4
   827aa:	f241 52e9 	movw	r2, #5609	; 0x15e9
   827ae:	f2c0 0208 	movt	r2, #8
   827b2:	4790      	blx	r2
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   827b4:	4620      	mov	r0, r4
   827b6:	f641 71d5 	movw	r1, #8149	; 0x1fd5
   827ba:	f2c0 0108 	movt	r1, #8
   827be:	4788      	blx	r1
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   827c0:	f242 5045 	movw	r0, #9541	; 0x2545
   827c4:	f2c0 0008 	movt	r0, #8
   827c8:	4780      	blx	r0

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   827ca:	b948      	cbnz	r0, 827e0 <vTaskDelayUntil+0xb0>
		{
			portYIELD_WITHIN_API();
   827cc:	f241 6369 	movw	r3, #5737	; 0x1669
   827d0:	f2c0 0308 	movt	r3, #8
   827d4:	4798      	blx	r3
   827d6:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   827d8:	602c      	str	r4, [r5, #0]
   827da:	e7df      	b.n	8279c <vTaskDelayUntil+0x6c>
   827dc:	602c      	str	r4, [r5, #0]
   827de:	e7ef      	b.n	827c0 <vTaskDelayUntil+0x90>
   827e0:	bd38      	pop	{r3, r4, r5, pc}
   827e2:	bf00      	nop

000827e4 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   827e4:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   827e6:	f64a 2378 	movw	r3, #43640	; 0xaa78
   827ea:	f2c2 0307 	movt	r3, #8199	; 0x2007
   827ee:	6818      	ldr	r0, [r3, #0]
   827f0:	b9a8      	cbnz	r0, 8281e <vTaskSwitchContext+0x3a>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   827f2:	f64a 2110 	movw	r1, #43536	; 0xaa10
   827f6:	f2c2 0107 	movt	r1, #8199	; 0x2007
   827fa:	680a      	ldr	r2, [r1, #0]
   827fc:	eb02 0382 	add.w	r3, r2, r2, lsl #2
   82800:	ea4f 0083 	mov.w	r0, r3, lsl #2
   82804:	f64a 2114 	movw	r1, #43540	; 0xaa14
   82808:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8280c:	580a      	ldr	r2, [r1, r0]
   8280e:	bb52      	cbnz	r2, 82866 <vTaskSwitchContext+0x82>
   82810:	f64a 2310 	movw	r3, #43536	; 0xaa10
   82814:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82818:	6818      	ldr	r0, [r3, #0]
   8281a:	b988      	cbnz	r0, 82840 <vTaskSwitchContext+0x5c>
   8281c:	e009      	b.n	82832 <vTaskSwitchContext+0x4e>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   8281e:	f64a 21b8 	movw	r1, #43704	; 0xaab8
   82822:	f2c2 0107 	movt	r1, #8199	; 0x2007
   82826:	f04f 0001 	mov.w	r0, #1
   8282a:	6008      	str	r0, [r1, #0]
   8282c:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   8282e:	681a      	ldr	r2, [r3, #0]
   82830:	b972      	cbnz	r2, 82850 <vTaskSwitchContext+0x6c>
   82832:	f241 6379 	movw	r3, #5753	; 0x1679
   82836:	f2c0 0308 	movt	r3, #8
   8283a:	4798      	blx	r3
   8283c:	bf00      	nop
   8283e:	e7fd      	b.n	8283c <vTaskSwitchContext+0x58>
   82840:	f64a 2310 	movw	r3, #43536	; 0xaa10
   82844:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82848:	f64a 2114 	movw	r1, #43540	; 0xaa14
   8284c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   82850:	681a      	ldr	r2, [r3, #0]
   82852:	f102 30ff 	add.w	r0, r2, #4294967295
   82856:	6018      	str	r0, [r3, #0]
   82858:	681a      	ldr	r2, [r3, #0]
   8285a:	eb02 0082 	add.w	r0, r2, r2, lsl #2
   8285e:	f851 2020 	ldr.w	r2, [r1, r0, lsl #2]
   82862:	2a00      	cmp	r2, #0
   82864:	d0e3      	beq.n	8282e <vTaskSwitchContext+0x4a>
   82866:	f64a 2310 	movw	r3, #43536	; 0xaa10
   8286a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   8286e:	6819      	ldr	r1, [r3, #0]
   82870:	eb01 0081 	add.w	r0, r1, r1, lsl #2
   82874:	f64a 2214 	movw	r2, #43540	; 0xaa14
   82878:	f2c2 0207 	movt	r2, #8199	; 0x2007
   8287c:	eb02 0380 	add.w	r3, r2, r0, lsl #2
   82880:	6859      	ldr	r1, [r3, #4]
   82882:	6848      	ldr	r0, [r1, #4]
   82884:	6058      	str	r0, [r3, #4]
   82886:	f103 0208 	add.w	r2, r3, #8
   8288a:	4290      	cmp	r0, r2
   8288c:	bf04      	itt	eq
   8288e:	6840      	ldreq	r0, [r0, #4]
   82890:	6058      	streq	r0, [r3, #4]
   82892:	685b      	ldr	r3, [r3, #4]
   82894:	68d9      	ldr	r1, [r3, #12]
   82896:	f64a 207c 	movw	r0, #43644	; 0xaa7c
   8289a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8289e:	6001      	str	r1, [r0, #0]
   828a0:	bd08      	pop	{r3, pc}
   828a2:	bf00      	nop

000828a4 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   828a4:	b538      	push	{r3, r4, r5, lr}
   828a6:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   828a8:	b930      	cbnz	r0, 828b8 <vTaskPlaceOnEventList+0x14>
   828aa:	f241 6479 	movw	r4, #5753	; 0x1679
   828ae:	f2c0 0408 	movt	r4, #8
   828b2:	47a0      	blx	r4
   828b4:	bf00      	nop
   828b6:	e7fd      	b.n	828b4 <vTaskPlaceOnEventList+0x10>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   828b8:	f64a 257c 	movw	r5, #43644	; 0xaa7c
   828bc:	f2c2 0507 	movt	r5, #8199	; 0x2007
   828c0:	6829      	ldr	r1, [r5, #0]
   828c2:	f101 0118 	add.w	r1, r1, #24
   828c6:	f241 52ad 	movw	r2, #5549	; 0x15ad
   828ca:	f2c0 0208 	movt	r2, #8
   828ce:	4790      	blx	r2

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   828d0:	6828      	ldr	r0, [r5, #0]
   828d2:	f100 0004 	add.w	r0, r0, #4
   828d6:	f241 51e9 	movw	r1, #5609	; 0x15e9
   828da:	f2c0 0108 	movt	r1, #8
   828de:	4788      	blx	r1
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   828e0:	f1b4 3fff 	cmp.w	r4, #4294967295
   828e4:	d10c      	bne.n	82900 <vTaskPlaceOnEventList+0x5c>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   828e6:	6829      	ldr	r1, [r5, #0]
   828e8:	f64a 10c8 	movw	r0, #43464	; 0xa9c8
   828ec:	f2c2 0007 	movt	r0, #8199	; 0x2007
   828f0:	f101 0104 	add.w	r1, r1, #4
   828f4:	f241 538d 	movw	r3, #5517	; 0x158d
   828f8:	f2c0 0308 	movt	r3, #8
   828fc:	4798      	blx	r3
   828fe:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   82900:	f64a 2098 	movw	r0, #43672	; 0xaa98
   82904:	f2c2 0007 	movt	r0, #8199	; 0x2007
   82908:	6803      	ldr	r3, [r0, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   8290a:	18e0      	adds	r0, r4, r3
   8290c:	f641 72d5 	movw	r2, #8149	; 0x1fd5
   82910:	f2c0 0208 	movt	r2, #8
   82914:	4790      	blx	r2
   82916:	bd38      	pop	{r3, r4, r5, pc}

00082918 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   82918:	b538      	push	{r3, r4, r5, lr}
   8291a:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   8291c:	b930      	cbnz	r0, 8292c <vTaskPlaceOnEventListRestricted+0x14>
   8291e:	f241 6479 	movw	r4, #5753	; 0x1679
   82922:	f2c0 0408 	movt	r4, #8
   82926:	47a0      	blx	r4
   82928:	bf00      	nop
   8292a:	e7fd      	b.n	82928 <vTaskPlaceOnEventListRestricted+0x10>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   8292c:	f64a 247c 	movw	r4, #43644	; 0xaa7c
   82930:	f2c2 0407 	movt	r4, #8199	; 0x2007
   82934:	6821      	ldr	r1, [r4, #0]
   82936:	f101 0118 	add.w	r1, r1, #24
   8293a:	f241 528d 	movw	r2, #5517	; 0x158d
   8293e:	f2c0 0208 	movt	r2, #8
   82942:	4790      	blx	r2

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   82944:	6820      	ldr	r0, [r4, #0]
   82946:	f100 0004 	add.w	r0, r0, #4
   8294a:	f241 51e9 	movw	r1, #5609	; 0x15e9
   8294e:	f2c0 0108 	movt	r1, #8
   82952:	4788      	blx	r1
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   82954:	f64a 2098 	movw	r0, #43672	; 0xaa98
   82958:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8295c:	6803      	ldr	r3, [r0, #0]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   8295e:	18e8      	adds	r0, r5, r3
   82960:	f641 72d5 	movw	r2, #8149	; 0x1fd5
   82964:	f2c0 0208 	movt	r2, #8
   82968:	4790      	blx	r2
   8296a:	bd38      	pop	{r3, r4, r5, pc}

0008296c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   8296c:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   8296e:	68c3      	ldr	r3, [r0, #12]
   82970:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   82972:	b934      	cbnz	r4, 82982 <xTaskRemoveFromEventList+0x16>
   82974:	f241 6479 	movw	r4, #5753	; 0x1679
   82978:	f2c0 0408 	movt	r4, #8
   8297c:	47a0      	blx	r4
   8297e:	bf00      	nop
   82980:	e7fd      	b.n	8297e <xTaskRemoveFromEventList+0x12>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   82982:	f104 0518 	add.w	r5, r4, #24
   82986:	4628      	mov	r0, r5
   82988:	f241 51e9 	movw	r1, #5609	; 0x15e9
   8298c:	f2c0 0108 	movt	r1, #8
   82990:	4788      	blx	r1

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82992:	f64a 2078 	movw	r0, #43640	; 0xaa78
   82996:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8299a:	6802      	ldr	r2, [r0, #0]
   8299c:	bb22      	cbnz	r2, 829e8 <xTaskRemoveFromEventList+0x7c>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   8299e:	f104 0504 	add.w	r5, r4, #4
   829a2:	4628      	mov	r0, r5
   829a4:	f241 51e9 	movw	r1, #5609	; 0x15e9
   829a8:	f2c0 0108 	movt	r1, #8
   829ac:	4788      	blx	r1
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   829ae:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   829b0:	f64a 2210 	movw	r2, #43536	; 0xaa10
   829b4:	f2c2 0207 	movt	r2, #8199	; 0x2007
   829b8:	6813      	ldr	r3, [r2, #0]
   829ba:	4298      	cmp	r0, r3
   829bc:	d904      	bls.n	829c8 <xTaskRemoveFromEventList+0x5c>
   829be:	f64a 2110 	movw	r1, #43536	; 0xaa10
   829c2:	f2c2 0107 	movt	r1, #8199	; 0x2007
   829c6:	6008      	str	r0, [r1, #0]
   829c8:	eb00 0380 	add.w	r3, r0, r0, lsl #2
   829cc:	f64a 2014 	movw	r0, #43540	; 0xaa14
   829d0:	4602      	mov	r2, r0
   829d2:	f2c2 0207 	movt	r2, #8199	; 0x2007
   829d6:	eb02 0083 	add.w	r0, r2, r3, lsl #2
   829da:	4629      	mov	r1, r5
   829dc:	f241 538d 	movw	r3, #5517	; 0x158d
   829e0:	f2c0 0308 	movt	r3, #8
   829e4:	4798      	blx	r3
   829e6:	e009      	b.n	829fc <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   829e8:	f64a 2080 	movw	r0, #43648	; 0xaa80
   829ec:	f2c2 0007 	movt	r0, #8199	; 0x2007
   829f0:	4629      	mov	r1, r5
   829f2:	f241 538d 	movw	r3, #5517	; 0x158d
   829f6:	f2c0 0308 	movt	r3, #8
   829fa:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   829fc:	f64a 217c 	movw	r1, #43644	; 0xaa7c
   82a00:	f2c2 0107 	movt	r1, #8199	; 0x2007
   82a04:	680a      	ldr	r2, [r1, #0]
   82a06:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   82a08:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   82a0a:	4298      	cmp	r0, r3
   82a0c:	bf34      	ite	cc
   82a0e:	2000      	movcc	r0, #0
   82a10:	2001      	movcs	r0, #1
   82a12:	bd38      	pop	{r3, r4, r5, pc}

00082a14 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   82a14:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   82a16:	4603      	mov	r3, r0
   82a18:	b930      	cbnz	r0, 82a28 <vTaskSetTimeOutState+0x14>
   82a1a:	f241 6379 	movw	r3, #5753	; 0x1679
   82a1e:	f2c0 0308 	movt	r3, #8
   82a22:	4798      	blx	r3
   82a24:	bf00      	nop
   82a26:	e7fd      	b.n	82a24 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   82a28:	f64a 2294 	movw	r2, #43668	; 0xaa94
   82a2c:	f2c2 0207 	movt	r2, #8199	; 0x2007
   82a30:	6810      	ldr	r0, [r2, #0]
   82a32:	6018      	str	r0, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   82a34:	f64a 2198 	movw	r1, #43672	; 0xaa98
   82a38:	f2c2 0107 	movt	r1, #8199	; 0x2007
   82a3c:	680a      	ldr	r2, [r1, #0]
   82a3e:	605a      	str	r2, [r3, #4]
   82a40:	bd08      	pop	{r3, pc}
   82a42:	bf00      	nop

00082a44 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   82a44:	b538      	push	{r3, r4, r5, lr}
   82a46:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   82a48:	4604      	mov	r4, r0
   82a4a:	b930      	cbnz	r0, 82a5a <xTaskCheckForTimeOut+0x16>
   82a4c:	f241 6279 	movw	r2, #5753	; 0x1679
   82a50:	f2c0 0208 	movt	r2, #8
   82a54:	4790      	blx	r2
   82a56:	bf00      	nop
   82a58:	e7fd      	b.n	82a56 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
   82a5a:	b931      	cbnz	r1, 82a6a <xTaskCheckForTimeOut+0x26>
   82a5c:	f241 6579 	movw	r5, #5753	; 0x1679
   82a60:	f2c0 0508 	movt	r5, #8
   82a64:	47a8      	blx	r5
   82a66:	bf00      	nop
   82a68:	e7fd      	b.n	82a66 <xTaskCheckForTimeOut+0x22>

	taskENTER_CRITICAL();
   82a6a:	f241 638d 	movw	r3, #5773	; 0x168d
   82a6e:	f2c0 0308 	movt	r3, #8
   82a72:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   82a74:	6828      	ldr	r0, [r5, #0]
   82a76:	f1b0 3fff 	cmp.w	r0, #4294967295
   82a7a:	d029      	beq.n	82ad0 <xTaskCheckForTimeOut+0x8c>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   82a7c:	f64a 2294 	movw	r2, #43668	; 0xaa94
   82a80:	f2c2 0207 	movt	r2, #8199	; 0x2007
   82a84:	6811      	ldr	r1, [r2, #0]
   82a86:	6823      	ldr	r3, [r4, #0]
   82a88:	428b      	cmp	r3, r1
   82a8a:	d007      	beq.n	82a9c <xTaskCheckForTimeOut+0x58>
   82a8c:	f64a 2298 	movw	r2, #43672	; 0xaa98
   82a90:	f2c2 0207 	movt	r2, #8199	; 0x2007
   82a94:	6811      	ldr	r1, [r2, #0]
   82a96:	6863      	ldr	r3, [r4, #4]
   82a98:	428b      	cmp	r3, r1
   82a9a:	d91c      	bls.n	82ad6 <xTaskCheckForTimeOut+0x92>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   82a9c:	f64a 2298 	movw	r2, #43672	; 0xaa98
   82aa0:	f2c2 0207 	movt	r2, #8199	; 0x2007
   82aa4:	6811      	ldr	r1, [r2, #0]
   82aa6:	6863      	ldr	r3, [r4, #4]
   82aa8:	1aca      	subs	r2, r1, r3
   82aaa:	4290      	cmp	r0, r2
   82aac:	d916      	bls.n	82adc <xTaskCheckForTimeOut+0x98>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   82aae:	f64a 2198 	movw	r1, #43672	; 0xaa98
   82ab2:	f2c2 0107 	movt	r1, #8199	; 0x2007
   82ab6:	680a      	ldr	r2, [r1, #0]
   82ab8:	1a9b      	subs	r3, r3, r2
   82aba:	1818      	adds	r0, r3, r0
   82abc:	6028      	str	r0, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   82abe:	4620      	mov	r0, r4
   82ac0:	f642 2415 	movw	r4, #10773	; 0x2a15
   82ac4:	f2c0 0408 	movt	r4, #8
   82ac8:	47a0      	blx	r4
			xReturn = pdFALSE;
   82aca:	f04f 0400 	mov.w	r4, #0
   82ace:	e007      	b.n	82ae0 <xTaskCheckForTimeOut+0x9c>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   82ad0:	f04f 0400 	mov.w	r4, #0
   82ad4:	e004      	b.n	82ae0 <xTaskCheckForTimeOut+0x9c>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   82ad6:	f04f 0401 	mov.w	r4, #1
   82ada:	e001      	b.n	82ae0 <xTaskCheckForTimeOut+0x9c>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   82adc:	f04f 0401 	mov.w	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   82ae0:	f241 61b5 	movw	r1, #5813	; 0x16b5
   82ae4:	f2c0 0108 	movt	r1, #8
   82ae8:	4788      	blx	r1

	return xReturn;
}
   82aea:	4620      	mov	r0, r4
   82aec:	bd38      	pop	{r3, r4, r5, pc}
   82aee:	bf00      	nop

00082af0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   82af0:	f64a 23b8 	movw	r3, #43704	; 0xaab8
   82af4:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82af8:	f04f 0201 	mov.w	r2, #1
   82afc:	601a      	str	r2, [r3, #0]
   82afe:	4770      	bx	lr

00082b00 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   82b00:	f64a 237c 	movw	r3, #43644	; 0xaa7c
   82b04:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82b08:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   82b0a:	4770      	bx	lr

00082b0c <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   82b0c:	f64a 13e0 	movw	r3, #43488	; 0xa9e0
   82b10:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82b14:	6818      	ldr	r0, [r3, #0]
   82b16:	b148      	cbz	r0, 82b2c <xTaskGetSchedulerState+0x20>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   82b18:	f64a 2178 	movw	r1, #43640	; 0xaa78
   82b1c:	f2c2 0107 	movt	r1, #8199	; 0x2007
   82b20:	680a      	ldr	r2, [r1, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   82b22:	2a00      	cmp	r2, #0
   82b24:	bf14      	ite	ne
   82b26:	2002      	movne	r0, #2
   82b28:	2001      	moveq	r0, #1
   82b2a:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   82b2c:	f04f 0000 	mov.w	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   82b30:	4770      	bx	lr
   82b32:	bf00      	nop

00082b34 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   82b34:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   82b36:	4604      	mov	r4, r0
   82b38:	2800      	cmp	r0, #0
   82b3a:	d04e      	beq.n	82bda <vTaskPriorityInherit+0xa6>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   82b3c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   82b3e:	f64a 227c 	movw	r2, #43644	; 0xaa7c
   82b42:	f2c2 0207 	movt	r2, #8199	; 0x2007
   82b46:	6810      	ldr	r0, [r2, #0]
   82b48:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
   82b4a:	428b      	cmp	r3, r1
   82b4c:	d245      	bcs.n	82bda <vTaskPriorityInherit+0xa6>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   82b4e:	f64a 227c 	movw	r2, #43644	; 0xaa7c
   82b52:	f2c2 0207 	movt	r2, #8199	; 0x2007
   82b56:	6810      	ldr	r0, [r2, #0]
   82b58:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
   82b5a:	f1c1 0205 	rsb	r2, r1, #5
   82b5e:	61a2      	str	r2, [r4, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   82b60:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   82b64:	f64a 2014 	movw	r0, #43540	; 0xaa14
   82b68:	f2c2 0007 	movt	r0, #8199	; 0x2007
   82b6c:	eb00 0183 	add.w	r1, r0, r3, lsl #2
   82b70:	6962      	ldr	r2, [r4, #20]
   82b72:	428a      	cmp	r2, r1
   82b74:	d12a      	bne.n	82bcc <vTaskPriorityInherit+0x98>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   82b76:	f104 0504 	add.w	r5, r4, #4
   82b7a:	4628      	mov	r0, r5
   82b7c:	f241 52e9 	movw	r2, #5609	; 0x15e9
   82b80:	f2c0 0208 	movt	r2, #8
   82b84:	4790      	blx	r2
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   82b86:	f64a 237c 	movw	r3, #43644	; 0xaa7c
   82b8a:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82b8e:	6818      	ldr	r0, [r3, #0]
   82b90:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
   82b92:	62e1      	str	r1, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   82b94:	f64a 2210 	movw	r2, #43536	; 0xaa10
   82b98:	f2c2 0207 	movt	r2, #8199	; 0x2007
   82b9c:	6813      	ldr	r3, [r2, #0]
   82b9e:	4299      	cmp	r1, r3
   82ba0:	d904      	bls.n	82bac <vTaskPriorityInherit+0x78>
   82ba2:	f64a 2010 	movw	r0, #43536	; 0xaa10
   82ba6:	f2c2 0007 	movt	r0, #8199	; 0x2007
   82baa:	6001      	str	r1, [r0, #0]
   82bac:	eb01 0181 	add.w	r1, r1, r1, lsl #2
   82bb0:	f64a 2214 	movw	r2, #43540	; 0xaa14
   82bb4:	4613      	mov	r3, r2
   82bb6:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82bba:	eb03 0081 	add.w	r0, r3, r1, lsl #2
   82bbe:	4629      	mov	r1, r5
   82bc0:	f241 528d 	movw	r2, #5517	; 0x158d
   82bc4:	f2c0 0208 	movt	r2, #8
   82bc8:	4790      	blx	r2
   82bca:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   82bcc:	f64a 237c 	movw	r3, #43644	; 0xaa7c
   82bd0:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82bd4:	6818      	ldr	r0, [r3, #0]
   82bd6:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
   82bd8:	62e1      	str	r1, [r4, #44]	; 0x2c
   82bda:	bd38      	pop	{r3, r4, r5, pc}

00082bdc <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   82bdc:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   82bde:	4604      	mov	r4, r0
   82be0:	b350      	cbz	r0, 82c38 <vTaskPriorityDisinherit+0x5c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   82be2:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   82be4:	6c83      	ldr	r3, [r0, #72]	; 0x48
   82be6:	429a      	cmp	r2, r3
   82be8:	d026      	beq.n	82c38 <vTaskPriorityDisinherit+0x5c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   82bea:	f100 0504 	add.w	r5, r0, #4
   82bee:	4628      	mov	r0, r5
   82bf0:	f241 51e9 	movw	r1, #5609	; 0x15e9
   82bf4:	f2c0 0108 	movt	r1, #8
   82bf8:	4788      	blx	r1
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   82bfa:	6ca0      	ldr	r0, [r4, #72]	; 0x48
   82bfc:	62e0      	str	r0, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   82bfe:	f1c0 0205 	rsb	r2, r0, #5
   82c02:	61a2      	str	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   82c04:	f64a 2310 	movw	r3, #43536	; 0xaa10
   82c08:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82c0c:	6819      	ldr	r1, [r3, #0]
   82c0e:	4288      	cmp	r0, r1
   82c10:	d904      	bls.n	82c1c <vTaskPriorityDisinherit+0x40>
   82c12:	f64a 2210 	movw	r2, #43536	; 0xaa10
   82c16:	f2c2 0207 	movt	r2, #8199	; 0x2007
   82c1a:	6010      	str	r0, [r2, #0]
   82c1c:	eb00 0380 	add.w	r3, r0, r0, lsl #2
   82c20:	f64a 2014 	movw	r0, #43540	; 0xaa14
   82c24:	f2c2 0007 	movt	r0, #8199	; 0x2007
   82c28:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   82c2c:	4629      	mov	r1, r5
   82c2e:	f241 528d 	movw	r2, #5517	; 0x158d
   82c32:	f2c0 0208 	movt	r2, #8
   82c36:	4790      	blx	r2
   82c38:	bd38      	pop	{r3, r4, r5, pc}
   82c3a:	bf00      	nop

00082c3c <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   82c3c:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   82c3e:	f241 638d 	movw	r3, #5773	; 0x168d
   82c42:	f2c0 0308 	movt	r3, #8
   82c46:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   82c48:	f64a 20f4 	movw	r0, #43764	; 0xaaf4
   82c4c:	f2c2 0007 	movt	r0, #8199	; 0x2007
   82c50:	6801      	ldr	r1, [r0, #0]
   82c52:	bb49      	cbnz	r1, 82ca8 <prvCheckForValidListAndQueue+0x6c>
		{
			vListInitialise( &xActiveTimerList1 );
   82c54:	f64a 25c8 	movw	r5, #43720	; 0xaac8
   82c58:	f2c2 0507 	movt	r5, #8199	; 0x2007
   82c5c:	4628      	mov	r0, r5
   82c5e:	f241 566d 	movw	r6, #5485	; 0x156d
   82c62:	f2c0 0608 	movt	r6, #8
   82c66:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   82c68:	f64a 24dc 	movw	r4, #43740	; 0xaadc
   82c6c:	f2c2 0407 	movt	r4, #8199	; 0x2007
   82c70:	4620      	mov	r0, r4
   82c72:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   82c74:	f64a 22c4 	movw	r2, #43716	; 0xaac4
   82c78:	f2c2 0207 	movt	r2, #8199	; 0x2007
   82c7c:	6015      	str	r5, [r2, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   82c7e:	f64a 23f8 	movw	r3, #43768	; 0xaaf8
   82c82:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82c86:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   82c88:	f04f 0005 	mov.w	r0, #5
   82c8c:	f04f 010c 	mov.w	r1, #12
   82c90:	f04f 0200 	mov.w	r2, #0
   82c94:	f641 3329 	movw	r3, #6953	; 0x1b29
   82c98:	f2c0 0308 	movt	r3, #8
   82c9c:	4798      	blx	r3
   82c9e:	f64a 21f4 	movw	r1, #43764	; 0xaaf4
   82ca2:	f2c2 0107 	movt	r1, #8199	; 0x2007
   82ca6:	6008      	str	r0, [r1, #0]
		}
	}
	taskEXIT_CRITICAL();
   82ca8:	f241 60b5 	movw	r0, #5813	; 0x16b5
   82cac:	f2c0 0008 	movt	r0, #8
   82cb0:	4780      	blx	r0
   82cb2:	bd70      	pop	{r4, r5, r6, pc}

00082cb4 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   82cb4:	b510      	push	{r4, lr}
   82cb6:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   82cb8:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   82cba:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   82cbc:	4291      	cmp	r1, r2
   82cbe:	d812      	bhi.n	82ce6 <prvInsertTimerInActiveList+0x32>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   82cc0:	1ad0      	subs	r0, r2, r3
   82cc2:	69a1      	ldr	r1, [r4, #24]
   82cc4:	4288      	cmp	r0, r1
   82cc6:	d221      	bcs.n	82d0c <prvInsertTimerInActiveList+0x58>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   82cc8:	f64a 23f8 	movw	r3, #43768	; 0xaaf8
   82ccc:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82cd0:	6818      	ldr	r0, [r3, #0]
   82cd2:	f104 0104 	add.w	r1, r4, #4
   82cd6:	f241 52ad 	movw	r2, #5549	; 0x15ad
   82cda:	f2c0 0208 	movt	r2, #8
   82cde:	4790      	blx	r2
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   82ce0:	f04f 0000 	mov.w	r0, #0
   82ce4:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   82ce6:	429a      	cmp	r2, r3
   82ce8:	d201      	bcs.n	82cee <prvInsertTimerInActiveList+0x3a>
   82cea:	4299      	cmp	r1, r3
   82cec:	d211      	bcs.n	82d12 <prvInsertTimerInActiveList+0x5e>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   82cee:	f64a 23c4 	movw	r3, #43716	; 0xaac4
   82cf2:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82cf6:	6818      	ldr	r0, [r3, #0]
   82cf8:	f104 0104 	add.w	r1, r4, #4
   82cfc:	f241 52ad 	movw	r2, #5549	; 0x15ad
   82d00:	f2c0 0208 	movt	r2, #8
   82d04:	4790      	blx	r2
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   82d06:	f04f 0000 	mov.w	r0, #0
   82d0a:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   82d0c:	f04f 0001 	mov.w	r0, #1
   82d10:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   82d12:	f04f 0001 	mov.w	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   82d16:	bd10      	pop	{r4, pc}

00082d18 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   82d18:	b510      	push	{r4, lr}
   82d1a:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   82d1c:	f642 433d 	movw	r3, #11325	; 0x2c3d
   82d20:	f2c0 0308 	movt	r3, #8
   82d24:	4798      	blx	r3

	if( xTimerQueue != NULL )
   82d26:	f64a 20f4 	movw	r0, #43764	; 0xaaf4
   82d2a:	f2c2 0007 	movt	r0, #8199	; 0x2007
   82d2e:	6801      	ldr	r1, [r0, #0]
   82d30:	b1b9      	cbz	r1, 82d62 <xTimerCreateTimerTask+0x4a>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   82d32:	f04f 0204 	mov.w	r2, #4
   82d36:	9200      	str	r2, [sp, #0]
   82d38:	f04f 0300 	mov.w	r3, #0
   82d3c:	9301      	str	r3, [sp, #4]
   82d3e:	9302      	str	r3, [sp, #8]
   82d40:	9303      	str	r3, [sp, #12]
   82d42:	f642 60b9 	movw	r0, #11961	; 0x2eb9
   82d46:	f2c0 0008 	movt	r0, #8
   82d4a:	f246 31ec 	movw	r1, #25580	; 0x63ec
   82d4e:	f2c0 0108 	movt	r1, #8
   82d52:	f44f 7282 	mov.w	r2, #260	; 0x104
   82d56:	f242 0455 	movw	r4, #8277	; 0x2055
   82d5a:	f2c0 0408 	movt	r4, #8
   82d5e:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   82d60:	b930      	cbnz	r0, 82d70 <xTimerCreateTimerTask+0x58>
   82d62:	f241 6479 	movw	r4, #5753	; 0x1679
   82d66:	f2c0 0408 	movt	r4, #8
   82d6a:	47a0      	blx	r4
   82d6c:	bf00      	nop
   82d6e:	e7fd      	b.n	82d6c <xTimerCreateTimerTask+0x54>
	return xReturn;
}
   82d70:	b004      	add	sp, #16
   82d72:	bd10      	pop	{r4, pc}

00082d74 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   82d74:	b510      	push	{r4, lr}
   82d76:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   82d78:	f64a 24f4 	movw	r4, #43764	; 0xaaf4
   82d7c:	f2c2 0407 	movt	r4, #8199	; 0x2007
   82d80:	6824      	ldr	r4, [r4, #0]
   82d82:	b32c      	cbz	r4, 82dd0 <xTimerGenericCommand+0x5c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   82d84:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   82d86:	9202      	str	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   82d88:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   82d8a:	b9b3      	cbnz	r3, 82dba <xTimerGenericCommand+0x46>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   82d8c:	f642 330d 	movw	r3, #11021	; 0x2b0d
   82d90:	f2c0 0308 	movt	r3, #8
   82d94:	4798      	blx	r3
   82d96:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   82d98:	f64a 23f4 	movw	r3, #43764	; 0xaaf4
   82d9c:	f2c2 0307 	movt	r3, #8199	; 0x2007
   82da0:	6818      	ldr	r0, [r3, #0]
   82da2:	a901      	add	r1, sp, #4
   82da4:	bf07      	ittee	eq
   82da6:	9a06      	ldreq	r2, [sp, #24]
   82da8:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   82daa:	2200      	movne	r2, #0
   82dac:	4613      	movne	r3, r2
   82dae:	f641 3495 	movw	r4, #7061	; 0x1b95
   82db2:	f2c0 0408 	movt	r4, #8
   82db6:	47a0      	blx	r4
   82db8:	e00c      	b.n	82dd4 <xTimerGenericCommand+0x60>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   82dba:	4620      	mov	r0, r4
   82dbc:	a901      	add	r1, sp, #4
   82dbe:	461a      	mov	r2, r3
   82dc0:	f04f 0300 	mov.w	r3, #0
   82dc4:	f641 5409 	movw	r4, #7433	; 0x1d09
   82dc8:	f2c0 0408 	movt	r4, #8
   82dcc:	47a0      	blx	r4
   82dce:	e001      	b.n	82dd4 <xTimerGenericCommand+0x60>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   82dd0:	f04f 0000 	mov.w	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   82dd4:	b004      	add	sp, #16
   82dd6:	bd10      	pop	{r4, pc}

00082dd8 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   82dd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82ddc:	b085      	sub	sp, #20
   82dde:	4682      	mov	sl, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   82de0:	f242 3391 	movw	r3, #9105	; 0x2391
   82de4:	f2c0 0308 	movt	r3, #8
   82de8:	4798      	blx	r3
   82dea:	4681      	mov	r9, r0

	if( xTimeNow < xLastTime )
   82dec:	f64a 20f0 	movw	r0, #43760	; 0xaaf0
   82df0:	f2c2 0007 	movt	r0, #8199	; 0x2007
   82df4:	6801      	ldr	r1, [r0, #0]
   82df6:	4589      	cmp	r9, r1
   82df8:	d24f      	bcs.n	82e9a <prvSampleTimeNow+0xc2>
   82dfa:	e02b      	b.n	82e54 <prvSampleTimeNow+0x7c>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   82dfc:	68dc      	ldr	r4, [r3, #12]
   82dfe:	6826      	ldr	r6, [r4, #0]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   82e00:	68dd      	ldr	r5, [r3, #12]
   82e02:	68ec      	ldr	r4, [r5, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   82e04:	f104 0504 	add.w	r5, r4, #4
   82e08:	4628      	mov	r0, r5
   82e0a:	47c0      	blx	r8

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82e0c:	6a61      	ldr	r1, [r4, #36]	; 0x24
   82e0e:	4620      	mov	r0, r4
   82e10:	4788      	blx	r1

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82e12:	69e0      	ldr	r0, [r4, #28]
   82e14:	2801      	cmp	r0, #1
   82e16:	d12c      	bne.n	82e72 <prvSampleTimeNow+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   82e18:	69a3      	ldr	r3, [r4, #24]
   82e1a:	18f2      	adds	r2, r6, r3
			if( xReloadTime > xNextExpireTime )
   82e1c:	42b2      	cmp	r2, r6
   82e1e:	d909      	bls.n	82e34 <prvSampleTimeNow+0x5c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   82e20:	6062      	str	r2, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   82e22:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   82e24:	6838      	ldr	r0, [r7, #0]
   82e26:	4629      	mov	r1, r5
   82e28:	f241 53ad 	movw	r3, #5549	; 0x15ad
   82e2c:	f2c0 0308 	movt	r3, #8
   82e30:	4798      	blx	r3
   82e32:	e01e      	b.n	82e72 <prvSampleTimeNow+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   82e34:	f8cd b000 	str.w	fp, [sp]
   82e38:	4620      	mov	r0, r4
   82e3a:	4659      	mov	r1, fp
   82e3c:	4632      	mov	r2, r6
   82e3e:	465b      	mov	r3, fp
   82e40:	9c03      	ldr	r4, [sp, #12]
   82e42:	47a0      	blx	r4
				configASSERT( xResult );
   82e44:	b9a8      	cbnz	r0, 82e72 <prvSampleTimeNow+0x9a>
   82e46:	f241 6679 	movw	r6, #5753	; 0x1679
   82e4a:	f2c0 0608 	movt	r6, #8
   82e4e:	47b0      	blx	r6
   82e50:	bf00      	nop
   82e52:	e7fd      	b.n	82e50 <prvSampleTimeNow+0x78>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   82e54:	f64a 27c4 	movw	r7, #43716	; 0xaac4
   82e58:	f2c2 0707 	movt	r7, #8199	; 0x2007
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   82e5c:	f241 58e9 	movw	r8, #5609	; 0x15e9
   82e60:	f2c0 0808 	movt	r8, #8
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   82e64:	f04f 0b00 	mov.w	fp, #0
   82e68:	f642 5375 	movw	r3, #11637	; 0x2d75
   82e6c:	f2c0 0308 	movt	r3, #8
   82e70:	9303      	str	r3, [sp, #12]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   82e72:	683b      	ldr	r3, [r7, #0]
   82e74:	6818      	ldr	r0, [r3, #0]
   82e76:	2800      	cmp	r0, #0
   82e78:	d1c0      	bne.n	82dfc <prvSampleTimeNow+0x24>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   82e7a:	f64a 22f8 	movw	r2, #43768	; 0xaaf8
   82e7e:	f2c2 0207 	movt	r2, #8199	; 0x2007
   82e82:	6811      	ldr	r1, [r2, #0]
   82e84:	f64a 20c4 	movw	r0, #43716	; 0xaac4
   82e88:	f2c2 0007 	movt	r0, #8199	; 0x2007
   82e8c:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   82e8e:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   82e90:	f04f 0301 	mov.w	r3, #1
   82e94:	f8ca 3000 	str.w	r3, [sl]
   82e98:	e003      	b.n	82ea2 <prvSampleTimeNow+0xca>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   82e9a:	f04f 0200 	mov.w	r2, #0
   82e9e:	f8ca 2000 	str.w	r2, [sl]
	}

	xLastTime = xTimeNow;
   82ea2:	f64a 22f0 	movw	r2, #43760	; 0xaaf0
   82ea6:	f2c2 0207 	movt	r2, #8199	; 0x2007
   82eaa:	f8c2 9000 	str.w	r9, [r2]

	return xTimeNow;
}
   82eae:	4648      	mov	r0, r9
   82eb0:	b005      	add	sp, #20
   82eb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82eb6:	bf00      	nop

00082eb8 <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   82eb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82ebc:	b089      	sub	sp, #36	; 0x24
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   82ebe:	f64a 2bc4 	movw	fp, #43716	; 0xaac4
   82ec2:	f2c2 0b07 	movt	fp, #8199	; 0x2007
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   82ec6:	f242 337d 	movw	r3, #9085	; 0x237d
   82eca:	f2c0 0308 	movt	r3, #8
   82ece:	9303      	str	r3, [sp, #12]
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82ed0:	f642 5ad9 	movw	sl, #11737	; 0x2dd9
   82ed4:	f2c0 0a08 	movt	sl, #8
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   82ed8:	f8db 0000 	ldr.w	r0, [fp]
   82edc:	6802      	ldr	r2, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
   82ede:	2a00      	cmp	r2, #0
   82ee0:	f000 80c4 	beq.w	8306c <prvTimerTask+0x1b4>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   82ee4:	68c7      	ldr	r7, [r0, #12]
   82ee6:	683d      	ldr	r5, [r7, #0]
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   82ee8:	9b03      	ldr	r3, [sp, #12]
   82eea:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82eec:	a804      	add	r0, sp, #16
   82eee:	47d0      	blx	sl
   82ef0:	4606      	mov	r6, r0
		if( xTimerListsWereSwitched == pdFALSE )
   82ef2:	9804      	ldr	r0, [sp, #16]
   82ef4:	2800      	cmp	r0, #0
   82ef6:	d150      	bne.n	82f9a <prvTimerTask+0xe2>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   82ef8:	42b5      	cmp	r5, r6
   82efa:	d837      	bhi.n	82f6c <prvTimerTask+0xb4>
			{
				xTaskResumeAll();
   82efc:	f242 5745 	movw	r7, #9541	; 0x2545
   82f00:	f2c0 0708 	movt	r7, #8
   82f04:	47b8      	blx	r7
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   82f06:	f8db 3000 	ldr.w	r3, [fp]
   82f0a:	68d8      	ldr	r0, [r3, #12]
   82f0c:	68c4      	ldr	r4, [r0, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   82f0e:	f104 0004 	add.w	r0, r4, #4
   82f12:	f241 52e9 	movw	r2, #5609	; 0x15e9
   82f16:	f2c0 0208 	movt	r2, #8
   82f1a:	4790      	blx	r2
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82f1c:	69e1      	ldr	r1, [r4, #28]
   82f1e:	2901      	cmp	r1, #1
   82f20:	d11e      	bne.n	82f60 <prvTimerTask+0xa8>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   82f22:	69a7      	ldr	r7, [r4, #24]
   82f24:	4620      	mov	r0, r4
   82f26:	19e9      	adds	r1, r5, r7
   82f28:	4632      	mov	r2, r6
   82f2a:	462b      	mov	r3, r5
   82f2c:	f642 46b5 	movw	r6, #11445	; 0x2cb5
   82f30:	f2c0 0608 	movt	r6, #8
   82f34:	47b0      	blx	r6
   82f36:	2801      	cmp	r0, #1
   82f38:	d112      	bne.n	82f60 <prvTimerTask+0xa8>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   82f3a:	f04f 0300 	mov.w	r3, #0
   82f3e:	9300      	str	r3, [sp, #0]
   82f40:	4620      	mov	r0, r4
   82f42:	4619      	mov	r1, r3
   82f44:	462a      	mov	r2, r5
   82f46:	f642 5575 	movw	r5, #11637	; 0x2d75
   82f4a:	f2c0 0508 	movt	r5, #8
   82f4e:	47a8      	blx	r5
			configASSERT( xResult );
   82f50:	b930      	cbnz	r0, 82f60 <prvTimerTask+0xa8>
   82f52:	f241 6779 	movw	r7, #5753	; 0x1679
   82f56:	f2c0 0708 	movt	r7, #8
   82f5a:	47b8      	blx	r7
   82f5c:	bf00      	nop
   82f5e:	e7fd      	b.n	82f5c <prvTimerTask+0xa4>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82f60:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82f62:	4620      	mov	r0, r4
   82f64:	4798      	blx	r3
   82f66:	e01d      	b.n	82fa4 <prvTimerTask+0xec>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   82f68:	f04f 0500 	mov.w	r5, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   82f6c:	f64a 21f4 	movw	r1, #43764	; 0xaaf4
   82f70:	f2c2 0107 	movt	r1, #8199	; 0x2007
   82f74:	6808      	ldr	r0, [r1, #0]
   82f76:	1ba9      	subs	r1, r5, r6
   82f78:	f641 7681 	movw	r6, #8065	; 0x1f81
   82f7c:	f2c0 0608 	movt	r6, #8
   82f80:	47b0      	blx	r6

				if( xTaskResumeAll() == pdFALSE )
   82f82:	f242 5445 	movw	r4, #9541	; 0x2545
   82f86:	f2c0 0408 	movt	r4, #8
   82f8a:	47a0      	blx	r4
   82f8c:	b950      	cbnz	r0, 82fa4 <prvTimerTask+0xec>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   82f8e:	f241 6569 	movw	r5, #5737	; 0x1669
   82f92:	f2c0 0508 	movt	r5, #8
   82f96:	47a8      	blx	r5
   82f98:	e004      	b.n	82fa4 <prvTimerTask+0xec>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   82f9a:	f242 5245 	movw	r2, #9541	; 0x2545
   82f9e:	f2c0 0208 	movt	r2, #8
   82fa2:	4790      	blx	r2
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82fa4:	a804      	add	r0, sp, #16
   82fa6:	47d0      	blx	sl
   82fa8:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   82faa:	f64a 26f4 	movw	r6, #43764	; 0xaaf4
   82fae:	f2c2 0607 	movt	r6, #8199	; 0x2007
   82fb2:	f641 55b9 	movw	r5, #7609	; 0x1db9
   82fb6:	f2c0 0508 	movt	r5, #8
		if( pxTimer != NULL )
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   82fba:	f241 58e9 	movw	r8, #5609	; 0x15e9
   82fbe:	f2c0 0808 	movt	r8, #8
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   82fc2:	f642 49b5 	movw	r9, #11445	; 0x2cb5
   82fc6:	f2c0 0908 	movt	r9, #8
   82fca:	e046      	b.n	8305a <prvTimerTask+0x1a2>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   82fcc:	9c07      	ldr	r4, [sp, #28]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   82fce:	b124      	cbz	r4, 82fda <prvTimerTask+0x122>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   82fd0:	6960      	ldr	r0, [r4, #20]
   82fd2:	b110      	cbz	r0, 82fda <prvTimerTask+0x122>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   82fd4:	f104 0004 	add.w	r0, r4, #4
   82fd8:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   82fda:	9a05      	ldr	r2, [sp, #20]
   82fdc:	2a02      	cmp	r2, #2
   82fde:	d026      	beq.n	8302e <prvTimerTask+0x176>
   82fe0:	2a03      	cmp	r2, #3
   82fe2:	d034      	beq.n	8304e <prvTimerTask+0x196>
   82fe4:	2a00      	cmp	r2, #0
   82fe6:	d138      	bne.n	8305a <prvTimerTask+0x1a2>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   82fe8:	9b06      	ldr	r3, [sp, #24]
   82fea:	69a1      	ldr	r1, [r4, #24]
   82fec:	4620      	mov	r0, r4
   82fee:	1859      	adds	r1, r3, r1
   82ff0:	463a      	mov	r2, r7
   82ff2:	47c8      	blx	r9
   82ff4:	2801      	cmp	r0, #1
   82ff6:	d130      	bne.n	8305a <prvTimerTask+0x1a2>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82ff8:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82ffa:	4620      	mov	r0, r4
   82ffc:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82ffe:	69e0      	ldr	r0, [r4, #28]
   83000:	2801      	cmp	r0, #1
   83002:	d12a      	bne.n	8305a <prvTimerTask+0x1a2>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   83004:	69a2      	ldr	r2, [r4, #24]
   83006:	f04f 0300 	mov.w	r3, #0
   8300a:	9300      	str	r3, [sp, #0]
   8300c:	4620      	mov	r0, r4
   8300e:	4619      	mov	r1, r3
   83010:	9c06      	ldr	r4, [sp, #24]
   83012:	1912      	adds	r2, r2, r4
   83014:	f642 5475 	movw	r4, #11637	; 0x2d75
   83018:	f2c0 0408 	movt	r4, #8
   8301c:	47a0      	blx	r4
						configASSERT( xResult );
   8301e:	b9e0      	cbnz	r0, 8305a <prvTimerTask+0x1a2>
   83020:	f241 6579 	movw	r5, #5753	; 0x1679
   83024:	f2c0 0508 	movt	r5, #8
   83028:	47a8      	blx	r5
   8302a:	bf00      	nop
   8302c:	e7fd      	b.n	8302a <prvTimerTask+0x172>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   8302e:	9b06      	ldr	r3, [sp, #24]
   83030:	61a3      	str	r3, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   83032:	b933      	cbnz	r3, 83042 <prvTimerTask+0x18a>
   83034:	f241 6679 	movw	r6, #5753	; 0x1679
   83038:	f2c0 0608 	movt	r6, #8
   8303c:	47b0      	blx	r6
   8303e:	bf00      	nop
   83040:	e7fd      	b.n	8303e <prvTimerTask+0x186>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   83042:	4620      	mov	r0, r4
   83044:	18f9      	adds	r1, r7, r3
   83046:	463a      	mov	r2, r7
   83048:	463b      	mov	r3, r7
   8304a:	47c8      	blx	r9
   8304c:	e005      	b.n	8305a <prvTimerTask+0x1a2>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   8304e:	4620      	mov	r0, r4
   83050:	f641 1109 	movw	r1, #6409	; 0x1909
   83054:	f2c0 0108 	movt	r1, #8
   83058:	4788      	blx	r1

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   8305a:	6830      	ldr	r0, [r6, #0]
   8305c:	a905      	add	r1, sp, #20
   8305e:	f04f 0200 	mov.w	r2, #0
   83062:	4613      	mov	r3, r2
   83064:	47a8      	blx	r5
   83066:	2800      	cmp	r0, #0
   83068:	d1b0      	bne.n	82fcc <prvTimerTask+0x114>
   8306a:	e735      	b.n	82ed8 <prvTimerTask+0x20>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   8306c:	9903      	ldr	r1, [sp, #12]
   8306e:	4788      	blx	r1
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   83070:	a804      	add	r0, sp, #16
   83072:	47d0      	blx	sl
   83074:	4606      	mov	r6, r0
		if( xTimerListsWereSwitched == pdFALSE )
   83076:	9c04      	ldr	r4, [sp, #16]
   83078:	2c00      	cmp	r4, #0
   8307a:	f43f af75 	beq.w	82f68 <prvTimerTask+0xb0>
   8307e:	e78c      	b.n	82f9a <prvTimerTask+0xe2>

00083080 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   83080:	b5f0      	push	{r4, r5, r6, r7, lr}
   83082:	b083      	sub	sp, #12
   83084:	4604      	mov	r4, r0
   83086:	460d      	mov	r5, r1
	uint32_t val = 0;
   83088:	f04f 0300 	mov.w	r3, #0
   8308c:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   8308e:	f44f 6000 	mov.w	r0, #2048	; 0x800
   83092:	f2c4 000e 	movt	r0, #16398	; 0x400e
   83096:	4284      	cmp	r4, r0
   83098:	d10d      	bne.n	830b6 <usart_serial_getchar+0x36>
		while (uart_read((Uart*)p_usart, data));
   8309a:	f44f 6600 	mov.w	r6, #2048	; 0x800
   8309e:	f2c4 060e 	movt	r6, #16398	; 0x400e
   830a2:	f241 1721 	movw	r7, #4385	; 0x1121
   830a6:	f2c0 0708 	movt	r7, #8
   830aa:	4630      	mov	r0, r6
   830ac:	4629      	mov	r1, r5
   830ae:	47b8      	blx	r7
   830b0:	2800      	cmp	r0, #0
   830b2:	d1fa      	bne.n	830aa <usart_serial_getchar+0x2a>
   830b4:	e02b      	b.n	8310e <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   830b6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   830ba:	f2c4 0109 	movt	r1, #16393	; 0x4009
   830be:	428c      	cmp	r4, r1
   830c0:	d10f      	bne.n	830e2 <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
   830c2:	f44f 4600 	mov.w	r6, #32768	; 0x8000
   830c6:	f2c4 0609 	movt	r6, #16393	; 0x4009
   830ca:	f241 1759 	movw	r7, #4441	; 0x1159
   830ce:	f2c0 0708 	movt	r7, #8
   830d2:	4630      	mov	r0, r6
   830d4:	a901      	add	r1, sp, #4
   830d6:	47b8      	blx	r7
   830d8:	2800      	cmp	r0, #0
   830da:	d1fa      	bne.n	830d2 <usart_serial_getchar+0x52>
		*data = (uint8_t)(val & 0xFF);
   830dc:	9801      	ldr	r0, [sp, #4]
   830de:	7028      	strb	r0, [r5, #0]
   830e0:	e02b      	b.n	8313a <usart_serial_getchar+0xba>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   830e2:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   830e6:	f2c4 0209 	movt	r2, #16393	; 0x4009
   830ea:	4294      	cmp	r4, r2
   830ec:	d10f      	bne.n	8310e <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
   830ee:	f44f 4440 	mov.w	r4, #49152	; 0xc000
   830f2:	f2c4 0409 	movt	r4, #16393	; 0x4009
   830f6:	f241 1659 	movw	r6, #4441	; 0x1159
   830fa:	f2c0 0608 	movt	r6, #8
   830fe:	4620      	mov	r0, r4
   83100:	a901      	add	r1, sp, #4
   83102:	47b0      	blx	r6
   83104:	2800      	cmp	r0, #0
   83106:	d1fa      	bne.n	830fe <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
   83108:	9b01      	ldr	r3, [sp, #4]
   8310a:	702b      	strb	r3, [r5, #0]
   8310c:	e02a      	b.n	83164 <usart_serial_getchar+0xe4>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8310e:	f04f 0100 	mov.w	r1, #0
   83112:	f2c4 010a 	movt	r1, #16394	; 0x400a
   83116:	428c      	cmp	r4, r1
   83118:	d10f      	bne.n	8313a <usart_serial_getchar+0xba>
		while (usart_read(p_usart, &val));
   8311a:	f04f 0400 	mov.w	r4, #0
   8311e:	f2c4 040a 	movt	r4, #16394	; 0x400a
   83122:	f241 1659 	movw	r6, #4441	; 0x1159
   83126:	f2c0 0608 	movt	r6, #8
   8312a:	4620      	mov	r0, r4
   8312c:	a901      	add	r1, sp, #4
   8312e:	47b0      	blx	r6
   83130:	2800      	cmp	r0, #0
   83132:	d1fa      	bne.n	8312a <usart_serial_getchar+0xaa>
		*data = (uint8_t)(val & 0xFF);
   83134:	9801      	ldr	r0, [sp, #4]
   83136:	7028      	strb	r0, [r5, #0]
   83138:	e014      	b.n	83164 <usart_serial_getchar+0xe4>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8313a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
   8313e:	f2c4 020a 	movt	r2, #16394	; 0x400a
   83142:	4294      	cmp	r4, r2
   83144:	d10e      	bne.n	83164 <usart_serial_getchar+0xe4>
		while (usart_read(p_usart, &val));
   83146:	f44f 4480 	mov.w	r4, #16384	; 0x4000
   8314a:	f2c4 040a 	movt	r4, #16394	; 0x400a
   8314e:	f241 1659 	movw	r6, #4441	; 0x1159
   83152:	f2c0 0608 	movt	r6, #8
   83156:	4620      	mov	r0, r4
   83158:	a901      	add	r1, sp, #4
   8315a:	47b0      	blx	r6
   8315c:	2800      	cmp	r0, #0
   8315e:	d1fa      	bne.n	83156 <usart_serial_getchar+0xd6>
		*data = (uint8_t)(val & 0xFF);
   83160:	9b01      	ldr	r3, [sp, #4]
   83162:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   83164:	b003      	add	sp, #12
   83166:	bdf0      	pop	{r4, r5, r6, r7, pc}

00083168 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   83168:	b570      	push	{r4, r5, r6, lr}
   8316a:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   8316c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   83170:	f2c4 030e 	movt	r3, #16398	; 0x400e
   83174:	4298      	cmp	r0, r3
   83176:	d10f      	bne.n	83198 <usart_serial_putchar+0x30>
		while (uart_write((Uart*)p_usart, c)!=0);
   83178:	f44f 6500 	mov.w	r5, #2048	; 0x800
   8317c:	f2c4 050e 	movt	r5, #16398	; 0x400e
   83180:	f241 1609 	movw	r6, #4361	; 0x1109
   83184:	f2c0 0608 	movt	r6, #8
   83188:	4628      	mov	r0, r5
   8318a:	4621      	mov	r1, r4
   8318c:	47b0      	blx	r6
   8318e:	2800      	cmp	r0, #0
   83190:	d1fa      	bne.n	83188 <usart_serial_putchar+0x20>
		return 1;
   83192:	f04f 0001 	mov.w	r0, #1
   83196:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   83198:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   8319c:	f2c4 0109 	movt	r1, #16393	; 0x4009
   831a0:	4288      	cmp	r0, r1
   831a2:	d10f      	bne.n	831c4 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   831a4:	f44f 4500 	mov.w	r5, #32768	; 0x8000
   831a8:	f2c4 0509 	movt	r5, #16393	; 0x4009
   831ac:	f241 1639 	movw	r6, #4409	; 0x1139
   831b0:	f2c0 0608 	movt	r6, #8
   831b4:	4628      	mov	r0, r5
   831b6:	4621      	mov	r1, r4
   831b8:	47b0      	blx	r6
   831ba:	2800      	cmp	r0, #0
   831bc:	d1fa      	bne.n	831b4 <usart_serial_putchar+0x4c>
		return 1;
   831be:	f04f 0001 	mov.w	r0, #1
   831c2:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   831c4:	f44f 4240 	mov.w	r2, #49152	; 0xc000
   831c8:	f2c4 0209 	movt	r2, #16393	; 0x4009
   831cc:	4290      	cmp	r0, r2
   831ce:	d10f      	bne.n	831f0 <usart_serial_putchar+0x88>
		while (usart_write(p_usart, c)!=0);
   831d0:	f44f 4540 	mov.w	r5, #49152	; 0xc000
   831d4:	f2c4 0509 	movt	r5, #16393	; 0x4009
   831d8:	f241 1639 	movw	r6, #4409	; 0x1139
   831dc:	f2c0 0608 	movt	r6, #8
   831e0:	4628      	mov	r0, r5
   831e2:	4621      	mov	r1, r4
   831e4:	47b0      	blx	r6
   831e6:	2800      	cmp	r0, #0
   831e8:	d1fa      	bne.n	831e0 <usart_serial_putchar+0x78>
		return 1;
   831ea:	f04f 0001 	mov.w	r0, #1
   831ee:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   831f0:	f04f 0300 	mov.w	r3, #0
   831f4:	f2c4 030a 	movt	r3, #16394	; 0x400a
   831f8:	4298      	cmp	r0, r3
   831fa:	d10f      	bne.n	8321c <usart_serial_putchar+0xb4>
		while (usart_write(p_usart, c)!=0);
   831fc:	f04f 0500 	mov.w	r5, #0
   83200:	f2c4 050a 	movt	r5, #16394	; 0x400a
   83204:	f241 1639 	movw	r6, #4409	; 0x1139
   83208:	f2c0 0608 	movt	r6, #8
   8320c:	4628      	mov	r0, r5
   8320e:	4621      	mov	r1, r4
   83210:	47b0      	blx	r6
   83212:	2800      	cmp	r0, #0
   83214:	d1fa      	bne.n	8320c <usart_serial_putchar+0xa4>
		return 1;
   83216:	f04f 0001 	mov.w	r0, #1
   8321a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8321c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
   83220:	f2c4 010a 	movt	r1, #16394	; 0x400a
   83224:	4288      	cmp	r0, r1
   83226:	d10f      	bne.n	83248 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
   83228:	f44f 4580 	mov.w	r5, #16384	; 0x4000
   8322c:	f2c4 050a 	movt	r5, #16394	; 0x400a
   83230:	f241 1639 	movw	r6, #4409	; 0x1139
   83234:	f2c0 0608 	movt	r6, #8
   83238:	4628      	mov	r0, r5
   8323a:	4621      	mov	r1, r4
   8323c:	47b0      	blx	r6
   8323e:	2800      	cmp	r0, #0
   83240:	d1fa      	bne.n	83238 <usart_serial_putchar+0xd0>
		return 1;
   83242:	f04f 0001 	mov.w	r0, #1
   83246:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   83248:	f04f 0000 	mov.w	r0, #0
}
   8324c:	bd70      	pop	{r4, r5, r6, pc}
   8324e:	bf00      	nop

00083250 <configure_console>:


void configure_console(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio.
*  Note that the baudrate, parity and other parameters must be set in */
{
   83250:	b530      	push	{r4, r5, lr}
   83252:	b085      	sub	sp, #20
   83254:	f04f 0008 	mov.w	r0, #8
   83258:	f640 5539 	movw	r5, #3385	; 0xd39
   8325c:	f2c0 0508 	movt	r5, #8
   83260:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   83262:	f44f 6400 	mov.w	r4, #2048	; 0x800
   83266:	f2c4 040e 	movt	r4, #16398	; 0x400e
   8326a:	f64a 3344 	movw	r3, #43844	; 0xab44
   8326e:	f2c2 0307 	movt	r3, #8199	; 0x2007
   83272:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   83274:	f64a 3040 	movw	r0, #43840	; 0xab40
   83278:	f2c2 0007 	movt	r0, #8199	; 0x2007
   8327c:	f243 1269 	movw	r2, #12649	; 0x3169
   83280:	f2c0 0208 	movt	r2, #8
   83284:	6002      	str	r2, [r0, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   83286:	f64a 313c 	movw	r1, #43836	; 0xab3c
   8328a:	f2c2 0107 	movt	r1, #8199	; 0x2007
   8328e:	f243 0381 	movw	r3, #12417	; 0x3081
   83292:	f2c0 0308 	movt	r3, #8
   83296:	600b      	str	r3, [r1, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if (!SAM4L)
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   83298:	f44f 403d 	mov.w	r0, #48384	; 0xbd00
   8329c:	f2c0 5001 	movt	r0, #1281	; 0x501
   832a0:	9000      	str	r0, [sp, #0]
	uart_settings.ul_baudrate = opt->baudrate;
   832a2:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
   832a6:	9201      	str	r2, [sp, #4]
	uart_settings.ul_mode = opt->paritytype;
   832a8:	f44f 6100 	mov.w	r1, #2048	; 0x800
   832ac:	9102      	str	r1, [sp, #8]
   832ae:	f04f 0008 	mov.w	r0, #8
   832b2:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   832b4:	4620      	mov	r0, r4
   832b6:	4669      	mov	r1, sp
   832b8:	f241 05c5 	movw	r5, #4293	; 0x10c5
   832bc:	f2c0 0508 	movt	r5, #8
   832c0:	47a8      	blx	r5
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
# endif
# if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   832c2:	f240 0538 	movw	r5, #56	; 0x38
   832c6:	f2c2 0507 	movt	r5, #8199	; 0x2007
   832ca:	682c      	ldr	r4, [r5, #0]
   832cc:	68a0      	ldr	r0, [r4, #8]
   832ce:	f04f 0100 	mov.w	r1, #0
   832d2:	f643 4493 	movw	r4, #15507	; 0x3c93
   832d6:	f2c0 0408 	movt	r4, #8
   832da:	47a0      	blx	r4
	setbuf(stdin, NULL);
   832dc:	682b      	ldr	r3, [r5, #0]
   832de:	6858      	ldr	r0, [r3, #4]
   832e0:	f04f 0100 	mov.w	r1, #0
   832e4:	47a0      	blx	r4
	};
	
	/* Configure console UART */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
   832e6:	b005      	add	sp, #20
   832e8:	bd30      	pop	{r4, r5, pc}
   832ea:	bf00      	nop

000832ec <main>:




int main (void)
{
   832ec:	b510      	push	{r4, lr}
   832ee:	b084      	sub	sp, #16
	sysclk_init();			// Initialize system clock
   832f0:	f240 13a5 	movw	r3, #421	; 0x1a5
   832f4:	f2c0 0308 	movt	r3, #8
   832f8:	4798      	blx	r3
	board_init();			// Initialize Arduino Due board
   832fa:	f240 7035 	movw	r0, #1845	; 0x735
   832fe:	f2c0 0008 	movt	r0, #8
   83302:	4780      	blx	r0
	configure_console();	// Initialize terminal window
   83304:	f243 2151 	movw	r1, #12881	; 0x3251
   83308:	f2c0 0108 	movt	r1, #8
   8330c:	4788      	blx	r1
	adc_setup();			// Initialize ADC
   8330e:	f240 5215 	movw	r2, #1301	; 0x515
   83312:	f2c0 0208 	movt	r2, #8
   83316:	4790      	blx	r2
	pwm_setup();			// Initialize PWM
   83318:	f240 444d 	movw	r4, #1101	; 0x44d
   8331c:	f2c0 0408 	movt	r4, #8
   83320:	47a0      	blx	r4
	motorshield_setup();	// Initialize motor shield
   83322:	f240 236d 	movw	r3, #621	; 0x26d
   83326:	f2c0 0308 	movt	r3, #8
   8332a:	4798      	blx	r3
	delay_init();			// Initialize delay
   8332c:	f240 201d 	movw	r0, #541	; 0x21d
   83330:	f2c0 0008 	movt	r0, #8
   83334:	4780      	blx	r0
	//pid_control();
	


	/* Create the first task for monitoring the procesor activity */
	if (xTaskCreate(pid_control, (const signed char * const) "PID Control", 1024, NULL, 1, NULL) != pdPASS)
   83336:	f04f 0101 	mov.w	r1, #1
   8333a:	9100      	str	r1, [sp, #0]
   8333c:	f04f 0300 	mov.w	r3, #0
   83340:	9301      	str	r3, [sp, #4]
   83342:	9302      	str	r3, [sp, #8]
   83344:	9303      	str	r3, [sp, #12]
   83346:	f240 2099 	movw	r0, #665	; 0x299
   8334a:	f2c0 0008 	movt	r0, #8
   8334e:	f246 31f4 	movw	r1, #25588	; 0x63f4
   83352:	f2c0 0108 	movt	r1, #8
   83356:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8335a:	f242 0455 	movw	r4, #8277	; 0x2055
   8335e:	f2c0 0408 	movt	r4, #8
   83362:	47a0      	blx	r4
   83364:	2801      	cmp	r0, #1
   83366:	d002      	beq.n	8336e <main+0x82>
	{
		printf("Failed to create PID Control task\r\n");
   83368:	4805      	ldr	r0, [pc, #20]	; (83380 <main+0x94>)
   8336a:	4a06      	ldr	r2, [pc, #24]	; (83384 <main+0x98>)
   8336c:	4790      	blx	r2
	}
		
	
	/* Start the FreeRTOS scheduler running all tasks indefinitely*/
	vTaskStartScheduler();
   8336e:	f242 23f5 	movw	r3, #8949	; 0x22f5
   83372:	f2c0 0308 	movt	r3, #8
   83376:	4798      	blx	r3
}
   83378:	f04f 0000 	mov.w	r0, #0
   8337c:	b004      	add	sp, #16
   8337e:	bd10      	pop	{r4, pc}
   83380:	00086400 	.word	0x00086400
   83384:	00083c31 	.word	0x00083c31

00083388 <__aeabi_drsub>:
   83388:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   8338c:	e002      	b.n	83394 <__adddf3>
   8338e:	bf00      	nop

00083390 <__aeabi_dsub>:
   83390:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00083394 <__adddf3>:
   83394:	b530      	push	{r4, r5, lr}
   83396:	ea4f 0441 	mov.w	r4, r1, lsl #1
   8339a:	ea4f 0543 	mov.w	r5, r3, lsl #1
   8339e:	ea94 0f05 	teq	r4, r5
   833a2:	bf08      	it	eq
   833a4:	ea90 0f02 	teqeq	r0, r2
   833a8:	bf1f      	itttt	ne
   833aa:	ea54 0c00 	orrsne.w	ip, r4, r0
   833ae:	ea55 0c02 	orrsne.w	ip, r5, r2
   833b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   833b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   833ba:	f000 80e2 	beq.w	83582 <__adddf3+0x1ee>
   833be:	ea4f 5454 	mov.w	r4, r4, lsr #21
   833c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   833c6:	bfb8      	it	lt
   833c8:	426d      	neglt	r5, r5
   833ca:	dd0c      	ble.n	833e6 <__adddf3+0x52>
   833cc:	442c      	add	r4, r5
   833ce:	ea80 0202 	eor.w	r2, r0, r2
   833d2:	ea81 0303 	eor.w	r3, r1, r3
   833d6:	ea82 0000 	eor.w	r0, r2, r0
   833da:	ea83 0101 	eor.w	r1, r3, r1
   833de:	ea80 0202 	eor.w	r2, r0, r2
   833e2:	ea81 0303 	eor.w	r3, r1, r3
   833e6:	2d36      	cmp	r5, #54	; 0x36
   833e8:	bf88      	it	hi
   833ea:	bd30      	pophi	{r4, r5, pc}
   833ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   833f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
   833f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   833f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   833fc:	d002      	beq.n	83404 <__adddf3+0x70>
   833fe:	4240      	negs	r0, r0
   83400:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   83404:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   83408:	ea4f 3303 	mov.w	r3, r3, lsl #12
   8340c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   83410:	d002      	beq.n	83418 <__adddf3+0x84>
   83412:	4252      	negs	r2, r2
   83414:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   83418:	ea94 0f05 	teq	r4, r5
   8341c:	f000 80a7 	beq.w	8356e <__adddf3+0x1da>
   83420:	f1a4 0401 	sub.w	r4, r4, #1
   83424:	f1d5 0e20 	rsbs	lr, r5, #32
   83428:	db0d      	blt.n	83446 <__adddf3+0xb2>
   8342a:	fa02 fc0e 	lsl.w	ip, r2, lr
   8342e:	fa22 f205 	lsr.w	r2, r2, r5
   83432:	1880      	adds	r0, r0, r2
   83434:	f141 0100 	adc.w	r1, r1, #0
   83438:	fa03 f20e 	lsl.w	r2, r3, lr
   8343c:	1880      	adds	r0, r0, r2
   8343e:	fa43 f305 	asr.w	r3, r3, r5
   83442:	4159      	adcs	r1, r3
   83444:	e00e      	b.n	83464 <__adddf3+0xd0>
   83446:	f1a5 0520 	sub.w	r5, r5, #32
   8344a:	f10e 0e20 	add.w	lr, lr, #32
   8344e:	2a01      	cmp	r2, #1
   83450:	fa03 fc0e 	lsl.w	ip, r3, lr
   83454:	bf28      	it	cs
   83456:	f04c 0c02 	orrcs.w	ip, ip, #2
   8345a:	fa43 f305 	asr.w	r3, r3, r5
   8345e:	18c0      	adds	r0, r0, r3
   83460:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   83464:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   83468:	d507      	bpl.n	8347a <__adddf3+0xe6>
   8346a:	f04f 0e00 	mov.w	lr, #0
   8346e:	f1dc 0c00 	rsbs	ip, ip, #0
   83472:	eb7e 0000 	sbcs.w	r0, lr, r0
   83476:	eb6e 0101 	sbc.w	r1, lr, r1
   8347a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   8347e:	d31b      	bcc.n	834b8 <__adddf3+0x124>
   83480:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   83484:	d30c      	bcc.n	834a0 <__adddf3+0x10c>
   83486:	0849      	lsrs	r1, r1, #1
   83488:	ea5f 0030 	movs.w	r0, r0, rrx
   8348c:	ea4f 0c3c 	mov.w	ip, ip, rrx
   83490:	f104 0401 	add.w	r4, r4, #1
   83494:	ea4f 5244 	mov.w	r2, r4, lsl #21
   83498:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   8349c:	f080 809a 	bcs.w	835d4 <__adddf3+0x240>
   834a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   834a4:	bf08      	it	eq
   834a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   834aa:	f150 0000 	adcs.w	r0, r0, #0
   834ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   834b2:	ea41 0105 	orr.w	r1, r1, r5
   834b6:	bd30      	pop	{r4, r5, pc}
   834b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   834bc:	4140      	adcs	r0, r0
   834be:	eb41 0101 	adc.w	r1, r1, r1
   834c2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   834c6:	f1a4 0401 	sub.w	r4, r4, #1
   834ca:	d1e9      	bne.n	834a0 <__adddf3+0x10c>
   834cc:	f091 0f00 	teq	r1, #0
   834d0:	bf04      	itt	eq
   834d2:	4601      	moveq	r1, r0
   834d4:	2000      	moveq	r0, #0
   834d6:	fab1 f381 	clz	r3, r1
   834da:	bf08      	it	eq
   834dc:	3320      	addeq	r3, #32
   834de:	f1a3 030b 	sub.w	r3, r3, #11
   834e2:	f1b3 0220 	subs.w	r2, r3, #32
   834e6:	da0c      	bge.n	83502 <__adddf3+0x16e>
   834e8:	320c      	adds	r2, #12
   834ea:	dd08      	ble.n	834fe <__adddf3+0x16a>
   834ec:	f102 0c14 	add.w	ip, r2, #20
   834f0:	f1c2 020c 	rsb	r2, r2, #12
   834f4:	fa01 f00c 	lsl.w	r0, r1, ip
   834f8:	fa21 f102 	lsr.w	r1, r1, r2
   834fc:	e00c      	b.n	83518 <__adddf3+0x184>
   834fe:	f102 0214 	add.w	r2, r2, #20
   83502:	bfd8      	it	le
   83504:	f1c2 0c20 	rsble	ip, r2, #32
   83508:	fa01 f102 	lsl.w	r1, r1, r2
   8350c:	fa20 fc0c 	lsr.w	ip, r0, ip
   83510:	bfdc      	itt	le
   83512:	ea41 010c 	orrle.w	r1, r1, ip
   83516:	4090      	lslle	r0, r2
   83518:	1ae4      	subs	r4, r4, r3
   8351a:	bfa2      	ittt	ge
   8351c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   83520:	4329      	orrge	r1, r5
   83522:	bd30      	popge	{r4, r5, pc}
   83524:	ea6f 0404 	mvn.w	r4, r4
   83528:	3c1f      	subs	r4, #31
   8352a:	da1c      	bge.n	83566 <__adddf3+0x1d2>
   8352c:	340c      	adds	r4, #12
   8352e:	dc0e      	bgt.n	8354e <__adddf3+0x1ba>
   83530:	f104 0414 	add.w	r4, r4, #20
   83534:	f1c4 0220 	rsb	r2, r4, #32
   83538:	fa20 f004 	lsr.w	r0, r0, r4
   8353c:	fa01 f302 	lsl.w	r3, r1, r2
   83540:	ea40 0003 	orr.w	r0, r0, r3
   83544:	fa21 f304 	lsr.w	r3, r1, r4
   83548:	ea45 0103 	orr.w	r1, r5, r3
   8354c:	bd30      	pop	{r4, r5, pc}
   8354e:	f1c4 040c 	rsb	r4, r4, #12
   83552:	f1c4 0220 	rsb	r2, r4, #32
   83556:	fa20 f002 	lsr.w	r0, r0, r2
   8355a:	fa01 f304 	lsl.w	r3, r1, r4
   8355e:	ea40 0003 	orr.w	r0, r0, r3
   83562:	4629      	mov	r1, r5
   83564:	bd30      	pop	{r4, r5, pc}
   83566:	fa21 f004 	lsr.w	r0, r1, r4
   8356a:	4629      	mov	r1, r5
   8356c:	bd30      	pop	{r4, r5, pc}
   8356e:	f094 0f00 	teq	r4, #0
   83572:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   83576:	bf06      	itte	eq
   83578:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   8357c:	3401      	addeq	r4, #1
   8357e:	3d01      	subne	r5, #1
   83580:	e74e      	b.n	83420 <__adddf3+0x8c>
   83582:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   83586:	bf18      	it	ne
   83588:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8358c:	d029      	beq.n	835e2 <__adddf3+0x24e>
   8358e:	ea94 0f05 	teq	r4, r5
   83592:	bf08      	it	eq
   83594:	ea90 0f02 	teqeq	r0, r2
   83598:	d005      	beq.n	835a6 <__adddf3+0x212>
   8359a:	ea54 0c00 	orrs.w	ip, r4, r0
   8359e:	bf04      	itt	eq
   835a0:	4619      	moveq	r1, r3
   835a2:	4610      	moveq	r0, r2
   835a4:	bd30      	pop	{r4, r5, pc}
   835a6:	ea91 0f03 	teq	r1, r3
   835aa:	bf1e      	ittt	ne
   835ac:	2100      	movne	r1, #0
   835ae:	2000      	movne	r0, #0
   835b0:	bd30      	popne	{r4, r5, pc}
   835b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   835b6:	d105      	bne.n	835c4 <__adddf3+0x230>
   835b8:	0040      	lsls	r0, r0, #1
   835ba:	4149      	adcs	r1, r1
   835bc:	bf28      	it	cs
   835be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   835c2:	bd30      	pop	{r4, r5, pc}
   835c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   835c8:	bf3c      	itt	cc
   835ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   835ce:	bd30      	popcc	{r4, r5, pc}
   835d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   835d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   835d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   835dc:	f04f 0000 	mov.w	r0, #0
   835e0:	bd30      	pop	{r4, r5, pc}
   835e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   835e6:	bf1a      	itte	ne
   835e8:	4619      	movne	r1, r3
   835ea:	4610      	movne	r0, r2
   835ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   835f0:	bf1c      	itt	ne
   835f2:	460b      	movne	r3, r1
   835f4:	4602      	movne	r2, r0
   835f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   835fa:	bf06      	itte	eq
   835fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   83600:	ea91 0f03 	teqeq	r1, r3
   83604:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   83608:	bd30      	pop	{r4, r5, pc}
   8360a:	bf00      	nop

0008360c <__aeabi_ui2d>:
   8360c:	f090 0f00 	teq	r0, #0
   83610:	bf04      	itt	eq
   83612:	2100      	moveq	r1, #0
   83614:	4770      	bxeq	lr
   83616:	b530      	push	{r4, r5, lr}
   83618:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8361c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   83620:	f04f 0500 	mov.w	r5, #0
   83624:	f04f 0100 	mov.w	r1, #0
   83628:	e750      	b.n	834cc <__adddf3+0x138>
   8362a:	bf00      	nop

0008362c <__aeabi_i2d>:
   8362c:	f090 0f00 	teq	r0, #0
   83630:	bf04      	itt	eq
   83632:	2100      	moveq	r1, #0
   83634:	4770      	bxeq	lr
   83636:	b530      	push	{r4, r5, lr}
   83638:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8363c:	f104 0432 	add.w	r4, r4, #50	; 0x32
   83640:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   83644:	bf48      	it	mi
   83646:	4240      	negmi	r0, r0
   83648:	f04f 0100 	mov.w	r1, #0
   8364c:	e73e      	b.n	834cc <__adddf3+0x138>
   8364e:	bf00      	nop

00083650 <__aeabi_f2d>:
   83650:	0042      	lsls	r2, r0, #1
   83652:	ea4f 01e2 	mov.w	r1, r2, asr #3
   83656:	ea4f 0131 	mov.w	r1, r1, rrx
   8365a:	ea4f 7002 	mov.w	r0, r2, lsl #28
   8365e:	bf1f      	itttt	ne
   83660:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   83664:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   83668:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   8366c:	4770      	bxne	lr
   8366e:	f092 0f00 	teq	r2, #0
   83672:	bf14      	ite	ne
   83674:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   83678:	4770      	bxeq	lr
   8367a:	b530      	push	{r4, r5, lr}
   8367c:	f44f 7460 	mov.w	r4, #896	; 0x380
   83680:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   83684:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   83688:	e720      	b.n	834cc <__adddf3+0x138>
   8368a:	bf00      	nop

0008368c <__aeabi_ul2d>:
   8368c:	ea50 0201 	orrs.w	r2, r0, r1
   83690:	bf08      	it	eq
   83692:	4770      	bxeq	lr
   83694:	b530      	push	{r4, r5, lr}
   83696:	f04f 0500 	mov.w	r5, #0
   8369a:	e00a      	b.n	836b2 <__aeabi_l2d+0x16>

0008369c <__aeabi_l2d>:
   8369c:	ea50 0201 	orrs.w	r2, r0, r1
   836a0:	bf08      	it	eq
   836a2:	4770      	bxeq	lr
   836a4:	b530      	push	{r4, r5, lr}
   836a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   836aa:	d502      	bpl.n	836b2 <__aeabi_l2d+0x16>
   836ac:	4240      	negs	r0, r0
   836ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   836b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
   836b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
   836ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   836be:	f43f aedc 	beq.w	8347a <__adddf3+0xe6>
   836c2:	f04f 0203 	mov.w	r2, #3
   836c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   836ca:	bf18      	it	ne
   836cc:	3203      	addne	r2, #3
   836ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   836d2:	bf18      	it	ne
   836d4:	3203      	addne	r2, #3
   836d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   836da:	f1c2 0320 	rsb	r3, r2, #32
   836de:	fa00 fc03 	lsl.w	ip, r0, r3
   836e2:	fa20 f002 	lsr.w	r0, r0, r2
   836e6:	fa01 fe03 	lsl.w	lr, r1, r3
   836ea:	ea40 000e 	orr.w	r0, r0, lr
   836ee:	fa21 f102 	lsr.w	r1, r1, r2
   836f2:	4414      	add	r4, r2
   836f4:	e6c1      	b.n	8347a <__adddf3+0xe6>
   836f6:	bf00      	nop

000836f8 <__aeabi_dmul>:
   836f8:	b570      	push	{r4, r5, r6, lr}
   836fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
   836fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   83702:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   83706:	bf1d      	ittte	ne
   83708:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   8370c:	ea94 0f0c 	teqne	r4, ip
   83710:	ea95 0f0c 	teqne	r5, ip
   83714:	f000 f8de 	bleq	838d4 <__aeabi_dmul+0x1dc>
   83718:	442c      	add	r4, r5
   8371a:	ea81 0603 	eor.w	r6, r1, r3
   8371e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   83722:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   83726:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   8372a:	bf18      	it	ne
   8372c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   83730:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83734:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   83738:	d038      	beq.n	837ac <__aeabi_dmul+0xb4>
   8373a:	fba0 ce02 	umull	ip, lr, r0, r2
   8373e:	f04f 0500 	mov.w	r5, #0
   83742:	fbe1 e502 	umlal	lr, r5, r1, r2
   83746:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   8374a:	fbe0 e503 	umlal	lr, r5, r0, r3
   8374e:	f04f 0600 	mov.w	r6, #0
   83752:	fbe1 5603 	umlal	r5, r6, r1, r3
   83756:	f09c 0f00 	teq	ip, #0
   8375a:	bf18      	it	ne
   8375c:	f04e 0e01 	orrne.w	lr, lr, #1
   83760:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   83764:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   83768:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   8376c:	d204      	bcs.n	83778 <__aeabi_dmul+0x80>
   8376e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   83772:	416d      	adcs	r5, r5
   83774:	eb46 0606 	adc.w	r6, r6, r6
   83778:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   8377c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   83780:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   83784:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   83788:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   8378c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   83790:	bf88      	it	hi
   83792:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   83796:	d81e      	bhi.n	837d6 <__aeabi_dmul+0xde>
   83798:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   8379c:	bf08      	it	eq
   8379e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   837a2:	f150 0000 	adcs.w	r0, r0, #0
   837a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   837aa:	bd70      	pop	{r4, r5, r6, pc}
   837ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   837b0:	ea46 0101 	orr.w	r1, r6, r1
   837b4:	ea40 0002 	orr.w	r0, r0, r2
   837b8:	ea81 0103 	eor.w	r1, r1, r3
   837bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   837c0:	bfc2      	ittt	gt
   837c2:	ebd4 050c 	rsbsgt	r5, r4, ip
   837c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   837ca:	bd70      	popgt	{r4, r5, r6, pc}
   837cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   837d0:	f04f 0e00 	mov.w	lr, #0
   837d4:	3c01      	subs	r4, #1
   837d6:	f300 80ab 	bgt.w	83930 <__aeabi_dmul+0x238>
   837da:	f114 0f36 	cmn.w	r4, #54	; 0x36
   837de:	bfde      	ittt	le
   837e0:	2000      	movle	r0, #0
   837e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   837e6:	bd70      	pople	{r4, r5, r6, pc}
   837e8:	f1c4 0400 	rsb	r4, r4, #0
   837ec:	3c20      	subs	r4, #32
   837ee:	da35      	bge.n	8385c <__aeabi_dmul+0x164>
   837f0:	340c      	adds	r4, #12
   837f2:	dc1b      	bgt.n	8382c <__aeabi_dmul+0x134>
   837f4:	f104 0414 	add.w	r4, r4, #20
   837f8:	f1c4 0520 	rsb	r5, r4, #32
   837fc:	fa00 f305 	lsl.w	r3, r0, r5
   83800:	fa20 f004 	lsr.w	r0, r0, r4
   83804:	fa01 f205 	lsl.w	r2, r1, r5
   83808:	ea40 0002 	orr.w	r0, r0, r2
   8380c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   83810:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   83814:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   83818:	fa21 f604 	lsr.w	r6, r1, r4
   8381c:	eb42 0106 	adc.w	r1, r2, r6
   83820:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83824:	bf08      	it	eq
   83826:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8382a:	bd70      	pop	{r4, r5, r6, pc}
   8382c:	f1c4 040c 	rsb	r4, r4, #12
   83830:	f1c4 0520 	rsb	r5, r4, #32
   83834:	fa00 f304 	lsl.w	r3, r0, r4
   83838:	fa20 f005 	lsr.w	r0, r0, r5
   8383c:	fa01 f204 	lsl.w	r2, r1, r4
   83840:	ea40 0002 	orr.w	r0, r0, r2
   83844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83848:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   8384c:	f141 0100 	adc.w	r1, r1, #0
   83850:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   83854:	bf08      	it	eq
   83856:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   8385a:	bd70      	pop	{r4, r5, r6, pc}
   8385c:	f1c4 0520 	rsb	r5, r4, #32
   83860:	fa00 f205 	lsl.w	r2, r0, r5
   83864:	ea4e 0e02 	orr.w	lr, lr, r2
   83868:	fa20 f304 	lsr.w	r3, r0, r4
   8386c:	fa01 f205 	lsl.w	r2, r1, r5
   83870:	ea43 0302 	orr.w	r3, r3, r2
   83874:	fa21 f004 	lsr.w	r0, r1, r4
   83878:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   8387c:	fa21 f204 	lsr.w	r2, r1, r4
   83880:	ea20 0002 	bic.w	r0, r0, r2
   83884:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   83888:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   8388c:	bf08      	it	eq
   8388e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   83892:	bd70      	pop	{r4, r5, r6, pc}
   83894:	f094 0f00 	teq	r4, #0
   83898:	d10f      	bne.n	838ba <__aeabi_dmul+0x1c2>
   8389a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   8389e:	0040      	lsls	r0, r0, #1
   838a0:	eb41 0101 	adc.w	r1, r1, r1
   838a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   838a8:	bf08      	it	eq
   838aa:	3c01      	subeq	r4, #1
   838ac:	d0f7      	beq.n	8389e <__aeabi_dmul+0x1a6>
   838ae:	ea41 0106 	orr.w	r1, r1, r6
   838b2:	f095 0f00 	teq	r5, #0
   838b6:	bf18      	it	ne
   838b8:	4770      	bxne	lr
   838ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   838be:	0052      	lsls	r2, r2, #1
   838c0:	eb43 0303 	adc.w	r3, r3, r3
   838c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   838c8:	bf08      	it	eq
   838ca:	3d01      	subeq	r5, #1
   838cc:	d0f7      	beq.n	838be <__aeabi_dmul+0x1c6>
   838ce:	ea43 0306 	orr.w	r3, r3, r6
   838d2:	4770      	bx	lr
   838d4:	ea94 0f0c 	teq	r4, ip
   838d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   838dc:	bf18      	it	ne
   838de:	ea95 0f0c 	teqne	r5, ip
   838e2:	d00c      	beq.n	838fe <__aeabi_dmul+0x206>
   838e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   838e8:	bf18      	it	ne
   838ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   838ee:	d1d1      	bne.n	83894 <__aeabi_dmul+0x19c>
   838f0:	ea81 0103 	eor.w	r1, r1, r3
   838f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   838f8:	f04f 0000 	mov.w	r0, #0
   838fc:	bd70      	pop	{r4, r5, r6, pc}
   838fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83902:	bf06      	itte	eq
   83904:	4610      	moveq	r0, r2
   83906:	4619      	moveq	r1, r3
   83908:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   8390c:	d019      	beq.n	83942 <__aeabi_dmul+0x24a>
   8390e:	ea94 0f0c 	teq	r4, ip
   83912:	d102      	bne.n	8391a <__aeabi_dmul+0x222>
   83914:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   83918:	d113      	bne.n	83942 <__aeabi_dmul+0x24a>
   8391a:	ea95 0f0c 	teq	r5, ip
   8391e:	d105      	bne.n	8392c <__aeabi_dmul+0x234>
   83920:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   83924:	bf1c      	itt	ne
   83926:	4610      	movne	r0, r2
   83928:	4619      	movne	r1, r3
   8392a:	d10a      	bne.n	83942 <__aeabi_dmul+0x24a>
   8392c:	ea81 0103 	eor.w	r1, r1, r3
   83930:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   83934:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   83938:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   8393c:	f04f 0000 	mov.w	r0, #0
   83940:	bd70      	pop	{r4, r5, r6, pc}
   83942:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   83946:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   8394a:	bd70      	pop	{r4, r5, r6, pc}

0008394c <__aeabi_ddiv>:
   8394c:	b570      	push	{r4, r5, r6, lr}
   8394e:	f04f 0cff 	mov.w	ip, #255	; 0xff
   83952:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   83956:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   8395a:	bf1d      	ittte	ne
   8395c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   83960:	ea94 0f0c 	teqne	r4, ip
   83964:	ea95 0f0c 	teqne	r5, ip
   83968:	f000 f8a7 	bleq	83aba <__aeabi_ddiv+0x16e>
   8396c:	eba4 0405 	sub.w	r4, r4, r5
   83970:	ea81 0e03 	eor.w	lr, r1, r3
   83974:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   83978:	ea4f 3101 	mov.w	r1, r1, lsl #12
   8397c:	f000 8088 	beq.w	83a90 <__aeabi_ddiv+0x144>
   83980:	ea4f 3303 	mov.w	r3, r3, lsl #12
   83984:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   83988:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   8398c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   83990:	ea4f 2202 	mov.w	r2, r2, lsl #8
   83994:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   83998:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   8399c:	ea4f 2600 	mov.w	r6, r0, lsl #8
   839a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   839a4:	429d      	cmp	r5, r3
   839a6:	bf08      	it	eq
   839a8:	4296      	cmpeq	r6, r2
   839aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   839ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
   839b2:	d202      	bcs.n	839ba <__aeabi_ddiv+0x6e>
   839b4:	085b      	lsrs	r3, r3, #1
   839b6:	ea4f 0232 	mov.w	r2, r2, rrx
   839ba:	1ab6      	subs	r6, r6, r2
   839bc:	eb65 0503 	sbc.w	r5, r5, r3
   839c0:	085b      	lsrs	r3, r3, #1
   839c2:	ea4f 0232 	mov.w	r2, r2, rrx
   839c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   839ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   839ce:	ebb6 0e02 	subs.w	lr, r6, r2
   839d2:	eb75 0e03 	sbcs.w	lr, r5, r3
   839d6:	bf22      	ittt	cs
   839d8:	1ab6      	subcs	r6, r6, r2
   839da:	4675      	movcs	r5, lr
   839dc:	ea40 000c 	orrcs.w	r0, r0, ip
   839e0:	085b      	lsrs	r3, r3, #1
   839e2:	ea4f 0232 	mov.w	r2, r2, rrx
   839e6:	ebb6 0e02 	subs.w	lr, r6, r2
   839ea:	eb75 0e03 	sbcs.w	lr, r5, r3
   839ee:	bf22      	ittt	cs
   839f0:	1ab6      	subcs	r6, r6, r2
   839f2:	4675      	movcs	r5, lr
   839f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   839f8:	085b      	lsrs	r3, r3, #1
   839fa:	ea4f 0232 	mov.w	r2, r2, rrx
   839fe:	ebb6 0e02 	subs.w	lr, r6, r2
   83a02:	eb75 0e03 	sbcs.w	lr, r5, r3
   83a06:	bf22      	ittt	cs
   83a08:	1ab6      	subcs	r6, r6, r2
   83a0a:	4675      	movcs	r5, lr
   83a0c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   83a10:	085b      	lsrs	r3, r3, #1
   83a12:	ea4f 0232 	mov.w	r2, r2, rrx
   83a16:	ebb6 0e02 	subs.w	lr, r6, r2
   83a1a:	eb75 0e03 	sbcs.w	lr, r5, r3
   83a1e:	bf22      	ittt	cs
   83a20:	1ab6      	subcs	r6, r6, r2
   83a22:	4675      	movcs	r5, lr
   83a24:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   83a28:	ea55 0e06 	orrs.w	lr, r5, r6
   83a2c:	d018      	beq.n	83a60 <__aeabi_ddiv+0x114>
   83a2e:	ea4f 1505 	mov.w	r5, r5, lsl #4
   83a32:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   83a36:	ea4f 1606 	mov.w	r6, r6, lsl #4
   83a3a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   83a3e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   83a42:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   83a46:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   83a4a:	d1c0      	bne.n	839ce <__aeabi_ddiv+0x82>
   83a4c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83a50:	d10b      	bne.n	83a6a <__aeabi_ddiv+0x11e>
   83a52:	ea41 0100 	orr.w	r1, r1, r0
   83a56:	f04f 0000 	mov.w	r0, #0
   83a5a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   83a5e:	e7b6      	b.n	839ce <__aeabi_ddiv+0x82>
   83a60:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   83a64:	bf04      	itt	eq
   83a66:	4301      	orreq	r1, r0
   83a68:	2000      	moveq	r0, #0
   83a6a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   83a6e:	bf88      	it	hi
   83a70:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   83a74:	f63f aeaf 	bhi.w	837d6 <__aeabi_dmul+0xde>
   83a78:	ebb5 0c03 	subs.w	ip, r5, r3
   83a7c:	bf04      	itt	eq
   83a7e:	ebb6 0c02 	subseq.w	ip, r6, r2
   83a82:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   83a86:	f150 0000 	adcs.w	r0, r0, #0
   83a8a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   83a8e:	bd70      	pop	{r4, r5, r6, pc}
   83a90:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   83a94:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   83a98:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   83a9c:	bfc2      	ittt	gt
   83a9e:	ebd4 050c 	rsbsgt	r5, r4, ip
   83aa2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   83aa6:	bd70      	popgt	{r4, r5, r6, pc}
   83aa8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   83aac:	f04f 0e00 	mov.w	lr, #0
   83ab0:	3c01      	subs	r4, #1
   83ab2:	e690      	b.n	837d6 <__aeabi_dmul+0xde>
   83ab4:	ea45 0e06 	orr.w	lr, r5, r6
   83ab8:	e68d      	b.n	837d6 <__aeabi_dmul+0xde>
   83aba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   83abe:	ea94 0f0c 	teq	r4, ip
   83ac2:	bf08      	it	eq
   83ac4:	ea95 0f0c 	teqeq	r5, ip
   83ac8:	f43f af3b 	beq.w	83942 <__aeabi_dmul+0x24a>
   83acc:	ea94 0f0c 	teq	r4, ip
   83ad0:	d10a      	bne.n	83ae8 <__aeabi_ddiv+0x19c>
   83ad2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   83ad6:	f47f af34 	bne.w	83942 <__aeabi_dmul+0x24a>
   83ada:	ea95 0f0c 	teq	r5, ip
   83ade:	f47f af25 	bne.w	8392c <__aeabi_dmul+0x234>
   83ae2:	4610      	mov	r0, r2
   83ae4:	4619      	mov	r1, r3
   83ae6:	e72c      	b.n	83942 <__aeabi_dmul+0x24a>
   83ae8:	ea95 0f0c 	teq	r5, ip
   83aec:	d106      	bne.n	83afc <__aeabi_ddiv+0x1b0>
   83aee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   83af2:	f43f aefd 	beq.w	838f0 <__aeabi_dmul+0x1f8>
   83af6:	4610      	mov	r0, r2
   83af8:	4619      	mov	r1, r3
   83afa:	e722      	b.n	83942 <__aeabi_dmul+0x24a>
   83afc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   83b00:	bf18      	it	ne
   83b02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   83b06:	f47f aec5 	bne.w	83894 <__aeabi_dmul+0x19c>
   83b0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   83b0e:	f47f af0d 	bne.w	8392c <__aeabi_dmul+0x234>
   83b12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   83b16:	f47f aeeb 	bne.w	838f0 <__aeabi_dmul+0x1f8>
   83b1a:	e712      	b.n	83942 <__aeabi_dmul+0x24a>

00083b1c <__aeabi_d2iz>:
   83b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
   83b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   83b24:	d215      	bcs.n	83b52 <__aeabi_d2iz+0x36>
   83b26:	d511      	bpl.n	83b4c <__aeabi_d2iz+0x30>
   83b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   83b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   83b30:	d912      	bls.n	83b58 <__aeabi_d2iz+0x3c>
   83b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   83b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   83b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   83b3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   83b42:	fa23 f002 	lsr.w	r0, r3, r2
   83b46:	bf18      	it	ne
   83b48:	4240      	negne	r0, r0
   83b4a:	4770      	bx	lr
   83b4c:	f04f 0000 	mov.w	r0, #0
   83b50:	4770      	bx	lr
   83b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   83b56:	d105      	bne.n	83b64 <__aeabi_d2iz+0x48>
   83b58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   83b5c:	bf08      	it	eq
   83b5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   83b62:	4770      	bx	lr
   83b64:	f04f 0000 	mov.w	r0, #0
   83b68:	4770      	bx	lr
   83b6a:	bf00      	nop

00083b6c <__aeabi_d2uiz>:
   83b6c:	004a      	lsls	r2, r1, #1
   83b6e:	d211      	bcs.n	83b94 <__aeabi_d2uiz+0x28>
   83b70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   83b74:	d211      	bcs.n	83b9a <__aeabi_d2uiz+0x2e>
   83b76:	d50d      	bpl.n	83b94 <__aeabi_d2uiz+0x28>
   83b78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   83b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   83b80:	d40e      	bmi.n	83ba0 <__aeabi_d2uiz+0x34>
   83b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   83b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   83b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   83b8e:	fa23 f002 	lsr.w	r0, r3, r2
   83b92:	4770      	bx	lr
   83b94:	f04f 0000 	mov.w	r0, #0
   83b98:	4770      	bx	lr
   83b9a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   83b9e:	d102      	bne.n	83ba6 <__aeabi_d2uiz+0x3a>
   83ba0:	f04f 30ff 	mov.w	r0, #4294967295
   83ba4:	4770      	bx	lr
   83ba6:	f04f 0000 	mov.w	r0, #0
   83baa:	4770      	bx	lr

00083bac <atexit>:
   83bac:	4601      	mov	r1, r0
   83bae:	2000      	movs	r0, #0
   83bb0:	4602      	mov	r2, r0
   83bb2:	4603      	mov	r3, r0
   83bb4:	f000 bdfc 	b.w	847b0 <__register_exitproc>

00083bb8 <__libc_fini_array>:
   83bb8:	b570      	push	{r4, r5, r6, lr}
   83bba:	4b08      	ldr	r3, [pc, #32]	; (83bdc <__libc_fini_array+0x24>)
   83bbc:	4c08      	ldr	r4, [pc, #32]	; (83be0 <__libc_fini_array+0x28>)
   83bbe:	2500      	movs	r5, #0
   83bc0:	1ae0      	subs	r0, r4, r3
   83bc2:	1084      	asrs	r4, r0, #2
   83bc4:	eb03 0684 	add.w	r6, r3, r4, lsl #2
   83bc8:	3d04      	subs	r5, #4
   83bca:	b11c      	cbz	r4, 83bd4 <__libc_fini_array+0x1c>
   83bcc:	5972      	ldr	r2, [r6, r5]
   83bce:	4790      	blx	r2
   83bd0:	3c01      	subs	r4, #1
   83bd2:	e7f9      	b.n	83bc8 <__libc_fini_array+0x10>
   83bd4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   83bd8:	f002 bc56 	b.w	86488 <_fini>
   83bdc:	00086494 	.word	0x00086494
   83be0:	00086498 	.word	0x00086498

00083be4 <__libc_init_array>:
   83be4:	b538      	push	{r3, r4, r5, lr}
   83be6:	4d0e      	ldr	r5, [pc, #56]	; (83c20 <__libc_init_array+0x3c>)
   83be8:	4b0e      	ldr	r3, [pc, #56]	; (83c24 <__libc_init_array+0x40>)
   83bea:	2400      	movs	r4, #0
   83bec:	1ae8      	subs	r0, r5, r3
   83bee:	1085      	asrs	r5, r0, #2
   83bf0:	42ac      	cmp	r4, r5
   83bf2:	d005      	beq.n	83c00 <__libc_init_array+0x1c>
   83bf4:	490b      	ldr	r1, [pc, #44]	; (83c24 <__libc_init_array+0x40>)
   83bf6:	f851 2024 	ldr.w	r2, [r1, r4, lsl #2]
   83bfa:	4790      	blx	r2
   83bfc:	3401      	adds	r4, #1
   83bfe:	e7f7      	b.n	83bf0 <__libc_init_array+0xc>
   83c00:	f002 fc38 	bl	86474 <_init>
   83c04:	4908      	ldr	r1, [pc, #32]	; (83c28 <__libc_init_array+0x44>)
   83c06:	4a09      	ldr	r2, [pc, #36]	; (83c2c <__libc_init_array+0x48>)
   83c08:	1a54      	subs	r4, r2, r1
   83c0a:	10a5      	asrs	r5, r4, #2
   83c0c:	2400      	movs	r4, #0
   83c0e:	42ac      	cmp	r4, r5
   83c10:	d005      	beq.n	83c1e <__libc_init_array+0x3a>
   83c12:	4b05      	ldr	r3, [pc, #20]	; (83c28 <__libc_init_array+0x44>)
   83c14:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
   83c18:	4780      	blx	r0
   83c1a:	3401      	adds	r4, #1
   83c1c:	e7f7      	b.n	83c0e <__libc_init_array+0x2a>
   83c1e:	bd38      	pop	{r3, r4, r5, pc}
   83c20:	00086480 	.word	0x00086480
   83c24:	00086480 	.word	0x00086480
   83c28:	00086480 	.word	0x00086480
   83c2c:	00086488 	.word	0x00086488

00083c30 <iprintf>:
   83c30:	b40f      	push	{r0, r1, r2, r3}
   83c32:	b507      	push	{r0, r1, r2, lr}
   83c34:	4906      	ldr	r1, [pc, #24]	; (83c50 <iprintf+0x20>)
   83c36:	ab04      	add	r3, sp, #16
   83c38:	6808      	ldr	r0, [r1, #0]
   83c3a:	f853 2b04 	ldr.w	r2, [r3], #4
   83c3e:	6881      	ldr	r1, [r0, #8]
   83c40:	9301      	str	r3, [sp, #4]
   83c42:	f000 f8f7 	bl	83e34 <_vfiprintf_r>
   83c46:	e8bd 400e 	ldmia.w	sp!, {r1, r2, r3, lr}
   83c4a:	b004      	add	sp, #16
   83c4c:	4770      	bx	lr
   83c4e:	bf00      	nop
   83c50:	20070038 	.word	0x20070038

00083c54 <_iprintf_r>:
   83c54:	b40e      	push	{r1, r2, r3}
   83c56:	b503      	push	{r0, r1, lr}
   83c58:	ab03      	add	r3, sp, #12
   83c5a:	f853 2b04 	ldr.w	r2, [r3], #4
   83c5e:	6881      	ldr	r1, [r0, #8]
   83c60:	9301      	str	r3, [sp, #4]
   83c62:	f000 f8e7 	bl	83e34 <_vfiprintf_r>
   83c66:	e8bd 400c 	ldmia.w	sp!, {r2, r3, lr}
   83c6a:	b003      	add	sp, #12
   83c6c:	4770      	bx	lr
   83c6e:	bf00      	nop

00083c70 <memcpy>:
   83c70:	b510      	push	{r4, lr}
   83c72:	2300      	movs	r3, #0
   83c74:	4293      	cmp	r3, r2
   83c76:	d003      	beq.n	83c80 <memcpy+0x10>
   83c78:	5ccc      	ldrb	r4, [r1, r3]
   83c7a:	54c4      	strb	r4, [r0, r3]
   83c7c:	3301      	adds	r3, #1
   83c7e:	e7f9      	b.n	83c74 <memcpy+0x4>
   83c80:	bd10      	pop	{r4, pc}

00083c82 <memset>:
   83c82:	1882      	adds	r2, r0, r2
   83c84:	4603      	mov	r3, r0
   83c86:	4293      	cmp	r3, r2
   83c88:	d002      	beq.n	83c90 <memset+0xe>
   83c8a:	f803 1b01 	strb.w	r1, [r3], #1
   83c8e:	e7fa      	b.n	83c86 <memset+0x4>
   83c90:	4770      	bx	lr

00083c92 <setbuf>:
   83c92:	2900      	cmp	r1, #0
   83c94:	bf0c      	ite	eq
   83c96:	2202      	moveq	r2, #2
   83c98:	2200      	movne	r2, #0
   83c9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
   83c9e:	f000 b801 	b.w	83ca4 <setvbuf>
	...

00083ca4 <setvbuf>:
   83ca4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83ca8:	461d      	mov	r5, r3
   83caa:	4b37      	ldr	r3, [pc, #220]	; (83d88 <setvbuf+0xe4>)
   83cac:	4604      	mov	r4, r0
   83cae:	6818      	ldr	r0, [r3, #0]
   83cb0:	460e      	mov	r6, r1
   83cb2:	4617      	mov	r7, r2
   83cb4:	4698      	mov	r8, r3
   83cb6:	b118      	cbz	r0, 83cc0 <setvbuf+0x1c>
   83cb8:	6b82      	ldr	r2, [r0, #56]	; 0x38
   83cba:	b90a      	cbnz	r2, 83cc0 <setvbuf+0x1c>
   83cbc:	f000 fec2 	bl	84a44 <__sinit>
   83cc0:	2f02      	cmp	r7, #2
   83cc2:	d85d      	bhi.n	83d80 <setvbuf+0xdc>
   83cc4:	2d00      	cmp	r5, #0
   83cc6:	db5b      	blt.n	83d80 <setvbuf+0xdc>
   83cc8:	4621      	mov	r1, r4
   83cca:	f8d8 0000 	ldr.w	r0, [r8]
   83cce:	f000 fdc7 	bl	84860 <_fflush_r>
   83cd2:	89a1      	ldrh	r1, [r4, #12]
   83cd4:	2000      	movs	r0, #0
   83cd6:	f001 0380 	and.w	r3, r1, #128	; 0x80
   83cda:	b21a      	sxth	r2, r3
   83cdc:	6060      	str	r0, [r4, #4]
   83cde:	61a0      	str	r0, [r4, #24]
   83ce0:	b122      	cbz	r2, 83cec <setvbuf+0x48>
   83ce2:	4829      	ldr	r0, [pc, #164]	; (83d88 <setvbuf+0xe4>)
   83ce4:	6921      	ldr	r1, [r4, #16]
   83ce6:	6800      	ldr	r0, [r0, #0]
   83ce8:	f000 ffea 	bl	84cc0 <_free_r>
   83cec:	89a1      	ldrh	r1, [r4, #12]
   83cee:	2f02      	cmp	r7, #2
   83cf0:	f021 0383 	bic.w	r3, r1, #131	; 0x83
   83cf4:	81a3      	strh	r3, [r4, #12]
   83cf6:	d012      	beq.n	83d1e <setvbuf+0x7a>
   83cf8:	bb36      	cbnz	r6, 83d48 <setvbuf+0xa4>
   83cfa:	2d00      	cmp	r5, #0
   83cfc:	bf08      	it	eq
   83cfe:	f44f 6580 	moveq.w	r5, #1024	; 0x400
   83d02:	4628      	mov	r0, r5
   83d04:	f001 fae0 	bl	852c8 <malloc>
   83d08:	4606      	mov	r6, r0
   83d0a:	b9c8      	cbnz	r0, 83d40 <setvbuf+0x9c>
   83d0c:	f44f 6080 	mov.w	r0, #1024	; 0x400
   83d10:	f001 fada 	bl	852c8 <malloc>
   83d14:	4606      	mov	r6, r0
   83d16:	b988      	cbnz	r0, 83d3c <setvbuf+0x98>
   83d18:	f04f 30ff 	mov.w	r0, #4294967295
   83d1c:	e000      	b.n	83d20 <setvbuf+0x7c>
   83d1e:	2000      	movs	r0, #0
   83d20:	89a1      	ldrh	r1, [r4, #12]
   83d22:	2200      	movs	r2, #0
   83d24:	f041 0302 	orr.w	r3, r1, #2
   83d28:	81a3      	strh	r3, [r4, #12]
   83d2a:	f104 0143 	add.w	r1, r4, #67	; 0x43
   83d2e:	2301      	movs	r3, #1
   83d30:	60a2      	str	r2, [r4, #8]
   83d32:	6021      	str	r1, [r4, #0]
   83d34:	6121      	str	r1, [r4, #16]
   83d36:	6163      	str	r3, [r4, #20]
   83d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83d3c:	f44f 6580 	mov.w	r5, #1024	; 0x400
   83d40:	89a2      	ldrh	r2, [r4, #12]
   83d42:	f042 0080 	orr.w	r0, r2, #128	; 0x80
   83d46:	81a0      	strh	r0, [r4, #12]
   83d48:	2f01      	cmp	r7, #1
   83d4a:	d105      	bne.n	83d58 <setvbuf+0xb4>
   83d4c:	89a1      	ldrh	r1, [r4, #12]
   83d4e:	426a      	negs	r2, r5
   83d50:	f041 0301 	orr.w	r3, r1, #1
   83d54:	81a3      	strh	r3, [r4, #12]
   83d56:	61a2      	str	r2, [r4, #24]
   83d58:	480b      	ldr	r0, [pc, #44]	; (83d88 <setvbuf+0xe4>)
   83d5a:	89a2      	ldrh	r2, [r4, #12]
   83d5c:	6801      	ldr	r1, [r0, #0]
   83d5e:	4b0b      	ldr	r3, [pc, #44]	; (83d8c <setvbuf+0xe8>)
   83d60:	f002 0008 	and.w	r0, r2, #8
   83d64:	b200      	sxth	r0, r0
   83d66:	63cb      	str	r3, [r1, #60]	; 0x3c
   83d68:	6026      	str	r6, [r4, #0]
   83d6a:	6126      	str	r6, [r4, #16]
   83d6c:	6165      	str	r5, [r4, #20]
   83d6e:	b148      	cbz	r0, 83d84 <setvbuf+0xe0>
   83d70:	f012 0f03 	tst.w	r2, #3
   83d74:	bf18      	it	ne
   83d76:	2500      	movne	r5, #0
   83d78:	60a5      	str	r5, [r4, #8]
   83d7a:	2000      	movs	r0, #0
   83d7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83d80:	f04f 30ff 	mov.w	r0, #4294967295
   83d84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83d88:	20070038 	.word	0x20070038
   83d8c:	000849b9 	.word	0x000849b9

00083d90 <strlen>:
   83d90:	4603      	mov	r3, r0
   83d92:	f813 2b01 	ldrb.w	r2, [r3], #1
   83d96:	2a00      	cmp	r2, #0
   83d98:	d1fb      	bne.n	83d92 <strlen+0x2>
   83d9a:	1a18      	subs	r0, r3, r0
   83d9c:	3801      	subs	r0, #1
   83d9e:	4770      	bx	lr

00083da0 <strncpy>:
   83da0:	b530      	push	{r4, r5, lr}
   83da2:	3901      	subs	r1, #1
   83da4:	4603      	mov	r3, r0
   83da6:	461c      	mov	r4, r3
   83da8:	b13a      	cbz	r2, 83dba <strncpy+0x1a>
   83daa:	f811 5f01 	ldrb.w	r5, [r1, #1]!
   83dae:	3a01      	subs	r2, #1
   83db0:	f803 5b01 	strb.w	r5, [r3], #1
   83db4:	461c      	mov	r4, r3
   83db6:	2d00      	cmp	r5, #0
   83db8:	d1f5      	bne.n	83da6 <strncpy+0x6>
   83dba:	1899      	adds	r1, r3, r2
   83dbc:	428c      	cmp	r4, r1
   83dbe:	d003      	beq.n	83dc8 <strncpy+0x28>
   83dc0:	2200      	movs	r2, #0
   83dc2:	f804 2b01 	strb.w	r2, [r4], #1
   83dc6:	e7f9      	b.n	83dbc <strncpy+0x1c>
   83dc8:	bd30      	pop	{r4, r5, pc}
	...

00083dcc <__sprint_r>:
   83dcc:	6893      	ldr	r3, [r2, #8]
   83dce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83dd2:	4681      	mov	r9, r0
   83dd4:	460f      	mov	r7, r1
   83dd6:	4614      	mov	r4, r2
   83dd8:	b91b      	cbnz	r3, 83de2 <__sprint_r+0x16>
   83dda:	6053      	str	r3, [r2, #4]
   83ddc:	4618      	mov	r0, r3
   83dde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83de2:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   83de4:	049b      	lsls	r3, r3, #18
   83de6:	d51e      	bpl.n	83e26 <__sprint_r+0x5a>
   83de8:	6815      	ldr	r5, [r2, #0]
   83dea:	68a0      	ldr	r0, [r4, #8]
   83dec:	3508      	adds	r5, #8
   83dee:	b1c8      	cbz	r0, 83e24 <__sprint_r+0x58>
   83df0:	f855 1c04 	ldr.w	r1, [r5, #-4]
   83df4:	f855 ac08 	ldr.w	sl, [r5, #-8]
   83df8:	ea4f 0891 	mov.w	r8, r1, lsr #2
   83dfc:	2600      	movs	r6, #0
   83dfe:	4546      	cmp	r6, r8
   83e00:	da09      	bge.n	83e16 <__sprint_r+0x4a>
   83e02:	4648      	mov	r0, r9
   83e04:	f85a 1026 	ldr.w	r1, [sl, r6, lsl #2]
   83e08:	463a      	mov	r2, r7
   83e0a:	f000 fe97 	bl	84b3c <_fputwc_r>
   83e0e:	1c43      	adds	r3, r0, #1
   83e10:	d00b      	beq.n	83e2a <__sprint_r+0x5e>
   83e12:	3601      	adds	r6, #1
   83e14:	e7f3      	b.n	83dfe <__sprint_r+0x32>
   83e16:	68a2      	ldr	r2, [r4, #8]
   83e18:	ea4f 0888 	mov.w	r8, r8, lsl #2
   83e1c:	ebc8 0302 	rsb	r3, r8, r2
   83e20:	60a3      	str	r3, [r4, #8]
   83e22:	e7e2      	b.n	83dea <__sprint_r+0x1e>
   83e24:	e001      	b.n	83e2a <__sprint_r+0x5e>
   83e26:	f001 f801 	bl	84e2c <__sfvwrite_r>
   83e2a:	2100      	movs	r1, #0
   83e2c:	60a1      	str	r1, [r4, #8]
   83e2e:	6061      	str	r1, [r4, #4]
   83e30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00083e34 <_vfiprintf_r>:
   83e34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83e38:	4689      	mov	r9, r1
   83e3a:	f2ad 4dcc 	subw	sp, sp, #1228	; 0x4cc
   83e3e:	4614      	mov	r4, r2
   83e40:	461e      	mov	r6, r3
   83e42:	4683      	mov	fp, r0
   83e44:	b118      	cbz	r0, 83e4e <_vfiprintf_r+0x1a>
   83e46:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83e48:	b90b      	cbnz	r3, 83e4e <_vfiprintf_r+0x1a>
   83e4a:	f000 fdfb 	bl	84a44 <__sinit>
   83e4e:	f8b9 000c 	ldrh.w	r0, [r9, #12]
   83e52:	f400 5200 	and.w	r2, r0, #8192	; 0x2000
   83e56:	b211      	sxth	r1, r2
   83e58:	b949      	cbnz	r1, 83e6e <_vfiprintf_r+0x3a>
   83e5a:	f440 5300 	orr.w	r3, r0, #8192	; 0x2000
   83e5e:	f8d9 0064 	ldr.w	r0, [r9, #100]	; 0x64
   83e62:	f8a9 300c 	strh.w	r3, [r9, #12]
   83e66:	f420 5200 	bic.w	r2, r0, #8192	; 0x2000
   83e6a:	f8c9 2064 	str.w	r2, [r9, #100]	; 0x64
   83e6e:	f8b9 100c 	ldrh.w	r1, [r9, #12]
   83e72:	f001 0308 	and.w	r3, r1, #8
   83e76:	b218      	sxth	r0, r3
   83e78:	b148      	cbz	r0, 83e8e <_vfiprintf_r+0x5a>
   83e7a:	f8d9 2010 	ldr.w	r2, [r9, #16]
   83e7e:	b132      	cbz	r2, 83e8e <_vfiprintf_r+0x5a>
   83e80:	f8b9 000c 	ldrh.w	r0, [r9, #12]
   83e84:	f000 011a 	and.w	r1, r0, #26
   83e88:	290a      	cmp	r1, #10
   83e8a:	d149      	bne.n	83f20 <_vfiprintf_r+0xec>
   83e8c:	e00a      	b.n	83ea4 <_vfiprintf_r+0x70>
   83e8e:	4658      	mov	r0, fp
   83e90:	4649      	mov	r1, r9
   83e92:	f000 fc31 	bl	846f8 <__swsetup_r>
   83e96:	2800      	cmp	r0, #0
   83e98:	d0f2      	beq.n	83e80 <_vfiprintf_r+0x4c>
   83e9a:	f04f 31ff 	mov.w	r1, #4294967295
   83e9e:	9102      	str	r1, [sp, #8]
   83ea0:	f000 bc15 	b.w	846ce <_vfiprintf_r+0x89a>
   83ea4:	f8b9 300e 	ldrh.w	r3, [r9, #14]
   83ea8:	0419      	lsls	r1, r3, #16
   83eaa:	d439      	bmi.n	83f20 <_vfiprintf_r+0xec>
   83eac:	f8d9 1064 	ldr.w	r1, [r9, #100]	; 0x64
   83eb0:	f8d9 201c 	ldr.w	r2, [r9, #28]
   83eb4:	f020 0002 	bic.w	r0, r0, #2
   83eb8:	f8ad 306e 	strh.w	r3, [sp, #110]	; 0x6e
   83ebc:	f8d9 3024 	ldr.w	r3, [r9, #36]	; 0x24
   83ec0:	f8ad 006c 	strh.w	r0, [sp, #108]	; 0x6c
   83ec4:	9131      	str	r1, [sp, #196]	; 0xc4
   83ec6:	a832      	add	r0, sp, #200	; 0xc8
   83ec8:	f44f 6180 	mov.w	r1, #1024	; 0x400
   83ecc:	921f      	str	r2, [sp, #124]	; 0x7c
   83ece:	2200      	movs	r2, #0
   83ed0:	9321      	str	r3, [sp, #132]	; 0x84
   83ed2:	9018      	str	r0, [sp, #96]	; 0x60
   83ed4:	901c      	str	r0, [sp, #112]	; 0x70
   83ed6:	911a      	str	r1, [sp, #104]	; 0x68
   83ed8:	911d      	str	r1, [sp, #116]	; 0x74
   83eda:	921e      	str	r2, [sp, #120]	; 0x78
   83edc:	4658      	mov	r0, fp
   83ede:	a918      	add	r1, sp, #96	; 0x60
   83ee0:	4622      	mov	r2, r4
   83ee2:	4633      	mov	r3, r6
   83ee4:	f7ff ffa6 	bl	83e34 <_vfiprintf_r>
   83ee8:	2800      	cmp	r0, #0
   83eea:	9002      	str	r0, [sp, #8]
   83eec:	db09      	blt.n	83f02 <_vfiprintf_r+0xce>
   83eee:	4658      	mov	r0, fp
   83ef0:	a918      	add	r1, sp, #96	; 0x60
   83ef2:	f000 fcb5 	bl	84860 <_fflush_r>
   83ef6:	9b02      	ldr	r3, [sp, #8]
   83ef8:	2800      	cmp	r0, #0
   83efa:	bf18      	it	ne
   83efc:	f04f 33ff 	movne.w	r3, #4294967295
   83f00:	9302      	str	r3, [sp, #8]
   83f02:	f8bd 006c 	ldrh.w	r0, [sp, #108]	; 0x6c
   83f06:	f000 0140 	and.w	r1, r0, #64	; 0x40
   83f0a:	b20a      	sxth	r2, r1
   83f0c:	2a00      	cmp	r2, #0
   83f0e:	f000 83de 	beq.w	846ce <_vfiprintf_r+0x89a>
   83f12:	f8b9 300c 	ldrh.w	r3, [r9, #12]
   83f16:	f043 0040 	orr.w	r0, r3, #64	; 0x40
   83f1a:	f8a9 000c 	strh.w	r0, [r9, #12]
   83f1e:	e3d6      	b.n	846ce <_vfiprintf_r+0x89a>
   83f20:	2200      	movs	r2, #0
   83f22:	ad32      	add	r5, sp, #200	; 0xc8
   83f24:	950b      	str	r5, [sp, #44]	; 0x2c
   83f26:	920d      	str	r2, [sp, #52]	; 0x34
   83f28:	920c      	str	r2, [sp, #48]	; 0x30
   83f2a:	9401      	str	r4, [sp, #4]
   83f2c:	9205      	str	r2, [sp, #20]
   83f2e:	9202      	str	r2, [sp, #8]
   83f30:	46a8      	mov	r8, r5
   83f32:	9801      	ldr	r0, [sp, #4]
   83f34:	4604      	mov	r4, r0
   83f36:	f810 1b01 	ldrb.w	r1, [r0], #1
   83f3a:	b919      	cbnz	r1, 83f44 <_vfiprintf_r+0x110>
   83f3c:	9b01      	ldr	r3, [sp, #4]
   83f3e:	1ae5      	subs	r5, r4, r3
   83f40:	d103      	bne.n	83f4a <_vfiprintf_r+0x116>
   83f42:	e01d      	b.n	83f80 <_vfiprintf_r+0x14c>
   83f44:	2925      	cmp	r1, #37	; 0x25
   83f46:	d1f5      	bne.n	83f34 <_vfiprintf_r+0x100>
   83f48:	e7f8      	b.n	83f3c <_vfiprintf_r+0x108>
   83f4a:	9901      	ldr	r1, [sp, #4]
   83f4c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   83f4e:	e888 0022 	stmia.w	r8, {r1, r5}
   83f52:	990c      	ldr	r1, [sp, #48]	; 0x30
   83f54:	1950      	adds	r0, r2, r5
   83f56:	1c4b      	adds	r3, r1, #1
   83f58:	2b07      	cmp	r3, #7
   83f5a:	900d      	str	r0, [sp, #52]	; 0x34
   83f5c:	930c      	str	r3, [sp, #48]	; 0x30
   83f5e:	dc02      	bgt.n	83f66 <_vfiprintf_r+0x132>
   83f60:	f108 0808 	add.w	r8, r8, #8
   83f64:	e009      	b.n	83f7a <_vfiprintf_r+0x146>
   83f66:	4658      	mov	r0, fp
   83f68:	4649      	mov	r1, r9
   83f6a:	aa0b      	add	r2, sp, #44	; 0x2c
   83f6c:	f7ff ff2e 	bl	83dcc <__sprint_r>
   83f70:	2800      	cmp	r0, #0
   83f72:	f040 83a4 	bne.w	846be <_vfiprintf_r+0x88a>
   83f76:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
   83f7a:	9a02      	ldr	r2, [sp, #8]
   83f7c:	1950      	adds	r0, r2, r5
   83f7e:	9002      	str	r0, [sp, #8]
   83f80:	7821      	ldrb	r1, [r4, #0]
   83f82:	2900      	cmp	r1, #0
   83f84:	f000 8394 	beq.w	846b0 <_vfiprintf_r+0x87c>
   83f88:	2200      	movs	r2, #0
   83f8a:	3401      	adds	r4, #1
   83f8c:	9401      	str	r4, [sp, #4]
   83f8e:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   83f92:	f04f 3cff 	mov.w	ip, #4294967295
   83f96:	9204      	str	r2, [sp, #16]
   83f98:	4617      	mov	r7, r2
   83f9a:	9801      	ldr	r0, [sp, #4]
   83f9c:	f810 3b01 	ldrb.w	r3, [r0], #1
   83fa0:	9001      	str	r0, [sp, #4]
   83fa2:	2b63      	cmp	r3, #99	; 0x63
   83fa4:	f000 80b3 	beq.w	8410e <_vfiprintf_r+0x2da>
   83fa8:	dc33      	bgt.n	84012 <_vfiprintf_r+0x1de>
   83faa:	2b39      	cmp	r3, #57	; 0x39
   83fac:	dc1a      	bgt.n	83fe4 <_vfiprintf_r+0x1b0>
   83fae:	2b31      	cmp	r3, #49	; 0x31
   83fb0:	f280 8091 	bge.w	840d6 <_vfiprintf_r+0x2a2>
   83fb4:	2b2b      	cmp	r3, #43	; 0x2b
   83fb6:	d101      	bne.n	83fbc <_vfiprintf_r+0x188>
   83fb8:	461a      	mov	r2, r3
   83fba:	e7ee      	b.n	83f9a <_vfiprintf_r+0x166>
   83fbc:	dc0a      	bgt.n	83fd4 <_vfiprintf_r+0x1a0>
   83fbe:	2b23      	cmp	r3, #35	; 0x23
   83fc0:	d055      	beq.n	8406e <_vfiprintf_r+0x23a>
   83fc2:	2b2a      	cmp	r3, #42	; 0x2a
   83fc4:	d056      	beq.n	84074 <_vfiprintf_r+0x240>
   83fc6:	2b20      	cmp	r3, #32
   83fc8:	f040 81f7 	bne.w	843ba <_vfiprintf_r+0x586>
   83fcc:	2a00      	cmp	r2, #0
   83fce:	bf08      	it	eq
   83fd0:	2220      	moveq	r2, #32
   83fd2:	e7e2      	b.n	83f9a <_vfiprintf_r+0x166>
   83fd4:	2b2e      	cmp	r3, #46	; 0x2e
   83fd6:	d058      	beq.n	8408a <_vfiprintf_r+0x256>
   83fd8:	2b30      	cmp	r3, #48	; 0x30
   83fda:	d079      	beq.n	840d0 <_vfiprintf_r+0x29c>
   83fdc:	2b2d      	cmp	r3, #45	; 0x2d
   83fde:	f040 81ec 	bne.w	843ba <_vfiprintf_r+0x586>
   83fe2:	e04f      	b.n	84084 <_vfiprintf_r+0x250>
   83fe4:	2b4f      	cmp	r3, #79	; 0x4f
   83fe6:	f000 80de 	beq.w	841a6 <_vfiprintf_r+0x372>
   83fea:	dc07      	bgt.n	83ffc <_vfiprintf_r+0x1c8>
   83fec:	2b44      	cmp	r3, #68	; 0x44
   83fee:	f040 81e4 	bne.w	843ba <_vfiprintf_r+0x586>
   83ff2:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   83ff6:	f047 0710 	orr.w	r7, r7, #16
   83ffa:	e090      	b.n	8411e <_vfiprintf_r+0x2ea>
   83ffc:	2b55      	cmp	r3, #85	; 0x55
   83ffe:	f000 811f 	beq.w	84240 <_vfiprintf_r+0x40c>
   84002:	2b58      	cmp	r3, #88	; 0x58
   84004:	f040 81d9 	bne.w	843ba <_vfiprintf_r+0x586>
   84008:	4dae      	ldr	r5, [pc, #696]	; (842c4 <_vfiprintf_r+0x490>)
   8400a:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8400e:	9505      	str	r5, [sp, #20]
   84010:	e130      	b.n	84274 <_vfiprintf_r+0x440>
   84012:	2b6f      	cmp	r3, #111	; 0x6f
   84014:	f000 80c9 	beq.w	841aa <_vfiprintf_r+0x376>
   84018:	dc10      	bgt.n	8403c <_vfiprintf_r+0x208>
   8401a:	2b69      	cmp	r3, #105	; 0x69
   8401c:	d024      	beq.n	84068 <_vfiprintf_r+0x234>
   8401e:	dc07      	bgt.n	84030 <_vfiprintf_r+0x1fc>
   84020:	2b64      	cmp	r3, #100	; 0x64
   84022:	d021      	beq.n	84068 <_vfiprintf_r+0x234>
   84024:	2b68      	cmp	r3, #104	; 0x68
   84026:	f040 81c8 	bne.w	843ba <_vfiprintf_r+0x586>
   8402a:	f047 0740 	orr.w	r7, r7, #64	; 0x40
   8402e:	e7b4      	b.n	83f9a <_vfiprintf_r+0x166>
   84030:	2b6c      	cmp	r3, #108	; 0x6c
   84032:	d05f      	beq.n	840f4 <_vfiprintf_r+0x2c0>
   84034:	2b6e      	cmp	r3, #110	; 0x6e
   84036:	f040 81c0 	bne.w	843ba <_vfiprintf_r+0x586>
   8403a:	e096      	b.n	8416a <_vfiprintf_r+0x336>
   8403c:	2b73      	cmp	r3, #115	; 0x73
   8403e:	f000 80df 	beq.w	84200 <_vfiprintf_r+0x3cc>
   84042:	dc06      	bgt.n	84052 <_vfiprintf_r+0x21e>
   84044:	2b70      	cmp	r3, #112	; 0x70
   84046:	f000 80cd 	beq.w	841e4 <_vfiprintf_r+0x3b0>
   8404a:	2b71      	cmp	r3, #113	; 0x71
   8404c:	f040 81b5 	bne.w	843ba <_vfiprintf_r+0x586>
   84050:	e05a      	b.n	84108 <_vfiprintf_r+0x2d4>
   84052:	2b75      	cmp	r3, #117	; 0x75
   84054:	f000 80f6 	beq.w	84244 <_vfiprintf_r+0x410>
   84058:	2b78      	cmp	r3, #120	; 0x78
   8405a:	f040 81ae 	bne.w	843ba <_vfiprintf_r+0x586>
   8405e:	4d9a      	ldr	r5, [pc, #616]	; (842c8 <_vfiprintf_r+0x494>)
   84060:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   84064:	9505      	str	r5, [sp, #20]
   84066:	e105      	b.n	84274 <_vfiprintf_r+0x440>
   84068:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   8406c:	e057      	b.n	8411e <_vfiprintf_r+0x2ea>
   8406e:	f047 0701 	orr.w	r7, r7, #1
   84072:	e792      	b.n	83f9a <_vfiprintf_r+0x166>
   84074:	1d33      	adds	r3, r6, #4
   84076:	6836      	ldr	r6, [r6, #0]
   84078:	2e00      	cmp	r6, #0
   8407a:	9604      	str	r6, [sp, #16]
   8407c:	da15      	bge.n	840aa <_vfiprintf_r+0x276>
   8407e:	4270      	negs	r0, r6
   84080:	9004      	str	r0, [sp, #16]
   84082:	461e      	mov	r6, r3
   84084:	f047 0704 	orr.w	r7, r7, #4
   84088:	e787      	b.n	83f9a <_vfiprintf_r+0x166>
   8408a:	9901      	ldr	r1, [sp, #4]
   8408c:	f811 3b01 	ldrb.w	r3, [r1], #1
   84090:	2b2a      	cmp	r3, #42	; 0x2a
   84092:	9101      	str	r1, [sp, #4]
   84094:	d10b      	bne.n	840ae <_vfiprintf_r+0x27a>
   84096:	f8d6 c000 	ldr.w	ip, [r6]
   8409a:	1d33      	adds	r3, r6, #4
   8409c:	f1bc 0f00 	cmp.w	ip, #0
   840a0:	da03      	bge.n	840aa <_vfiprintf_r+0x276>
   840a2:	461e      	mov	r6, r3
   840a4:	f04f 3cff 	mov.w	ip, #4294967295
   840a8:	e777      	b.n	83f9a <_vfiprintf_r+0x166>
   840aa:	461e      	mov	r6, r3
   840ac:	e775      	b.n	83f9a <_vfiprintf_r+0x166>
   840ae:	f04f 0c00 	mov.w	ip, #0
   840b2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
   840b6:	2809      	cmp	r0, #9
   840b8:	d807      	bhi.n	840ca <_vfiprintf_r+0x296>
   840ba:	9901      	ldr	r1, [sp, #4]
   840bc:	230a      	movs	r3, #10
   840be:	fb03 0c0c 	mla	ip, r3, ip, r0
   840c2:	f811 3b01 	ldrb.w	r3, [r1], #1
   840c6:	9101      	str	r1, [sp, #4]
   840c8:	e7f3      	b.n	840b2 <_vfiprintf_r+0x27e>
   840ca:	ea4c 7cec 	orr.w	ip, ip, ip, asr #31
   840ce:	e768      	b.n	83fa2 <_vfiprintf_r+0x16e>
   840d0:	f047 0780 	orr.w	r7, r7, #128	; 0x80
   840d4:	e761      	b.n	83f9a <_vfiprintf_r+0x166>
   840d6:	9801      	ldr	r0, [sp, #4]
   840d8:	2100      	movs	r1, #0
   840da:	3b30      	subs	r3, #48	; 0x30
   840dc:	240a      	movs	r4, #10
   840de:	fb04 3101 	mla	r1, r4, r1, r3
   840e2:	f810 3b01 	ldrb.w	r3, [r0], #1
   840e6:	f1a3 0430 	sub.w	r4, r3, #48	; 0x30
   840ea:	2c09      	cmp	r4, #9
   840ec:	9001      	str	r0, [sp, #4]
   840ee:	d9f4      	bls.n	840da <_vfiprintf_r+0x2a6>
   840f0:	9104      	str	r1, [sp, #16]
   840f2:	e756      	b.n	83fa2 <_vfiprintf_r+0x16e>
   840f4:	9901      	ldr	r1, [sp, #4]
   840f6:	780b      	ldrb	r3, [r1, #0]
   840f8:	2b6c      	cmp	r3, #108	; 0x6c
   840fa:	d102      	bne.n	84102 <_vfiprintf_r+0x2ce>
   840fc:	1c48      	adds	r0, r1, #1
   840fe:	9001      	str	r0, [sp, #4]
   84100:	e002      	b.n	84108 <_vfiprintf_r+0x2d4>
   84102:	f047 0710 	orr.w	r7, r7, #16
   84106:	e748      	b.n	83f9a <_vfiprintf_r+0x166>
   84108:	f047 0720 	orr.w	r7, r7, #32
   8410c:	e745      	b.n	83f9a <_vfiprintf_r+0x166>
   8410e:	6832      	ldr	r2, [r6, #0]
   84110:	2500      	movs	r5, #0
   84112:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
   84116:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
   8411a:	3604      	adds	r6, #4
   8411c:	e157      	b.n	843ce <_vfiprintf_r+0x59a>
   8411e:	06ba      	lsls	r2, r7, #26
   84120:	d507      	bpl.n	84132 <_vfiprintf_r+0x2fe>
   84122:	3607      	adds	r6, #7
   84124:	f026 0507 	bic.w	r5, r6, #7
   84128:	f105 0608 	add.w	r6, r5, #8
   8412c:	e9d5 4500 	ldrd	r4, r5, [r5]
   84130:	e00f      	b.n	84152 <_vfiprintf_r+0x31e>
   84132:	f017 0f10 	tst.w	r7, #16
   84136:	f106 0104 	add.w	r1, r6, #4
   8413a:	d001      	beq.n	84140 <_vfiprintf_r+0x30c>
   8413c:	6832      	ldr	r2, [r6, #0]
   8413e:	e005      	b.n	8414c <_vfiprintf_r+0x318>
   84140:	f017 0f40 	tst.w	r7, #64	; 0x40
   84144:	6832      	ldr	r2, [r6, #0]
   84146:	d001      	beq.n	8414c <_vfiprintf_r+0x318>
   84148:	b214      	sxth	r4, r2
   8414a:	e000      	b.n	8414e <_vfiprintf_r+0x31a>
   8414c:	4614      	mov	r4, r2
   8414e:	17e5      	asrs	r5, r4, #31
   84150:	460e      	mov	r6, r1
   84152:	2c00      	cmp	r4, #0
   84154:	f175 0200 	sbcs.w	r2, r5, #0
   84158:	f280 80b8 	bge.w	842cc <_vfiprintf_r+0x498>
   8415c:	232d      	movs	r3, #45	; 0x2d
   8415e:	4264      	negs	r4, r4
   84160:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   84164:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
   84168:	e0b0      	b.n	842cc <_vfiprintf_r+0x498>
   8416a:	f017 0f20 	tst.w	r7, #32
   8416e:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   84172:	f106 0204 	add.w	r2, r6, #4
   84176:	d005      	beq.n	84184 <_vfiprintf_r+0x350>
   84178:	9c02      	ldr	r4, [sp, #8]
   8417a:	6835      	ldr	r5, [r6, #0]
   8417c:	17e0      	asrs	r0, r4, #31
   8417e:	602c      	str	r4, [r5, #0]
   84180:	6068      	str	r0, [r5, #4]
   84182:	e004      	b.n	8418e <_vfiprintf_r+0x35a>
   84184:	06fb      	lsls	r3, r7, #27
   84186:	d504      	bpl.n	84192 <_vfiprintf_r+0x35e>
   84188:	6833      	ldr	r3, [r6, #0]
   8418a:	9902      	ldr	r1, [sp, #8]
   8418c:	6019      	str	r1, [r3, #0]
   8418e:	4616      	mov	r6, r2
   84190:	e6cf      	b.n	83f32 <_vfiprintf_r+0xfe>
   84192:	6830      	ldr	r0, [r6, #0]
   84194:	9c02      	ldr	r4, [sp, #8]
   84196:	f017 0f40 	tst.w	r7, #64	; 0x40
   8419a:	f106 0604 	add.w	r6, r6, #4
   8419e:	bf14      	ite	ne
   841a0:	8004      	strhne	r4, [r0, #0]
   841a2:	6004      	streq	r4, [r0, #0]
   841a4:	e6c5      	b.n	83f32 <_vfiprintf_r+0xfe>
   841a6:	f047 0710 	orr.w	r7, r7, #16
   841aa:	f017 0020 	ands.w	r0, r7, #32
   841ae:	d008      	beq.n	841c2 <_vfiprintf_r+0x38e>
   841b0:	1df3      	adds	r3, r6, #7
   841b2:	f023 0507 	bic.w	r5, r3, #7
   841b6:	f105 0608 	add.w	r6, r5, #8
   841ba:	e9d5 4500 	ldrd	r4, r5, [r5]
   841be:	2000      	movs	r0, #0
   841c0:	e07c      	b.n	842bc <_vfiprintf_r+0x488>
   841c2:	f017 0110 	ands.w	r1, r7, #16
   841c6:	f106 0204 	add.w	r2, r6, #4
   841ca:	d106      	bne.n	841da <_vfiprintf_r+0x3a6>
   841cc:	f017 0040 	ands.w	r0, r7, #64	; 0x40
   841d0:	d003      	beq.n	841da <_vfiprintf_r+0x3a6>
   841d2:	8834      	ldrh	r4, [r6, #0]
   841d4:	2500      	movs	r5, #0
   841d6:	4616      	mov	r6, r2
   841d8:	e7f1      	b.n	841be <_vfiprintf_r+0x38a>
   841da:	6836      	ldr	r6, [r6, #0]
   841dc:	2500      	movs	r5, #0
   841de:	4634      	mov	r4, r6
   841e0:	4616      	mov	r6, r2
   841e2:	e06b      	b.n	842bc <_vfiprintf_r+0x488>
   841e4:	4b38      	ldr	r3, [pc, #224]	; (842c8 <_vfiprintf_r+0x494>)
   841e6:	2130      	movs	r1, #48	; 0x30
   841e8:	2278      	movs	r2, #120	; 0x78
   841ea:	6834      	ldr	r4, [r6, #0]
   841ec:	2500      	movs	r5, #0
   841ee:	f047 0702 	orr.w	r7, r7, #2
   841f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   841f6:	f88d 2029 	strb.w	r2, [sp, #41]	; 0x29
   841fa:	3604      	adds	r6, #4
   841fc:	9305      	str	r3, [sp, #20]
   841fe:	e05c      	b.n	842ba <_vfiprintf_r+0x486>
   84200:	4631      	mov	r1, r6
   84202:	2500      	movs	r5, #0
   84204:	f8d1 a000 	ldr.w	sl, [r1]
   84208:	3604      	adds	r6, #4
   8420a:	45ac      	cmp	ip, r5
   8420c:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
   84210:	4650      	mov	r0, sl
   84212:	db11      	blt.n	84238 <_vfiprintf_r+0x404>
   84214:	4662      	mov	r2, ip
   84216:	4629      	mov	r1, r5
   84218:	f8cd c000 	str.w	ip, [sp]
   8421c:	f001 fa66 	bl	856ec <memchr>
   84220:	f8dd c000 	ldr.w	ip, [sp]
   84224:	2800      	cmp	r0, #0
   84226:	f000 80d6 	beq.w	843d6 <_vfiprintf_r+0x5a2>
   8422a:	ebca 0400 	rsb	r4, sl, r0
   8422e:	4564      	cmp	r4, ip
   84230:	f340 80d3 	ble.w	843da <_vfiprintf_r+0x5a6>
   84234:	4664      	mov	r4, ip
   84236:	e0d0      	b.n	843da <_vfiprintf_r+0x5a6>
   84238:	f7ff fdaa 	bl	83d90 <strlen>
   8423c:	4604      	mov	r4, r0
   8423e:	e0cc      	b.n	843da <_vfiprintf_r+0x5a6>
   84240:	f047 0710 	orr.w	r7, r7, #16
   84244:	06bd      	lsls	r5, r7, #26
   84246:	d506      	bpl.n	84256 <_vfiprintf_r+0x422>
   84248:	1df0      	adds	r0, r6, #7
   8424a:	f020 0407 	bic.w	r4, r0, #7
   8424e:	f104 0608 	add.w	r6, r4, #8
   84252:	cc30      	ldmia	r4, {r4, r5}
   84254:	e00c      	b.n	84270 <_vfiprintf_r+0x43c>
   84256:	f017 0f10 	tst.w	r7, #16
   8425a:	f106 0304 	add.w	r3, r6, #4
   8425e:	d103      	bne.n	84268 <_vfiprintf_r+0x434>
   84260:	067c      	lsls	r4, r7, #25
   84262:	d501      	bpl.n	84268 <_vfiprintf_r+0x434>
   84264:	8834      	ldrh	r4, [r6, #0]
   84266:	e001      	b.n	8426c <_vfiprintf_r+0x438>
   84268:	6835      	ldr	r5, [r6, #0]
   8426a:	462c      	mov	r4, r5
   8426c:	2500      	movs	r5, #0
   8426e:	461e      	mov	r6, r3
   84270:	2001      	movs	r0, #1
   84272:	e023      	b.n	842bc <_vfiprintf_r+0x488>
   84274:	06b8      	lsls	r0, r7, #26
   84276:	d507      	bpl.n	84288 <_vfiprintf_r+0x454>
   84278:	1df4      	adds	r4, r6, #7
   8427a:	f024 0107 	bic.w	r1, r4, #7
   8427e:	f101 0608 	add.w	r6, r1, #8
   84282:	e9d1 4500 	ldrd	r4, r5, [r1]
   84286:	e00c      	b.n	842a2 <_vfiprintf_r+0x46e>
   84288:	f017 0f10 	tst.w	r7, #16
   8428c:	f106 0004 	add.w	r0, r6, #4
   84290:	d103      	bne.n	8429a <_vfiprintf_r+0x466>
   84292:	0679      	lsls	r1, r7, #25
   84294:	d501      	bpl.n	8429a <_vfiprintf_r+0x466>
   84296:	8834      	ldrh	r4, [r6, #0]
   84298:	e001      	b.n	8429e <_vfiprintf_r+0x46a>
   8429a:	6836      	ldr	r6, [r6, #0]
   8429c:	4634      	mov	r4, r6
   8429e:	2500      	movs	r5, #0
   842a0:	4606      	mov	r6, r0
   842a2:	07fa      	lsls	r2, r7, #31
   842a4:	d509      	bpl.n	842ba <_vfiprintf_r+0x486>
   842a6:	ea54 0205 	orrs.w	r2, r4, r5
   842aa:	d006      	beq.n	842ba <_vfiprintf_r+0x486>
   842ac:	2230      	movs	r2, #48	; 0x30
   842ae:	f88d 2028 	strb.w	r2, [sp, #40]	; 0x28
   842b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   842b6:	f047 0702 	orr.w	r7, r7, #2
   842ba:	2002      	movs	r0, #2
   842bc:	2100      	movs	r1, #0
   842be:	f88d 1027 	strb.w	r1, [sp, #39]	; 0x27
   842c2:	e004      	b.n	842ce <_vfiprintf_r+0x49a>
   842c4:	0008644a 	.word	0x0008644a
   842c8:	0008645b 	.word	0x0008645b
   842cc:	2001      	movs	r0, #1
   842ce:	f1bc 0f00 	cmp.w	ip, #0
   842d2:	bfa8      	it	ge
   842d4:	f027 0780 	bicge.w	r7, r7, #128	; 0x80
   842d8:	ea54 0105 	orrs.w	r1, r4, r5
   842dc:	d102      	bne.n	842e4 <_vfiprintf_r+0x4b0>
   842de:	f1bc 0f00 	cmp.w	ip, #0
   842e2:	d05a      	beq.n	8439a <_vfiprintf_r+0x566>
   842e4:	2801      	cmp	r0, #1
   842e6:	d01d      	beq.n	84324 <_vfiprintf_r+0x4f0>
   842e8:	2802      	cmp	r0, #2
   842ea:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
   842ee:	d043      	beq.n	84378 <_vfiprintf_r+0x544>
   842f0:	f004 0207 	and.w	r2, r4, #7
   842f4:	08e4      	lsrs	r4, r4, #3
   842f6:	ea44 7045 	orr.w	r0, r4, r5, lsl #29
   842fa:	08e9      	lsrs	r1, r5, #3
   842fc:	4604      	mov	r4, r0
   842fe:	460d      	mov	r5, r1
   84300:	3230      	adds	r2, #48	; 0x30
   84302:	ea54 0105 	orrs.w	r1, r4, r5
   84306:	469a      	mov	sl, r3
   84308:	701a      	strb	r2, [r3, #0]
   8430a:	f103 33ff 	add.w	r3, r3, #4294967295
   8430e:	d1ef      	bne.n	842f0 <_vfiprintf_r+0x4bc>
   84310:	07f8      	lsls	r0, r7, #31
   84312:	4655      	mov	r5, sl
   84314:	d54c      	bpl.n	843b0 <_vfiprintf_r+0x57c>
   84316:	2a30      	cmp	r2, #48	; 0x30
   84318:	d04a      	beq.n	843b0 <_vfiprintf_r+0x57c>
   8431a:	2230      	movs	r2, #48	; 0x30
   8431c:	469a      	mov	sl, r3
   8431e:	f805 2c01 	strb.w	r2, [r5, #-1]
   84322:	e045      	b.n	843b0 <_vfiprintf_r+0x57c>
   84324:	2d00      	cmp	r5, #0
   84326:	bf08      	it	eq
   84328:	2c0a      	cmpeq	r4, #10
   8432a:	d205      	bcs.n	84338 <_vfiprintf_r+0x504>
   8432c:	3430      	adds	r4, #48	; 0x30
   8432e:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
   84332:	f80a 4f27 	strb.w	r4, [sl, #39]!
   84336:	e03b      	b.n	843b0 <_vfiprintf_r+0x57c>
   84338:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
   8433c:	9303      	str	r3, [sp, #12]
   8433e:	4620      	mov	r0, r4
   84340:	4629      	mov	r1, r5
   84342:	220a      	movs	r2, #10
   84344:	2300      	movs	r3, #0
   84346:	f8cd c000 	str.w	ip, [sp]
   8434a:	f001 fd2b 	bl	85da4 <__aeabi_uldivmod>
   8434e:	9803      	ldr	r0, [sp, #12]
   84350:	3230      	adds	r2, #48	; 0x30
   84352:	f800 2901 	strb.w	r2, [r0], #-1
   84356:	4629      	mov	r1, r5
   84358:	220a      	movs	r2, #10
   8435a:	2300      	movs	r3, #0
   8435c:	f8dd a00c 	ldr.w	sl, [sp, #12]
   84360:	9003      	str	r0, [sp, #12]
   84362:	4620      	mov	r0, r4
   84364:	f001 fd1e 	bl	85da4 <__aeabi_uldivmod>
   84368:	4604      	mov	r4, r0
   8436a:	460d      	mov	r5, r1
   8436c:	ea54 0105 	orrs.w	r1, r4, r5
   84370:	f8dd c000 	ldr.w	ip, [sp]
   84374:	d1e3      	bne.n	8433e <_vfiprintf_r+0x50a>
   84376:	e01b      	b.n	843b0 <_vfiprintf_r+0x57c>
   84378:	9905      	ldr	r1, [sp, #20]
   8437a:	f004 000f 	and.w	r0, r4, #15
   8437e:	0924      	lsrs	r4, r4, #4
   84380:	5c0a      	ldrb	r2, [r1, r0]
   84382:	ea44 7005 	orr.w	r0, r4, r5, lsl #28
   84386:	0929      	lsrs	r1, r5, #4
   84388:	4604      	mov	r4, r0
   8438a:	460d      	mov	r5, r1
   8438c:	469a      	mov	sl, r3
   8438e:	f803 2901 	strb.w	r2, [r3], #-1
   84392:	ea54 0205 	orrs.w	r2, r4, r5
   84396:	d1ef      	bne.n	84378 <_vfiprintf_r+0x544>
   84398:	e00a      	b.n	843b0 <_vfiprintf_r+0x57c>
   8439a:	b938      	cbnz	r0, 843ac <_vfiprintf_r+0x578>
   8439c:	07f9      	lsls	r1, r7, #31
   8439e:	d505      	bpl.n	843ac <_vfiprintf_r+0x578>
   843a0:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
   843a4:	2030      	movs	r0, #48	; 0x30
   843a6:	f80a 0f27 	strb.w	r0, [sl, #39]!
   843aa:	e001      	b.n	843b0 <_vfiprintf_r+0x57c>
   843ac:	f10d 0a60 	add.w	sl, sp, #96	; 0x60
   843b0:	ad18      	add	r5, sp, #96	; 0x60
   843b2:	ebca 0405 	rsb	r4, sl, r5
   843b6:	4665      	mov	r5, ip
   843b8:	e00f      	b.n	843da <_vfiprintf_r+0x5a6>
   843ba:	f88d 2027 	strb.w	r2, [sp, #39]	; 0x27
   843be:	2b00      	cmp	r3, #0
   843c0:	f000 8176 	beq.w	846b0 <_vfiprintf_r+0x87c>
   843c4:	2500      	movs	r5, #0
   843c6:	f88d 3038 	strb.w	r3, [sp, #56]	; 0x38
   843ca:	f88d 5027 	strb.w	r5, [sp, #39]	; 0x27
   843ce:	2401      	movs	r4, #1
   843d0:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
   843d4:	e001      	b.n	843da <_vfiprintf_r+0x5a6>
   843d6:	4664      	mov	r4, ip
   843d8:	4605      	mov	r5, r0
   843da:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
   843de:	42ac      	cmp	r4, r5
   843e0:	bfac      	ite	ge
   843e2:	4621      	movge	r1, r4
   843e4:	4629      	movlt	r1, r5
   843e6:	9103      	str	r1, [sp, #12]
   843e8:	b113      	cbz	r3, 843f0 <_vfiprintf_r+0x5bc>
   843ea:	9803      	ldr	r0, [sp, #12]
   843ec:	1c42      	adds	r2, r0, #1
   843ee:	9203      	str	r2, [sp, #12]
   843f0:	f017 0102 	ands.w	r1, r7, #2
   843f4:	9106      	str	r1, [sp, #24]
   843f6:	d002      	beq.n	843fe <_vfiprintf_r+0x5ca>
   843f8:	9b03      	ldr	r3, [sp, #12]
   843fa:	1c98      	adds	r0, r3, #2
   843fc:	9003      	str	r0, [sp, #12]
   843fe:	f017 0284 	ands.w	r2, r7, #132	; 0x84
   84402:	9207      	str	r2, [sp, #28]
   84404:	d13c      	bne.n	84480 <_vfiprintf_r+0x64c>
   84406:	9904      	ldr	r1, [sp, #16]
   84408:	9b03      	ldr	r3, [sp, #12]
   8440a:	1acb      	subs	r3, r1, r3
   8440c:	2b00      	cmp	r3, #0
   8440e:	dd37      	ble.n	84480 <_vfiprintf_r+0x64c>
   84410:	48a5      	ldr	r0, [pc, #660]	; (846a8 <_vfiprintf_r+0x874>)
   84412:	2b10      	cmp	r3, #16
   84414:	f8c8 0000 	str.w	r0, [r8]
   84418:	dd1b      	ble.n	84452 <_vfiprintf_r+0x61e>
   8441a:	990c      	ldr	r1, [sp, #48]	; 0x30
   8441c:	2210      	movs	r2, #16
   8441e:	980d      	ldr	r0, [sp, #52]	; 0x34
   84420:	f8c8 2004 	str.w	r2, [r8, #4]
   84424:	1c4a      	adds	r2, r1, #1
   84426:	3010      	adds	r0, #16
   84428:	2a07      	cmp	r2, #7
   8442a:	900d      	str	r0, [sp, #52]	; 0x34
   8442c:	920c      	str	r2, [sp, #48]	; 0x30
   8442e:	dc02      	bgt.n	84436 <_vfiprintf_r+0x602>
   84430:	f108 0808 	add.w	r8, r8, #8
   84434:	e00b      	b.n	8444e <_vfiprintf_r+0x61a>
   84436:	4658      	mov	r0, fp
   84438:	4649      	mov	r1, r9
   8443a:	aa0b      	add	r2, sp, #44	; 0x2c
   8443c:	9300      	str	r3, [sp, #0]
   8443e:	f7ff fcc5 	bl	83dcc <__sprint_r>
   84442:	9b00      	ldr	r3, [sp, #0]
   84444:	2800      	cmp	r0, #0
   84446:	f040 813a 	bne.w	846be <_vfiprintf_r+0x88a>
   8444a:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
   8444e:	3b10      	subs	r3, #16
   84450:	e7de      	b.n	84410 <_vfiprintf_r+0x5dc>
   84452:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   84454:	f8c8 3004 	str.w	r3, [r8, #4]
   84458:	18d1      	adds	r1, r2, r3
   8445a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   8445c:	910d      	str	r1, [sp, #52]	; 0x34
   8445e:	1c58      	adds	r0, r3, #1
   84460:	2807      	cmp	r0, #7
   84462:	900c      	str	r0, [sp, #48]	; 0x30
   84464:	dc02      	bgt.n	8446c <_vfiprintf_r+0x638>
   84466:	f108 0808 	add.w	r8, r8, #8
   8446a:	e009      	b.n	84480 <_vfiprintf_r+0x64c>
   8446c:	4658      	mov	r0, fp
   8446e:	4649      	mov	r1, r9
   84470:	aa0b      	add	r2, sp, #44	; 0x2c
   84472:	f7ff fcab 	bl	83dcc <__sprint_r>
   84476:	2800      	cmp	r0, #0
   84478:	f040 8121 	bne.w	846be <_vfiprintf_r+0x88a>
   8447c:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
   84480:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
   84484:	f10d 0127 	add.w	r1, sp, #39	; 0x27
   84488:	b1ca      	cbz	r2, 844be <_vfiprintf_r+0x68a>
   8448a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   8448c:	2301      	movs	r3, #1
   8448e:	980d      	ldr	r0, [sp, #52]	; 0x34
   84490:	f8c8 3004 	str.w	r3, [r8, #4]
   84494:	1c53      	adds	r3, r2, #1
   84496:	f8c8 1000 	str.w	r1, [r8]
   8449a:	1c41      	adds	r1, r0, #1
   8449c:	2b07      	cmp	r3, #7
   8449e:	910d      	str	r1, [sp, #52]	; 0x34
   844a0:	930c      	str	r3, [sp, #48]	; 0x30
   844a2:	dc02      	bgt.n	844aa <_vfiprintf_r+0x676>
   844a4:	f108 0808 	add.w	r8, r8, #8
   844a8:	e009      	b.n	844be <_vfiprintf_r+0x68a>
   844aa:	4658      	mov	r0, fp
   844ac:	4649      	mov	r1, r9
   844ae:	aa0b      	add	r2, sp, #44	; 0x2c
   844b0:	f7ff fc8c 	bl	83dcc <__sprint_r>
   844b4:	2800      	cmp	r0, #0
   844b6:	f040 8102 	bne.w	846be <_vfiprintf_r+0x88a>
   844ba:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
   844be:	9806      	ldr	r0, [sp, #24]
   844c0:	b1d0      	cbz	r0, 844f8 <_vfiprintf_r+0x6c4>
   844c2:	a90a      	add	r1, sp, #40	; 0x28
   844c4:	f8c8 1000 	str.w	r1, [r8]
   844c8:	990c      	ldr	r1, [sp, #48]	; 0x30
   844ca:	2202      	movs	r2, #2
   844cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   844ce:	f8c8 2004 	str.w	r2, [r8, #4]
   844d2:	1c4a      	adds	r2, r1, #1
   844d4:	1c98      	adds	r0, r3, #2
   844d6:	2a07      	cmp	r2, #7
   844d8:	900d      	str	r0, [sp, #52]	; 0x34
   844da:	920c      	str	r2, [sp, #48]	; 0x30
   844dc:	dc02      	bgt.n	844e4 <_vfiprintf_r+0x6b0>
   844de:	f108 0808 	add.w	r8, r8, #8
   844e2:	e009      	b.n	844f8 <_vfiprintf_r+0x6c4>
   844e4:	4658      	mov	r0, fp
   844e6:	4649      	mov	r1, r9
   844e8:	aa0b      	add	r2, sp, #44	; 0x2c
   844ea:	f7ff fc6f 	bl	83dcc <__sprint_r>
   844ee:	2800      	cmp	r0, #0
   844f0:	f040 80e5 	bne.w	846be <_vfiprintf_r+0x88a>
   844f4:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
   844f8:	9b07      	ldr	r3, [sp, #28]
   844fa:	2b80      	cmp	r3, #128	; 0x80
   844fc:	d13c      	bne.n	84578 <_vfiprintf_r+0x744>
   844fe:	9804      	ldr	r0, [sp, #16]
   84500:	9903      	ldr	r1, [sp, #12]
   84502:	1a43      	subs	r3, r0, r1
   84504:	2b00      	cmp	r3, #0
   84506:	dd37      	ble.n	84578 <_vfiprintf_r+0x744>
   84508:	4a68      	ldr	r2, [pc, #416]	; (846ac <_vfiprintf_r+0x878>)
   8450a:	2b10      	cmp	r3, #16
   8450c:	f8c8 2000 	str.w	r2, [r8]
   84510:	dd1b      	ble.n	8454a <_vfiprintf_r+0x716>
   84512:	980c      	ldr	r0, [sp, #48]	; 0x30
   84514:	2110      	movs	r1, #16
   84516:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   84518:	f8c8 1004 	str.w	r1, [r8, #4]
   8451c:	1c41      	adds	r1, r0, #1
   8451e:	3210      	adds	r2, #16
   84520:	2907      	cmp	r1, #7
   84522:	920d      	str	r2, [sp, #52]	; 0x34
   84524:	910c      	str	r1, [sp, #48]	; 0x30
   84526:	dc02      	bgt.n	8452e <_vfiprintf_r+0x6fa>
   84528:	f108 0808 	add.w	r8, r8, #8
   8452c:	e00b      	b.n	84546 <_vfiprintf_r+0x712>
   8452e:	4658      	mov	r0, fp
   84530:	4649      	mov	r1, r9
   84532:	aa0b      	add	r2, sp, #44	; 0x2c
   84534:	9300      	str	r3, [sp, #0]
   84536:	f7ff fc49 	bl	83dcc <__sprint_r>
   8453a:	9b00      	ldr	r3, [sp, #0]
   8453c:	2800      	cmp	r0, #0
   8453e:	f040 80be 	bne.w	846be <_vfiprintf_r+0x88a>
   84542:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
   84546:	3b10      	subs	r3, #16
   84548:	e7de      	b.n	84508 <_vfiprintf_r+0x6d4>
   8454a:	990c      	ldr	r1, [sp, #48]	; 0x30
   8454c:	980d      	ldr	r0, [sp, #52]	; 0x34
   8454e:	1c4a      	adds	r2, r1, #1
   84550:	f8c8 3004 	str.w	r3, [r8, #4]
   84554:	2a07      	cmp	r2, #7
   84556:	4403      	add	r3, r0
   84558:	930d      	str	r3, [sp, #52]	; 0x34
   8455a:	920c      	str	r2, [sp, #48]	; 0x30
   8455c:	dc02      	bgt.n	84564 <_vfiprintf_r+0x730>
   8455e:	f108 0808 	add.w	r8, r8, #8
   84562:	e009      	b.n	84578 <_vfiprintf_r+0x744>
   84564:	4658      	mov	r0, fp
   84566:	4649      	mov	r1, r9
   84568:	aa0b      	add	r2, sp, #44	; 0x2c
   8456a:	f7ff fc2f 	bl	83dcc <__sprint_r>
   8456e:	2800      	cmp	r0, #0
   84570:	f040 80a5 	bne.w	846be <_vfiprintf_r+0x88a>
   84574:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
   84578:	1b2d      	subs	r5, r5, r4
   8457a:	2d00      	cmp	r5, #0
   8457c:	dd34      	ble.n	845e8 <_vfiprintf_r+0x7b4>
   8457e:	484b      	ldr	r0, [pc, #300]	; (846ac <_vfiprintf_r+0x878>)
   84580:	2d10      	cmp	r5, #16
   84582:	f8c8 0000 	str.w	r0, [r8]
   84586:	dd19      	ble.n	845bc <_vfiprintf_r+0x788>
   84588:	980c      	ldr	r0, [sp, #48]	; 0x30
   8458a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   8458c:	1c43      	adds	r3, r0, #1
   8458e:	2110      	movs	r1, #16
   84590:	3210      	adds	r2, #16
   84592:	2b07      	cmp	r3, #7
   84594:	f8c8 1004 	str.w	r1, [r8, #4]
   84598:	920d      	str	r2, [sp, #52]	; 0x34
   8459a:	930c      	str	r3, [sp, #48]	; 0x30
   8459c:	dc02      	bgt.n	845a4 <_vfiprintf_r+0x770>
   8459e:	f108 0808 	add.w	r8, r8, #8
   845a2:	e009      	b.n	845b8 <_vfiprintf_r+0x784>
   845a4:	4658      	mov	r0, fp
   845a6:	4649      	mov	r1, r9
   845a8:	aa0b      	add	r2, sp, #44	; 0x2c
   845aa:	f7ff fc0f 	bl	83dcc <__sprint_r>
   845ae:	2800      	cmp	r0, #0
   845b0:	f040 8085 	bne.w	846be <_vfiprintf_r+0x88a>
   845b4:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
   845b8:	3d10      	subs	r5, #16
   845ba:	e7e0      	b.n	8457e <_vfiprintf_r+0x74a>
   845bc:	990c      	ldr	r1, [sp, #48]	; 0x30
   845be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   845c0:	1c4a      	adds	r2, r1, #1
   845c2:	f8c8 5004 	str.w	r5, [r8, #4]
   845c6:	2a07      	cmp	r2, #7
   845c8:	441d      	add	r5, r3
   845ca:	950d      	str	r5, [sp, #52]	; 0x34
   845cc:	920c      	str	r2, [sp, #48]	; 0x30
   845ce:	dc02      	bgt.n	845d6 <_vfiprintf_r+0x7a2>
   845d0:	f108 0808 	add.w	r8, r8, #8
   845d4:	e008      	b.n	845e8 <_vfiprintf_r+0x7b4>
   845d6:	4658      	mov	r0, fp
   845d8:	4649      	mov	r1, r9
   845da:	aa0b      	add	r2, sp, #44	; 0x2c
   845dc:	f7ff fbf6 	bl	83dcc <__sprint_r>
   845e0:	2800      	cmp	r0, #0
   845e2:	d16c      	bne.n	846be <_vfiprintf_r+0x88a>
   845e4:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
   845e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   845ea:	980d      	ldr	r0, [sp, #52]	; 0x34
   845ec:	1c59      	adds	r1, r3, #1
   845ee:	f8c8 4004 	str.w	r4, [r8, #4]
   845f2:	2907      	cmp	r1, #7
   845f4:	4404      	add	r4, r0
   845f6:	f8c8 a000 	str.w	sl, [r8]
   845fa:	940d      	str	r4, [sp, #52]	; 0x34
   845fc:	910c      	str	r1, [sp, #48]	; 0x30
   845fe:	dc02      	bgt.n	84606 <_vfiprintf_r+0x7d2>
   84600:	f108 0308 	add.w	r3, r8, #8
   84604:	e007      	b.n	84616 <_vfiprintf_r+0x7e2>
   84606:	4658      	mov	r0, fp
   84608:	4649      	mov	r1, r9
   8460a:	aa0b      	add	r2, sp, #44	; 0x2c
   8460c:	f7ff fbde 	bl	83dcc <__sprint_r>
   84610:	2800      	cmp	r0, #0
   84612:	d154      	bne.n	846be <_vfiprintf_r+0x88a>
   84614:	ab32      	add	r3, sp, #200	; 0xc8
   84616:	077a      	lsls	r2, r7, #29
   84618:	d40b      	bmi.n	84632 <_vfiprintf_r+0x7fe>
   8461a:	9802      	ldr	r0, [sp, #8]
   8461c:	9b03      	ldr	r3, [sp, #12]
   8461e:	9904      	ldr	r1, [sp, #16]
   84620:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   84622:	428b      	cmp	r3, r1
   84624:	bfac      	ite	ge
   84626:	18c0      	addge	r0, r0, r3
   84628:	1840      	addlt	r0, r0, r1
   8462a:	9002      	str	r0, [sp, #8]
   8462c:	2a00      	cmp	r2, #0
   8462e:	d036      	beq.n	8469e <_vfiprintf_r+0x86a>
   84630:	e02f      	b.n	84692 <_vfiprintf_r+0x85e>
   84632:	9c04      	ldr	r4, [sp, #16]
   84634:	9a03      	ldr	r2, [sp, #12]
   84636:	1aa4      	subs	r4, r4, r2
   84638:	2c00      	cmp	r4, #0
   8463a:	ddee      	ble.n	8461a <_vfiprintf_r+0x7e6>
   8463c:	481a      	ldr	r0, [pc, #104]	; (846a8 <_vfiprintf_r+0x874>)
   8463e:	2c10      	cmp	r4, #16
   84640:	6018      	str	r0, [r3, #0]
   84642:	dd15      	ble.n	84670 <_vfiprintf_r+0x83c>
   84644:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   84646:	2010      	movs	r0, #16
   84648:	990d      	ldr	r1, [sp, #52]	; 0x34
   8464a:	6058      	str	r0, [r3, #4]
   8464c:	1c50      	adds	r0, r2, #1
   8464e:	3110      	adds	r1, #16
   84650:	2807      	cmp	r0, #7
   84652:	910d      	str	r1, [sp, #52]	; 0x34
   84654:	900c      	str	r0, [sp, #48]	; 0x30
   84656:	dc01      	bgt.n	8465c <_vfiprintf_r+0x828>
   84658:	3308      	adds	r3, #8
   8465a:	e007      	b.n	8466c <_vfiprintf_r+0x838>
   8465c:	4658      	mov	r0, fp
   8465e:	4649      	mov	r1, r9
   84660:	aa0b      	add	r2, sp, #44	; 0x2c
   84662:	f7ff fbb3 	bl	83dcc <__sprint_r>
   84666:	2800      	cmp	r0, #0
   84668:	d129      	bne.n	846be <_vfiprintf_r+0x88a>
   8466a:	ab32      	add	r3, sp, #200	; 0xc8
   8466c:	3c10      	subs	r4, #16
   8466e:	e7e5      	b.n	8463c <_vfiprintf_r+0x808>
   84670:	990c      	ldr	r1, [sp, #48]	; 0x30
   84672:	605c      	str	r4, [r3, #4]
   84674:	9b0d      	ldr	r3, [sp, #52]	; 0x34
   84676:	1c4a      	adds	r2, r1, #1
   84678:	191c      	adds	r4, r3, r4
   8467a:	2a07      	cmp	r2, #7
   8467c:	940d      	str	r4, [sp, #52]	; 0x34
   8467e:	920c      	str	r2, [sp, #48]	; 0x30
   84680:	ddcb      	ble.n	8461a <_vfiprintf_r+0x7e6>
   84682:	4658      	mov	r0, fp
   84684:	4649      	mov	r1, r9
   84686:	aa0b      	add	r2, sp, #44	; 0x2c
   84688:	f7ff fba0 	bl	83dcc <__sprint_r>
   8468c:	2800      	cmp	r0, #0
   8468e:	d0c4      	beq.n	8461a <_vfiprintf_r+0x7e6>
   84690:	e015      	b.n	846be <_vfiprintf_r+0x88a>
   84692:	4658      	mov	r0, fp
   84694:	4649      	mov	r1, r9
   84696:	aa0b      	add	r2, sp, #44	; 0x2c
   84698:	f7ff fb98 	bl	83dcc <__sprint_r>
   8469c:	b978      	cbnz	r0, 846be <_vfiprintf_r+0x88a>
   8469e:	2500      	movs	r5, #0
   846a0:	950c      	str	r5, [sp, #48]	; 0x30
   846a2:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
   846a6:	e444      	b.n	83f32 <_vfiprintf_r+0xfe>
   846a8:	0008642a 	.word	0x0008642a
   846ac:	0008643a 	.word	0x0008643a
   846b0:	980d      	ldr	r0, [sp, #52]	; 0x34
   846b2:	b120      	cbz	r0, 846be <_vfiprintf_r+0x88a>
   846b4:	4658      	mov	r0, fp
   846b6:	4649      	mov	r1, r9
   846b8:	aa0b      	add	r2, sp, #44	; 0x2c
   846ba:	f7ff fb87 	bl	83dcc <__sprint_r>
   846be:	f8b9 100c 	ldrh.w	r1, [r9, #12]
   846c2:	f001 0240 	and.w	r2, r1, #64	; 0x40
   846c6:	b213      	sxth	r3, r2
   846c8:	2b00      	cmp	r3, #0
   846ca:	f47f abe6 	bne.w	83e9a <_vfiprintf_r+0x66>
   846ce:	9802      	ldr	r0, [sp, #8]
   846d0:	b033      	add	sp, #204	; 0xcc
   846d2:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
   846d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000846da <vfiprintf>:
   846da:	b530      	push	{r4, r5, lr}
   846dc:	4613      	mov	r3, r2
   846de:	4a05      	ldr	r2, [pc, #20]	; (846f4 <vfiprintf+0x1a>)
   846e0:	4605      	mov	r5, r0
   846e2:	460c      	mov	r4, r1
   846e4:	6810      	ldr	r0, [r2, #0]
   846e6:	4629      	mov	r1, r5
   846e8:	4622      	mov	r2, r4
   846ea:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   846ee:	f7ff bba1 	b.w	83e34 <_vfiprintf_r>
   846f2:	bf00      	nop
   846f4:	20070038 	.word	0x20070038

000846f8 <__swsetup_r>:
   846f8:	b538      	push	{r3, r4, r5, lr}
   846fa:	4b2c      	ldr	r3, [pc, #176]	; (847ac <__swsetup_r+0xb4>)
   846fc:	4605      	mov	r5, r0
   846fe:	6818      	ldr	r0, [r3, #0]
   84700:	460c      	mov	r4, r1
   84702:	b118      	cbz	r0, 8470c <__swsetup_r+0x14>
   84704:	6b82      	ldr	r2, [r0, #56]	; 0x38
   84706:	b90a      	cbnz	r2, 8470c <__swsetup_r+0x14>
   84708:	f000 f99c 	bl	84a44 <__sinit>
   8470c:	89a0      	ldrh	r0, [r4, #12]
   8470e:	f000 0108 	and.w	r1, r0, #8
   84712:	b20b      	sxth	r3, r1
   84714:	bb0b      	cbnz	r3, 8475a <__swsetup_r+0x62>
   84716:	f000 0210 	and.w	r2, r0, #16
   8471a:	b211      	sxth	r1, r2
   8471c:	b911      	cbnz	r1, 84724 <__swsetup_r+0x2c>
   8471e:	f04f 30ff 	mov.w	r0, #4294967295
   84722:	bd38      	pop	{r3, r4, r5, pc}
   84724:	f000 0004 	and.w	r0, r0, #4
   84728:	b203      	sxth	r3, r0
   8472a:	b193      	cbz	r3, 84752 <__swsetup_r+0x5a>
   8472c:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8472e:	b141      	cbz	r1, 84742 <__swsetup_r+0x4a>
   84730:	f104 0240 	add.w	r2, r4, #64	; 0x40
   84734:	4291      	cmp	r1, r2
   84736:	d002      	beq.n	8473e <__swsetup_r+0x46>
   84738:	4628      	mov	r0, r5
   8473a:	f000 fac1 	bl	84cc0 <_free_r>
   8473e:	2100      	movs	r1, #0
   84740:	6321      	str	r1, [r4, #48]	; 0x30
   84742:	89a0      	ldrh	r0, [r4, #12]
   84744:	6921      	ldr	r1, [r4, #16]
   84746:	f020 0324 	bic.w	r3, r0, #36	; 0x24
   8474a:	2200      	movs	r2, #0
   8474c:	81a3      	strh	r3, [r4, #12]
   8474e:	6062      	str	r2, [r4, #4]
   84750:	6021      	str	r1, [r4, #0]
   84752:	89a0      	ldrh	r0, [r4, #12]
   84754:	f040 0308 	orr.w	r3, r0, #8
   84758:	81a3      	strh	r3, [r4, #12]
   8475a:	6922      	ldr	r2, [r4, #16]
   8475c:	b94a      	cbnz	r2, 84772 <__swsetup_r+0x7a>
   8475e:	89a1      	ldrh	r1, [r4, #12]
   84760:	f401 7020 	and.w	r0, r1, #640	; 0x280
   84764:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
   84768:	d003      	beq.n	84772 <__swsetup_r+0x7a>
   8476a:	4628      	mov	r0, r5
   8476c:	4621      	mov	r1, r4
   8476e:	f000 fd3f 	bl	851f0 <__smakebuf_r>
   84772:	89a3      	ldrh	r3, [r4, #12]
   84774:	f013 0201 	ands.w	r2, r3, #1
   84778:	d005      	beq.n	84786 <__swsetup_r+0x8e>
   8477a:	6961      	ldr	r1, [r4, #20]
   8477c:	2200      	movs	r2, #0
   8477e:	4248      	negs	r0, r1
   84780:	60a2      	str	r2, [r4, #8]
   84782:	61a0      	str	r0, [r4, #24]
   84784:	e007      	b.n	84796 <__swsetup_r+0x9e>
   84786:	f003 0102 	and.w	r1, r3, #2
   8478a:	b208      	sxth	r0, r1
   8478c:	b908      	cbnz	r0, 84792 <__swsetup_r+0x9a>
   8478e:	6963      	ldr	r3, [r4, #20]
   84790:	e000      	b.n	84794 <__swsetup_r+0x9c>
   84792:	4613      	mov	r3, r2
   84794:	60a3      	str	r3, [r4, #8]
   84796:	6923      	ldr	r3, [r4, #16]
   84798:	b933      	cbnz	r3, 847a8 <__swsetup_r+0xb0>
   8479a:	89a2      	ldrh	r2, [r4, #12]
   8479c:	f002 0180 	and.w	r1, r2, #128	; 0x80
   847a0:	b208      	sxth	r0, r1
   847a2:	2800      	cmp	r0, #0
   847a4:	d1bb      	bne.n	8471e <__swsetup_r+0x26>
   847a6:	bd38      	pop	{r3, r4, r5, pc}
   847a8:	2000      	movs	r0, #0
   847aa:	bd38      	pop	{r3, r4, r5, pc}
   847ac:	20070038 	.word	0x20070038

000847b0 <__register_exitproc>:
   847b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   847b4:	4698      	mov	r8, r3
   847b6:	4b23      	ldr	r3, [pc, #140]	; (84844 <__register_exitproc+0x94>)
   847b8:	4606      	mov	r6, r0
   847ba:	681c      	ldr	r4, [r3, #0]
   847bc:	460f      	mov	r7, r1
   847be:	f8d4 0148 	ldr.w	r0, [r4, #328]	; 0x148
   847c2:	4691      	mov	r9, r2
   847c4:	b918      	cbnz	r0, 847ce <__register_exitproc+0x1e>
   847c6:	f504 70a6 	add.w	r0, r4, #332	; 0x14c
   847ca:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
   847ce:	6841      	ldr	r1, [r0, #4]
   847d0:	291f      	cmp	r1, #31
   847d2:	dd16      	ble.n	84802 <__register_exitproc+0x52>
   847d4:	481c      	ldr	r0, [pc, #112]	; (84848 <__register_exitproc+0x98>)
   847d6:	b918      	cbnz	r0, 847e0 <__register_exitproc+0x30>
   847d8:	f04f 30ff 	mov.w	r0, #4294967295
   847dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   847e0:	f44f 70c8 	mov.w	r0, #400	; 0x190
   847e4:	f000 fd70 	bl	852c8 <malloc>
   847e8:	2800      	cmp	r0, #0
   847ea:	d0f5      	beq.n	847d8 <__register_exitproc+0x28>
   847ec:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
   847f0:	2500      	movs	r5, #0
   847f2:	6045      	str	r5, [r0, #4]
   847f4:	6002      	str	r2, [r0, #0]
   847f6:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
   847fa:	f8c0 5188 	str.w	r5, [r0, #392]	; 0x188
   847fe:	f8c0 518c 	str.w	r5, [r0, #396]	; 0x18c
   84802:	b1b6      	cbz	r6, 84832 <__register_exitproc+0x82>
   84804:	6844      	ldr	r4, [r0, #4]
   84806:	2201      	movs	r2, #1
   84808:	fa02 f204 	lsl.w	r2, r2, r4
   8480c:	f8d0 1188 	ldr.w	r1, [r0, #392]	; 0x188
   84810:	eb00 0384 	add.w	r3, r0, r4, lsl #2
   84814:	4311      	orrs	r1, r2
   84816:	2e02      	cmp	r6, #2
   84818:	f8c3 9088 	str.w	r9, [r3, #136]	; 0x88
   8481c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
   84820:	461c      	mov	r4, r3
   84822:	f8c3 8108 	str.w	r8, [r3, #264]	; 0x108
   84826:	d104      	bne.n	84832 <__register_exitproc+0x82>
   84828:	f8d0 318c 	ldr.w	r3, [r0, #396]	; 0x18c
   8482c:	431a      	orrs	r2, r3
   8482e:	f8c0 218c 	str.w	r2, [r0, #396]	; 0x18c
   84832:	6841      	ldr	r1, [r0, #4]
   84834:	1c8b      	adds	r3, r1, #2
   84836:	1c4a      	adds	r2, r1, #1
   84838:	f840 7023 	str.w	r7, [r0, r3, lsl #2]
   8483c:	6042      	str	r2, [r0, #4]
   8483e:	2000      	movs	r0, #0
   84840:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   84844:	00086424 	.word	0x00086424
   84848:	000852c9 	.word	0x000852c9

0008484c <register_fini>:
   8484c:	4b02      	ldr	r3, [pc, #8]	; (84858 <register_fini+0xc>)
   8484e:	b113      	cbz	r3, 84856 <register_fini+0xa>
   84850:	4802      	ldr	r0, [pc, #8]	; (8485c <register_fini+0x10>)
   84852:	f7ff b9ab 	b.w	83bac <atexit>
   84856:	4770      	bx	lr
   84858:	00000000 	.word	0x00000000
   8485c:	00083bb9 	.word	0x00083bb9

00084860 <_fflush_r>:
   84860:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84864:	460c      	mov	r4, r1
   84866:	4605      	mov	r5, r0
   84868:	b118      	cbz	r0, 84872 <_fflush_r+0x12>
   8486a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   8486c:	b90b      	cbnz	r3, 84872 <_fflush_r+0x12>
   8486e:	f000 f8e9 	bl	84a44 <__sinit>
   84872:	89a2      	ldrh	r2, [r4, #12]
   84874:	b332      	cbz	r2, 848c4 <_fflush_r+0x64>
   84876:	f002 0008 	and.w	r0, r2, #8
   8487a:	b201      	sxth	r1, r0
   8487c:	2900      	cmp	r1, #0
   8487e:	d162      	bne.n	84946 <_fflush_r+0xe6>
   84880:	6861      	ldr	r1, [r4, #4]
   84882:	f442 6000 	orr.w	r0, r2, #2048	; 0x800
   84886:	2900      	cmp	r1, #0
   84888:	81a0      	strh	r0, [r4, #12]
   8488a:	dc02      	bgt.n	84892 <_fflush_r+0x32>
   8488c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   8488e:	2b00      	cmp	r3, #0
   84890:	dd18      	ble.n	848c4 <_fflush_r+0x64>
   84892:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   84894:	b1b6      	cbz	r6, 848c4 <_fflush_r+0x64>
   84896:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
   8489a:	2000      	movs	r0, #0
   8489c:	b212      	sxth	r2, r2
   8489e:	682f      	ldr	r7, [r5, #0]
   848a0:	6028      	str	r0, [r5, #0]
   848a2:	b10a      	cbz	r2, 848a8 <_fflush_r+0x48>
   848a4:	6d22      	ldr	r2, [r4, #80]	; 0x50
   848a6:	e010      	b.n	848ca <_fflush_r+0x6a>
   848a8:	2301      	movs	r3, #1
   848aa:	4628      	mov	r0, r5
   848ac:	69e1      	ldr	r1, [r4, #28]
   848ae:	47b0      	blx	r6
   848b0:	4602      	mov	r2, r0
   848b2:	3001      	adds	r0, #1
   848b4:	d109      	bne.n	848ca <_fflush_r+0x6a>
   848b6:	6829      	ldr	r1, [r5, #0]
   848b8:	b139      	cbz	r1, 848ca <_fflush_r+0x6a>
   848ba:	291d      	cmp	r1, #29
   848bc:	d001      	beq.n	848c2 <_fflush_r+0x62>
   848be:	2916      	cmp	r1, #22
   848c0:	d14e      	bne.n	84960 <_fflush_r+0x100>
   848c2:	602f      	str	r7, [r5, #0]
   848c4:	2000      	movs	r0, #0
   848c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   848ca:	89a6      	ldrh	r6, [r4, #12]
   848cc:	f006 0104 	and.w	r1, r6, #4
   848d0:	b20b      	sxth	r3, r1
   848d2:	b12b      	cbz	r3, 848e0 <_fflush_r+0x80>
   848d4:	6860      	ldr	r0, [r4, #4]
   848d6:	6b26      	ldr	r6, [r4, #48]	; 0x30
   848d8:	1a12      	subs	r2, r2, r0
   848da:	b10e      	cbz	r6, 848e0 <_fflush_r+0x80>
   848dc:	6be1      	ldr	r1, [r4, #60]	; 0x3c
   848de:	1a52      	subs	r2, r2, r1
   848e0:	69e1      	ldr	r1, [r4, #28]
   848e2:	2300      	movs	r3, #0
   848e4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
   848e6:	4628      	mov	r0, r5
   848e8:	47b0      	blx	r6
   848ea:	1c41      	adds	r1, r0, #1
   848ec:	d105      	bne.n	848fa <_fflush_r+0x9a>
   848ee:	682a      	ldr	r2, [r5, #0]
   848f0:	b11a      	cbz	r2, 848fa <_fflush_r+0x9a>
   848f2:	2a1d      	cmp	r2, #29
   848f4:	d001      	beq.n	848fa <_fflush_r+0x9a>
   848f6:	2a16      	cmp	r2, #22
   848f8:	d11f      	bne.n	8493a <_fflush_r+0xda>
   848fa:	89a3      	ldrh	r3, [r4, #12]
   848fc:	2100      	movs	r1, #0
   848fe:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
   84902:	81a2      	strh	r2, [r4, #12]
   84904:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
   84908:	6922      	ldr	r2, [r4, #16]
   8490a:	6061      	str	r1, [r4, #4]
   8490c:	b219      	sxth	r1, r3
   8490e:	6022      	str	r2, [r4, #0]
   84910:	b121      	cbz	r1, 8491c <_fflush_r+0xbc>
   84912:	1c42      	adds	r2, r0, #1
   84914:	d101      	bne.n	8491a <_fflush_r+0xba>
   84916:	682a      	ldr	r2, [r5, #0]
   84918:	b902      	cbnz	r2, 8491c <_fflush_r+0xbc>
   8491a:	6520      	str	r0, [r4, #80]	; 0x50
   8491c:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8491e:	602f      	str	r7, [r5, #0]
   84920:	2900      	cmp	r1, #0
   84922:	d0cf      	beq.n	848c4 <_fflush_r+0x64>
   84924:	f104 0040 	add.w	r0, r4, #64	; 0x40
   84928:	4281      	cmp	r1, r0
   8492a:	d002      	beq.n	84932 <_fflush_r+0xd2>
   8492c:	4628      	mov	r0, r5
   8492e:	f000 f9c7 	bl	84cc0 <_free_r>
   84932:	2000      	movs	r0, #0
   84934:	6320      	str	r0, [r4, #48]	; 0x30
   84936:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8493a:	89a3      	ldrh	r3, [r4, #12]
   8493c:	f043 0140 	orr.w	r1, r3, #64	; 0x40
   84940:	81a1      	strh	r1, [r4, #12]
   84942:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84946:	6926      	ldr	r6, [r4, #16]
   84948:	2e00      	cmp	r6, #0
   8494a:	d0bb      	beq.n	848c4 <_fflush_r+0x64>
   8494c:	0792      	lsls	r2, r2, #30
   8494e:	6823      	ldr	r3, [r4, #0]
   84950:	bf0c      	ite	eq
   84952:	6962      	ldreq	r2, [r4, #20]
   84954:	2200      	movne	r2, #0
   84956:	ebc6 0803 	rsb	r8, r6, r3
   8495a:	6026      	str	r6, [r4, #0]
   8495c:	60a2      	str	r2, [r4, #8]
   8495e:	e012      	b.n	84986 <_fflush_r+0x126>
   84960:	89a3      	ldrh	r3, [r4, #12]
   84962:	f043 0040 	orr.w	r0, r3, #64	; 0x40
   84966:	81a0      	strh	r0, [r4, #12]
   84968:	f04f 30ff 	mov.w	r0, #4294967295
   8496c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84970:	6a67      	ldr	r7, [r4, #36]	; 0x24
   84972:	4628      	mov	r0, r5
   84974:	69e1      	ldr	r1, [r4, #28]
   84976:	4632      	mov	r2, r6
   84978:	4643      	mov	r3, r8
   8497a:	47b8      	blx	r7
   8497c:	2800      	cmp	r0, #0
   8497e:	ddef      	ble.n	84960 <_fflush_r+0x100>
   84980:	1836      	adds	r6, r6, r0
   84982:	ebc0 0808 	rsb	r8, r0, r8
   84986:	f1b8 0f00 	cmp.w	r8, #0
   8498a:	dcf1      	bgt.n	84970 <_fflush_r+0x110>
   8498c:	e79a      	b.n	848c4 <_fflush_r+0x64>

0008498e <fflush>:
   8498e:	4601      	mov	r1, r0
   84990:	b920      	cbnz	r0, 8499c <fflush+0xe>
   84992:	4804      	ldr	r0, [pc, #16]	; (849a4 <fflush+0x16>)
   84994:	4904      	ldr	r1, [pc, #16]	; (849a8 <fflush+0x1a>)
   84996:	6800      	ldr	r0, [r0, #0]
   84998:	f000 bbc4 	b.w	85124 <_fwalk_reent>
   8499c:	4b03      	ldr	r3, [pc, #12]	; (849ac <fflush+0x1e>)
   8499e:	6818      	ldr	r0, [r3, #0]
   849a0:	f7ff bf5e 	b.w	84860 <_fflush_r>
   849a4:	00086424 	.word	0x00086424
   849a8:	00084861 	.word	0x00084861
   849ac:	20070038 	.word	0x20070038

000849b0 <__fp_lock>:
   849b0:	2000      	movs	r0, #0
   849b2:	4770      	bx	lr

000849b4 <__fp_unlock>:
   849b4:	2000      	movs	r0, #0
   849b6:	4770      	bx	lr

000849b8 <_cleanup_r>:
   849b8:	4901      	ldr	r1, [pc, #4]	; (849c0 <_cleanup_r+0x8>)
   849ba:	f000 bb92 	b.w	850e2 <_fwalk>
   849be:	bf00      	nop
   849c0:	00085d09 	.word	0x00085d09

000849c4 <std.isra.0>:
   849c4:	2300      	movs	r3, #0
   849c6:	b510      	push	{r4, lr}
   849c8:	4604      	mov	r4, r0
   849ca:	6003      	str	r3, [r0, #0]
   849cc:	6043      	str	r3, [r0, #4]
   849ce:	6083      	str	r3, [r0, #8]
   849d0:	8181      	strh	r1, [r0, #12]
   849d2:	6643      	str	r3, [r0, #100]	; 0x64
   849d4:	81c2      	strh	r2, [r0, #14]
   849d6:	6103      	str	r3, [r0, #16]
   849d8:	6143      	str	r3, [r0, #20]
   849da:	6183      	str	r3, [r0, #24]
   849dc:	4619      	mov	r1, r3
   849de:	2208      	movs	r2, #8
   849e0:	f100 005c 	add.w	r0, r0, #92	; 0x5c
   849e4:	f7ff f94d 	bl	83c82 <memset>
   849e8:	4804      	ldr	r0, [pc, #16]	; (849fc <std.isra.0+0x38>)
   849ea:	4905      	ldr	r1, [pc, #20]	; (84a00 <std.isra.0+0x3c>)
   849ec:	4a05      	ldr	r2, [pc, #20]	; (84a04 <std.isra.0+0x40>)
   849ee:	4b06      	ldr	r3, [pc, #24]	; (84a08 <std.isra.0+0x44>)
   849f0:	61e4      	str	r4, [r4, #28]
   849f2:	6220      	str	r0, [r4, #32]
   849f4:	6261      	str	r1, [r4, #36]	; 0x24
   849f6:	62a2      	str	r2, [r4, #40]	; 0x28
   849f8:	62e3      	str	r3, [r4, #44]	; 0x2c
   849fa:	bd10      	pop	{r4, pc}
   849fc:	00085a3d 	.word	0x00085a3d
   84a00:	00085a63 	.word	0x00085a63
   84a04:	00085a9f 	.word	0x00085a9f
   84a08:	00085ac3 	.word	0x00085ac3

00084a0c <__sfmoreglue>:
   84a0c:	b570      	push	{r4, r5, r6, lr}
   84a0e:	2568      	movs	r5, #104	; 0x68
   84a10:	434d      	muls	r5, r1
   84a12:	460e      	mov	r6, r1
   84a14:	f105 010c 	add.w	r1, r5, #12
   84a18:	f000 fc66 	bl	852e8 <_malloc_r>
   84a1c:	4604      	mov	r4, r0
   84a1e:	b140      	cbz	r0, 84a32 <__sfmoreglue+0x26>
   84a20:	f100 000c 	add.w	r0, r0, #12
   84a24:	2100      	movs	r1, #0
   84a26:	e884 0042 	stmia.w	r4, {r1, r6}
   84a2a:	60a0      	str	r0, [r4, #8]
   84a2c:	462a      	mov	r2, r5
   84a2e:	f7ff f928 	bl	83c82 <memset>
   84a32:	4620      	mov	r0, r4
   84a34:	bd70      	pop	{r4, r5, r6, pc}

00084a36 <_cleanup>:
   84a36:	4b02      	ldr	r3, [pc, #8]	; (84a40 <_cleanup+0xa>)
   84a38:	6818      	ldr	r0, [r3, #0]
   84a3a:	f7ff bfbd 	b.w	849b8 <_cleanup_r>
   84a3e:	bf00      	nop
   84a40:	00086424 	.word	0x00086424

00084a44 <__sinit>:
   84a44:	b538      	push	{r3, r4, r5, lr}
   84a46:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84a48:	4604      	mov	r4, r0
   84a4a:	b9eb      	cbnz	r3, 84a88 <__sinit+0x44>
   84a4c:	4a0f      	ldr	r2, [pc, #60]	; (84a8c <__sinit+0x48>)
   84a4e:	2501      	movs	r5, #1
   84a50:	f8c0 32e0 	str.w	r3, [r0, #736]	; 0x2e0
   84a54:	63c2      	str	r2, [r0, #60]	; 0x3c
   84a56:	6385      	str	r5, [r0, #56]	; 0x38
   84a58:	f504 713b 	add.w	r1, r4, #748	; 0x2ec
   84a5c:	2003      	movs	r0, #3
   84a5e:	461a      	mov	r2, r3
   84a60:	f8c4 02e4 	str.w	r0, [r4, #740]	; 0x2e4
   84a64:	f8c4 12e8 	str.w	r1, [r4, #744]	; 0x2e8
   84a68:	6860      	ldr	r0, [r4, #4]
   84a6a:	2104      	movs	r1, #4
   84a6c:	f7ff ffaa 	bl	849c4 <std.isra.0>
   84a70:	68a0      	ldr	r0, [r4, #8]
   84a72:	2109      	movs	r1, #9
   84a74:	462a      	mov	r2, r5
   84a76:	f7ff ffa5 	bl	849c4 <std.isra.0>
   84a7a:	68e0      	ldr	r0, [r4, #12]
   84a7c:	2112      	movs	r1, #18
   84a7e:	2202      	movs	r2, #2
   84a80:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   84a84:	f7ff bf9e 	b.w	849c4 <std.isra.0>
   84a88:	bd38      	pop	{r3, r4, r5, pc}
   84a8a:	bf00      	nop
   84a8c:	000849b9 	.word	0x000849b9

00084a90 <__sfp>:
   84a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84a92:	4b1d      	ldr	r3, [pc, #116]	; (84b08 <__sfp+0x78>)
   84a94:	4607      	mov	r7, r0
   84a96:	681e      	ldr	r6, [r3, #0]
   84a98:	6bb0      	ldr	r0, [r6, #56]	; 0x38
   84a9a:	b910      	cbnz	r0, 84aa2 <__sfp+0x12>
   84a9c:	4630      	mov	r0, r6
   84a9e:	f7ff ffd1 	bl	84a44 <__sinit>
   84aa2:	f506 7638 	add.w	r6, r6, #736	; 0x2e0
   84aa6:	68b4      	ldr	r4, [r6, #8]
   84aa8:	6871      	ldr	r1, [r6, #4]
   84aaa:	3901      	subs	r1, #1
   84aac:	d404      	bmi.n	84ab8 <__sfp+0x28>
   84aae:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
   84ab2:	b185      	cbz	r5, 84ad6 <__sfp+0x46>
   84ab4:	3468      	adds	r4, #104	; 0x68
   84ab6:	e7f8      	b.n	84aaa <__sfp+0x1a>
   84ab8:	6832      	ldr	r2, [r6, #0]
   84aba:	b10a      	cbz	r2, 84ac0 <__sfp+0x30>
   84abc:	6836      	ldr	r6, [r6, #0]
   84abe:	e7f2      	b.n	84aa6 <__sfp+0x16>
   84ac0:	4638      	mov	r0, r7
   84ac2:	2104      	movs	r1, #4
   84ac4:	f7ff ffa2 	bl	84a0c <__sfmoreglue>
   84ac8:	6030      	str	r0, [r6, #0]
   84aca:	2800      	cmp	r0, #0
   84acc:	d1f6      	bne.n	84abc <__sfp+0x2c>
   84ace:	240c      	movs	r4, #12
   84ad0:	603c      	str	r4, [r7, #0]
   84ad2:	4604      	mov	r4, r0
   84ad4:	e015      	b.n	84b02 <__sfp+0x72>
   84ad6:	f64f 73ff 	movw	r3, #65535	; 0xffff
   84ada:	2001      	movs	r0, #1
   84adc:	81a0      	strh	r0, [r4, #12]
   84ade:	81e3      	strh	r3, [r4, #14]
   84ae0:	6665      	str	r5, [r4, #100]	; 0x64
   84ae2:	6025      	str	r5, [r4, #0]
   84ae4:	60a5      	str	r5, [r4, #8]
   84ae6:	6065      	str	r5, [r4, #4]
   84ae8:	6125      	str	r5, [r4, #16]
   84aea:	6165      	str	r5, [r4, #20]
   84aec:	61a5      	str	r5, [r4, #24]
   84aee:	f104 005c 	add.w	r0, r4, #92	; 0x5c
   84af2:	4629      	mov	r1, r5
   84af4:	2208      	movs	r2, #8
   84af6:	f7ff f8c4 	bl	83c82 <memset>
   84afa:	6325      	str	r5, [r4, #48]	; 0x30
   84afc:	6365      	str	r5, [r4, #52]	; 0x34
   84afe:	6465      	str	r5, [r4, #68]	; 0x44
   84b00:	64a5      	str	r5, [r4, #72]	; 0x48
   84b02:	4620      	mov	r0, r4
   84b04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84b06:	bf00      	nop
   84b08:	00086424 	.word	0x00086424

00084b0c <__sfp_lock_acquire>:
   84b0c:	4770      	bx	lr

00084b0e <__sfp_lock_release>:
   84b0e:	4770      	bx	lr

00084b10 <__sinit_lock_acquire>:
   84b10:	4770      	bx	lr

00084b12 <__sinit_lock_release>:
   84b12:	4770      	bx	lr

00084b14 <__fp_lock_all>:
   84b14:	4b02      	ldr	r3, [pc, #8]	; (84b20 <__fp_lock_all+0xc>)
   84b16:	4903      	ldr	r1, [pc, #12]	; (84b24 <__fp_lock_all+0x10>)
   84b18:	6818      	ldr	r0, [r3, #0]
   84b1a:	f000 bae2 	b.w	850e2 <_fwalk>
   84b1e:	bf00      	nop
   84b20:	20070038 	.word	0x20070038
   84b24:	000849b1 	.word	0x000849b1

00084b28 <__fp_unlock_all>:
   84b28:	4b02      	ldr	r3, [pc, #8]	; (84b34 <__fp_unlock_all+0xc>)
   84b2a:	4903      	ldr	r1, [pc, #12]	; (84b38 <__fp_unlock_all+0x10>)
   84b2c:	6818      	ldr	r0, [r3, #0]
   84b2e:	f000 bad8 	b.w	850e2 <_fwalk>
   84b32:	bf00      	nop
   84b34:	20070038 	.word	0x20070038
   84b38:	000849b5 	.word	0x000849b5

00084b3c <_fputwc_r>:
   84b3c:	8993      	ldrh	r3, [r2, #12]
   84b3e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   84b42:	4614      	mov	r4, r2
   84b44:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
   84b48:	4680      	mov	r8, r0
   84b4a:	b210      	sxth	r0, r2
   84b4c:	460e      	mov	r6, r1
   84b4e:	b930      	cbnz	r0, 84b5e <_fputwc_r+0x22>
   84b50:	6e67      	ldr	r7, [r4, #100]	; 0x64
   84b52:	f443 5100 	orr.w	r1, r3, #8192	; 0x2000
   84b56:	f447 5300 	orr.w	r3, r7, #8192	; 0x2000
   84b5a:	81a1      	strh	r1, [r4, #12]
   84b5c:	6663      	str	r3, [r4, #100]	; 0x64
   84b5e:	f000 fb29 	bl	851b4 <__locale_mb_cur_max>
   84b62:	2801      	cmp	r0, #1
   84b64:	d106      	bne.n	84b74 <_fputwc_r+0x38>
   84b66:	b12e      	cbz	r6, 84b74 <_fputwc_r+0x38>
   84b68:	2eff      	cmp	r6, #255	; 0xff
   84b6a:	d803      	bhi.n	84b74 <_fputwc_r+0x38>
   84b6c:	f88d 6004 	strb.w	r6, [sp, #4]
   84b70:	4607      	mov	r7, r0
   84b72:	e00f      	b.n	84b94 <_fputwc_r+0x58>
   84b74:	4632      	mov	r2, r6
   84b76:	4640      	mov	r0, r8
   84b78:	a901      	add	r1, sp, #4
   84b7a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   84b7e:	f001 f809 	bl	85b94 <_wcrtomb_r>
   84b82:	1c42      	adds	r2, r0, #1
   84b84:	4607      	mov	r7, r0
   84b86:	d105      	bne.n	84b94 <_fputwc_r+0x58>
   84b88:	89a2      	ldrh	r2, [r4, #12]
   84b8a:	f042 0040 	orr.w	r0, r2, #64	; 0x40
   84b8e:	81a0      	strh	r0, [r4, #12]
   84b90:	4638      	mov	r0, r7
   84b92:	e031      	b.n	84bf8 <_fputwc_r+0xbc>
   84b94:	2500      	movs	r5, #0
   84b96:	42bd      	cmp	r5, r7
   84b98:	d02a      	beq.n	84bf0 <_fputwc_r+0xb4>
   84b9a:	68a1      	ldr	r1, [r4, #8]
   84b9c:	ab01      	add	r3, sp, #4
   84b9e:	1e4a      	subs	r2, r1, #1
   84ba0:	2a00      	cmp	r2, #0
   84ba2:	60a2      	str	r2, [r4, #8]
   84ba4:	da1a      	bge.n	84bdc <_fputwc_r+0xa0>
   84ba6:	69a0      	ldr	r0, [r4, #24]
   84ba8:	4282      	cmp	r2, r0
   84baa:	db0c      	blt.n	84bc6 <_fputwc_r+0x8a>
   84bac:	6821      	ldr	r1, [r4, #0]
   84bae:	5d5a      	ldrb	r2, [r3, r5]
   84bb0:	700a      	strb	r2, [r1, #0]
   84bb2:	6823      	ldr	r3, [r4, #0]
   84bb4:	7819      	ldrb	r1, [r3, #0]
   84bb6:	290a      	cmp	r1, #10
   84bb8:	d003      	beq.n	84bc2 <_fputwc_r+0x86>
   84bba:	3301      	adds	r3, #1
   84bbc:	2200      	movs	r2, #0
   84bbe:	6023      	str	r3, [r4, #0]
   84bc0:	e013      	b.n	84bea <_fputwc_r+0xae>
   84bc2:	4640      	mov	r0, r8
   84bc4:	e001      	b.n	84bca <_fputwc_r+0x8e>
   84bc6:	5d59      	ldrb	r1, [r3, r5]
   84bc8:	4640      	mov	r0, r8
   84bca:	4622      	mov	r2, r4
   84bcc:	f000 ff88 	bl	85ae0 <__swbuf_r>
   84bd0:	f1b0 31ff 	subs.w	r1, r0, #4294967295
   84bd4:	4248      	negs	r0, r1
   84bd6:	eb50 0201 	adcs.w	r2, r0, r1
   84bda:	e006      	b.n	84bea <_fputwc_r+0xae>
   84bdc:	6820      	ldr	r0, [r4, #0]
   84bde:	5d59      	ldrb	r1, [r3, r5]
   84be0:	7001      	strb	r1, [r0, #0]
   84be2:	6822      	ldr	r2, [r4, #0]
   84be4:	1c53      	adds	r3, r2, #1
   84be6:	6023      	str	r3, [r4, #0]
   84be8:	e000      	b.n	84bec <_fputwc_r+0xb0>
   84bea:	b91a      	cbnz	r2, 84bf4 <_fputwc_r+0xb8>
   84bec:	3501      	adds	r5, #1
   84bee:	e7d2      	b.n	84b96 <_fputwc_r+0x5a>
   84bf0:	4630      	mov	r0, r6
   84bf2:	e001      	b.n	84bf8 <_fputwc_r+0xbc>
   84bf4:	f04f 30ff 	mov.w	r0, #4294967295
   84bf8:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}

00084bfc <fputwc>:
   84bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84bfe:	4c08      	ldr	r4, [pc, #32]	; (84c20 <fputwc+0x24>)
   84c00:	4607      	mov	r7, r0
   84c02:	6820      	ldr	r0, [r4, #0]
   84c04:	460e      	mov	r6, r1
   84c06:	b118      	cbz	r0, 84c10 <fputwc+0x14>
   84c08:	6b85      	ldr	r5, [r0, #56]	; 0x38
   84c0a:	b90d      	cbnz	r5, 84c10 <fputwc+0x14>
   84c0c:	f7ff ff1a 	bl	84a44 <__sinit>
   84c10:	6820      	ldr	r0, [r4, #0]
   84c12:	4639      	mov	r1, r7
   84c14:	4632      	mov	r2, r6
   84c16:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   84c1a:	f7ff bf8f 	b.w	84b3c <_fputwc_r>
   84c1e:	bf00      	nop
   84c20:	20070038 	.word	0x20070038

00084c24 <_malloc_trim_r>:
   84c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84c26:	4d23      	ldr	r5, [pc, #140]	; (84cb4 <_malloc_trim_r+0x90>)
   84c28:	460e      	mov	r6, r1
   84c2a:	4604      	mov	r4, r0
   84c2c:	f000 fd86 	bl	8573c <__malloc_lock>
   84c30:	68ab      	ldr	r3, [r5, #8]
   84c32:	685f      	ldr	r7, [r3, #4]
   84c34:	f027 0703 	bic.w	r7, r7, #3
   84c38:	f607 70ef 	addw	r0, r7, #4079	; 0xfef
   84c3c:	1b81      	subs	r1, r0, r6
   84c3e:	f421 627f 	bic.w	r2, r1, #4080	; 0xff0
   84c42:	f022 060f 	bic.w	r6, r2, #15
   84c46:	f5a6 5680 	sub.w	r6, r6, #4096	; 0x1000
   84c4a:	f5b6 5f80 	cmp.w	r6, #4096	; 0x1000
   84c4e:	da04      	bge.n	84c5a <_malloc_trim_r+0x36>
   84c50:	4620      	mov	r0, r4
   84c52:	f000 fd74 	bl	8573e <__malloc_unlock>
   84c56:	2000      	movs	r0, #0
   84c58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84c5a:	2100      	movs	r1, #0
   84c5c:	4620      	mov	r0, r4
   84c5e:	f000 fedd 	bl	85a1c <_sbrk_r>
   84c62:	68ab      	ldr	r3, [r5, #8]
   84c64:	19d9      	adds	r1, r3, r7
   84c66:	4288      	cmp	r0, r1
   84c68:	d1f2      	bne.n	84c50 <_malloc_trim_r+0x2c>
   84c6a:	4271      	negs	r1, r6
   84c6c:	4620      	mov	r0, r4
   84c6e:	f000 fed5 	bl	85a1c <_sbrk_r>
   84c72:	3001      	adds	r0, #1
   84c74:	d110      	bne.n	84c98 <_malloc_trim_r+0x74>
   84c76:	2100      	movs	r1, #0
   84c78:	4620      	mov	r0, r4
   84c7a:	f000 fecf 	bl	85a1c <_sbrk_r>
   84c7e:	68ab      	ldr	r3, [r5, #8]
   84c80:	1ac2      	subs	r2, r0, r3
   84c82:	2a0f      	cmp	r2, #15
   84c84:	dde4      	ble.n	84c50 <_malloc_trim_r+0x2c>
   84c86:	490c      	ldr	r1, [pc, #48]	; (84cb8 <_malloc_trim_r+0x94>)
   84c88:	f042 0201 	orr.w	r2, r2, #1
   84c8c:	6809      	ldr	r1, [r1, #0]
   84c8e:	605a      	str	r2, [r3, #4]
   84c90:	1a40      	subs	r0, r0, r1
   84c92:	490a      	ldr	r1, [pc, #40]	; (84cbc <_malloc_trim_r+0x98>)
   84c94:	6008      	str	r0, [r1, #0]
   84c96:	e7db      	b.n	84c50 <_malloc_trim_r+0x2c>
   84c98:	4b08      	ldr	r3, [pc, #32]	; (84cbc <_malloc_trim_r+0x98>)
   84c9a:	68a8      	ldr	r0, [r5, #8]
   84c9c:	681a      	ldr	r2, [r3, #0]
   84c9e:	1bbf      	subs	r7, r7, r6
   84ca0:	f047 0701 	orr.w	r7, r7, #1
   84ca4:	6047      	str	r7, [r0, #4]
   84ca6:	1b96      	subs	r6, r2, r6
   84ca8:	4620      	mov	r0, r4
   84caa:	601e      	str	r6, [r3, #0]
   84cac:	f000 fd47 	bl	8573e <__malloc_unlock>
   84cb0:	2001      	movs	r0, #1
   84cb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84cb4:	200704e4 	.word	0x200704e4
   84cb8:	200708ec 	.word	0x200708ec
   84cbc:	2007ab00 	.word	0x2007ab00

00084cc0 <_free_r>:
   84cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84cc2:	4606      	mov	r6, r0
   84cc4:	460d      	mov	r5, r1
   84cc6:	2900      	cmp	r1, #0
   84cc8:	f000 80a6 	beq.w	84e18 <_free_r+0x158>
   84ccc:	f000 fd36 	bl	8573c <__malloc_lock>
   84cd0:	f855 cc04 	ldr.w	ip, [r5, #-4]
   84cd4:	4f51      	ldr	r7, [pc, #324]	; (84e1c <_free_r+0x15c>)
   84cd6:	f1a5 0308 	sub.w	r3, r5, #8
   84cda:	f02c 0201 	bic.w	r2, ip, #1
   84cde:	189c      	adds	r4, r3, r2
   84ce0:	68b9      	ldr	r1, [r7, #8]
   84ce2:	6860      	ldr	r0, [r4, #4]
   84ce4:	428c      	cmp	r4, r1
   84ce6:	f020 0003 	bic.w	r0, r0, #3
   84cea:	f00c 0101 	and.w	r1, ip, #1
   84cee:	d11c      	bne.n	84d2a <_free_r+0x6a>
   84cf0:	1882      	adds	r2, r0, r2
   84cf2:	b939      	cbnz	r1, 84d04 <_free_r+0x44>
   84cf4:	f855 1c08 	ldr.w	r1, [r5, #-8]
   84cf8:	1a5b      	subs	r3, r3, r1
   84cfa:	6898      	ldr	r0, [r3, #8]
   84cfc:	1852      	adds	r2, r2, r1
   84cfe:	68d9      	ldr	r1, [r3, #12]
   84d00:	60c1      	str	r1, [r0, #12]
   84d02:	6088      	str	r0, [r1, #8]
   84d04:	4845      	ldr	r0, [pc, #276]	; (84e1c <_free_r+0x15c>)
   84d06:	f042 0101 	orr.w	r1, r2, #1
   84d0a:	6059      	str	r1, [r3, #4]
   84d0c:	6083      	str	r3, [r0, #8]
   84d0e:	4b44      	ldr	r3, [pc, #272]	; (84e20 <_free_r+0x160>)
   84d10:	6819      	ldr	r1, [r3, #0]
   84d12:	428a      	cmp	r2, r1
   84d14:	d304      	bcc.n	84d20 <_free_r+0x60>
   84d16:	4a43      	ldr	r2, [pc, #268]	; (84e24 <_free_r+0x164>)
   84d18:	4630      	mov	r0, r6
   84d1a:	6811      	ldr	r1, [r2, #0]
   84d1c:	f7ff ff82 	bl	84c24 <_malloc_trim_r>
   84d20:	4630      	mov	r0, r6
   84d22:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   84d26:	f000 bd0a 	b.w	8573e <__malloc_unlock>
   84d2a:	6060      	str	r0, [r4, #4]
   84d2c:	b959      	cbnz	r1, 84d46 <_free_r+0x86>
   84d2e:	f855 5c08 	ldr.w	r5, [r5, #-8]
   84d32:	3708      	adds	r7, #8
   84d34:	1b5b      	subs	r3, r3, r5
   84d36:	1952      	adds	r2, r2, r5
   84d38:	689d      	ldr	r5, [r3, #8]
   84d3a:	42bd      	cmp	r5, r7
   84d3c:	d005      	beq.n	84d4a <_free_r+0x8a>
   84d3e:	68df      	ldr	r7, [r3, #12]
   84d40:	60ef      	str	r7, [r5, #12]
   84d42:	60bd      	str	r5, [r7, #8]
   84d44:	e002      	b.n	84d4c <_free_r+0x8c>
   84d46:	2100      	movs	r1, #0
   84d48:	e000      	b.n	84d4c <_free_r+0x8c>
   84d4a:	2101      	movs	r1, #1
   84d4c:	1825      	adds	r5, r4, r0
   84d4e:	686d      	ldr	r5, [r5, #4]
   84d50:	f015 0f01 	tst.w	r5, #1
   84d54:	d10f      	bne.n	84d76 <_free_r+0xb6>
   84d56:	1812      	adds	r2, r2, r0
   84d58:	b949      	cbnz	r1, 84d6e <_free_r+0xae>
   84d5a:	68a0      	ldr	r0, [r4, #8]
   84d5c:	4d32      	ldr	r5, [pc, #200]	; (84e28 <_free_r+0x168>)
   84d5e:	42a8      	cmp	r0, r5
   84d60:	d105      	bne.n	84d6e <_free_r+0xae>
   84d62:	60eb      	str	r3, [r5, #12]
   84d64:	60ab      	str	r3, [r5, #8]
   84d66:	60d8      	str	r0, [r3, #12]
   84d68:	6098      	str	r0, [r3, #8]
   84d6a:	2101      	movs	r1, #1
   84d6c:	e003      	b.n	84d76 <_free_r+0xb6>
   84d6e:	68e0      	ldr	r0, [r4, #12]
   84d70:	68a4      	ldr	r4, [r4, #8]
   84d72:	60e0      	str	r0, [r4, #12]
   84d74:	6084      	str	r4, [r0, #8]
   84d76:	f042 0001 	orr.w	r0, r2, #1
   84d7a:	6058      	str	r0, [r3, #4]
   84d7c:	509a      	str	r2, [r3, r2]
   84d7e:	2900      	cmp	r1, #0
   84d80:	d1ce      	bne.n	84d20 <_free_r+0x60>
   84d82:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   84d86:	d20c      	bcs.n	84da2 <_free_r+0xe2>
   84d88:	08d2      	lsrs	r2, r2, #3
   84d8a:	1090      	asrs	r0, r2, #2
   84d8c:	2401      	movs	r4, #1
   84d8e:	fa04 f400 	lsl.w	r4, r4, r0
   84d92:	4922      	ldr	r1, [pc, #136]	; (84e1c <_free_r+0x15c>)
   84d94:	6848      	ldr	r0, [r1, #4]
   84d96:	4320      	orrs	r0, r4
   84d98:	6048      	str	r0, [r1, #4]
   84d9a:	eb01 00c2 	add.w	r0, r1, r2, lsl #3
   84d9e:	6881      	ldr	r1, [r0, #8]
   84da0:	e035      	b.n	84e0e <_free_r+0x14e>
   84da2:	0a54      	lsrs	r4, r2, #9
   84da4:	2c04      	cmp	r4, #4
   84da6:	d802      	bhi.n	84dae <_free_r+0xee>
   84da8:	0994      	lsrs	r4, r2, #6
   84daa:	3438      	adds	r4, #56	; 0x38
   84dac:	e016      	b.n	84ddc <_free_r+0x11c>
   84dae:	2c14      	cmp	r4, #20
   84db0:	d801      	bhi.n	84db6 <_free_r+0xf6>
   84db2:	345b      	adds	r4, #91	; 0x5b
   84db4:	e012      	b.n	84ddc <_free_r+0x11c>
   84db6:	2c54      	cmp	r4, #84	; 0x54
   84db8:	d802      	bhi.n	84dc0 <_free_r+0x100>
   84dba:	0b14      	lsrs	r4, r2, #12
   84dbc:	346e      	adds	r4, #110	; 0x6e
   84dbe:	e00d      	b.n	84ddc <_free_r+0x11c>
   84dc0:	f5b4 7faa 	cmp.w	r4, #340	; 0x154
   84dc4:	d802      	bhi.n	84dcc <_free_r+0x10c>
   84dc6:	0bd4      	lsrs	r4, r2, #15
   84dc8:	3477      	adds	r4, #119	; 0x77
   84dca:	e007      	b.n	84ddc <_free_r+0x11c>
   84dcc:	f240 5554 	movw	r5, #1364	; 0x554
   84dd0:	42ac      	cmp	r4, r5
   84dd2:	d802      	bhi.n	84dda <_free_r+0x11a>
   84dd4:	0c94      	lsrs	r4, r2, #18
   84dd6:	347c      	adds	r4, #124	; 0x7c
   84dd8:	e000      	b.n	84ddc <_free_r+0x11c>
   84dda:	247e      	movs	r4, #126	; 0x7e
   84ddc:	4d0f      	ldr	r5, [pc, #60]	; (84e1c <_free_r+0x15c>)
   84dde:	eb05 00c4 	add.w	r0, r5, r4, lsl #3
   84de2:	6881      	ldr	r1, [r0, #8]
   84de4:	4281      	cmp	r1, r0
   84de6:	d10c      	bne.n	84e02 <_free_r+0x142>
   84de8:	2201      	movs	r2, #1
   84dea:	10a4      	asrs	r4, r4, #2
   84dec:	fa02 f404 	lsl.w	r4, r2, r4
   84df0:	6868      	ldr	r0, [r5, #4]
   84df2:	ea44 0200 	orr.w	r2, r4, r0
   84df6:	606a      	str	r2, [r5, #4]
   84df8:	4608      	mov	r0, r1
   84dfa:	e008      	b.n	84e0e <_free_r+0x14e>
   84dfc:	6889      	ldr	r1, [r1, #8]
   84dfe:	4281      	cmp	r1, r0
   84e00:	d004      	beq.n	84e0c <_free_r+0x14c>
   84e02:	684c      	ldr	r4, [r1, #4]
   84e04:	f024 0403 	bic.w	r4, r4, #3
   84e08:	42a2      	cmp	r2, r4
   84e0a:	d3f7      	bcc.n	84dfc <_free_r+0x13c>
   84e0c:	68c8      	ldr	r0, [r1, #12]
   84e0e:	60d8      	str	r0, [r3, #12]
   84e10:	6099      	str	r1, [r3, #8]
   84e12:	6083      	str	r3, [r0, #8]
   84e14:	60cb      	str	r3, [r1, #12]
   84e16:	e783      	b.n	84d20 <_free_r+0x60>
   84e18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   84e1a:	bf00      	nop
   84e1c:	200704e4 	.word	0x200704e4
   84e20:	200708f0 	.word	0x200708f0
   84e24:	2007aafc 	.word	0x2007aafc
   84e28:	200704ec 	.word	0x200704ec

00084e2c <__sfvwrite_r>:
   84e2c:	6893      	ldr	r3, [r2, #8]
   84e2e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84e32:	4606      	mov	r6, r0
   84e34:	460c      	mov	r4, r1
   84e36:	4691      	mov	r9, r2
   84e38:	b90b      	cbnz	r3, 84e3e <__sfvwrite_r+0x12>
   84e3a:	2000      	movs	r0, #0
   84e3c:	e14f      	b.n	850de <__sfvwrite_r+0x2b2>
   84e3e:	8988      	ldrh	r0, [r1, #12]
   84e40:	f000 0108 	and.w	r1, r0, #8
   84e44:	b20a      	sxth	r2, r1
   84e46:	b10a      	cbz	r2, 84e4c <__sfvwrite_r+0x20>
   84e48:	6923      	ldr	r3, [r4, #16]
   84e4a:	b95b      	cbnz	r3, 84e64 <__sfvwrite_r+0x38>
   84e4c:	4630      	mov	r0, r6
   84e4e:	4621      	mov	r1, r4
   84e50:	f7ff fc52 	bl	846f8 <__swsetup_r>
   84e54:	b130      	cbz	r0, 84e64 <__sfvwrite_r+0x38>
   84e56:	89a1      	ldrh	r1, [r4, #12]
   84e58:	2209      	movs	r2, #9
   84e5a:	f041 0040 	orr.w	r0, r1, #64	; 0x40
   84e5e:	81a0      	strh	r0, [r4, #12]
   84e60:	6032      	str	r2, [r6, #0]
   84e62:	e13a      	b.n	850da <__sfvwrite_r+0x2ae>
   84e64:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
   84e68:	f8d9 8000 	ldr.w	r8, [r9]
   84e6c:	f00a 0c02 	and.w	ip, sl, #2
   84e70:	fa0f f58c 	sxth.w	r5, ip
   84e74:	b315      	cbz	r5, 84ebc <__sfvwrite_r+0x90>
   84e76:	f04f 0a00 	mov.w	sl, #0
   84e7a:	4657      	mov	r7, sl
   84e7c:	b937      	cbnz	r7, 84e8c <__sfvwrite_r+0x60>
   84e7e:	f8d8 a000 	ldr.w	sl, [r8]
   84e82:	f8d8 7004 	ldr.w	r7, [r8, #4]
   84e86:	f108 0808 	add.w	r8, r8, #8
   84e8a:	e7f7      	b.n	84e7c <__sfvwrite_r+0x50>
   84e8c:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
   84e90:	bf34      	ite	cc
   84e92:	463b      	movcc	r3, r7
   84e94:	f44f 6380 	movcs.w	r3, #1024	; 0x400
   84e98:	4630      	mov	r0, r6
   84e9a:	69e1      	ldr	r1, [r4, #28]
   84e9c:	4652      	mov	r2, sl
   84e9e:	6a65      	ldr	r5, [r4, #36]	; 0x24
   84ea0:	47a8      	blx	r5
   84ea2:	2800      	cmp	r0, #0
   84ea4:	f340 8115 	ble.w	850d2 <__sfvwrite_r+0x2a6>
   84ea8:	f8d9 1008 	ldr.w	r1, [r9, #8]
   84eac:	4482      	add	sl, r0
   84eae:	1a3f      	subs	r7, r7, r0
   84eb0:	1a08      	subs	r0, r1, r0
   84eb2:	f8c9 0008 	str.w	r0, [r9, #8]
   84eb6:	2800      	cmp	r0, #0
   84eb8:	d1e0      	bne.n	84e7c <__sfvwrite_r+0x50>
   84eba:	e7be      	b.n	84e3a <__sfvwrite_r+0xe>
   84ebc:	f01a 0a01 	ands.w	sl, sl, #1
   84ec0:	d004      	beq.n	84ecc <__sfvwrite_r+0xa0>
   84ec2:	46ab      	mov	fp, r5
   84ec4:	9501      	str	r5, [sp, #4]
   84ec6:	462f      	mov	r7, r5
   84ec8:	46aa      	mov	sl, r5
   84eca:	e0c7      	b.n	8505c <__sfvwrite_r+0x230>
   84ecc:	4655      	mov	r5, sl
   84ece:	b935      	cbnz	r5, 84ede <__sfvwrite_r+0xb2>
   84ed0:	f8d8 a000 	ldr.w	sl, [r8]
   84ed4:	f8d8 5004 	ldr.w	r5, [r8, #4]
   84ed8:	f108 0808 	add.w	r8, r8, #8
   84edc:	e7f7      	b.n	84ece <__sfvwrite_r+0xa2>
   84ede:	89a2      	ldrh	r2, [r4, #12]
   84ee0:	f8d4 b008 	ldr.w	fp, [r4, #8]
   84ee4:	f402 7000 	and.w	r0, r2, #512	; 0x200
   84ee8:	b203      	sxth	r3, r0
   84eea:	2b00      	cmp	r3, #0
   84eec:	d052      	beq.n	84f94 <__sfvwrite_r+0x168>
   84eee:	455d      	cmp	r5, fp
   84ef0:	d340      	bcc.n	84f74 <__sfvwrite_r+0x148>
   84ef2:	f412 6f90 	tst.w	r2, #1152	; 0x480
   84ef6:	d03b      	beq.n	84f70 <__sfvwrite_r+0x144>
   84ef8:	6963      	ldr	r3, [r4, #20]
   84efa:	f04f 0b03 	mov.w	fp, #3
   84efe:	fb0b f303 	mul.w	r3, fp, r3
   84f02:	6921      	ldr	r1, [r4, #16]
   84f04:	6827      	ldr	r7, [r4, #0]
   84f06:	2002      	movs	r0, #2
   84f08:	1a7f      	subs	r7, r7, r1
   84f0a:	fb93 fcf0 	sdiv	ip, r3, r0
   84f0e:	1c7b      	adds	r3, r7, #1
   84f10:	1958      	adds	r0, r3, r5
   84f12:	f402 6280 	and.w	r2, r2, #1024	; 0x400
   84f16:	4584      	cmp	ip, r0
   84f18:	bf28      	it	cs
   84f1a:	4660      	movcs	r0, ip
   84f1c:	b213      	sxth	r3, r2
   84f1e:	9001      	str	r0, [sp, #4]
   84f20:	4630      	mov	r0, r6
   84f22:	b17b      	cbz	r3, 84f44 <__sfvwrite_r+0x118>
   84f24:	9901      	ldr	r1, [sp, #4]
   84f26:	f000 f9df 	bl	852e8 <_malloc_r>
   84f2a:	4683      	mov	fp, r0
   84f2c:	b198      	cbz	r0, 84f56 <__sfvwrite_r+0x12a>
   84f2e:	6921      	ldr	r1, [r4, #16]
   84f30:	463a      	mov	r2, r7
   84f32:	f7fe fe9d 	bl	83c70 <memcpy>
   84f36:	89a1      	ldrh	r1, [r4, #12]
   84f38:	f421 6090 	bic.w	r0, r1, #1152	; 0x480
   84f3c:	f040 0280 	orr.w	r2, r0, #128	; 0x80
   84f40:	81a2      	strh	r2, [r4, #12]
   84f42:	e00b      	b.n	84f5c <__sfvwrite_r+0x130>
   84f44:	9a01      	ldr	r2, [sp, #4]
   84f46:	f000 fbfb 	bl	85740 <_realloc_r>
   84f4a:	4683      	mov	fp, r0
   84f4c:	b930      	cbnz	r0, 84f5c <__sfvwrite_r+0x130>
   84f4e:	4630      	mov	r0, r6
   84f50:	6921      	ldr	r1, [r4, #16]
   84f52:	f7ff feb5 	bl	84cc0 <_free_r>
   84f56:	230c      	movs	r3, #12
   84f58:	6033      	str	r3, [r6, #0]
   84f5a:	e0ba      	b.n	850d2 <__sfvwrite_r+0x2a6>
   84f5c:	9901      	ldr	r1, [sp, #4]
   84f5e:	eb0b 0307 	add.w	r3, fp, r7
   84f62:	1bcf      	subs	r7, r1, r7
   84f64:	f8c4 b010 	str.w	fp, [r4, #16]
   84f68:	6023      	str	r3, [r4, #0]
   84f6a:	6161      	str	r1, [r4, #20]
   84f6c:	46ab      	mov	fp, r5
   84f6e:	60a7      	str	r7, [r4, #8]
   84f70:	455d      	cmp	r5, fp
   84f72:	d200      	bcs.n	84f76 <__sfvwrite_r+0x14a>
   84f74:	46ab      	mov	fp, r5
   84f76:	465a      	mov	r2, fp
   84f78:	4651      	mov	r1, sl
   84f7a:	6820      	ldr	r0, [r4, #0]
   84f7c:	f000 fbc4 	bl	85708 <memmove>
   84f80:	68a0      	ldr	r0, [r4, #8]
   84f82:	6823      	ldr	r3, [r4, #0]
   84f84:	ebcb 0200 	rsb	r2, fp, r0
   84f88:	eb03 010b 	add.w	r1, r3, fp
   84f8c:	60a2      	str	r2, [r4, #8]
   84f8e:	6021      	str	r1, [r4, #0]
   84f90:	46ab      	mov	fp, r5
   84f92:	e02a      	b.n	84fea <__sfvwrite_r+0x1be>
   84f94:	6820      	ldr	r0, [r4, #0]
   84f96:	6921      	ldr	r1, [r4, #16]
   84f98:	4288      	cmp	r0, r1
   84f9a:	d90f      	bls.n	84fbc <__sfvwrite_r+0x190>
   84f9c:	455d      	cmp	r5, fp
   84f9e:	d90d      	bls.n	84fbc <__sfvwrite_r+0x190>
   84fa0:	4651      	mov	r1, sl
   84fa2:	465a      	mov	r2, fp
   84fa4:	f000 fbb0 	bl	85708 <memmove>
   84fa8:	6822      	ldr	r2, [r4, #0]
   84faa:	4621      	mov	r1, r4
   84fac:	eb02 000b 	add.w	r0, r2, fp
   84fb0:	6020      	str	r0, [r4, #0]
   84fb2:	4630      	mov	r0, r6
   84fb4:	f7ff fc54 	bl	84860 <_fflush_r>
   84fb8:	b1b8      	cbz	r0, 84fea <__sfvwrite_r+0x1be>
   84fba:	e08a      	b.n	850d2 <__sfvwrite_r+0x2a6>
   84fbc:	6963      	ldr	r3, [r4, #20]
   84fbe:	429d      	cmp	r5, r3
   84fc0:	d308      	bcc.n	84fd4 <__sfvwrite_r+0x1a8>
   84fc2:	6a67      	ldr	r7, [r4, #36]	; 0x24
   84fc4:	4630      	mov	r0, r6
   84fc6:	69e1      	ldr	r1, [r4, #28]
   84fc8:	4652      	mov	r2, sl
   84fca:	47b8      	blx	r7
   84fcc:	f1b0 0b00 	subs.w	fp, r0, #0
   84fd0:	dc0b      	bgt.n	84fea <__sfvwrite_r+0x1be>
   84fd2:	e07e      	b.n	850d2 <__sfvwrite_r+0x2a6>
   84fd4:	4651      	mov	r1, sl
   84fd6:	462a      	mov	r2, r5
   84fd8:	f000 fb96 	bl	85708 <memmove>
   84fdc:	68a2      	ldr	r2, [r4, #8]
   84fde:	6823      	ldr	r3, [r4, #0]
   84fe0:	1b50      	subs	r0, r2, r5
   84fe2:	1959      	adds	r1, r3, r5
   84fe4:	46ab      	mov	fp, r5
   84fe6:	60a0      	str	r0, [r4, #8]
   84fe8:	6021      	str	r1, [r4, #0]
   84fea:	f8d9 0008 	ldr.w	r0, [r9, #8]
   84fee:	44da      	add	sl, fp
   84ff0:	ebcb 0200 	rsb	r2, fp, r0
   84ff4:	ebcb 0505 	rsb	r5, fp, r5
   84ff8:	f8c9 2008 	str.w	r2, [r9, #8]
   84ffc:	2a00      	cmp	r2, #0
   84ffe:	f47f af66 	bne.w	84ece <__sfvwrite_r+0xa2>
   85002:	e71a      	b.n	84e3a <__sfvwrite_r+0xe>
   85004:	9801      	ldr	r0, [sp, #4]
   85006:	2800      	cmp	r0, #0
   85008:	d032      	beq.n	85070 <__sfvwrite_r+0x244>
   8500a:	6820      	ldr	r0, [r4, #0]
   8500c:	6921      	ldr	r1, [r4, #16]
   8500e:	45d3      	cmp	fp, sl
   85010:	bf34      	ite	cc
   85012:	465b      	movcc	r3, fp
   85014:	4653      	movcs	r3, sl
   85016:	4288      	cmp	r0, r1
   85018:	68a5      	ldr	r5, [r4, #8]
   8501a:	f8d4 e014 	ldr.w	lr, [r4, #20]
   8501e:	d937      	bls.n	85090 <__sfvwrite_r+0x264>
   85020:	4475      	add	r5, lr
   85022:	42ab      	cmp	r3, r5
   85024:	dd34      	ble.n	85090 <__sfvwrite_r+0x264>
   85026:	4639      	mov	r1, r7
   85028:	462a      	mov	r2, r5
   8502a:	f000 fb6d 	bl	85708 <memmove>
   8502e:	6820      	ldr	r0, [r4, #0]
   85030:	4621      	mov	r1, r4
   85032:	1943      	adds	r3, r0, r5
   85034:	6023      	str	r3, [r4, #0]
   85036:	4630      	mov	r0, r6
   85038:	f7ff fc12 	bl	84860 <_fflush_r>
   8503c:	2800      	cmp	r0, #0
   8503e:	d148      	bne.n	850d2 <__sfvwrite_r+0x2a6>
   85040:	ebbb 0b05 	subs.w	fp, fp, r5
   85044:	d03d      	beq.n	850c2 <__sfvwrite_r+0x296>
   85046:	f8d9 2008 	ldr.w	r2, [r9, #8]
   8504a:	197f      	adds	r7, r7, r5
   8504c:	ebc5 0a0a 	rsb	sl, r5, sl
   85050:	1b55      	subs	r5, r2, r5
   85052:	f8c9 5008 	str.w	r5, [r9, #8]
   85056:	2d00      	cmp	r5, #0
   85058:	f43f aeef 	beq.w	84e3a <__sfvwrite_r+0xe>
   8505c:	f1ba 0f00 	cmp.w	sl, #0
   85060:	d1d0      	bne.n	85004 <__sfvwrite_r+0x1d8>
   85062:	2100      	movs	r1, #0
   85064:	e898 0480 	ldmia.w	r8, {r7, sl}
   85068:	9101      	str	r1, [sp, #4]
   8506a:	f108 0808 	add.w	r8, r8, #8
   8506e:	e7f5      	b.n	8505c <__sfvwrite_r+0x230>
   85070:	4638      	mov	r0, r7
   85072:	210a      	movs	r1, #10
   85074:	4652      	mov	r2, sl
   85076:	f000 fb39 	bl	856ec <memchr>
   8507a:	b120      	cbz	r0, 85086 <__sfvwrite_r+0x25a>
   8507c:	f100 0101 	add.w	r1, r0, #1
   85080:	ebc7 0b01 	rsb	fp, r7, r1
   85084:	e001      	b.n	8508a <__sfvwrite_r+0x25e>
   85086:	f10a 0b01 	add.w	fp, sl, #1
   8508a:	2201      	movs	r2, #1
   8508c:	9201      	str	r2, [sp, #4]
   8508e:	e7bc      	b.n	8500a <__sfvwrite_r+0x1de>
   85090:	4573      	cmp	r3, lr
   85092:	db08      	blt.n	850a6 <__sfvwrite_r+0x27a>
   85094:	6a65      	ldr	r5, [r4, #36]	; 0x24
   85096:	4630      	mov	r0, r6
   85098:	69e1      	ldr	r1, [r4, #28]
   8509a:	463a      	mov	r2, r7
   8509c:	4673      	mov	r3, lr
   8509e:	47a8      	blx	r5
   850a0:	1e05      	subs	r5, r0, #0
   850a2:	dccd      	bgt.n	85040 <__sfvwrite_r+0x214>
   850a4:	e015      	b.n	850d2 <__sfvwrite_r+0x2a6>
   850a6:	461a      	mov	r2, r3
   850a8:	4639      	mov	r1, r7
   850aa:	9300      	str	r3, [sp, #0]
   850ac:	f000 fb2c 	bl	85708 <memmove>
   850b0:	9b00      	ldr	r3, [sp, #0]
   850b2:	6825      	ldr	r5, [r4, #0]
   850b4:	68a0      	ldr	r0, [r4, #8]
   850b6:	18e9      	adds	r1, r5, r3
   850b8:	1ac2      	subs	r2, r0, r3
   850ba:	60a2      	str	r2, [r4, #8]
   850bc:	6021      	str	r1, [r4, #0]
   850be:	461d      	mov	r5, r3
   850c0:	e7be      	b.n	85040 <__sfvwrite_r+0x214>
   850c2:	4630      	mov	r0, r6
   850c4:	4621      	mov	r1, r4
   850c6:	f7ff fbcb 	bl	84860 <_fflush_r>
   850ca:	b910      	cbnz	r0, 850d2 <__sfvwrite_r+0x2a6>
   850cc:	f8cd b004 	str.w	fp, [sp, #4]
   850d0:	e7b9      	b.n	85046 <__sfvwrite_r+0x21a>
   850d2:	89a2      	ldrh	r2, [r4, #12]
   850d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
   850d8:	81a3      	strh	r3, [r4, #12]
   850da:	f04f 30ff 	mov.w	r0, #4294967295
   850de:	e8bd 8ffe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

000850e2 <_fwalk>:
   850e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   850e6:	4604      	mov	r4, r0
   850e8:	4688      	mov	r8, r1
   850ea:	f7ff fd0f 	bl	84b0c <__sfp_lock_acquire>
   850ee:	f504 7438 	add.w	r4, r4, #736	; 0x2e0
   850f2:	2600      	movs	r6, #0
   850f4:	b18c      	cbz	r4, 8511a <_fwalk+0x38>
   850f6:	68a5      	ldr	r5, [r4, #8]
   850f8:	6867      	ldr	r7, [r4, #4]
   850fa:	3f01      	subs	r7, #1
   850fc:	d40b      	bmi.n	85116 <_fwalk+0x34>
   850fe:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   85102:	b133      	cbz	r3, 85112 <_fwalk+0x30>
   85104:	f9b5 000e 	ldrsh.w	r0, [r5, #14]
   85108:	1c43      	adds	r3, r0, #1
   8510a:	d002      	beq.n	85112 <_fwalk+0x30>
   8510c:	4628      	mov	r0, r5
   8510e:	47c0      	blx	r8
   85110:	4306      	orrs	r6, r0
   85112:	3568      	adds	r5, #104	; 0x68
   85114:	e7f1      	b.n	850fa <_fwalk+0x18>
   85116:	6824      	ldr	r4, [r4, #0]
   85118:	e7ec      	b.n	850f4 <_fwalk+0x12>
   8511a:	f7ff fcf8 	bl	84b0e <__sfp_lock_release>
   8511e:	4630      	mov	r0, r6
   85120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00085124 <_fwalk_reent>:
   85124:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   85128:	4680      	mov	r8, r0
   8512a:	4689      	mov	r9, r1
   8512c:	f7ff fcee 	bl	84b0c <__sfp_lock_acquire>
   85130:	f508 7438 	add.w	r4, r8, #736	; 0x2e0
   85134:	2600      	movs	r6, #0
   85136:	b194      	cbz	r4, 8515e <_fwalk_reent+0x3a>
   85138:	68a5      	ldr	r5, [r4, #8]
   8513a:	6867      	ldr	r7, [r4, #4]
   8513c:	3f01      	subs	r7, #1
   8513e:	d40c      	bmi.n	8515a <_fwalk_reent+0x36>
   85140:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   85144:	b13b      	cbz	r3, 85156 <_fwalk_reent+0x32>
   85146:	f9b5 000e 	ldrsh.w	r0, [r5, #14]
   8514a:	1c43      	adds	r3, r0, #1
   8514c:	d003      	beq.n	85156 <_fwalk_reent+0x32>
   8514e:	4640      	mov	r0, r8
   85150:	4629      	mov	r1, r5
   85152:	47c8      	blx	r9
   85154:	4306      	orrs	r6, r0
   85156:	3568      	adds	r5, #104	; 0x68
   85158:	e7f0      	b.n	8513c <_fwalk_reent+0x18>
   8515a:	6824      	ldr	r4, [r4, #0]
   8515c:	e7eb      	b.n	85136 <_fwalk_reent+0x12>
   8515e:	f7ff fcd6 	bl	84b0e <__sfp_lock_release>
   85162:	4630      	mov	r0, r6
   85164:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00085168 <_setlocale_r>:
   85168:	b510      	push	{r4, lr}
   8516a:	4614      	mov	r4, r2
   8516c:	b90a      	cbnz	r2, 85172 <_setlocale_r+0xa>
   8516e:	480c      	ldr	r0, [pc, #48]	; (851a0 <_setlocale_r+0x38>)
   85170:	bd10      	pop	{r4, pc}
   85172:	4610      	mov	r0, r2
   85174:	490b      	ldr	r1, [pc, #44]	; (851a4 <_setlocale_r+0x3c>)
   85176:	f000 fca8 	bl	85aca <strcmp>
   8517a:	2800      	cmp	r0, #0
   8517c:	d0f7      	beq.n	8516e <_setlocale_r+0x6>
   8517e:	4620      	mov	r0, r4
   85180:	4907      	ldr	r1, [pc, #28]	; (851a0 <_setlocale_r+0x38>)
   85182:	f000 fca2 	bl	85aca <strcmp>
   85186:	2800      	cmp	r0, #0
   85188:	d0f1      	beq.n	8516e <_setlocale_r+0x6>
   8518a:	4620      	mov	r0, r4
   8518c:	4906      	ldr	r1, [pc, #24]	; (851a8 <_setlocale_r+0x40>)
   8518e:	f000 fc9c 	bl	85aca <strcmp>
   85192:	4b03      	ldr	r3, [pc, #12]	; (851a0 <_setlocale_r+0x38>)
   85194:	2800      	cmp	r0, #0
   85196:	bf0c      	ite	eq
   85198:	4618      	moveq	r0, r3
   8519a:	2000      	movne	r0, #0
   8519c:	bd10      	pop	{r4, pc}
   8519e:	bf00      	nop
   851a0:	00086428 	.word	0x00086428
   851a4:	0008646c 	.word	0x0008646c
   851a8:	00086473 	.word	0x00086473

000851ac <__locale_charset>:
   851ac:	4800      	ldr	r0, [pc, #0]	; (851b0 <__locale_charset+0x4>)
   851ae:	4770      	bx	lr
   851b0:	20070468 	.word	0x20070468

000851b4 <__locale_mb_cur_max>:
   851b4:	4b01      	ldr	r3, [pc, #4]	; (851bc <__locale_mb_cur_max+0x8>)
   851b6:	6a18      	ldr	r0, [r3, #32]
   851b8:	4770      	bx	lr
   851ba:	bf00      	nop
   851bc:	20070468 	.word	0x20070468

000851c0 <__locale_msgcharset>:
   851c0:	4800      	ldr	r0, [pc, #0]	; (851c4 <__locale_msgcharset+0x4>)
   851c2:	4770      	bx	lr
   851c4:	2007048c 	.word	0x2007048c

000851c8 <__locale_cjk_lang>:
   851c8:	2000      	movs	r0, #0
   851ca:	4770      	bx	lr

000851cc <_localeconv_r>:
   851cc:	4800      	ldr	r0, [pc, #0]	; (851d0 <_localeconv_r+0x4>)
   851ce:	4770      	bx	lr
   851d0:	200704ac 	.word	0x200704ac

000851d4 <setlocale>:
   851d4:	460a      	mov	r2, r1
   851d6:	4903      	ldr	r1, [pc, #12]	; (851e4 <setlocale+0x10>)
   851d8:	4603      	mov	r3, r0
   851da:	6808      	ldr	r0, [r1, #0]
   851dc:	4619      	mov	r1, r3
   851de:	f7ff bfc3 	b.w	85168 <_setlocale_r>
   851e2:	bf00      	nop
   851e4:	20070038 	.word	0x20070038

000851e8 <localeconv>:
   851e8:	4800      	ldr	r0, [pc, #0]	; (851ec <localeconv+0x4>)
   851ea:	4770      	bx	lr
   851ec:	200704ac 	.word	0x200704ac

000851f0 <__smakebuf_r>:
   851f0:	b5f0      	push	{r4, r5, r6, r7, lr}
   851f2:	898b      	ldrh	r3, [r1, #12]
   851f4:	460c      	mov	r4, r1
   851f6:	f003 0102 	and.w	r1, r3, #2
   851fa:	b20a      	sxth	r2, r1
   851fc:	b091      	sub	sp, #68	; 0x44
   851fe:	4606      	mov	r6, r0
   85200:	2a00      	cmp	r2, #0
   85202:	d13f      	bne.n	85284 <__smakebuf_r+0x94>
   85204:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   85208:	2900      	cmp	r1, #0
   8520a:	da0d      	bge.n	85228 <__smakebuf_r+0x38>
   8520c:	89a7      	ldrh	r7, [r4, #12]
   8520e:	f007 0280 	and.w	r2, r7, #128	; 0x80
   85212:	f447 6300 	orr.w	r3, r7, #2048	; 0x800
   85216:	b210      	sxth	r0, r2
   85218:	2800      	cmp	r0, #0
   8521a:	bf0c      	ite	eq
   8521c:	f44f 6580 	moveq.w	r5, #1024	; 0x400
   85220:	2540      	movne	r5, #64	; 0x40
   85222:	81a3      	strh	r3, [r4, #12]
   85224:	2700      	movs	r7, #0
   85226:	e020      	b.n	8526a <__smakebuf_r+0x7a>
   85228:	aa01      	add	r2, sp, #4
   8522a:	f000 fd75 	bl	85d18 <_fstat_r>
   8522e:	2800      	cmp	r0, #0
   85230:	dbec      	blt.n	8520c <__smakebuf_r+0x1c>
   85232:	9802      	ldr	r0, [sp, #8]
   85234:	f400 4570 	and.w	r5, r0, #61440	; 0xf000
   85238:	f5b5 5300 	subs.w	r3, r5, #8192	; 0x2000
   8523c:	425f      	negs	r7, r3
   8523e:	415f      	adcs	r7, r3
   85240:	f5b5 4f00 	cmp.w	r5, #32768	; 0x8000
   85244:	d10b      	bne.n	8525e <__smakebuf_r+0x6e>
   85246:	6aa1      	ldr	r1, [r4, #40]	; 0x28
   85248:	4a1d      	ldr	r2, [pc, #116]	; (852c0 <__smakebuf_r+0xd0>)
   8524a:	4291      	cmp	r1, r2
   8524c:	d107      	bne.n	8525e <__smakebuf_r+0x6e>
   8524e:	89a3      	ldrh	r3, [r4, #12]
   85250:	f44f 6580 	mov.w	r5, #1024	; 0x400
   85254:	f443 6180 	orr.w	r1, r3, #1024	; 0x400
   85258:	81a1      	strh	r1, [r4, #12]
   8525a:	64e5      	str	r5, [r4, #76]	; 0x4c
   8525c:	e005      	b.n	8526a <__smakebuf_r+0x7a>
   8525e:	89a0      	ldrh	r0, [r4, #12]
   85260:	f440 6500 	orr.w	r5, r0, #2048	; 0x800
   85264:	81a5      	strh	r5, [r4, #12]
   85266:	f44f 6580 	mov.w	r5, #1024	; 0x400
   8526a:	4630      	mov	r0, r6
   8526c:	4629      	mov	r1, r5
   8526e:	f000 f83b 	bl	852e8 <_malloc_r>
   85272:	b970      	cbnz	r0, 85292 <__smakebuf_r+0xa2>
   85274:	89a3      	ldrh	r3, [r4, #12]
   85276:	f403 7200 	and.w	r2, r3, #512	; 0x200
   8527a:	b210      	sxth	r0, r2
   8527c:	b9e8      	cbnz	r0, 852ba <__smakebuf_r+0xca>
   8527e:	f043 0102 	orr.w	r1, r3, #2
   85282:	81a1      	strh	r1, [r4, #12]
   85284:	f104 0343 	add.w	r3, r4, #67	; 0x43
   85288:	2201      	movs	r2, #1
   8528a:	6023      	str	r3, [r4, #0]
   8528c:	6123      	str	r3, [r4, #16]
   8528e:	6162      	str	r2, [r4, #20]
   85290:	e013      	b.n	852ba <__smakebuf_r+0xca>
   85292:	89a2      	ldrh	r2, [r4, #12]
   85294:	490b      	ldr	r1, [pc, #44]	; (852c4 <__smakebuf_r+0xd4>)
   85296:	f042 0380 	orr.w	r3, r2, #128	; 0x80
   8529a:	63f1      	str	r1, [r6, #60]	; 0x3c
   8529c:	81a3      	strh	r3, [r4, #12]
   8529e:	6020      	str	r0, [r4, #0]
   852a0:	6120      	str	r0, [r4, #16]
   852a2:	6165      	str	r5, [r4, #20]
   852a4:	b14f      	cbz	r7, 852ba <__smakebuf_r+0xca>
   852a6:	4630      	mov	r0, r6
   852a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   852ac:	f000 fd46 	bl	85d3c <_isatty_r>
   852b0:	b118      	cbz	r0, 852ba <__smakebuf_r+0xca>
   852b2:	89a0      	ldrh	r0, [r4, #12]
   852b4:	f040 0101 	orr.w	r1, r0, #1
   852b8:	81a1      	strh	r1, [r4, #12]
   852ba:	b011      	add	sp, #68	; 0x44
   852bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
   852be:	bf00      	nop
   852c0:	00085a9f 	.word	0x00085a9f
   852c4:	000849b9 	.word	0x000849b9

000852c8 <malloc>:
   852c8:	4b02      	ldr	r3, [pc, #8]	; (852d4 <malloc+0xc>)
   852ca:	4601      	mov	r1, r0
   852cc:	6818      	ldr	r0, [r3, #0]
   852ce:	f000 b80b 	b.w	852e8 <_malloc_r>
   852d2:	bf00      	nop
   852d4:	20070038 	.word	0x20070038

000852d8 <free>:
   852d8:	4b02      	ldr	r3, [pc, #8]	; (852e4 <free+0xc>)
   852da:	4601      	mov	r1, r0
   852dc:	6818      	ldr	r0, [r3, #0]
   852de:	f7ff bcef 	b.w	84cc0 <_free_r>
   852e2:	bf00      	nop
   852e4:	20070038 	.word	0x20070038

000852e8 <_malloc_r>:
   852e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   852ec:	f101 040b 	add.w	r4, r1, #11
   852f0:	2c16      	cmp	r4, #22
   852f2:	4606      	mov	r6, r0
   852f4:	d903      	bls.n	852fe <_malloc_r+0x16>
   852f6:	f034 0407 	bics.w	r4, r4, #7
   852fa:	d501      	bpl.n	85300 <_malloc_r+0x18>
   852fc:	e002      	b.n	85304 <_malloc_r+0x1c>
   852fe:	2410      	movs	r4, #16
   85300:	428c      	cmp	r4, r1
   85302:	d202      	bcs.n	8530a <_malloc_r+0x22>
   85304:	250c      	movs	r5, #12
   85306:	6035      	str	r5, [r6, #0]
   85308:	e1d9      	b.n	856be <_malloc_r+0x3d6>
   8530a:	4630      	mov	r0, r6
   8530c:	f000 fa16 	bl	8573c <__malloc_lock>
   85310:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
   85314:	d214      	bcs.n	85340 <_malloc_r+0x58>
   85316:	4da0      	ldr	r5, [pc, #640]	; (85598 <_malloc_r+0x2b0>)
   85318:	08e1      	lsrs	r1, r4, #3
   8531a:	eb05 00c1 	add.w	r0, r5, r1, lsl #3
   8531e:	68c5      	ldr	r5, [r0, #12]
   85320:	4285      	cmp	r5, r0
   85322:	d105      	bne.n	85330 <_malloc_r+0x48>
   85324:	f105 0308 	add.w	r3, r5, #8
   85328:	696d      	ldr	r5, [r5, #20]
   8532a:	1c8a      	adds	r2, r1, #2
   8532c:	429d      	cmp	r5, r3
   8532e:	d044      	beq.n	853ba <_malloc_r+0xd2>
   85330:	68e8      	ldr	r0, [r5, #12]
   85332:	68a9      	ldr	r1, [r5, #8]
   85334:	686a      	ldr	r2, [r5, #4]
   85336:	60c8      	str	r0, [r1, #12]
   85338:	f022 0303 	bic.w	r3, r2, #3
   8533c:	6081      	str	r1, [r0, #8]
   8533e:	e059      	b.n	853f4 <_malloc_r+0x10c>
   85340:	0a62      	lsrs	r2, r4, #9
   85342:	d101      	bne.n	85348 <_malloc_r+0x60>
   85344:	08e2      	lsrs	r2, r4, #3
   85346:	e01b      	b.n	85380 <_malloc_r+0x98>
   85348:	2a04      	cmp	r2, #4
   8534a:	d802      	bhi.n	85352 <_malloc_r+0x6a>
   8534c:	09a2      	lsrs	r2, r4, #6
   8534e:	3238      	adds	r2, #56	; 0x38
   85350:	e016      	b.n	85380 <_malloc_r+0x98>
   85352:	2a14      	cmp	r2, #20
   85354:	d801      	bhi.n	8535a <_malloc_r+0x72>
   85356:	325b      	adds	r2, #91	; 0x5b
   85358:	e012      	b.n	85380 <_malloc_r+0x98>
   8535a:	2a54      	cmp	r2, #84	; 0x54
   8535c:	d802      	bhi.n	85364 <_malloc_r+0x7c>
   8535e:	0b22      	lsrs	r2, r4, #12
   85360:	326e      	adds	r2, #110	; 0x6e
   85362:	e00d      	b.n	85380 <_malloc_r+0x98>
   85364:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   85368:	d802      	bhi.n	85370 <_malloc_r+0x88>
   8536a:	0be2      	lsrs	r2, r4, #15
   8536c:	3277      	adds	r2, #119	; 0x77
   8536e:	e007      	b.n	85380 <_malloc_r+0x98>
   85370:	f240 5354 	movw	r3, #1364	; 0x554
   85374:	429a      	cmp	r2, r3
   85376:	d802      	bhi.n	8537e <_malloc_r+0x96>
   85378:	0ca2      	lsrs	r2, r4, #18
   8537a:	327c      	adds	r2, #124	; 0x7c
   8537c:	e000      	b.n	85380 <_malloc_r+0x98>
   8537e:	227e      	movs	r2, #126	; 0x7e
   85380:	4885      	ldr	r0, [pc, #532]	; (85598 <_malloc_r+0x2b0>)
   85382:	eb00 03c2 	add.w	r3, r0, r2, lsl #3
   85386:	68dd      	ldr	r5, [r3, #12]
   85388:	429d      	cmp	r5, r3
   8538a:	d015      	beq.n	853b8 <_malloc_r+0xd0>
   8538c:	6869      	ldr	r1, [r5, #4]
   8538e:	f021 0103 	bic.w	r1, r1, #3
   85392:	1b08      	subs	r0, r1, r4
   85394:	280f      	cmp	r0, #15
   85396:	dd01      	ble.n	8539c <_malloc_r+0xb4>
   85398:	3a01      	subs	r2, #1
   8539a:	e00d      	b.n	853b8 <_malloc_r+0xd0>
   8539c:	2800      	cmp	r0, #0
   8539e:	db09      	blt.n	853b4 <_malloc_r+0xcc>
   853a0:	68eb      	ldr	r3, [r5, #12]
   853a2:	68aa      	ldr	r2, [r5, #8]
   853a4:	60d3      	str	r3, [r2, #12]
   853a6:	609a      	str	r2, [r3, #8]
   853a8:	186b      	adds	r3, r5, r1
   853aa:	685a      	ldr	r2, [r3, #4]
   853ac:	f042 0001 	orr.w	r0, r2, #1
   853b0:	6058      	str	r0, [r3, #4]
   853b2:	e190      	b.n	856d6 <_malloc_r+0x3ee>
   853b4:	68ed      	ldr	r5, [r5, #12]
   853b6:	e7e7      	b.n	85388 <_malloc_r+0xa0>
   853b8:	3201      	adds	r2, #1
   853ba:	4977      	ldr	r1, [pc, #476]	; (85598 <_malloc_r+0x2b0>)
   853bc:	690d      	ldr	r5, [r1, #16]
   853be:	f101 0708 	add.w	r7, r1, #8
   853c2:	42bd      	cmp	r5, r7
   853c4:	d068      	beq.n	85498 <_malloc_r+0x1b0>
   853c6:	6868      	ldr	r0, [r5, #4]
   853c8:	f020 0303 	bic.w	r3, r0, #3
   853cc:	1b18      	subs	r0, r3, r4
   853ce:	280f      	cmp	r0, #15
   853d0:	dd0c      	ble.n	853ec <_malloc_r+0x104>
   853d2:	192b      	adds	r3, r5, r4
   853d4:	614b      	str	r3, [r1, #20]
   853d6:	610b      	str	r3, [r1, #16]
   853d8:	f044 0401 	orr.w	r4, r4, #1
   853dc:	f040 0101 	orr.w	r1, r0, #1
   853e0:	606c      	str	r4, [r5, #4]
   853e2:	60df      	str	r7, [r3, #12]
   853e4:	609f      	str	r7, [r3, #8]
   853e6:	6059      	str	r1, [r3, #4]
   853e8:	5018      	str	r0, [r3, r0]
   853ea:	e174      	b.n	856d6 <_malloc_r+0x3ee>
   853ec:	2800      	cmp	r0, #0
   853ee:	614f      	str	r7, [r1, #20]
   853f0:	610f      	str	r7, [r1, #16]
   853f2:	db01      	blt.n	853f8 <_malloc_r+0x110>
   853f4:	18eb      	adds	r3, r5, r3
   853f6:	e7d8      	b.n	853aa <_malloc_r+0xc2>
   853f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   853fc:	d20f      	bcs.n	8541e <_malloc_r+0x136>
   853fe:	08db      	lsrs	r3, r3, #3
   85400:	1098      	asrs	r0, r3, #2
   85402:	2701      	movs	r7, #1
   85404:	fa07 f700 	lsl.w	r7, r7, r0
   85408:	6848      	ldr	r0, [r1, #4]
   8540a:	4307      	orrs	r7, r0
   8540c:	604f      	str	r7, [r1, #4]
   8540e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
   85412:	688b      	ldr	r3, [r1, #8]
   85414:	60e9      	str	r1, [r5, #12]
   85416:	60ab      	str	r3, [r5, #8]
   85418:	60dd      	str	r5, [r3, #12]
   8541a:	608d      	str	r5, [r1, #8]
   8541c:	e03c      	b.n	85498 <_malloc_r+0x1b0>
   8541e:	0a58      	lsrs	r0, r3, #9
   85420:	2804      	cmp	r0, #4
   85422:	d802      	bhi.n	8542a <_malloc_r+0x142>
   85424:	0998      	lsrs	r0, r3, #6
   85426:	3038      	adds	r0, #56	; 0x38
   85428:	e016      	b.n	85458 <_malloc_r+0x170>
   8542a:	2814      	cmp	r0, #20
   8542c:	d801      	bhi.n	85432 <_malloc_r+0x14a>
   8542e:	305b      	adds	r0, #91	; 0x5b
   85430:	e012      	b.n	85458 <_malloc_r+0x170>
   85432:	2854      	cmp	r0, #84	; 0x54
   85434:	d802      	bhi.n	8543c <_malloc_r+0x154>
   85436:	0b18      	lsrs	r0, r3, #12
   85438:	306e      	adds	r0, #110	; 0x6e
   8543a:	e00d      	b.n	85458 <_malloc_r+0x170>
   8543c:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
   85440:	d802      	bhi.n	85448 <_malloc_r+0x160>
   85442:	0bd8      	lsrs	r0, r3, #15
   85444:	3077      	adds	r0, #119	; 0x77
   85446:	e007      	b.n	85458 <_malloc_r+0x170>
   85448:	f240 5754 	movw	r7, #1364	; 0x554
   8544c:	42b8      	cmp	r0, r7
   8544e:	d802      	bhi.n	85456 <_malloc_r+0x16e>
   85450:	0c98      	lsrs	r0, r3, #18
   85452:	307c      	adds	r0, #124	; 0x7c
   85454:	e000      	b.n	85458 <_malloc_r+0x170>
   85456:	207e      	movs	r0, #126	; 0x7e
   85458:	f8df e13c 	ldr.w	lr, [pc, #316]	; 85598 <_malloc_r+0x2b0>
   8545c:	eb0e 07c0 	add.w	r7, lr, r0, lsl #3
   85460:	68b9      	ldr	r1, [r7, #8]
   85462:	42b9      	cmp	r1, r7
   85464:	d10e      	bne.n	85484 <_malloc_r+0x19c>
   85466:	1087      	asrs	r7, r0, #2
   85468:	2301      	movs	r3, #1
   8546a:	fa03 f007 	lsl.w	r0, r3, r7
   8546e:	f8de 7004 	ldr.w	r7, [lr, #4]
   85472:	ea40 0307 	orr.w	r3, r0, r7
   85476:	f8ce 3004 	str.w	r3, [lr, #4]
   8547a:	4608      	mov	r0, r1
   8547c:	e008      	b.n	85490 <_malloc_r+0x1a8>
   8547e:	6889      	ldr	r1, [r1, #8]
   85480:	42b9      	cmp	r1, r7
   85482:	d004      	beq.n	8548e <_malloc_r+0x1a6>
   85484:	6848      	ldr	r0, [r1, #4]
   85486:	f020 0003 	bic.w	r0, r0, #3
   8548a:	4283      	cmp	r3, r0
   8548c:	d3f7      	bcc.n	8547e <_malloc_r+0x196>
   8548e:	68c8      	ldr	r0, [r1, #12]
   85490:	60e8      	str	r0, [r5, #12]
   85492:	60a9      	str	r1, [r5, #8]
   85494:	60cd      	str	r5, [r1, #12]
   85496:	6085      	str	r5, [r0, #8]
   85498:	1095      	asrs	r5, r2, #2
   8549a:	2001      	movs	r0, #1
   8549c:	fa00 f305 	lsl.w	r3, r0, r5
   854a0:	4f3d      	ldr	r7, [pc, #244]	; (85598 <_malloc_r+0x2b0>)
   854a2:	6879      	ldr	r1, [r7, #4]
   854a4:	428b      	cmp	r3, r1
   854a6:	d85d      	bhi.n	85564 <_malloc_r+0x27c>
   854a8:	420b      	tst	r3, r1
   854aa:	d105      	bne.n	854b8 <_malloc_r+0x1d0>
   854ac:	f022 0203 	bic.w	r2, r2, #3
   854b0:	005b      	lsls	r3, r3, #1
   854b2:	3204      	adds	r2, #4
   854b4:	420b      	tst	r3, r1
   854b6:	d0fb      	beq.n	854b0 <_malloc_r+0x1c8>
   854b8:	4d37      	ldr	r5, [pc, #220]	; (85598 <_malloc_r+0x2b0>)
   854ba:	4610      	mov	r0, r2
   854bc:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
   854c0:	4677      	mov	r7, lr
   854c2:	68fd      	ldr	r5, [r7, #12]
   854c4:	42bd      	cmp	r5, r7
   854c6:	d02d      	beq.n	85524 <_malloc_r+0x23c>
   854c8:	6869      	ldr	r1, [r5, #4]
   854ca:	f021 0c03 	bic.w	ip, r1, #3
   854ce:	ebc4 010c 	rsb	r1, r4, ip
   854d2:	290f      	cmp	r1, #15
   854d4:	dd13      	ble.n	854fe <_malloc_r+0x216>
   854d6:	192b      	adds	r3, r5, r4
   854d8:	f044 0401 	orr.w	r4, r4, #1
   854dc:	68ea      	ldr	r2, [r5, #12]
   854de:	606c      	str	r4, [r5, #4]
   854e0:	f855 0f08 	ldr.w	r0, [r5, #8]!
   854e4:	5059      	str	r1, [r3, r1]
   854e6:	60c2      	str	r2, [r0, #12]
   854e8:	6090      	str	r0, [r2, #8]
   854ea:	4a2b      	ldr	r2, [pc, #172]	; (85598 <_malloc_r+0x2b0>)
   854ec:	f041 0001 	orr.w	r0, r1, #1
   854f0:	6153      	str	r3, [r2, #20]
   854f2:	6113      	str	r3, [r2, #16]
   854f4:	3208      	adds	r2, #8
   854f6:	60da      	str	r2, [r3, #12]
   854f8:	609a      	str	r2, [r3, #8]
   854fa:	6058      	str	r0, [r3, #4]
   854fc:	e00c      	b.n	85518 <_malloc_r+0x230>
   854fe:	2900      	cmp	r1, #0
   85500:	db0e      	blt.n	85520 <_malloc_r+0x238>
   85502:	eb05 000c 	add.w	r0, r5, ip
   85506:	6842      	ldr	r2, [r0, #4]
   85508:	68e9      	ldr	r1, [r5, #12]
   8550a:	f042 0301 	orr.w	r3, r2, #1
   8550e:	6043      	str	r3, [r0, #4]
   85510:	f855 0f08 	ldr.w	r0, [r5, #8]!
   85514:	60c1      	str	r1, [r0, #12]
   85516:	6088      	str	r0, [r1, #8]
   85518:	4630      	mov	r0, r6
   8551a:	f000 f910 	bl	8573e <__malloc_unlock>
   8551e:	e0de      	b.n	856de <_malloc_r+0x3f6>
   85520:	68ed      	ldr	r5, [r5, #12]
   85522:	e7cf      	b.n	854c4 <_malloc_r+0x1dc>
   85524:	3001      	adds	r0, #1
   85526:	0781      	lsls	r1, r0, #30
   85528:	f105 0708 	add.w	r7, r5, #8
   8552c:	d1c9      	bne.n	854c2 <_malloc_r+0x1da>
   8552e:	4671      	mov	r1, lr
   85530:	0795      	lsls	r5, r2, #30
   85532:	d105      	bne.n	85540 <_malloc_r+0x258>
   85534:	4a18      	ldr	r2, [pc, #96]	; (85598 <_malloc_r+0x2b0>)
   85536:	6855      	ldr	r5, [r2, #4]
   85538:	ea25 0503 	bic.w	r5, r5, r3
   8553c:	6055      	str	r5, [r2, #4]
   8553e:	e005      	b.n	8554c <_malloc_r+0x264>
   85540:	f1a1 0708 	sub.w	r7, r1, #8
   85544:	6809      	ldr	r1, [r1, #0]
   85546:	3a01      	subs	r2, #1
   85548:	42b9      	cmp	r1, r7
   8554a:	d0f1      	beq.n	85530 <_malloc_r+0x248>
   8554c:	4f12      	ldr	r7, [pc, #72]	; (85598 <_malloc_r+0x2b0>)
   8554e:	005b      	lsls	r3, r3, #1
   85550:	687f      	ldr	r7, [r7, #4]
   85552:	42bb      	cmp	r3, r7
   85554:	d806      	bhi.n	85564 <_malloc_r+0x27c>
   85556:	b12b      	cbz	r3, 85564 <_malloc_r+0x27c>
   85558:	4602      	mov	r2, r0
   8555a:	423b      	tst	r3, r7
   8555c:	d1ac      	bne.n	854b8 <_malloc_r+0x1d0>
   8555e:	3204      	adds	r2, #4
   85560:	005b      	lsls	r3, r3, #1
   85562:	e7fa      	b.n	8555a <_malloc_r+0x272>
   85564:	4b0c      	ldr	r3, [pc, #48]	; (85598 <_malloc_r+0x2b0>)
   85566:	689f      	ldr	r7, [r3, #8]
   85568:	4619      	mov	r1, r3
   8556a:	6878      	ldr	r0, [r7, #4]
   8556c:	f020 0903 	bic.w	r9, r0, #3
   85570:	45a1      	cmp	r9, r4
   85572:	d304      	bcc.n	8557e <_malloc_r+0x296>
   85574:	ebc4 0009 	rsb	r0, r4, r9
   85578:	280f      	cmp	r0, #15
   8557a:	f300 80a2 	bgt.w	856c2 <_malloc_r+0x3da>
   8557e:	4a07      	ldr	r2, [pc, #28]	; (8559c <_malloc_r+0x2b4>)
   85580:	f8d1 3408 	ldr.w	r3, [r1, #1032]	; 0x408
   85584:	6815      	ldr	r5, [r2, #0]
   85586:	3301      	adds	r3, #1
   85588:	eb07 0a09 	add.w	sl, r7, r9
   8558c:	eb04 0805 	add.w	r8, r4, r5
   85590:	d106      	bne.n	855a0 <_malloc_r+0x2b8>
   85592:	f108 0810 	add.w	r8, r8, #16
   85596:	e00b      	b.n	855b0 <_malloc_r+0x2c8>
   85598:	200704e4 	.word	0x200704e4
   8559c:	2007aafc 	.word	0x2007aafc
   855a0:	f508 5080 	add.w	r0, r8, #4096	; 0x1000
   855a4:	f100 010f 	add.w	r1, r0, #15
   855a8:	f421 627f 	bic.w	r2, r1, #4080	; 0xff0
   855ac:	f022 080f 	bic.w	r8, r2, #15
   855b0:	4630      	mov	r0, r6
   855b2:	4641      	mov	r1, r8
   855b4:	f000 fa32 	bl	85a1c <_sbrk_r>
   855b8:	1c42      	adds	r2, r0, #1
   855ba:	4605      	mov	r5, r0
   855bc:	d071      	beq.n	856a2 <_malloc_r+0x3ba>
   855be:	4550      	cmp	r0, sl
   855c0:	d202      	bcs.n	855c8 <_malloc_r+0x2e0>
   855c2:	4b48      	ldr	r3, [pc, #288]	; (856e4 <_malloc_r+0x3fc>)
   855c4:	429f      	cmp	r7, r3
   855c6:	d16c      	bne.n	856a2 <_malloc_r+0x3ba>
   855c8:	4847      	ldr	r0, [pc, #284]	; (856e8 <_malloc_r+0x400>)
   855ca:	4555      	cmp	r5, sl
   855cc:	6841      	ldr	r1, [r0, #4]
   855ce:	4a45      	ldr	r2, [pc, #276]	; (856e4 <_malloc_r+0x3fc>)
   855d0:	eb08 0301 	add.w	r3, r8, r1
   855d4:	6043      	str	r3, [r0, #4]
   855d6:	d107      	bne.n	855e8 <_malloc_r+0x300>
   855d8:	0529      	lsls	r1, r5, #20
   855da:	d105      	bne.n	855e8 <_malloc_r+0x300>
   855dc:	6895      	ldr	r5, [r2, #8]
   855de:	44c8      	add	r8, r9
   855e0:	f048 0001 	orr.w	r0, r8, #1
   855e4:	6068      	str	r0, [r5, #4]
   855e6:	e051      	b.n	8568c <_malloc_r+0x3a4>
   855e8:	f8d2 0408 	ldr.w	r0, [r2, #1032]	; 0x408
   855ec:	1c42      	adds	r2, r0, #1
   855ee:	d103      	bne.n	855f8 <_malloc_r+0x310>
   855f0:	4a3c      	ldr	r2, [pc, #240]	; (856e4 <_malloc_r+0x3fc>)
   855f2:	f8c2 5408 	str.w	r5, [r2, #1032]	; 0x408
   855f6:	e005      	b.n	85604 <_malloc_r+0x31c>
   855f8:	ebca 0a05 	rsb	sl, sl, r5
   855fc:	eb03 010a 	add.w	r1, r3, sl
   85600:	4b39      	ldr	r3, [pc, #228]	; (856e8 <_malloc_r+0x400>)
   85602:	6059      	str	r1, [r3, #4]
   85604:	f015 0007 	ands.w	r0, r5, #7
   85608:	bf1c      	itt	ne
   8560a:	f1c0 0008 	rsbne	r0, r0, #8
   8560e:	182d      	addne	r5, r5, r0
   85610:	eb05 0c08 	add.w	ip, r5, r8
   85614:	f500 5180 	add.w	r1, r0, #4096	; 0x1000
   85618:	ea4f 5e0c 	mov.w	lr, ip, lsl #20
   8561c:	eba1 581e 	sub.w	r8, r1, lr, lsr #20
   85620:	4641      	mov	r1, r8
   85622:	4630      	mov	r0, r6
   85624:	f000 f9fa 	bl	85a1c <_sbrk_r>
   85628:	4a2f      	ldr	r2, [pc, #188]	; (856e8 <_malloc_r+0x400>)
   8562a:	1c43      	adds	r3, r0, #1
   8562c:	6853      	ldr	r3, [r2, #4]
   8562e:	bf08      	it	eq
   85630:	f04f 0800 	moveq.w	r8, #0
   85634:	eb08 0103 	add.w	r1, r8, r3
   85638:	bf08      	it	eq
   8563a:	4628      	moveq	r0, r5
   8563c:	6051      	str	r1, [r2, #4]
   8563e:	1b40      	subs	r0, r0, r5
   85640:	4a28      	ldr	r2, [pc, #160]	; (856e4 <_malloc_r+0x3fc>)
   85642:	eb00 0308 	add.w	r3, r0, r8
   85646:	f043 0101 	orr.w	r1, r3, #1
   8564a:	4297      	cmp	r7, r2
   8564c:	6095      	str	r5, [r2, #8]
   8564e:	6069      	str	r1, [r5, #4]
   85650:	d01c      	beq.n	8568c <_malloc_r+0x3a4>
   85652:	f1b9 0f0f 	cmp.w	r9, #15
   85656:	d802      	bhi.n	8565e <_malloc_r+0x376>
   85658:	2201      	movs	r2, #1
   8565a:	606a      	str	r2, [r5, #4]
   8565c:	e021      	b.n	856a2 <_malloc_r+0x3ba>
   8565e:	687d      	ldr	r5, [r7, #4]
   85660:	f1a9 090c 	sub.w	r9, r9, #12
   85664:	f029 0907 	bic.w	r9, r9, #7
   85668:	f005 0201 	and.w	r2, r5, #1
   8566c:	2105      	movs	r1, #5
   8566e:	eb07 0309 	add.w	r3, r7, r9
   85672:	ea49 0002 	orr.w	r0, r9, r2
   85676:	f1b9 0f0f 	cmp.w	r9, #15
   8567a:	6078      	str	r0, [r7, #4]
   8567c:	6059      	str	r1, [r3, #4]
   8567e:	6099      	str	r1, [r3, #8]
   85680:	d904      	bls.n	8568c <_malloc_r+0x3a4>
   85682:	4630      	mov	r0, r6
   85684:	f107 0108 	add.w	r1, r7, #8
   85688:	f7ff fb1a 	bl	84cc0 <_free_r>
   8568c:	4a16      	ldr	r2, [pc, #88]	; (856e8 <_malloc_r+0x400>)
   8568e:	6853      	ldr	r3, [r2, #4]
   85690:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
   85692:	6b15      	ldr	r5, [r2, #48]	; 0x30
   85694:	428b      	cmp	r3, r1
   85696:	bf88      	it	hi
   85698:	62d3      	strhi	r3, [r2, #44]	; 0x2c
   8569a:	42ab      	cmp	r3, r5
   8569c:	bf84      	itt	hi
   8569e:	4d12      	ldrhi	r5, [pc, #72]	; (856e8 <_malloc_r+0x400>)
   856a0:	632b      	strhi	r3, [r5, #48]	; 0x30
   856a2:	4810      	ldr	r0, [pc, #64]	; (856e4 <_malloc_r+0x3fc>)
   856a4:	6882      	ldr	r2, [r0, #8]
   856a6:	6853      	ldr	r3, [r2, #4]
   856a8:	f023 0103 	bic.w	r1, r3, #3
   856ac:	42a1      	cmp	r1, r4
   856ae:	ebc4 0001 	rsb	r0, r4, r1
   856b2:	d301      	bcc.n	856b8 <_malloc_r+0x3d0>
   856b4:	280f      	cmp	r0, #15
   856b6:	dc04      	bgt.n	856c2 <_malloc_r+0x3da>
   856b8:	4630      	mov	r0, r6
   856ba:	f000 f840 	bl	8573e <__malloc_unlock>
   856be:	2500      	movs	r5, #0
   856c0:	e00d      	b.n	856de <_malloc_r+0x3f6>
   856c2:	4a08      	ldr	r2, [pc, #32]	; (856e4 <_malloc_r+0x3fc>)
   856c4:	f044 0301 	orr.w	r3, r4, #1
   856c8:	6895      	ldr	r5, [r2, #8]
   856ca:	f040 0101 	orr.w	r1, r0, #1
   856ce:	192c      	adds	r4, r5, r4
   856d0:	606b      	str	r3, [r5, #4]
   856d2:	6094      	str	r4, [r2, #8]
   856d4:	6061      	str	r1, [r4, #4]
   856d6:	4630      	mov	r0, r6
   856d8:	f000 f831 	bl	8573e <__malloc_unlock>
   856dc:	3508      	adds	r5, #8
   856de:	4628      	mov	r0, r5
   856e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   856e4:	200704e4 	.word	0x200704e4
   856e8:	2007aafc 	.word	0x2007aafc

000856ec <memchr>:
   856ec:	b510      	push	{r4, lr}
   856ee:	b2c9      	uxtb	r1, r1
   856f0:	4603      	mov	r3, r0
   856f2:	1882      	adds	r2, r0, r2
   856f4:	4293      	cmp	r3, r2
   856f6:	4618      	mov	r0, r3
   856f8:	d004      	beq.n	85704 <memchr+0x18>
   856fa:	7804      	ldrb	r4, [r0, #0]
   856fc:	3301      	adds	r3, #1
   856fe:	428c      	cmp	r4, r1
   85700:	d1f8      	bne.n	856f4 <memchr+0x8>
   85702:	e000      	b.n	85706 <memchr+0x1a>
   85704:	2000      	movs	r0, #0
   85706:	bd10      	pop	{r4, pc}

00085708 <memmove>:
   85708:	4281      	cmp	r1, r0
   8570a:	b570      	push	{r4, r5, r6, lr}
   8570c:	d20e      	bcs.n	8572c <memmove+0x24>
   8570e:	188c      	adds	r4, r1, r2
   85710:	42a0      	cmp	r0, r4
   85712:	d20b      	bcs.n	8572c <memmove+0x24>
   85714:	1885      	adds	r5, r0, r2
   85716:	4613      	mov	r3, r2
   85718:	f113 33ff 	adds.w	r3, r3, #4294967295
   8571c:	d305      	bcc.n	8572a <memmove+0x22>
   8571e:	4251      	negs	r1, r2
   85720:	1866      	adds	r6, r4, r1
   85722:	5cf6      	ldrb	r6, [r6, r3]
   85724:	1869      	adds	r1, r5, r1
   85726:	54ce      	strb	r6, [r1, r3]
   85728:	e7f6      	b.n	85718 <memmove+0x10>
   8572a:	bd70      	pop	{r4, r5, r6, pc}
   8572c:	2300      	movs	r3, #0
   8572e:	4293      	cmp	r3, r2
   85730:	d003      	beq.n	8573a <memmove+0x32>
   85732:	5ccc      	ldrb	r4, [r1, r3]
   85734:	54c4      	strb	r4, [r0, r3]
   85736:	3301      	adds	r3, #1
   85738:	e7f9      	b.n	8572e <memmove+0x26>
   8573a:	bd70      	pop	{r4, r5, r6, pc}

0008573c <__malloc_lock>:
   8573c:	4770      	bx	lr

0008573e <__malloc_unlock>:
   8573e:	4770      	bx	lr

00085740 <_realloc_r>:
   85740:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85744:	4681      	mov	r9, r0
   85746:	4616      	mov	r6, r2
   85748:	460c      	mov	r4, r1
   8574a:	b921      	cbnz	r1, 85756 <_realloc_r+0x16>
   8574c:	4611      	mov	r1, r2
   8574e:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85752:	f7ff bdc9 	b.w	852e8 <_malloc_r>
   85756:	f7ff fff1 	bl	8573c <__malloc_lock>
   8575a:	f106 070b 	add.w	r7, r6, #11
   8575e:	f854 5c04 	ldr.w	r5, [r4, #-4]
   85762:	2f16      	cmp	r7, #22
   85764:	f1a4 0b08 	sub.w	fp, r4, #8
   85768:	f025 0803 	bic.w	r8, r5, #3
   8576c:	d903      	bls.n	85776 <_realloc_r+0x36>
   8576e:	f037 0707 	bics.w	r7, r7, #7
   85772:	d501      	bpl.n	85778 <_realloc_r+0x38>
   85774:	e002      	b.n	8577c <_realloc_r+0x3c>
   85776:	2710      	movs	r7, #16
   85778:	42b7      	cmp	r7, r6
   8577a:	d204      	bcs.n	85786 <_realloc_r+0x46>
   8577c:	200c      	movs	r0, #12
   8577e:	f8c9 0000 	str.w	r0, [r9]
   85782:	2600      	movs	r6, #0
   85784:	e145      	b.n	85a12 <_realloc_r+0x2d2>
   85786:	45b8      	cmp	r8, r7
   85788:	f280 811a 	bge.w	859c0 <_realloc_r+0x280>
   8578c:	4aa2      	ldr	r2, [pc, #648]	; (85a18 <_realloc_r+0x2d8>)
   8578e:	eb0b 0308 	add.w	r3, fp, r8
   85792:	6891      	ldr	r1, [r2, #8]
   85794:	428b      	cmp	r3, r1
   85796:	d006      	beq.n	857a6 <_realloc_r+0x66>
   85798:	6858      	ldr	r0, [r3, #4]
   8579a:	f020 0201 	bic.w	r2, r0, #1
   8579e:	1898      	adds	r0, r3, r2
   857a0:	6842      	ldr	r2, [r0, #4]
   857a2:	07d0      	lsls	r0, r2, #31
   857a4:	d426      	bmi.n	857f4 <_realloc_r+0xb4>
   857a6:	685a      	ldr	r2, [r3, #4]
   857a8:	428b      	cmp	r3, r1
   857aa:	f022 0003 	bic.w	r0, r2, #3
   857ae:	eb00 0a08 	add.w	sl, r0, r8
   857b2:	d118      	bne.n	857e6 <_realloc_r+0xa6>
   857b4:	f107 0210 	add.w	r2, r7, #16
   857b8:	4592      	cmp	sl, r2
   857ba:	db1d      	blt.n	857f8 <_realloc_r+0xb8>
   857bc:	ebc7 0a0a 	rsb	sl, r7, sl
   857c0:	eb0b 0507 	add.w	r5, fp, r7
   857c4:	f04a 0101 	orr.w	r1, sl, #1
   857c8:	6069      	str	r1, [r5, #4]
   857ca:	f854 2c04 	ldr.w	r2, [r4, #-4]
   857ce:	4e92      	ldr	r6, [pc, #584]	; (85a18 <_realloc_r+0x2d8>)
   857d0:	f002 0301 	and.w	r3, r2, #1
   857d4:	431f      	orrs	r7, r3
   857d6:	60b5      	str	r5, [r6, #8]
   857d8:	f844 7c04 	str.w	r7, [r4, #-4]
   857dc:	4648      	mov	r0, r9
   857de:	f7ff ffae 	bl	8573e <__malloc_unlock>
   857e2:	4626      	mov	r6, r4
   857e4:	e115      	b.n	85a12 <_realloc_r+0x2d2>
   857e6:	45ba      	cmp	sl, r7
   857e8:	db06      	blt.n	857f8 <_realloc_r+0xb8>
   857ea:	68dd      	ldr	r5, [r3, #12]
   857ec:	689e      	ldr	r6, [r3, #8]
   857ee:	60f5      	str	r5, [r6, #12]
   857f0:	60ae      	str	r6, [r5, #8]
   857f2:	e0e6      	b.n	859c2 <_realloc_r+0x282>
   857f4:	2000      	movs	r0, #0
   857f6:	4603      	mov	r3, r0
   857f8:	07ea      	lsls	r2, r5, #31
   857fa:	f100 8091 	bmi.w	85920 <_realloc_r+0x1e0>
   857fe:	f854 5c08 	ldr.w	r5, [r4, #-8]
   85802:	ebc5 050b 	rsb	r5, r5, fp
   85806:	686a      	ldr	r2, [r5, #4]
   85808:	f022 0203 	bic.w	r2, r2, #3
   8580c:	2b00      	cmp	r3, #0
   8580e:	d051      	beq.n	858b4 <_realloc_r+0x174>
   85810:	eb02 0a08 	add.w	sl, r2, r8
   85814:	428b      	cmp	r3, r1
   85816:	4482      	add	sl, r0
   85818:	d145      	bne.n	858a6 <_realloc_r+0x166>
   8581a:	f107 0310 	add.w	r3, r7, #16
   8581e:	459a      	cmp	sl, r3
   85820:	db48      	blt.n	858b4 <_realloc_r+0x174>
   85822:	462e      	mov	r6, r5
   85824:	68e9      	ldr	r1, [r5, #12]
   85826:	f856 3f08 	ldr.w	r3, [r6, #8]!
   8582a:	f1a8 0204 	sub.w	r2, r8, #4
   8582e:	2a24      	cmp	r2, #36	; 0x24
   85830:	60d9      	str	r1, [r3, #12]
   85832:	608b      	str	r3, [r1, #8]
   85834:	d825      	bhi.n	85882 <_realloc_r+0x142>
   85836:	2a13      	cmp	r2, #19
   85838:	d91b      	bls.n	85872 <_realloc_r+0x132>
   8583a:	6821      	ldr	r1, [r4, #0]
   8583c:	2a1b      	cmp	r2, #27
   8583e:	60a9      	str	r1, [r5, #8]
   85840:	6863      	ldr	r3, [r4, #4]
   85842:	60eb      	str	r3, [r5, #12]
   85844:	d803      	bhi.n	8584e <_realloc_r+0x10e>
   85846:	f105 0010 	add.w	r0, r5, #16
   8584a:	3408      	adds	r4, #8
   8584c:	e012      	b.n	85874 <_realloc_r+0x134>
   8584e:	68a0      	ldr	r0, [r4, #8]
   85850:	2a24      	cmp	r2, #36	; 0x24
   85852:	6128      	str	r0, [r5, #16]
   85854:	68e1      	ldr	r1, [r4, #12]
   85856:	6169      	str	r1, [r5, #20]
   85858:	d003      	beq.n	85862 <_realloc_r+0x122>
   8585a:	f105 0018 	add.w	r0, r5, #24
   8585e:	3410      	adds	r4, #16
   85860:	e008      	b.n	85874 <_realloc_r+0x134>
   85862:	6922      	ldr	r2, [r4, #16]
   85864:	f105 0020 	add.w	r0, r5, #32
   85868:	61aa      	str	r2, [r5, #24]
   8586a:	6963      	ldr	r3, [r4, #20]
   8586c:	3418      	adds	r4, #24
   8586e:	61eb      	str	r3, [r5, #28]
   85870:	e000      	b.n	85874 <_realloc_r+0x134>
   85872:	4630      	mov	r0, r6
   85874:	6821      	ldr	r1, [r4, #0]
   85876:	6001      	str	r1, [r0, #0]
   85878:	6862      	ldr	r2, [r4, #4]
   8587a:	6042      	str	r2, [r0, #4]
   8587c:	68a3      	ldr	r3, [r4, #8]
   8587e:	6083      	str	r3, [r0, #8]
   85880:	e003      	b.n	8588a <_realloc_r+0x14a>
   85882:	4630      	mov	r0, r6
   85884:	4621      	mov	r1, r4
   85886:	f7ff ff3f 	bl	85708 <memmove>
   8588a:	ebc7 0a0a 	rsb	sl, r7, sl
   8588e:	19e8      	adds	r0, r5, r7
   85890:	f04a 0201 	orr.w	r2, sl, #1
   85894:	6042      	str	r2, [r0, #4]
   85896:	686b      	ldr	r3, [r5, #4]
   85898:	495f      	ldr	r1, [pc, #380]	; (85a18 <_realloc_r+0x2d8>)
   8589a:	6088      	str	r0, [r1, #8]
   8589c:	f003 0001 	and.w	r0, r3, #1
   858a0:	4307      	orrs	r7, r0
   858a2:	606f      	str	r7, [r5, #4]
   858a4:	e088      	b.n	859b8 <_realloc_r+0x278>
   858a6:	45ba      	cmp	sl, r7
   858a8:	db04      	blt.n	858b4 <_realloc_r+0x174>
   858aa:	68d9      	ldr	r1, [r3, #12]
   858ac:	6898      	ldr	r0, [r3, #8]
   858ae:	60c1      	str	r1, [r0, #12]
   858b0:	6088      	str	r0, [r1, #8]
   858b2:	e003      	b.n	858bc <_realloc_r+0x17c>
   858b4:	eb02 0a08 	add.w	sl, r2, r8
   858b8:	45ba      	cmp	sl, r7
   858ba:	db31      	blt.n	85920 <_realloc_r+0x1e0>
   858bc:	4628      	mov	r0, r5
   858be:	68eb      	ldr	r3, [r5, #12]
   858c0:	f850 1f08 	ldr.w	r1, [r0, #8]!
   858c4:	f1a8 0204 	sub.w	r2, r8, #4
   858c8:	2a24      	cmp	r2, #36	; 0x24
   858ca:	60cb      	str	r3, [r1, #12]
   858cc:	6099      	str	r1, [r3, #8]
   858ce:	d823      	bhi.n	85918 <_realloc_r+0x1d8>
   858d0:	2a13      	cmp	r2, #19
   858d2:	d91a      	bls.n	8590a <_realloc_r+0x1ca>
   858d4:	6820      	ldr	r0, [r4, #0]
   858d6:	2a1b      	cmp	r2, #27
   858d8:	60a8      	str	r0, [r5, #8]
   858da:	6866      	ldr	r6, [r4, #4]
   858dc:	60ee      	str	r6, [r5, #12]
   858de:	d803      	bhi.n	858e8 <_realloc_r+0x1a8>
   858e0:	f105 0010 	add.w	r0, r5, #16
   858e4:	3408      	adds	r4, #8
   858e6:	e010      	b.n	8590a <_realloc_r+0x1ca>
   858e8:	68a3      	ldr	r3, [r4, #8]
   858ea:	2a24      	cmp	r2, #36	; 0x24
   858ec:	612b      	str	r3, [r5, #16]
   858ee:	68e1      	ldr	r1, [r4, #12]
   858f0:	6169      	str	r1, [r5, #20]
   858f2:	d003      	beq.n	858fc <_realloc_r+0x1bc>
   858f4:	f105 0018 	add.w	r0, r5, #24
   858f8:	3410      	adds	r4, #16
   858fa:	e006      	b.n	8590a <_realloc_r+0x1ca>
   858fc:	6922      	ldr	r2, [r4, #16]
   858fe:	61aa      	str	r2, [r5, #24]
   85900:	6960      	ldr	r0, [r4, #20]
   85902:	3418      	adds	r4, #24
   85904:	61e8      	str	r0, [r5, #28]
   85906:	f105 0020 	add.w	r0, r5, #32
   8590a:	6826      	ldr	r6, [r4, #0]
   8590c:	6006      	str	r6, [r0, #0]
   8590e:	6863      	ldr	r3, [r4, #4]
   85910:	6043      	str	r3, [r0, #4]
   85912:	68a1      	ldr	r1, [r4, #8]
   85914:	6081      	str	r1, [r0, #8]
   85916:	e055      	b.n	859c4 <_realloc_r+0x284>
   85918:	4621      	mov	r1, r4
   8591a:	f7ff fef5 	bl	85708 <memmove>
   8591e:	e051      	b.n	859c4 <_realloc_r+0x284>
   85920:	4631      	mov	r1, r6
   85922:	4648      	mov	r0, r9
   85924:	f7ff fce0 	bl	852e8 <_malloc_r>
   85928:	4606      	mov	r6, r0
   8592a:	2800      	cmp	r0, #0
   8592c:	d044      	beq.n	859b8 <_realloc_r+0x278>
   8592e:	f854 1c04 	ldr.w	r1, [r4, #-4]
   85932:	f1a0 0208 	sub.w	r2, r0, #8
   85936:	f021 0301 	bic.w	r3, r1, #1
   8593a:	eb0b 0103 	add.w	r1, fp, r3
   8593e:	428a      	cmp	r2, r1
   85940:	d106      	bne.n	85950 <_realloc_r+0x210>
   85942:	f850 6c04 	ldr.w	r6, [r0, #-4]
   85946:	f026 0503 	bic.w	r5, r6, #3
   8594a:	eb05 0a08 	add.w	sl, r5, r8
   8594e:	e038      	b.n	859c2 <_realloc_r+0x282>
   85950:	f1a8 0204 	sub.w	r2, r8, #4
   85954:	2a24      	cmp	r2, #36	; 0x24
   85956:	d828      	bhi.n	859aa <_realloc_r+0x26a>
   85958:	2a13      	cmp	r2, #19
   8595a:	d91e      	bls.n	8599a <_realloc_r+0x25a>
   8595c:	6823      	ldr	r3, [r4, #0]
   8595e:	2a1b      	cmp	r2, #27
   85960:	6003      	str	r3, [r0, #0]
   85962:	6861      	ldr	r1, [r4, #4]
   85964:	6041      	str	r1, [r0, #4]
   85966:	d804      	bhi.n	85972 <_realloc_r+0x232>
   85968:	f100 0008 	add.w	r0, r0, #8
   8596c:	f104 0208 	add.w	r2, r4, #8
   85970:	e014      	b.n	8599c <_realloc_r+0x25c>
   85972:	68a0      	ldr	r0, [r4, #8]
   85974:	2a24      	cmp	r2, #36	; 0x24
   85976:	60b0      	str	r0, [r6, #8]
   85978:	68e3      	ldr	r3, [r4, #12]
   8597a:	60f3      	str	r3, [r6, #12]
   8597c:	d004      	beq.n	85988 <_realloc_r+0x248>
   8597e:	f106 0010 	add.w	r0, r6, #16
   85982:	f104 0210 	add.w	r2, r4, #16
   85986:	e009      	b.n	8599c <_realloc_r+0x25c>
   85988:	6922      	ldr	r2, [r4, #16]
   8598a:	f106 0018 	add.w	r0, r6, #24
   8598e:	6132      	str	r2, [r6, #16]
   85990:	6961      	ldr	r1, [r4, #20]
   85992:	f104 0218 	add.w	r2, r4, #24
   85996:	6171      	str	r1, [r6, #20]
   85998:	e000      	b.n	8599c <_realloc_r+0x25c>
   8599a:	4622      	mov	r2, r4
   8599c:	6813      	ldr	r3, [r2, #0]
   8599e:	6003      	str	r3, [r0, #0]
   859a0:	6851      	ldr	r1, [r2, #4]
   859a2:	6041      	str	r1, [r0, #4]
   859a4:	6892      	ldr	r2, [r2, #8]
   859a6:	6082      	str	r2, [r0, #8]
   859a8:	e002      	b.n	859b0 <_realloc_r+0x270>
   859aa:	4621      	mov	r1, r4
   859ac:	f7ff feac 	bl	85708 <memmove>
   859b0:	4648      	mov	r0, r9
   859b2:	4621      	mov	r1, r4
   859b4:	f7ff f984 	bl	84cc0 <_free_r>
   859b8:	4648      	mov	r0, r9
   859ba:	f7ff fec0 	bl	8573e <__malloc_unlock>
   859be:	e028      	b.n	85a12 <_realloc_r+0x2d2>
   859c0:	46c2      	mov	sl, r8
   859c2:	465d      	mov	r5, fp
   859c4:	ebc7 000a 	rsb	r0, r7, sl
   859c8:	280f      	cmp	r0, #15
   859ca:	686a      	ldr	r2, [r5, #4]
   859cc:	d911      	bls.n	859f2 <_realloc_r+0x2b2>
   859ce:	f002 0601 	and.w	r6, r2, #1
   859d2:	19e9      	adds	r1, r5, r7
   859d4:	f040 0301 	orr.w	r3, r0, #1
   859d8:	4337      	orrs	r7, r6
   859da:	606f      	str	r7, [r5, #4]
   859dc:	1808      	adds	r0, r1, r0
   859de:	604b      	str	r3, [r1, #4]
   859e0:	6842      	ldr	r2, [r0, #4]
   859e2:	3108      	adds	r1, #8
   859e4:	f042 0601 	orr.w	r6, r2, #1
   859e8:	6046      	str	r6, [r0, #4]
   859ea:	4648      	mov	r0, r9
   859ec:	f7ff f968 	bl	84cc0 <_free_r>
   859f0:	e00a      	b.n	85a08 <_realloc_r+0x2c8>
   859f2:	f002 0601 	and.w	r6, r2, #1
   859f6:	ea4a 0306 	orr.w	r3, sl, r6
   859fa:	606b      	str	r3, [r5, #4]
   859fc:	eb05 010a 	add.w	r1, r5, sl
   85a00:	6848      	ldr	r0, [r1, #4]
   85a02:	f040 0201 	orr.w	r2, r0, #1
   85a06:	604a      	str	r2, [r1, #4]
   85a08:	4648      	mov	r0, r9
   85a0a:	f7ff fe98 	bl	8573e <__malloc_unlock>
   85a0e:	f105 0608 	add.w	r6, r5, #8
   85a12:	4630      	mov	r0, r6
   85a14:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85a18:	200704e4 	.word	0x200704e4

00085a1c <_sbrk_r>:
   85a1c:	b538      	push	{r3, r4, r5, lr}
   85a1e:	4c06      	ldr	r4, [pc, #24]	; (85a38 <_sbrk_r+0x1c>)
   85a20:	2300      	movs	r3, #0
   85a22:	4605      	mov	r5, r0
   85a24:	4608      	mov	r0, r1
   85a26:	6023      	str	r3, [r4, #0]
   85a28:	f7fb fd76 	bl	81518 <_sbrk>
   85a2c:	1c43      	adds	r3, r0, #1
   85a2e:	d102      	bne.n	85a36 <_sbrk_r+0x1a>
   85a30:	6821      	ldr	r1, [r4, #0]
   85a32:	b101      	cbz	r1, 85a36 <_sbrk_r+0x1a>
   85a34:	6029      	str	r1, [r5, #0]
   85a36:	bd38      	pop	{r3, r4, r5, pc}
   85a38:	2007ab48 	.word	0x2007ab48

00085a3c <__sread>:
   85a3c:	b510      	push	{r4, lr}
   85a3e:	460c      	mov	r4, r1
   85a40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85a44:	f000 f99c 	bl	85d80 <_read_r>
   85a48:	2800      	cmp	r0, #0
   85a4a:	db03      	blt.n	85a54 <__sread+0x18>
   85a4c:	6d22      	ldr	r2, [r4, #80]	; 0x50
   85a4e:	1813      	adds	r3, r2, r0
   85a50:	6523      	str	r3, [r4, #80]	; 0x50
   85a52:	bd10      	pop	{r4, pc}
   85a54:	89a3      	ldrh	r3, [r4, #12]
   85a56:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
   85a5a:	81a1      	strh	r1, [r4, #12]
   85a5c:	bd10      	pop	{r4, pc}

00085a5e <__seofread>:
   85a5e:	2000      	movs	r0, #0
   85a60:	4770      	bx	lr

00085a62 <__swrite>:
   85a62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85a66:	461d      	mov	r5, r3
   85a68:	898b      	ldrh	r3, [r1, #12]
   85a6a:	460c      	mov	r4, r1
   85a6c:	f403 7180 	and.w	r1, r3, #256	; 0x100
   85a70:	4616      	mov	r6, r2
   85a72:	b20a      	sxth	r2, r1
   85a74:	4607      	mov	r7, r0
   85a76:	b12a      	cbz	r2, 85a84 <__swrite+0x22>
   85a78:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   85a7c:	2200      	movs	r2, #0
   85a7e:	2302      	movs	r3, #2
   85a80:	f000 f96c 	bl	85d5c <_lseek_r>
   85a84:	89a0      	ldrh	r0, [r4, #12]
   85a86:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   85a8a:	f420 5380 	bic.w	r3, r0, #4096	; 0x1000
   85a8e:	81a3      	strh	r3, [r4, #12]
   85a90:	4638      	mov	r0, r7
   85a92:	4632      	mov	r2, r6
   85a94:	462b      	mov	r3, r5
   85a96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   85a9a:	f000 b8d1 	b.w	85c40 <_write_r>

00085a9e <__sseek>:
   85a9e:	b510      	push	{r4, lr}
   85aa0:	460c      	mov	r4, r1
   85aa2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85aa6:	f000 f959 	bl	85d5c <_lseek_r>
   85aaa:	1c43      	adds	r3, r0, #1
   85aac:	89a3      	ldrh	r3, [r4, #12]
   85aae:	d103      	bne.n	85ab8 <__sseek+0x1a>
   85ab0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
   85ab4:	81a2      	strh	r2, [r4, #12]
   85ab6:	bd10      	pop	{r4, pc}
   85ab8:	f443 5180 	orr.w	r1, r3, #4096	; 0x1000
   85abc:	81a1      	strh	r1, [r4, #12]
   85abe:	6520      	str	r0, [r4, #80]	; 0x50
   85ac0:	bd10      	pop	{r4, pc}

00085ac2 <__sclose>:
   85ac2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   85ac6:	f000 b8cd 	b.w	85c64 <_close_r>

00085aca <strcmp>:
   85aca:	f810 2b01 	ldrb.w	r2, [r0], #1
   85ace:	f811 3b01 	ldrb.w	r3, [r1], #1
   85ad2:	2a01      	cmp	r2, #1
   85ad4:	bf28      	it	cs
   85ad6:	429a      	cmpcs	r2, r3
   85ad8:	d0f7      	beq.n	85aca <strcmp>
   85ada:	eba2 0003 	sub.w	r0, r2, r3
   85ade:	4770      	bx	lr

00085ae0 <__swbuf_r>:
   85ae0:	b570      	push	{r4, r5, r6, lr}
   85ae2:	460d      	mov	r5, r1
   85ae4:	4614      	mov	r4, r2
   85ae6:	4606      	mov	r6, r0
   85ae8:	b118      	cbz	r0, 85af2 <__swbuf_r+0x12>
   85aea:	6b83      	ldr	r3, [r0, #56]	; 0x38
   85aec:	b90b      	cbnz	r3, 85af2 <__swbuf_r+0x12>
   85aee:	f7fe ffa9 	bl	84a44 <__sinit>
   85af2:	89a1      	ldrh	r1, [r4, #12]
   85af4:	69a0      	ldr	r0, [r4, #24]
   85af6:	f001 0208 	and.w	r2, r1, #8
   85afa:	b213      	sxth	r3, r2
   85afc:	60a0      	str	r0, [r4, #8]
   85afe:	b10b      	cbz	r3, 85b04 <__swbuf_r+0x24>
   85b00:	6920      	ldr	r0, [r4, #16]
   85b02:	b958      	cbnz	r0, 85b1c <__swbuf_r+0x3c>
   85b04:	4630      	mov	r0, r6
   85b06:	4621      	mov	r1, r4
   85b08:	f7fe fdf6 	bl	846f8 <__swsetup_r>
   85b0c:	b130      	cbz	r0, 85b1c <__swbuf_r+0x3c>
   85b0e:	89a5      	ldrh	r5, [r4, #12]
   85b10:	2009      	movs	r0, #9
   85b12:	f045 0140 	orr.w	r1, r5, #64	; 0x40
   85b16:	81a1      	strh	r1, [r4, #12]
   85b18:	6030      	str	r0, [r6, #0]
   85b1a:	e017      	b.n	85b4c <__swbuf_r+0x6c>
   85b1c:	89a1      	ldrh	r1, [r4, #12]
   85b1e:	b2ed      	uxtb	r5, r5
   85b20:	f401 5200 	and.w	r2, r1, #8192	; 0x2000
   85b24:	b213      	sxth	r3, r2
   85b26:	b933      	cbnz	r3, 85b36 <__swbuf_r+0x56>
   85b28:	f441 5000 	orr.w	r0, r1, #8192	; 0x2000
   85b2c:	6e61      	ldr	r1, [r4, #100]	; 0x64
   85b2e:	81a0      	strh	r0, [r4, #12]
   85b30:	f421 5200 	bic.w	r2, r1, #8192	; 0x2000
   85b34:	6662      	str	r2, [r4, #100]	; 0x64
   85b36:	6820      	ldr	r0, [r4, #0]
   85b38:	6923      	ldr	r3, [r4, #16]
   85b3a:	6961      	ldr	r1, [r4, #20]
   85b3c:	1ac0      	subs	r0, r0, r3
   85b3e:	4288      	cmp	r0, r1
   85b40:	db07      	blt.n	85b52 <__swbuf_r+0x72>
   85b42:	4630      	mov	r0, r6
   85b44:	4621      	mov	r1, r4
   85b46:	f7fe fe8b 	bl	84860 <_fflush_r>
   85b4a:	b110      	cbz	r0, 85b52 <__swbuf_r+0x72>
   85b4c:	f04f 35ff 	mov.w	r5, #4294967295
   85b50:	e015      	b.n	85b7e <__swbuf_r+0x9e>
   85b52:	68a2      	ldr	r2, [r4, #8]
   85b54:	6821      	ldr	r1, [r4, #0]
   85b56:	1e53      	subs	r3, r2, #1
   85b58:	60a3      	str	r3, [r4, #8]
   85b5a:	f801 5b01 	strb.w	r5, [r1], #1
   85b5e:	6962      	ldr	r2, [r4, #20]
   85b60:	3001      	adds	r0, #1
   85b62:	4290      	cmp	r0, r2
   85b64:	6021      	str	r1, [r4, #0]
   85b66:	d004      	beq.n	85b72 <__swbuf_r+0x92>
   85b68:	89a3      	ldrh	r3, [r4, #12]
   85b6a:	07db      	lsls	r3, r3, #31
   85b6c:	d507      	bpl.n	85b7e <__swbuf_r+0x9e>
   85b6e:	2d0a      	cmp	r5, #10
   85b70:	d105      	bne.n	85b7e <__swbuf_r+0x9e>
   85b72:	4630      	mov	r0, r6
   85b74:	4621      	mov	r1, r4
   85b76:	f7fe fe73 	bl	84860 <_fflush_r>
   85b7a:	2800      	cmp	r0, #0
   85b7c:	d1e6      	bne.n	85b4c <__swbuf_r+0x6c>
   85b7e:	4628      	mov	r0, r5
   85b80:	bd70      	pop	{r4, r5, r6, pc}

00085b82 <__swbuf>:
   85b82:	460a      	mov	r2, r1
   85b84:	4902      	ldr	r1, [pc, #8]	; (85b90 <__swbuf+0xe>)
   85b86:	4603      	mov	r3, r0
   85b88:	6808      	ldr	r0, [r1, #0]
   85b8a:	4619      	mov	r1, r3
   85b8c:	f7ff bfa8 	b.w	85ae0 <__swbuf_r>
   85b90:	20070038 	.word	0x20070038

00085b94 <_wcrtomb_r>:
   85b94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85b98:	461d      	mov	r5, r3
   85b9a:	4b10      	ldr	r3, [pc, #64]	; (85bdc <_wcrtomb_r+0x48>)
   85b9c:	b086      	sub	sp, #24
   85b9e:	4604      	mov	r4, r0
   85ba0:	4690      	mov	r8, r2
   85ba2:	460e      	mov	r6, r1
   85ba4:	681f      	ldr	r7, [r3, #0]
   85ba6:	b939      	cbnz	r1, 85bb8 <_wcrtomb_r+0x24>
   85ba8:	f7ff fb00 	bl	851ac <__locale_charset>
   85bac:	9500      	str	r5, [sp, #0]
   85bae:	4603      	mov	r3, r0
   85bb0:	a903      	add	r1, sp, #12
   85bb2:	4620      	mov	r0, r4
   85bb4:	4632      	mov	r2, r6
   85bb6:	e006      	b.n	85bc6 <_wcrtomb_r+0x32>
   85bb8:	f7ff faf8 	bl	851ac <__locale_charset>
   85bbc:	9500      	str	r5, [sp, #0]
   85bbe:	4603      	mov	r3, r0
   85bc0:	4631      	mov	r1, r6
   85bc2:	4620      	mov	r0, r4
   85bc4:	4642      	mov	r2, r8
   85bc6:	47b8      	blx	r7
   85bc8:	1c43      	adds	r3, r0, #1
   85bca:	d103      	bne.n	85bd4 <_wcrtomb_r+0x40>
   85bcc:	2100      	movs	r1, #0
   85bce:	228a      	movs	r2, #138	; 0x8a
   85bd0:	6029      	str	r1, [r5, #0]
   85bd2:	6022      	str	r2, [r4, #0]
   85bd4:	b006      	add	sp, #24
   85bd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85bda:	bf00      	nop
   85bdc:	200708f4 	.word	0x200708f4

00085be0 <wcrtomb>:
   85be0:	b530      	push	{r4, r5, lr}
   85be2:	4613      	mov	r3, r2
   85be4:	4a04      	ldr	r2, [pc, #16]	; (85bf8 <wcrtomb+0x18>)
   85be6:	4605      	mov	r5, r0
   85be8:	460c      	mov	r4, r1
   85bea:	6810      	ldr	r0, [r2, #0]
   85bec:	4629      	mov	r1, r5
   85bee:	4622      	mov	r2, r4
   85bf0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   85bf4:	f7ff bfce 	b.w	85b94 <_wcrtomb_r>
   85bf8:	20070038 	.word	0x20070038

00085bfc <__ascii_wctomb>:
   85bfc:	b149      	cbz	r1, 85c12 <__ascii_wctomb+0x16>
   85bfe:	2aff      	cmp	r2, #255	; 0xff
   85c00:	d904      	bls.n	85c0c <__ascii_wctomb+0x10>
   85c02:	238a      	movs	r3, #138	; 0x8a
   85c04:	6003      	str	r3, [r0, #0]
   85c06:	f04f 30ff 	mov.w	r0, #4294967295
   85c0a:	4770      	bx	lr
   85c0c:	700a      	strb	r2, [r1, #0]
   85c0e:	2001      	movs	r0, #1
   85c10:	4770      	bx	lr
   85c12:	4608      	mov	r0, r1
   85c14:	4770      	bx	lr

00085c16 <_wctomb_r>:
   85c16:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
   85c1a:	4698      	mov	r8, r3
   85c1c:	4b07      	ldr	r3, [pc, #28]	; (85c3c <_wctomb_r+0x26>)
   85c1e:	4605      	mov	r5, r0
   85c20:	460f      	mov	r7, r1
   85c22:	4616      	mov	r6, r2
   85c24:	681c      	ldr	r4, [r3, #0]
   85c26:	f7ff fac1 	bl	851ac <__locale_charset>
   85c2a:	f8cd 8000 	str.w	r8, [sp]
   85c2e:	4603      	mov	r3, r0
   85c30:	4639      	mov	r1, r7
   85c32:	4628      	mov	r0, r5
   85c34:	4632      	mov	r2, r6
   85c36:	47a0      	blx	r4
   85c38:	e8bd 81fc 	ldmia.w	sp!, {r2, r3, r4, r5, r6, r7, r8, pc}
   85c3c:	200708f4 	.word	0x200708f4

00085c40 <_write_r>:
   85c40:	b538      	push	{r3, r4, r5, lr}
   85c42:	4c07      	ldr	r4, [pc, #28]	; (85c60 <_write_r+0x20>)
   85c44:	4605      	mov	r5, r0
   85c46:	2000      	movs	r0, #0
   85c48:	6020      	str	r0, [r4, #0]
   85c4a:	4608      	mov	r0, r1
   85c4c:	4611      	mov	r1, r2
   85c4e:	461a      	mov	r2, r3
   85c50:	f7fa fd20 	bl	80694 <_write>
   85c54:	1c43      	adds	r3, r0, #1
   85c56:	d102      	bne.n	85c5e <_write_r+0x1e>
   85c58:	6823      	ldr	r3, [r4, #0]
   85c5a:	b103      	cbz	r3, 85c5e <_write_r+0x1e>
   85c5c:	602b      	str	r3, [r5, #0]
   85c5e:	bd38      	pop	{r3, r4, r5, pc}
   85c60:	2007ab48 	.word	0x2007ab48

00085c64 <_close_r>:
   85c64:	b538      	push	{r3, r4, r5, lr}
   85c66:	4c06      	ldr	r4, [pc, #24]	; (85c80 <_close_r+0x1c>)
   85c68:	2300      	movs	r3, #0
   85c6a:	4605      	mov	r5, r0
   85c6c:	4608      	mov	r0, r1
   85c6e:	6023      	str	r3, [r4, #0]
   85c70:	f7fb fc6a 	bl	81548 <_close>
   85c74:	1c43      	adds	r3, r0, #1
   85c76:	d102      	bne.n	85c7e <_close_r+0x1a>
   85c78:	6821      	ldr	r1, [r4, #0]
   85c7a:	b101      	cbz	r1, 85c7e <_close_r+0x1a>
   85c7c:	6029      	str	r1, [r5, #0]
   85c7e:	bd38      	pop	{r3, r4, r5, pc}
   85c80:	2007ab48 	.word	0x2007ab48

00085c84 <_fclose_r>:
   85c84:	b570      	push	{r4, r5, r6, lr}
   85c86:	4605      	mov	r5, r0
   85c88:	460c      	mov	r4, r1
   85c8a:	2900      	cmp	r1, #0
   85c8c:	d039      	beq.n	85d02 <_fclose_r+0x7e>
   85c8e:	f7fe ff3d 	bl	84b0c <__sfp_lock_acquire>
   85c92:	b125      	cbz	r5, 85c9e <_fclose_r+0x1a>
   85c94:	6bab      	ldr	r3, [r5, #56]	; 0x38
   85c96:	b913      	cbnz	r3, 85c9e <_fclose_r+0x1a>
   85c98:	4628      	mov	r0, r5
   85c9a:	f7fe fed3 	bl	84a44 <__sinit>
   85c9e:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
   85ca2:	b35e      	cbz	r6, 85cfc <_fclose_r+0x78>
   85ca4:	4628      	mov	r0, r5
   85ca6:	4621      	mov	r1, r4
   85ca8:	f7fe fdda 	bl	84860 <_fflush_r>
   85cac:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   85cae:	4606      	mov	r6, r0
   85cb0:	b13a      	cbz	r2, 85cc2 <_fclose_r+0x3e>
   85cb2:	4628      	mov	r0, r5
   85cb4:	69e1      	ldr	r1, [r4, #28]
   85cb6:	4790      	blx	r2
   85cb8:	ea36 0620 	bics.w	r6, r6, r0, asr #32
   85cbc:	bf28      	it	cs
   85cbe:	f04f 36ff 	movcs.w	r6, #4294967295
   85cc2:	89a0      	ldrh	r0, [r4, #12]
   85cc4:	f000 0180 	and.w	r1, r0, #128	; 0x80
   85cc8:	b20b      	sxth	r3, r1
   85cca:	b11b      	cbz	r3, 85cd4 <_fclose_r+0x50>
   85ccc:	4628      	mov	r0, r5
   85cce:	6921      	ldr	r1, [r4, #16]
   85cd0:	f7fe fff6 	bl	84cc0 <_free_r>
   85cd4:	6b21      	ldr	r1, [r4, #48]	; 0x30
   85cd6:	b141      	cbz	r1, 85cea <_fclose_r+0x66>
   85cd8:	f104 0240 	add.w	r2, r4, #64	; 0x40
   85cdc:	4291      	cmp	r1, r2
   85cde:	d002      	beq.n	85ce6 <_fclose_r+0x62>
   85ce0:	4628      	mov	r0, r5
   85ce2:	f7fe ffed 	bl	84cc0 <_free_r>
   85ce6:	2000      	movs	r0, #0
   85ce8:	6320      	str	r0, [r4, #48]	; 0x30
   85cea:	6c61      	ldr	r1, [r4, #68]	; 0x44
   85cec:	b121      	cbz	r1, 85cf8 <_fclose_r+0x74>
   85cee:	4628      	mov	r0, r5
   85cf0:	f7fe ffe6 	bl	84cc0 <_free_r>
   85cf4:	2100      	movs	r1, #0
   85cf6:	6461      	str	r1, [r4, #68]	; 0x44
   85cf8:	2300      	movs	r3, #0
   85cfa:	81a3      	strh	r3, [r4, #12]
   85cfc:	f7fe ff07 	bl	84b0e <__sfp_lock_release>
   85d00:	e000      	b.n	85d04 <_fclose_r+0x80>
   85d02:	460e      	mov	r6, r1
   85d04:	4630      	mov	r0, r6
   85d06:	bd70      	pop	{r4, r5, r6, pc}

00085d08 <fclose>:
   85d08:	4b02      	ldr	r3, [pc, #8]	; (85d14 <fclose+0xc>)
   85d0a:	4601      	mov	r1, r0
   85d0c:	6818      	ldr	r0, [r3, #0]
   85d0e:	f7ff bfb9 	b.w	85c84 <_fclose_r>
   85d12:	bf00      	nop
   85d14:	20070038 	.word	0x20070038

00085d18 <_fstat_r>:
   85d18:	b538      	push	{r3, r4, r5, lr}
   85d1a:	4c07      	ldr	r4, [pc, #28]	; (85d38 <_fstat_r+0x20>)
   85d1c:	2300      	movs	r3, #0
   85d1e:	4605      	mov	r5, r0
   85d20:	4608      	mov	r0, r1
   85d22:	4611      	mov	r1, r2
   85d24:	6023      	str	r3, [r4, #0]
   85d26:	f7fb fc13 	bl	81550 <_fstat>
   85d2a:	1c43      	adds	r3, r0, #1
   85d2c:	d102      	bne.n	85d34 <_fstat_r+0x1c>
   85d2e:	6821      	ldr	r1, [r4, #0]
   85d30:	b101      	cbz	r1, 85d34 <_fstat_r+0x1c>
   85d32:	6029      	str	r1, [r5, #0]
   85d34:	bd38      	pop	{r3, r4, r5, pc}
   85d36:	bf00      	nop
   85d38:	2007ab48 	.word	0x2007ab48

00085d3c <_isatty_r>:
   85d3c:	b538      	push	{r3, r4, r5, lr}
   85d3e:	4c06      	ldr	r4, [pc, #24]	; (85d58 <_isatty_r+0x1c>)
   85d40:	2300      	movs	r3, #0
   85d42:	4605      	mov	r5, r0
   85d44:	4608      	mov	r0, r1
   85d46:	6023      	str	r3, [r4, #0]
   85d48:	f7fb fc08 	bl	8155c <_isatty>
   85d4c:	1c43      	adds	r3, r0, #1
   85d4e:	d102      	bne.n	85d56 <_isatty_r+0x1a>
   85d50:	6821      	ldr	r1, [r4, #0]
   85d52:	b101      	cbz	r1, 85d56 <_isatty_r+0x1a>
   85d54:	6029      	str	r1, [r5, #0]
   85d56:	bd38      	pop	{r3, r4, r5, pc}
   85d58:	2007ab48 	.word	0x2007ab48

00085d5c <_lseek_r>:
   85d5c:	b538      	push	{r3, r4, r5, lr}
   85d5e:	4c07      	ldr	r4, [pc, #28]	; (85d7c <_lseek_r+0x20>)
   85d60:	4605      	mov	r5, r0
   85d62:	2000      	movs	r0, #0
   85d64:	6020      	str	r0, [r4, #0]
   85d66:	4608      	mov	r0, r1
   85d68:	4611      	mov	r1, r2
   85d6a:	461a      	mov	r2, r3
   85d6c:	f7fb fbfa 	bl	81564 <_lseek>
   85d70:	1c43      	adds	r3, r0, #1
   85d72:	d102      	bne.n	85d7a <_lseek_r+0x1e>
   85d74:	6823      	ldr	r3, [r4, #0]
   85d76:	b103      	cbz	r3, 85d7a <_lseek_r+0x1e>
   85d78:	602b      	str	r3, [r5, #0]
   85d7a:	bd38      	pop	{r3, r4, r5, pc}
   85d7c:	2007ab48 	.word	0x2007ab48

00085d80 <_read_r>:
   85d80:	b538      	push	{r3, r4, r5, lr}
   85d82:	4c07      	ldr	r4, [pc, #28]	; (85da0 <_read_r+0x20>)
   85d84:	4605      	mov	r5, r0
   85d86:	2000      	movs	r0, #0
   85d88:	6020      	str	r0, [r4, #0]
   85d8a:	4608      	mov	r0, r1
   85d8c:	4611      	mov	r1, r2
   85d8e:	461a      	mov	r2, r3
   85d90:	f7fa fc3c 	bl	8060c <_read>
   85d94:	1c43      	adds	r3, r0, #1
   85d96:	d102      	bne.n	85d9e <_read_r+0x1e>
   85d98:	6823      	ldr	r3, [r4, #0]
   85d9a:	b103      	cbz	r3, 85d9e <_read_r+0x1e>
   85d9c:	602b      	str	r3, [r5, #0]
   85d9e:	bd38      	pop	{r3, r4, r5, pc}
   85da0:	2007ab48 	.word	0x2007ab48

00085da4 <__aeabi_uldivmod>:
   85da4:	b94b      	cbnz	r3, 85dba <__aeabi_uldivmod+0x16>
   85da6:	b942      	cbnz	r2, 85dba <__aeabi_uldivmod+0x16>
   85da8:	2900      	cmp	r1, #0
   85daa:	bf08      	it	eq
   85dac:	2800      	cmpeq	r0, #0
   85dae:	d002      	beq.n	85db6 <__aeabi_uldivmod+0x12>
   85db0:	f04f 31ff 	mov.w	r1, #4294967295
   85db4:	4608      	mov	r0, r1
   85db6:	f000 b83b 	b.w	85e30 <__aeabi_idiv0>
   85dba:	b082      	sub	sp, #8
   85dbc:	46ec      	mov	ip, sp
   85dbe:	e92d 5000 	stmdb	sp!, {ip, lr}
   85dc2:	f000 f81d 	bl	85e00 <__gnu_uldivmod_helper>
   85dc6:	f8dd e004 	ldr.w	lr, [sp, #4]
   85dca:	b002      	add	sp, #8
   85dcc:	bc0c      	pop	{r2, r3}
   85dce:	4770      	bx	lr

00085dd0 <__gnu_ldivmod_helper>:
   85dd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85dd4:	4616      	mov	r6, r2
   85dd6:	4698      	mov	r8, r3
   85dd8:	4604      	mov	r4, r0
   85dda:	460d      	mov	r5, r1
   85ddc:	f000 f82a 	bl	85e34 <__divdi3>
   85de0:	fb06 fc01 	mul.w	ip, r6, r1
   85de4:	fba6 2300 	umull	r2, r3, r6, r0
   85de8:	fb00 c708 	mla	r7, r0, r8, ip
   85dec:	18fb      	adds	r3, r7, r3
   85dee:	1aa2      	subs	r2, r4, r2
   85df0:	eb65 0303 	sbc.w	r3, r5, r3
   85df4:	9c06      	ldr	r4, [sp, #24]
   85df6:	e9c4 2300 	strd	r2, r3, [r4]
   85dfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85dfe:	bf00      	nop

00085e00 <__gnu_uldivmod_helper>:
   85e00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85e04:	4690      	mov	r8, r2
   85e06:	4606      	mov	r6, r0
   85e08:	460f      	mov	r7, r1
   85e0a:	461d      	mov	r5, r3
   85e0c:	f000 f970 	bl	860f0 <__udivdi3>
   85e10:	fb00 f305 	mul.w	r3, r0, r5
   85e14:	fba0 4508 	umull	r4, r5, r0, r8
   85e18:	fb08 3801 	mla	r8, r8, r1, r3
   85e1c:	9b06      	ldr	r3, [sp, #24]
   85e1e:	4445      	add	r5, r8
   85e20:	1b34      	subs	r4, r6, r4
   85e22:	eb67 0505 	sbc.w	r5, r7, r5
   85e26:	e9c3 4500 	strd	r4, r5, [r3]
   85e2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85e2e:	bf00      	nop

00085e30 <__aeabi_idiv0>:
   85e30:	4770      	bx	lr
   85e32:	bf00      	nop

00085e34 <__divdi3>:
   85e34:	2900      	cmp	r1, #0
   85e36:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85e3a:	461d      	mov	r5, r3
   85e3c:	f2c0 809d 	blt.w	85f7a <__divdi3+0x146>
   85e40:	2400      	movs	r4, #0
   85e42:	2d00      	cmp	r5, #0
   85e44:	f2c0 8094 	blt.w	85f70 <__divdi3+0x13c>
   85e48:	4680      	mov	r8, r0
   85e4a:	460f      	mov	r7, r1
   85e4c:	4694      	mov	ip, r2
   85e4e:	461e      	mov	r6, r3
   85e50:	bbe3      	cbnz	r3, 85ecc <__divdi3+0x98>
   85e52:	428a      	cmp	r2, r1
   85e54:	d955      	bls.n	85f02 <__divdi3+0xce>
   85e56:	fab2 f782 	clz	r7, r2
   85e5a:	b147      	cbz	r7, 85e6e <__divdi3+0x3a>
   85e5c:	f1c7 0520 	rsb	r5, r7, #32
   85e60:	fa20 f605 	lsr.w	r6, r0, r5
   85e64:	fa01 f107 	lsl.w	r1, r1, r7
   85e68:	40ba      	lsls	r2, r7
   85e6a:	40b8      	lsls	r0, r7
   85e6c:	4331      	orrs	r1, r6
   85e6e:	0c17      	lsrs	r7, r2, #16
   85e70:	fbb1 f6f7 	udiv	r6, r1, r7
   85e74:	fa1f fc82 	uxth.w	ip, r2
   85e78:	fb07 1116 	mls	r1, r7, r6, r1
   85e7c:	fb0c f506 	mul.w	r5, ip, r6
   85e80:	0c03      	lsrs	r3, r0, #16
   85e82:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   85e86:	429d      	cmp	r5, r3
   85e88:	d908      	bls.n	85e9c <__divdi3+0x68>
   85e8a:	1e71      	subs	r1, r6, #1
   85e8c:	189b      	adds	r3, r3, r2
   85e8e:	f080 8113 	bcs.w	860b8 <__divdi3+0x284>
   85e92:	429d      	cmp	r5, r3
   85e94:	f240 8110 	bls.w	860b8 <__divdi3+0x284>
   85e98:	3e02      	subs	r6, #2
   85e9a:	189b      	adds	r3, r3, r2
   85e9c:	1b59      	subs	r1, r3, r5
   85e9e:	fbb1 f5f7 	udiv	r5, r1, r7
   85ea2:	fb07 1315 	mls	r3, r7, r5, r1
   85ea6:	fb0c fc05 	mul.w	ip, ip, r5
   85eaa:	b280      	uxth	r0, r0
   85eac:	ea40 4103 	orr.w	r1, r0, r3, lsl #16
   85eb0:	458c      	cmp	ip, r1
   85eb2:	d907      	bls.n	85ec4 <__divdi3+0x90>
   85eb4:	1e6b      	subs	r3, r5, #1
   85eb6:	188a      	adds	r2, r1, r2
   85eb8:	f080 8100 	bcs.w	860bc <__divdi3+0x288>
   85ebc:	4594      	cmp	ip, r2
   85ebe:	f240 80fd 	bls.w	860bc <__divdi3+0x288>
   85ec2:	3d02      	subs	r5, #2
   85ec4:	ea45 4106 	orr.w	r1, r5, r6, lsl #16
   85ec8:	2500      	movs	r5, #0
   85eca:	e003      	b.n	85ed4 <__divdi3+0xa0>
   85ecc:	428b      	cmp	r3, r1
   85ece:	d90c      	bls.n	85eea <__divdi3+0xb6>
   85ed0:	2500      	movs	r5, #0
   85ed2:	4629      	mov	r1, r5
   85ed4:	460a      	mov	r2, r1
   85ed6:	462b      	mov	r3, r5
   85ed8:	b114      	cbz	r4, 85ee0 <__divdi3+0xac>
   85eda:	4252      	negs	r2, r2
   85edc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   85ee0:	4610      	mov	r0, r2
   85ee2:	4619      	mov	r1, r3
   85ee4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85ee8:	4770      	bx	lr
   85eea:	fab3 f583 	clz	r5, r3
   85eee:	2d00      	cmp	r5, #0
   85ef0:	f040 8087 	bne.w	86002 <__divdi3+0x1ce>
   85ef4:	428b      	cmp	r3, r1
   85ef6:	d301      	bcc.n	85efc <__divdi3+0xc8>
   85ef8:	4282      	cmp	r2, r0
   85efa:	d8ea      	bhi.n	85ed2 <__divdi3+0x9e>
   85efc:	2500      	movs	r5, #0
   85efe:	2101      	movs	r1, #1
   85f00:	e7e8      	b.n	85ed4 <__divdi3+0xa0>
   85f02:	b912      	cbnz	r2, 85f0a <__divdi3+0xd6>
   85f04:	2601      	movs	r6, #1
   85f06:	fbb6 f2f2 	udiv	r2, r6, r2
   85f0a:	fab2 f682 	clz	r6, r2
   85f0e:	2e00      	cmp	r6, #0
   85f10:	d139      	bne.n	85f86 <__divdi3+0x152>
   85f12:	1a8e      	subs	r6, r1, r2
   85f14:	0c13      	lsrs	r3, r2, #16
   85f16:	fa1f fc82 	uxth.w	ip, r2
   85f1a:	2501      	movs	r5, #1
   85f1c:	fbb6 f7f3 	udiv	r7, r6, r3
   85f20:	fb03 6117 	mls	r1, r3, r7, r6
   85f24:	fb0c f807 	mul.w	r8, ip, r7
   85f28:	ea4f 4910 	mov.w	r9, r0, lsr #16
   85f2c:	ea49 4601 	orr.w	r6, r9, r1, lsl #16
   85f30:	45b0      	cmp	r8, r6
   85f32:	d906      	bls.n	85f42 <__divdi3+0x10e>
   85f34:	1e79      	subs	r1, r7, #1
   85f36:	18b6      	adds	r6, r6, r2
   85f38:	d202      	bcs.n	85f40 <__divdi3+0x10c>
   85f3a:	45b0      	cmp	r8, r6
   85f3c:	f200 80d3 	bhi.w	860e6 <__divdi3+0x2b2>
   85f40:	460f      	mov	r7, r1
   85f42:	ebc8 0606 	rsb	r6, r8, r6
   85f46:	fbb6 f1f3 	udiv	r1, r6, r3
   85f4a:	fb03 6311 	mls	r3, r3, r1, r6
   85f4e:	fb0c fc01 	mul.w	ip, ip, r1
   85f52:	b280      	uxth	r0, r0
   85f54:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
   85f58:	459c      	cmp	ip, r3
   85f5a:	d906      	bls.n	85f6a <__divdi3+0x136>
   85f5c:	1e4e      	subs	r6, r1, #1
   85f5e:	189a      	adds	r2, r3, r2
   85f60:	d202      	bcs.n	85f68 <__divdi3+0x134>
   85f62:	4594      	cmp	ip, r2
   85f64:	f200 80c2 	bhi.w	860ec <__divdi3+0x2b8>
   85f68:	4631      	mov	r1, r6
   85f6a:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
   85f6e:	e7b1      	b.n	85ed4 <__divdi3+0xa0>
   85f70:	43e4      	mvns	r4, r4
   85f72:	4252      	negs	r2, r2
   85f74:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   85f78:	e766      	b.n	85e48 <__divdi3+0x14>
   85f7a:	4240      	negs	r0, r0
   85f7c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   85f80:	f04f 34ff 	mov.w	r4, #4294967295
   85f84:	e75d      	b.n	85e42 <__divdi3+0xe>
   85f86:	40b2      	lsls	r2, r6
   85f88:	f1c6 0920 	rsb	r9, r6, #32
   85f8c:	fa21 f709 	lsr.w	r7, r1, r9
   85f90:	fa20 f909 	lsr.w	r9, r0, r9
   85f94:	fa01 f106 	lsl.w	r1, r1, r6
   85f98:	0c13      	lsrs	r3, r2, #16
   85f9a:	fbb7 f8f3 	udiv	r8, r7, r3
   85f9e:	fa1f fc82 	uxth.w	ip, r2
   85fa2:	fb03 7718 	mls	r7, r3, r8, r7
   85fa6:	fb0c f508 	mul.w	r5, ip, r8
   85faa:	ea49 0901 	orr.w	r9, r9, r1
   85fae:	ea4f 4119 	mov.w	r1, r9, lsr #16
   85fb2:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
   85fb6:	40b0      	lsls	r0, r6
   85fb8:	42bd      	cmp	r5, r7
   85fba:	d90a      	bls.n	85fd2 <__divdi3+0x19e>
   85fbc:	18bf      	adds	r7, r7, r2
   85fbe:	f108 36ff 	add.w	r6, r8, #4294967295
   85fc2:	f080 808e 	bcs.w	860e2 <__divdi3+0x2ae>
   85fc6:	42bd      	cmp	r5, r7
   85fc8:	f240 808b 	bls.w	860e2 <__divdi3+0x2ae>
   85fcc:	f1a8 0802 	sub.w	r8, r8, #2
   85fd0:	18bf      	adds	r7, r7, r2
   85fd2:	1b79      	subs	r1, r7, r5
   85fd4:	fbb1 f5f3 	udiv	r5, r1, r3
   85fd8:	fb03 1715 	mls	r7, r3, r5, r1
   85fdc:	fb0c f605 	mul.w	r6, ip, r5
   85fe0:	fa1f f989 	uxth.w	r9, r9
   85fe4:	ea49 4107 	orr.w	r1, r9, r7, lsl #16
   85fe8:	428e      	cmp	r6, r1
   85fea:	d906      	bls.n	85ffa <__divdi3+0x1c6>
   85fec:	1e6f      	subs	r7, r5, #1
   85fee:	1889      	adds	r1, r1, r2
   85ff0:	d271      	bcs.n	860d6 <__divdi3+0x2a2>
   85ff2:	428e      	cmp	r6, r1
   85ff4:	d96f      	bls.n	860d6 <__divdi3+0x2a2>
   85ff6:	3d02      	subs	r5, #2
   85ff8:	1889      	adds	r1, r1, r2
   85ffa:	1b8e      	subs	r6, r1, r6
   85ffc:	ea45 4508 	orr.w	r5, r5, r8, lsl #16
   86000:	e78c      	b.n	85f1c <__divdi3+0xe8>
   86002:	f1c5 0120 	rsb	r1, r5, #32
   86006:	fa22 f301 	lsr.w	r3, r2, r1
   8600a:	fa06 f605 	lsl.w	r6, r6, r5
   8600e:	fa27 f201 	lsr.w	r2, r7, r1
   86012:	fa07 f705 	lsl.w	r7, r7, r5
   86016:	fa20 f101 	lsr.w	r1, r0, r1
   8601a:	431e      	orrs	r6, r3
   8601c:	ea4f 4916 	mov.w	r9, r6, lsr #16
   86020:	fbb2 f8f9 	udiv	r8, r2, r9
   86024:	fa1f fa86 	uxth.w	sl, r6
   86028:	fb09 2218 	mls	r2, r9, r8, r2
   8602c:	fb0a fb08 	mul.w	fp, sl, r8
   86030:	430f      	orrs	r7, r1
   86032:	0c3b      	lsrs	r3, r7, #16
   86034:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   86038:	4593      	cmp	fp, r2
   8603a:	fa0c fc05 	lsl.w	ip, ip, r5
   8603e:	d908      	bls.n	86052 <__divdi3+0x21e>
   86040:	1992      	adds	r2, r2, r6
   86042:	f108 31ff 	add.w	r1, r8, #4294967295
   86046:	d24a      	bcs.n	860de <__divdi3+0x2aa>
   86048:	4593      	cmp	fp, r2
   8604a:	d948      	bls.n	860de <__divdi3+0x2aa>
   8604c:	f1a8 0802 	sub.w	r8, r8, #2
   86050:	1992      	adds	r2, r2, r6
   86052:	ebcb 0302 	rsb	r3, fp, r2
   86056:	fbb3 f1f9 	udiv	r1, r3, r9
   8605a:	fb09 3211 	mls	r2, r9, r1, r3
   8605e:	fb0a fa01 	mul.w	sl, sl, r1
   86062:	b2bf      	uxth	r7, r7
   86064:	ea47 4302 	orr.w	r3, r7, r2, lsl #16
   86068:	459a      	cmp	sl, r3
   8606a:	d906      	bls.n	8607a <__divdi3+0x246>
   8606c:	1e4a      	subs	r2, r1, #1
   8606e:	199b      	adds	r3, r3, r6
   86070:	d233      	bcs.n	860da <__divdi3+0x2a6>
   86072:	459a      	cmp	sl, r3
   86074:	d931      	bls.n	860da <__divdi3+0x2a6>
   86076:	3902      	subs	r1, #2
   86078:	199b      	adds	r3, r3, r6
   8607a:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
   8607e:	0c0f      	lsrs	r7, r1, #16
   86080:	fa1f f88c 	uxth.w	r8, ip
   86084:	fb08 f607 	mul.w	r6, r8, r7
   86088:	b28a      	uxth	r2, r1
   8608a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   8608e:	fb08 f802 	mul.w	r8, r8, r2
   86092:	fb0c 6202 	mla	r2, ip, r2, r6
   86096:	fb0c fc07 	mul.w	ip, ip, r7
   8609a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
   8609e:	4296      	cmp	r6, r2
   860a0:	bf88      	it	hi
   860a2:	f50c 3c80 	addhi.w	ip, ip, #65536	; 0x10000
   860a6:	ebca 0303 	rsb	r3, sl, r3
   860aa:	eb0c 4c12 	add.w	ip, ip, r2, lsr #16
   860ae:	4563      	cmp	r3, ip
   860b0:	d30e      	bcc.n	860d0 <__divdi3+0x29c>
   860b2:	d005      	beq.n	860c0 <__divdi3+0x28c>
   860b4:	2500      	movs	r5, #0
   860b6:	e70d      	b.n	85ed4 <__divdi3+0xa0>
   860b8:	460e      	mov	r6, r1
   860ba:	e6ef      	b.n	85e9c <__divdi3+0x68>
   860bc:	461d      	mov	r5, r3
   860be:	e701      	b.n	85ec4 <__divdi3+0x90>
   860c0:	fa00 f005 	lsl.w	r0, r0, r5
   860c4:	fa1f f888 	uxth.w	r8, r8
   860c8:	eb08 4502 	add.w	r5, r8, r2, lsl #16
   860cc:	42a8      	cmp	r0, r5
   860ce:	d2f1      	bcs.n	860b4 <__divdi3+0x280>
   860d0:	3901      	subs	r1, #1
   860d2:	2500      	movs	r5, #0
   860d4:	e6fe      	b.n	85ed4 <__divdi3+0xa0>
   860d6:	463d      	mov	r5, r7
   860d8:	e78f      	b.n	85ffa <__divdi3+0x1c6>
   860da:	4611      	mov	r1, r2
   860dc:	e7cd      	b.n	8607a <__divdi3+0x246>
   860de:	4688      	mov	r8, r1
   860e0:	e7b7      	b.n	86052 <__divdi3+0x21e>
   860e2:	46b0      	mov	r8, r6
   860e4:	e775      	b.n	85fd2 <__divdi3+0x19e>
   860e6:	3f02      	subs	r7, #2
   860e8:	18b6      	adds	r6, r6, r2
   860ea:	e72a      	b.n	85f42 <__divdi3+0x10e>
   860ec:	3902      	subs	r1, #2
   860ee:	e73c      	b.n	85f6a <__divdi3+0x136>

000860f0 <__udivdi3>:
   860f0:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   860f4:	4614      	mov	r4, r2
   860f6:	4605      	mov	r5, r0
   860f8:	460e      	mov	r6, r1
   860fa:	2b00      	cmp	r3, #0
   860fc:	d13d      	bne.n	8617a <__udivdi3+0x8a>
   860fe:	428a      	cmp	r2, r1
   86100:	d949      	bls.n	86196 <__udivdi3+0xa6>
   86102:	fab2 f782 	clz	r7, r2
   86106:	b147      	cbz	r7, 8611a <__udivdi3+0x2a>
   86108:	f1c7 0120 	rsb	r1, r7, #32
   8610c:	fa20 f201 	lsr.w	r2, r0, r1
   86110:	fa06 f607 	lsl.w	r6, r6, r7
   86114:	40bc      	lsls	r4, r7
   86116:	40bd      	lsls	r5, r7
   86118:	4316      	orrs	r6, r2
   8611a:	0c22      	lsrs	r2, r4, #16
   8611c:	fbb6 f0f2 	udiv	r0, r6, r2
   86120:	b2a1      	uxth	r1, r4
   86122:	fb02 6610 	mls	r6, r2, r0, r6
   86126:	fb01 f300 	mul.w	r3, r1, r0
   8612a:	0c2f      	lsrs	r7, r5, #16
   8612c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   86130:	42b3      	cmp	r3, r6
   86132:	d908      	bls.n	86146 <__udivdi3+0x56>
   86134:	1e47      	subs	r7, r0, #1
   86136:	1936      	adds	r6, r6, r4
   86138:	f080 80fa 	bcs.w	86330 <__udivdi3+0x240>
   8613c:	42b3      	cmp	r3, r6
   8613e:	f240 80f7 	bls.w	86330 <__udivdi3+0x240>
   86142:	3802      	subs	r0, #2
   86144:	1936      	adds	r6, r6, r4
   86146:	1af6      	subs	r6, r6, r3
   86148:	fbb6 f3f2 	udiv	r3, r6, r2
   8614c:	fb02 6213 	mls	r2, r2, r3, r6
   86150:	fb01 f103 	mul.w	r1, r1, r3
   86154:	b2ad      	uxth	r5, r5
   86156:	ea45 4202 	orr.w	r2, r5, r2, lsl #16
   8615a:	4291      	cmp	r1, r2
   8615c:	d907      	bls.n	8616e <__udivdi3+0x7e>
   8615e:	1e5e      	subs	r6, r3, #1
   86160:	1912      	adds	r2, r2, r4
   86162:	f080 80e7 	bcs.w	86334 <__udivdi3+0x244>
   86166:	4291      	cmp	r1, r2
   86168:	f240 80e4 	bls.w	86334 <__udivdi3+0x244>
   8616c:	3b02      	subs	r3, #2
   8616e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   86172:	2100      	movs	r1, #0
   86174:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   86178:	4770      	bx	lr
   8617a:	428b      	cmp	r3, r1
   8617c:	d843      	bhi.n	86206 <__udivdi3+0x116>
   8617e:	fab3 f483 	clz	r4, r3
   86182:	2c00      	cmp	r4, #0
   86184:	d142      	bne.n	8620c <__udivdi3+0x11c>
   86186:	428b      	cmp	r3, r1
   86188:	d302      	bcc.n	86190 <__udivdi3+0xa0>
   8618a:	4282      	cmp	r2, r0
   8618c:	f200 80e1 	bhi.w	86352 <__udivdi3+0x262>
   86190:	2100      	movs	r1, #0
   86192:	2001      	movs	r0, #1
   86194:	e7ee      	b.n	86174 <__udivdi3+0x84>
   86196:	b912      	cbnz	r2, 8619e <__udivdi3+0xae>
   86198:	2701      	movs	r7, #1
   8619a:	fbb7 f4f2 	udiv	r4, r7, r2
   8619e:	fab4 f284 	clz	r2, r4
   861a2:	2a00      	cmp	r2, #0
   861a4:	f040 8089 	bne.w	862ba <__udivdi3+0x1ca>
   861a8:	1b0a      	subs	r2, r1, r4
   861aa:	0c23      	lsrs	r3, r4, #16
   861ac:	b2a7      	uxth	r7, r4
   861ae:	2101      	movs	r1, #1
   861b0:	fbb2 f6f3 	udiv	r6, r2, r3
   861b4:	fb03 2216 	mls	r2, r3, r6, r2
   861b8:	fb07 f006 	mul.w	r0, r7, r6
   861bc:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   861c0:	ea4c 4202 	orr.w	r2, ip, r2, lsl #16
   861c4:	4290      	cmp	r0, r2
   861c6:	d907      	bls.n	861d8 <__udivdi3+0xe8>
   861c8:	1912      	adds	r2, r2, r4
   861ca:	f106 3cff 	add.w	ip, r6, #4294967295
   861ce:	d202      	bcs.n	861d6 <__udivdi3+0xe6>
   861d0:	4290      	cmp	r0, r2
   861d2:	f200 80d0 	bhi.w	86376 <__udivdi3+0x286>
   861d6:	4666      	mov	r6, ip
   861d8:	1a12      	subs	r2, r2, r0
   861da:	fbb2 f0f3 	udiv	r0, r2, r3
   861de:	fb03 2310 	mls	r3, r3, r0, r2
   861e2:	fb07 f700 	mul.w	r7, r7, r0
   861e6:	b2ad      	uxth	r5, r5
   861e8:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   861ec:	429f      	cmp	r7, r3
   861ee:	d907      	bls.n	86200 <__udivdi3+0x110>
   861f0:	1e42      	subs	r2, r0, #1
   861f2:	191b      	adds	r3, r3, r4
   861f4:	f080 80a0 	bcs.w	86338 <__udivdi3+0x248>
   861f8:	429f      	cmp	r7, r3
   861fa:	f240 809d 	bls.w	86338 <__udivdi3+0x248>
   861fe:	3802      	subs	r0, #2
   86200:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
   86204:	e7b6      	b.n	86174 <__udivdi3+0x84>
   86206:	2100      	movs	r1, #0
   86208:	4608      	mov	r0, r1
   8620a:	e7b3      	b.n	86174 <__udivdi3+0x84>
   8620c:	f1c4 0620 	rsb	r6, r4, #32
   86210:	fa22 f706 	lsr.w	r7, r2, r6
   86214:	fa03 f304 	lsl.w	r3, r3, r4
   86218:	fa21 f506 	lsr.w	r5, r1, r6
   8621c:	fa01 f104 	lsl.w	r1, r1, r4
   86220:	fa20 f606 	lsr.w	r6, r0, r6
   86224:	433b      	orrs	r3, r7
   86226:	ea4f 4c13 	mov.w	ip, r3, lsr #16
   8622a:	fbb5 f7fc 	udiv	r7, r5, ip
   8622e:	fa1f f883 	uxth.w	r8, r3
   86232:	fb0c 5517 	mls	r5, ip, r7, r5
   86236:	fb08 f907 	mul.w	r9, r8, r7
   8623a:	ea46 0a01 	orr.w	sl, r6, r1
   8623e:	ea4f 411a 	mov.w	r1, sl, lsr #16
   86242:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
   86246:	45a9      	cmp	r9, r5
   86248:	fa02 f204 	lsl.w	r2, r2, r4
   8624c:	d904      	bls.n	86258 <__udivdi3+0x168>
   8624e:	1e7e      	subs	r6, r7, #1
   86250:	18ed      	adds	r5, r5, r3
   86252:	f0c0 8081 	bcc.w	86358 <__udivdi3+0x268>
   86256:	4637      	mov	r7, r6
   86258:	ebc9 0105 	rsb	r1, r9, r5
   8625c:	fbb1 f6fc 	udiv	r6, r1, ip
   86260:	fb0c 1516 	mls	r5, ip, r6, r1
   86264:	fb08 f806 	mul.w	r8, r8, r6
   86268:	fa1f fa8a 	uxth.w	sl, sl
   8626c:	ea4a 4105 	orr.w	r1, sl, r5, lsl #16
   86270:	4588      	cmp	r8, r1
   86272:	d903      	bls.n	8627c <__udivdi3+0x18c>
   86274:	1e75      	subs	r5, r6, #1
   86276:	18c9      	adds	r1, r1, r3
   86278:	d374      	bcc.n	86364 <__udivdi3+0x274>
   8627a:	462e      	mov	r6, r5
   8627c:	ea46 4607 	orr.w	r6, r6, r7, lsl #16
   86280:	0c37      	lsrs	r7, r6, #16
   86282:	fa1f fc82 	uxth.w	ip, r2
   86286:	fb0c f507 	mul.w	r5, ip, r7
   8628a:	0c12      	lsrs	r2, r2, #16
   8628c:	b2b3      	uxth	r3, r6
   8628e:	fb0c fc03 	mul.w	ip, ip, r3
   86292:	fb02 5303 	mla	r3, r2, r3, r5
   86296:	fb02 f207 	mul.w	r2, r2, r7
   8629a:	eb03 431c 	add.w	r3, r3, ip, lsr #16
   8629e:	429d      	cmp	r5, r3
   862a0:	bf88      	it	hi
   862a2:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
   862a6:	ebc8 0101 	rsb	r1, r8, r1
   862aa:	eb02 4213 	add.w	r2, r2, r3, lsr #16
   862ae:	4291      	cmp	r1, r2
   862b0:	d34c      	bcc.n	8634c <__udivdi3+0x25c>
   862b2:	d043      	beq.n	8633c <__udivdi3+0x24c>
   862b4:	4630      	mov	r0, r6
   862b6:	2100      	movs	r1, #0
   862b8:	e75c      	b.n	86174 <__udivdi3+0x84>
   862ba:	4094      	lsls	r4, r2
   862bc:	f1c2 0520 	rsb	r5, r2, #32
   862c0:	fa21 f605 	lsr.w	r6, r1, r5
   862c4:	fa20 f505 	lsr.w	r5, r0, r5
   862c8:	fa01 f102 	lsl.w	r1, r1, r2
   862cc:	0c23      	lsrs	r3, r4, #16
   862ce:	fbb6 fcf3 	udiv	ip, r6, r3
   862d2:	b2a7      	uxth	r7, r4
   862d4:	fb03 661c 	mls	r6, r3, ip, r6
   862d8:	fb07 f80c 	mul.w	r8, r7, ip
   862dc:	4329      	orrs	r1, r5
   862de:	0c0d      	lsrs	r5, r1, #16
   862e0:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
   862e4:	45b0      	cmp	r8, r6
   862e6:	fa00 f502 	lsl.w	r5, r0, r2
   862ea:	d908      	bls.n	862fe <__udivdi3+0x20e>
   862ec:	1936      	adds	r6, r6, r4
   862ee:	f10c 30ff 	add.w	r0, ip, #4294967295
   862f2:	d23e      	bcs.n	86372 <__udivdi3+0x282>
   862f4:	45b0      	cmp	r8, r6
   862f6:	d93c      	bls.n	86372 <__udivdi3+0x282>
   862f8:	f1ac 0c02 	sub.w	ip, ip, #2
   862fc:	1936      	adds	r6, r6, r4
   862fe:	ebc8 0206 	rsb	r2, r8, r6
   86302:	fbb2 f0f3 	udiv	r0, r2, r3
   86306:	fb03 2610 	mls	r6, r3, r0, r2
   8630a:	fb07 f800 	mul.w	r8, r7, r0
   8630e:	b289      	uxth	r1, r1
   86310:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
   86314:	4590      	cmp	r8, r2
   86316:	d906      	bls.n	86326 <__udivdi3+0x236>
   86318:	1e46      	subs	r6, r0, #1
   8631a:	1912      	adds	r2, r2, r4
   8631c:	d227      	bcs.n	8636e <__udivdi3+0x27e>
   8631e:	4590      	cmp	r8, r2
   86320:	d925      	bls.n	8636e <__udivdi3+0x27e>
   86322:	3802      	subs	r0, #2
   86324:	1912      	adds	r2, r2, r4
   86326:	ebc8 0202 	rsb	r2, r8, r2
   8632a:	ea40 410c 	orr.w	r1, r0, ip, lsl #16
   8632e:	e73f      	b.n	861b0 <__udivdi3+0xc0>
   86330:	4638      	mov	r0, r7
   86332:	e708      	b.n	86146 <__udivdi3+0x56>
   86334:	4633      	mov	r3, r6
   86336:	e71a      	b.n	8616e <__udivdi3+0x7e>
   86338:	4610      	mov	r0, r2
   8633a:	e761      	b.n	86200 <__udivdi3+0x110>
   8633c:	fa00 f004 	lsl.w	r0, r0, r4
   86340:	fa1f fc8c 	uxth.w	ip, ip
   86344:	eb0c 4303 	add.w	r3, ip, r3, lsl #16
   86348:	4298      	cmp	r0, r3
   8634a:	d2b3      	bcs.n	862b4 <__udivdi3+0x1c4>
   8634c:	1e70      	subs	r0, r6, #1
   8634e:	2100      	movs	r1, #0
   86350:	e710      	b.n	86174 <__udivdi3+0x84>
   86352:	4621      	mov	r1, r4
   86354:	4620      	mov	r0, r4
   86356:	e70d      	b.n	86174 <__udivdi3+0x84>
   86358:	45a9      	cmp	r9, r5
   8635a:	f67f af7c 	bls.w	86256 <__udivdi3+0x166>
   8635e:	3f02      	subs	r7, #2
   86360:	18ed      	adds	r5, r5, r3
   86362:	e779      	b.n	86258 <__udivdi3+0x168>
   86364:	4588      	cmp	r8, r1
   86366:	d988      	bls.n	8627a <__udivdi3+0x18a>
   86368:	3e02      	subs	r6, #2
   8636a:	18c9      	adds	r1, r1, r3
   8636c:	e786      	b.n	8627c <__udivdi3+0x18c>
   8636e:	4630      	mov	r0, r6
   86370:	e7d9      	b.n	86326 <__udivdi3+0x236>
   86372:	4684      	mov	ip, r0
   86374:	e7c3      	b.n	862fe <__udivdi3+0x20e>
   86376:	3e02      	subs	r6, #2
   86378:	1912      	adds	r2, r2, r4
   8637a:	e72d      	b.n	861d8 <__udivdi3+0xe8>
   8637c:	25203a43 	.word	0x25203a43
   86380:	45202c64 	.word	0x45202c64
   86384:	6425203a 	.word	0x6425203a
   86388:	3a50202c 	.word	0x3a50202c
   8638c:	0a642520 	.word	0x0a642520
   86390:	00000000 	.word	0x00000000
   86394:	3a444950 	.word	0x3a444950
   86398:	0a642520 	.word	0x0a642520
   8639c:	00000000 	.word	0x00000000
   863a0:	00000001 	.word	0x00000001
   863a4:	00000002 	.word	0x00000002
   863a8:	00000004 	.word	0x00000004
   863ac:	00000008 	.word	0x00000008
   863b0:	00000010 	.word	0x00000010
   863b4:	00000020 	.word	0x00000020
   863b8:	00000040 	.word	0x00000040
   863bc:	00000080 	.word	0x00000080
   863c0:	00000100 	.word	0x00000100
   863c4:	00000200 	.word	0x00000200
   863c8:	00000400 	.word	0x00000400
   863cc:	09097325 	.word	0x09097325
   863d0:	25096325 	.word	0x25096325
   863d4:	75250975 	.word	0x75250975
   863d8:	0d752509 	.word	0x0d752509
   863dc:	0000000a 	.word	0x0000000a
   863e0:	454c4449 	.word	0x454c4449
   863e4:	00000000 	.word	0x00000000
   863e8:	00000a0d 	.word	0x00000a0d
   863ec:	20726d54 	.word	0x20726d54
   863f0:	00637653 	.word	0x00637653
   863f4:	20444950 	.word	0x20444950
   863f8:	746e6f43 	.word	0x746e6f43
   863fc:	006c6f72 	.word	0x006c6f72
   86400:	6c696146 	.word	0x6c696146
   86404:	74206465 	.word	0x74206465
   86408:	7263206f 	.word	0x7263206f
   8640c:	65746165 	.word	0x65746165
   86410:	44495020 	.word	0x44495020
   86414:	6e6f4320 	.word	0x6e6f4320
   86418:	6c6f7274 	.word	0x6c6f7274
   8641c:	73617420 	.word	0x73617420
   86420:	000a0d6b 	.word	0x000a0d6b

00086424 <_global_impure_ptr>:
   86424:	20070040 20200043                                @.. C.

0008642a <blanks.6678>:
   8642a:	20202020 20202020 20202020 20202020                     

0008643a <zeroes.6679>:
   8643a:	30303030 30303030 30303030 30303030     0000000000000000
   8644a:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   8645a:	32313000 36353433 61393837 65646362     .0123456789abcde
   8646a:	4f500066 00584953 b5f8002e                       f.POSIX...

00086474 <_init>:
   86474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86476:	bf00      	nop
   86478:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8647a:	bc08      	pop	{r3}
   8647c:	469e      	mov	lr, r3
   8647e:	4770      	bx	lr

00086480 <__init_array_start>:
   86480:	0008484d 	.word	0x0008484d

00086484 <__frame_dummy_init_array_entry>:
   86484:	0008016d                                m...

00086488 <_fini>:
   86488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8648a:	bf00      	nop
   8648c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8648e:	bc08      	pop	{r3}
   86490:	469e      	mov	lr, r3
   86492:	4770      	bx	lr

00086494 <__fini_array_start>:
   86494:	00080145 	.word	0x00080145
