###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Mon Oct 31 04:02:08 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data64_d_
reg[33] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data64_d_reg[33] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.188
- Setup                         0.115
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.943
- Arrival Time                  4.948
= Slack Time                   -1.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.005 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.776 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.502 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.276 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.054 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.190 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.535 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.630 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.783 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.920 | 
     | \tx_core/axi_master /U12                          | B v -> Y v   | OR2X1   | 0.061 | 0.120 |   2.045 |    1.040 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^   | NOR3X1  | 0.084 | 0.096 |   2.141 |    1.136 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A ^ -> Y ^   | BUFX4   | 0.190 | 0.194 |   2.335 |    1.330 | 
     | \tx_core/axi_master /U1365                        | A ^ -> Y v   | INVX8   | 0.078 | 0.086 |   2.421 |    1.416 | 
     | \tx_core/axi_master /U1735                        | C v -> Y ^   | OAI21X1 | 0.085 | 0.085 |   2.506 |    1.501 | 
     | \tx_core/axi_master /U240                         | B ^ -> Y v   | AOI21X1 | 0.252 | 0.202 |   2.708 |    1.703 | 
     | \tx_core/axi_master /U1740                        | B v -> Y ^   | NOR2X1  | 0.295 | 0.288 |   2.996 |    1.991 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B ^ -> Y v   | NAND2X1 | 0.133 | 0.122 |   3.118 |    2.113 | 
     | \tx_core/tx_crc/crcpkt2 /U2900                    | B v -> Y ^   | OAI21X1 | 0.274 | 0.250 |   3.368 |    2.363 | 
     | \tx_core/tx_crc/crcpkt2 /U20                      | A ^ -> Y v   | INVX8   | 0.522 | 0.521 |   3.889 |    2.885 | 
     | \tx_core/tx_crc/crcpkt2 /U3547                    | B v -> Y ^   | NAND2X1 | 0.144 | 1.002 |   4.891 |    3.886 | 
     | \tx_core/tx_crc/crcpkt2 /U3548                    | C ^ -> Y v   | OAI21X1 | 0.131 | 0.057 |   4.948 |    3.943 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[33]        | D v          | DFFSR   | 0.131 | 0.000 |   4.948 |    3.943 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    1.005 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.233 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |    1.508 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.218 |   0.721 |    1.725 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.226 |   0.946 |    1.951 | 
     | FECTS_clks_clk___L5_I125                   | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.234 |   1.180 |    2.185 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[33] | CLK ^        | DFFSR   | 0.175 | 0.008 |   1.188 |    2.193 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data64_d_
reg[32] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data64_d_reg[32] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.187
- Setup                         0.114
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.943
- Arrival Time                  4.934
= Slack Time                   -0.991
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.991 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.763 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.488 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.263 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.040 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.203 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.548 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.644 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.796 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.933 | 
     | \tx_core/axi_master /U12                          | B v -> Y v   | OR2X1   | 0.061 | 0.120 |   2.045 |    1.054 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^   | NOR3X1  | 0.084 | 0.096 |   2.141 |    1.150 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A ^ -> Y ^   | BUFX4   | 0.190 | 0.194 |   2.335 |    1.344 | 
     | \tx_core/axi_master /U1365                        | A ^ -> Y v   | INVX8   | 0.078 | 0.086 |   2.421 |    1.429 | 
     | \tx_core/axi_master /U1735                        | C v -> Y ^   | OAI21X1 | 0.085 | 0.085 |   2.506 |    1.514 | 
     | \tx_core/axi_master /U240                         | B ^ -> Y v   | AOI21X1 | 0.252 | 0.202 |   2.708 |    1.716 | 
     | \tx_core/axi_master /U1740                        | B v -> Y ^   | NOR2X1  | 0.295 | 0.288 |   2.996 |    2.004 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B ^ -> Y v   | NAND2X1 | 0.133 | 0.122 |   3.118 |    2.127 | 
     | \tx_core/tx_crc/crcpkt2 /U2900                    | B v -> Y ^   | OAI21X1 | 0.274 | 0.250 |   3.368 |    2.376 | 
     | \tx_core/tx_crc/crcpkt2 /U20                      | A ^ -> Y v   | INVX8   | 0.522 | 0.521 |   3.889 |    2.898 | 
     | \tx_core/tx_crc/crcpkt2 /U3244                    | B v -> Y ^   | NAND2X1 | 0.134 | 0.990 |   4.880 |    3.888 | 
     | \tx_core/tx_crc/crcpkt2 /U3245                    | C ^ -> Y v   | OAI21X1 | 0.130 | 0.054 |   4.934 |    3.943 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[32]        | D v          | DFFSR   | 0.130 | 0.000 |   4.934 |    3.943 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.992 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.220 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |    1.495 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.218 |   0.721 |    1.712 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.226 |   0.946 |    1.938 | 
     | FECTS_clks_clk___L5_I125                   | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.234 |   1.180 |    2.171 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[32] | CLK ^        | DFFSR   | 0.175 | 0.007 |   1.187 |    2.178 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data64_d_
reg[39] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data64_d_reg[39] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.188
- Setup                         0.114
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.945
- Arrival Time                  4.931
= Slack Time                   -0.986
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.986 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.757 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.483 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.258 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.035 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.208 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.553 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.649 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.802 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.939 | 
     | \tx_core/axi_master /U12                          | B v -> Y v   | OR2X1   | 0.061 | 0.120 |   2.045 |    1.059 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^   | NOR3X1  | 0.084 | 0.096 |   2.141 |    1.155 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A ^ -> Y ^   | BUFX4   | 0.190 | 0.194 |   2.335 |    1.349 | 
     | \tx_core/axi_master /U1365                        | A ^ -> Y v   | INVX8   | 0.078 | 0.086 |   2.421 |    1.435 | 
     | \tx_core/axi_master /U1735                        | C v -> Y ^   | OAI21X1 | 0.085 | 0.085 |   2.506 |    1.519 | 
     | \tx_core/axi_master /U240                         | B ^ -> Y v   | AOI21X1 | 0.252 | 0.202 |   2.708 |    1.722 | 
     | \tx_core/axi_master /U1740                        | B v -> Y ^   | NOR2X1  | 0.295 | 0.288 |   2.996 |    2.010 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B ^ -> Y v   | NAND2X1 | 0.133 | 0.122 |   3.118 |    2.132 | 
     | \tx_core/tx_crc/crcpkt2 /U2900                    | B v -> Y ^   | OAI21X1 | 0.274 | 0.250 |   3.368 |    2.382 | 
     | \tx_core/tx_crc/crcpkt2 /U20                      | A ^ -> Y v   | INVX8   | 0.522 | 0.521 |   3.889 |    2.903 | 
     | \tx_core/tx_crc/crcpkt2 /U3212                    | B v -> Y ^   | NAND2X1 | 0.125 | 0.989 |   4.878 |    3.892 | 
     | \tx_core/tx_crc/crcpkt2 /U3213                    | C ^ -> Y v   | OAI21X1 | 0.128 | 0.052 |   4.930 |    3.944 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[39]        | D v          | DFFSR   | 0.128 | 0.000 |   4.931 |    3.945 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.986 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.215 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |    1.489 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.218 |   0.721 |    1.707 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.226 |   0.946 |    1.932 | 
     | FECTS_clks_clk___L5_I125                   | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.234 |   1.180 |    2.166 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[39] | CLK ^        | DFFSR   | 0.176 | 0.009 |   1.188 |    2.174 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data64_d_
reg[34] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data64_d_reg[34] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.188
- Setup                         0.115
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.944
- Arrival Time                  4.926
= Slack Time                   -0.983
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.983 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.754 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.480 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.254 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.031 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.212 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.557 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.652 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.805 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.942 | 
     | \tx_core/axi_master /U12                          | B v -> Y v   | OR2X1   | 0.061 | 0.120 |   2.045 |    1.063 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^   | NOR3X1  | 0.084 | 0.096 |   2.141 |    1.159 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A ^ -> Y ^   | BUFX4   | 0.190 | 0.194 |   2.335 |    1.353 | 
     | \tx_core/axi_master /U1365                        | A ^ -> Y v   | INVX8   | 0.078 | 0.086 |   2.421 |    1.438 | 
     | \tx_core/axi_master /U1735                        | C v -> Y ^   | OAI21X1 | 0.085 | 0.085 |   2.506 |    1.523 | 
     | \tx_core/axi_master /U240                         | B ^ -> Y v   | AOI21X1 | 0.252 | 0.202 |   2.708 |    1.725 | 
     | \tx_core/axi_master /U1740                        | B v -> Y ^   | NOR2X1  | 0.295 | 0.288 |   2.996 |    2.013 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B ^ -> Y v   | NAND2X1 | 0.133 | 0.122 |   3.118 |    2.136 | 
     | \tx_core/tx_crc/crcpkt2 /U2900                    | B v -> Y ^   | OAI21X1 | 0.274 | 0.250 |   3.368 |    2.385 | 
     | \tx_core/tx_crc/crcpkt2 /U20                      | A ^ -> Y v   | INVX8   | 0.522 | 0.521 |   3.889 |    2.907 | 
     | \tx_core/tx_crc/crcpkt2 /U3151                    | B v -> Y ^   | NAND2X1 | 0.126 | 0.982 |   4.871 |    3.888 | 
     | \tx_core/tx_crc/crcpkt2 /U3152                    | C ^ -> Y v   | OAI21X1 | 0.131 | 0.055 |   4.926 |    3.944 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[34]        | D v          | DFFSR   | 0.131 | 0.000 |   4.926 |    3.944 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.983 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.211 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |    1.486 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.218 |   0.721 |    1.703 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.226 |   0.946 |    1.929 | 
     | FECTS_clks_clk___L5_I125                   | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.234 |   1.180 |    2.162 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[34] | CLK ^        | DFFSR   | 0.176 | 0.009 |   1.188 |    2.171 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data48_d_
reg[32] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data48_d_reg[32] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.167
- Setup                         0.127
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.911
- Arrival Time                  4.893
= Slack Time                   -0.982
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.982 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.754 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.479 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.254 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.031 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.212 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.122 | 0.345 |   1.540 |    0.558 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.631 |    0.649 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.092 | 0.086 |   1.717 |    0.735 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.144 | 0.135 |   1.852 |    0.870 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.135 |   1.987 |    1.005 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 0.090 | 0.103 |   2.090 |    1.108 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A v -> Y v   | BUFX4   | 0.160 | 0.199 |   2.289 |    1.307 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX8   | 0.077 | 0.104 |   2.393 |    1.411 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.068 | 0.065 |   2.458 |    1.476 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.323 | 0.263 |   2.721 |    1.738 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.248 | 0.281 |   3.002 |    2.020 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.147 | 0.176 |   3.178 |    2.196 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC60_n528            | A ^ -> Y ^   | BUFX2   | 0.268 | 0.258 |   3.436 |    2.454 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.106 | 0.125 |   3.561 |    2.579 | 
     | \tx_core/tx_crc/crcpkt2 /U34                      | A v -> Y v   | AND2X2  | 0.096 | 0.170 |   3.731 |    2.749 | 
     | \tx_core/tx_crc/crcpkt2 /U120                     | A v -> Y ^   | INVX8   | 0.480 | 0.128 |   3.858 |    2.876 | 
     | \tx_core/tx_crc/crcpkt2 /U9                       | A ^ -> Y v   | INVX4   | 0.511 | 0.779 |   4.637 |    3.655 | 
     | \tx_core/tx_crc/crcpkt2 /U4097                    | S v -> Y v   | MUX2X1  | 0.193 | 0.255 |   4.893 |    3.910 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[32]        | D v          | DFFSR   | 0.193 | 0.000 |   4.893 |    3.911 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.982 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.211 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |    1.489 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.199 |   0.706 |    1.688 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.221 |   0.927 |    1.909 | 
     | FECTS_clks_clk___L5_I104                   | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.236 |   1.162 |    2.145 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[32] | CLK ^        | DFFSR   | 0.158 | 0.005 |   1.167 |    2.149 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data64_d_
reg[50] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data64_d_reg[50] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.189
- Setup                         0.119
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.941
- Arrival Time                  4.922
= Slack Time                   -0.981
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.981 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.753 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.478 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.253 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.030 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.213 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.558 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.654 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.806 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.943 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.071 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.189 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.273 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.495 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.713 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.876 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.004 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.278 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.447 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.611 | 
     | \tx_core/tx_crc/crcpkt0 /U315                     | A ^ -> Y v   | OAI21X1 | 0.089 | 0.103 |   3.695 |    2.714 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC57_n753            | A v -> Y v   | BUFX4   | 0.126 | 0.182 |   3.878 |    2.896 | 
     | \tx_core/tx_crc/crcpkt0 /U121                     | A v -> Y ^   | INVX8   | 0.132 | 0.124 |   4.002 |    3.021 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC40_n3591          | A ^ -> Y ^   | BUFX4   | 0.917 | 0.682 |   4.684 |    3.703 | 
     | \tx_core/tx_crc/crcpkt0 /U3643                    | B ^ -> Y v   | NAND2X1 | 0.163 | 0.142 |   4.826 |    3.845 | 
     | \tx_core/tx_crc/crcpkt0 /U3644                    | C v -> Y ^   | OAI21X1 | 0.155 | 0.095 |   4.922 |    3.941 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[50]        | D ^          | DFFSR   | 0.155 | 0.000 |   4.922 |    3.941 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.981 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.210 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.486 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.703 | 
     | FECTS_clks_clk___L4_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    1.930 | 
     | FECTS_clks_clk___L5_I20                    | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.233 |   1.181 |    2.163 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[50] | CLK ^        | DFFSR   | 0.158 | 0.008 |   1.189 |    2.171 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_reg[2] 
/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[24] /Q    (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.136
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.896
- Arrival Time                  4.877
= Slack Time                   -0.981
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.981 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.753 | 
     | FECTS_clks_clk___L2_I3                    | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.478 | 
     | FECTS_clks_clk___L3_I15                   | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.253 | 
     | FECTS_clks_clk___L4_I41                   | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |   -0.030 | 
     | FECTS_clks_clk___L5_I160                  | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.243 |   1.194 |    0.213 | 
     | \tx_core/axi_master /\haddr1_d_reg[24]    | CLK ^ -> Q ^ | DFFSR   | 0.237 | 0.413 |   1.607 |    0.626 | 
     | \tx_core/axi_master /U823                 | B ^ -> Y ^   | XOR2X1  | 0.081 | 0.137 |   1.744 |    0.763 | 
     | \tx_core/axi_master /U824                 | B ^ -> Y v   | NOR2X1  | 0.070 | 0.069 |   1.813 |    0.832 | 
     | \tx_core/axi_master /U825                 | C v -> Y ^   | NAND3X1 | 0.088 | 0.075 |   1.888 |    0.907 | 
     | \tx_core/axi_master /U295                 | A ^ -> Y v   | NOR2X1  | 0.061 | 0.071 |   1.959 |    0.978 | 
     | \tx_core/axi_master /U293                 | A v -> Y ^   | NAND2X1 | 0.086 | 0.089 |   2.048 |    1.067 | 
     | \tx_core/axi_master /U251                 | B ^ -> Y v   | NOR2X1  | 0.174 | 0.163 |   2.211 |    1.230 | 
     | \tx_core/axi_master /U250                 | A v -> Y v   | AND2X2  | 0.101 | 0.201 |   2.413 |    1.432 | 
     | \tx_core/axi_master /U275                 | A v -> Y ^   | INVX4   | 0.041 | 0.045 |   2.458 |    1.477 | 
     | \tx_core/axi_master /FE_PHC1675_n176      | A ^ -> Y ^   | BUFX2   | 0.171 | 0.188 |   2.646 |    1.665 | 
     | \tx_core/axi_master /U270                 | C ^ -> Y v   | NAND3X1 | 0.074 | 0.061 |   2.707 |    1.726 | 
     | \tx_core/axi_master /U1791                | C v -> Y ^   | OAI21X1 | 0.110 | 0.096 |   2.802 |    1.821 | 
     | \tx_core/axi_master /U252                 | A ^ -> Y v   | NOR2X1  | 0.070 | 0.081 |   2.883 |    1.902 | 
     | \tx_core/axi_master /U1801                | A v -> Y ^   | NAND2X1 | 0.067 | 0.076 |   2.959 |    1.978 | 
     | \tx_core/axi_master /U1802                | B ^ -> Y ^   | OR2X2   | 0.132 | 0.183 |   3.142 |    2.161 | 
     | \tx_core/tx_crc/crcpkt1 /U107             | A ^ -> Y ^   | OR2X2   | 0.168 | 0.208 |   3.350 |    2.369 | 
     | \tx_core/tx_crc/crcpkt1 /U1702            | B ^ -> Y v   | NOR2X1  | 0.196 | 0.208 |   3.558 |    2.577 | 
     | \tx_core/tx_crc/crcpkt1 /U365             | A v -> Y ^   | INVX2   | 0.140 | 0.160 |   3.718 |    2.737 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640  | A ^ -> Y ^   | BUFX4   | 0.729 | 0.470 |   4.188 |    3.207 | 
     | \tx_core/tx_crc/crcpkt1 /U4210            | A ^ -> Y v   | INVX8   | 0.278 | 0.492 |   4.680 |    3.698 | 
     | \tx_core/tx_crc/crcpkt1 /U4494            | S v -> Y v   | MUX2X1  | 0.117 | 0.197 |   4.877 |    3.896 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[2] | D v          | DFFSR   | 0.117 | 0.000 |   4.877 |    3.896 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.981 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.210 | 
     | FECTS_clks_clk___L2_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    1.484 | 
     | FECTS_clks_clk___L3_I4                    | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    1.682 | 
     | FECTS_clks_clk___L4_I10                   | A ^ -> Y ^   | CLKBUF1 | 0.114 | 0.206 |   0.906 |    1.887 | 
     | FECTS_clks_clk___L5_I40                   | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.227 |   1.133 |    2.114 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[2] | CLK ^        | DFFSR   | 0.150 | 0.003 |   1.136 |    2.117 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data64_d_
reg[51] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data64_d_reg[51] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.189
- Setup                         0.118
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.941
- Arrival Time                  4.922
= Slack Time                   -0.981
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.981 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.752 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.478 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.253 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.030 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.214 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.558 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.654 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.807 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.944 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.072 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.189 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.274 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.495 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.714 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.876 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.004 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.278 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.447 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.611 | 
     | \tx_core/tx_crc/crcpkt0 /U315                     | A ^ -> Y v   | OAI21X1 | 0.089 | 0.103 |   3.695 |    2.714 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC57_n753            | A v -> Y v   | BUFX4   | 0.126 | 0.182 |   3.878 |    2.897 | 
     | \tx_core/tx_crc/crcpkt0 /U121                     | A v -> Y ^   | INVX8   | 0.132 | 0.124 |   4.002 |    3.021 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC40_n3591          | A ^ -> Y ^   | BUFX4   | 0.917 | 0.682 |   4.684 |    3.703 | 
     | \tx_core/tx_crc/crcpkt0 /U3923                    | B ^ -> Y v   | NAND2X1 | 0.160 | 0.145 |   4.829 |    3.848 | 
     | \tx_core/tx_crc/crcpkt0 /U3924                    | C v -> Y ^   | OAI21X1 | 0.153 | 0.093 |   4.921 |    3.941 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[51]        | D ^          | DFFSR   | 0.153 | 0.000 |   4.922 |    3.941 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.981 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.209 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.485 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.702 | 
     | FECTS_clks_clk___L4_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    1.929 | 
     | FECTS_clks_clk___L5_I20                    | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.233 |   1.181 |    2.162 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[51] | CLK ^        | DFFSR   | 0.158 | 0.007 |   1.189 |    2.170 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[11] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[11] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[24] /Q     (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.136
- Setup                         0.112
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.895
- Arrival Time                  4.875
= Slack Time                   -0.981
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.981 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.752 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.478 | 
     | FECTS_clks_clk___L3_I15                    | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.252 | 
     | FECTS_clks_clk___L4_I41                    | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |   -0.030 | 
     | FECTS_clks_clk___L5_I160                   | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.243 |   1.194 |    0.214 | 
     | \tx_core/axi_master /\haddr1_d_reg[24]     | CLK ^ -> Q ^ | DFFSR   | 0.237 | 0.413 |   1.607 |    0.627 | 
     | \tx_core/axi_master /U823                  | B ^ -> Y ^   | XOR2X1  | 0.081 | 0.137 |   1.744 |    0.763 | 
     | \tx_core/axi_master /U824                  | B ^ -> Y v   | NOR2X1  | 0.070 | 0.069 |   1.813 |    0.833 | 
     | \tx_core/axi_master /U825                  | C v -> Y ^   | NAND3X1 | 0.088 | 0.075 |   1.888 |    0.907 | 
     | \tx_core/axi_master /U295                  | A ^ -> Y v   | NOR2X1  | 0.061 | 0.071 |   1.959 |    0.978 | 
     | \tx_core/axi_master /U293                  | A v -> Y ^   | NAND2X1 | 0.086 | 0.089 |   2.048 |    1.068 | 
     | \tx_core/axi_master /U251                  | B ^ -> Y v   | NOR2X1  | 0.174 | 0.163 |   2.211 |    1.231 | 
     | \tx_core/axi_master /U250                  | A v -> Y v   | AND2X2  | 0.101 | 0.201 |   2.413 |    1.432 | 
     | \tx_core/axi_master /U275                  | A v -> Y ^   | INVX4   | 0.041 | 0.045 |   2.458 |    1.478 | 
     | \tx_core/axi_master /FE_PHC1675_n176       | A ^ -> Y ^   | BUFX2   | 0.171 | 0.188 |   2.646 |    1.665 | 
     | \tx_core/axi_master /U270                  | C ^ -> Y v   | NAND3X1 | 0.074 | 0.061 |   2.707 |    1.726 | 
     | \tx_core/axi_master /U1791                 | C v -> Y ^   | OAI21X1 | 0.110 | 0.096 |   2.802 |    1.822 | 
     | \tx_core/axi_master /U252                  | A ^ -> Y v   | NOR2X1  | 0.070 | 0.081 |   2.883 |    1.902 | 
     | \tx_core/axi_master /U1801                 | A v -> Y ^   | NAND2X1 | 0.067 | 0.076 |   2.959 |    1.978 | 
     | \tx_core/axi_master /U1802                 | B ^ -> Y ^   | OR2X2   | 0.132 | 0.183 |   3.142 |    2.161 | 
     | \tx_core/tx_crc/crcpkt1 /U107              | A ^ -> Y ^   | OR2X2   | 0.168 | 0.208 |   3.350 |    2.369 | 
     | \tx_core/tx_crc/crcpkt1 /U1702             | B ^ -> Y v   | NOR2X1  | 0.196 | 0.208 |   3.558 |    2.577 | 
     | \tx_core/tx_crc/crcpkt1 /U365              | A v -> Y ^   | INVX2   | 0.140 | 0.160 |   3.718 |    2.737 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640   | A ^ -> Y ^   | BUFX4   | 0.729 | 0.470 |   4.188 |    3.207 | 
     | \tx_core/tx_crc/crcpkt1 /U4210             | A ^ -> Y v   | INVX8   | 0.278 | 0.492 |   4.680 |    3.699 | 
     | \tx_core/tx_crc/crcpkt1 /U4459             | S v -> Y v   | MUX2X1  | 0.123 | 0.195 |   4.875 |    3.894 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[11] | D v          | DFFSR   | 0.123 | 0.000 |   4.875 |    3.895 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.981 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.209 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    1.484 | 
     | FECTS_clks_clk___L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    1.681 | 
     | FECTS_clks_clk___L4_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.114 | 0.206 |   0.906 |    1.887 | 
     | FECTS_clks_clk___L5_I40                    | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.227 |   1.133 |    2.114 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[11] | CLK ^        | DFFSR   | 0.150 | 0.003 |   1.136 |    2.117 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[5] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[5] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[24] /Q    (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.138
- Setup                         0.112
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.896
- Arrival Time                  4.876
= Slack Time                   -0.980
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.980 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.751 | 
     | FECTS_clks_clk___L2_I3                    | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.477 | 
     | FECTS_clks_clk___L3_I15                   | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.252 | 
     | FECTS_clks_clk___L4_I41                   | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |   -0.029 | 
     | FECTS_clks_clk___L5_I160                  | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.243 |   1.194 |    0.214 | 
     | \tx_core/axi_master /\haddr1_d_reg[24]    | CLK ^ -> Q ^ | DFFSR   | 0.237 | 0.413 |   1.607 |    0.627 | 
     | \tx_core/axi_master /U823                 | B ^ -> Y ^   | XOR2X1  | 0.081 | 0.137 |   1.744 |    0.764 | 
     | \tx_core/axi_master /U824                 | B ^ -> Y v   | NOR2X1  | 0.070 | 0.069 |   1.813 |    0.834 | 
     | \tx_core/axi_master /U825                 | C v -> Y ^   | NAND3X1 | 0.088 | 0.075 |   1.888 |    0.908 | 
     | \tx_core/axi_master /U295                 | A ^ -> Y v   | NOR2X1  | 0.061 | 0.071 |   1.959 |    0.979 | 
     | \tx_core/axi_master /U293                 | A v -> Y ^   | NAND2X1 | 0.086 | 0.089 |   2.048 |    1.069 | 
     | \tx_core/axi_master /U251                 | B ^ -> Y v   | NOR2X1  | 0.174 | 0.163 |   2.211 |    1.232 | 
     | \tx_core/axi_master /U250                 | A v -> Y v   | AND2X2  | 0.101 | 0.201 |   2.413 |    1.433 | 
     | \tx_core/axi_master /U275                 | A v -> Y ^   | INVX4   | 0.041 | 0.045 |   2.458 |    1.478 | 
     | \tx_core/axi_master /FE_PHC1675_n176      | A ^ -> Y ^   | BUFX2   | 0.171 | 0.188 |   2.646 |    1.666 | 
     | \tx_core/axi_master /U270                 | C ^ -> Y v   | NAND3X1 | 0.074 | 0.061 |   2.707 |    1.727 | 
     | \tx_core/axi_master /U1791                | C v -> Y ^   | OAI21X1 | 0.110 | 0.096 |   2.802 |    1.822 | 
     | \tx_core/axi_master /U252                 | A ^ -> Y v   | NOR2X1  | 0.070 | 0.081 |   2.883 |    1.903 | 
     | \tx_core/axi_master /U1801                | A v -> Y ^   | NAND2X1 | 0.067 | 0.076 |   2.959 |    1.979 | 
     | \tx_core/axi_master /U1802                | B ^ -> Y ^   | OR2X2   | 0.132 | 0.183 |   3.142 |    2.162 | 
     | \tx_core/tx_crc/crcpkt1 /U107             | A ^ -> Y ^   | OR2X2   | 0.168 | 0.208 |   3.350 |    2.370 | 
     | \tx_core/tx_crc/crcpkt1 /U1702            | B ^ -> Y v   | NOR2X1  | 0.196 | 0.208 |   3.558 |    2.578 | 
     | \tx_core/tx_crc/crcpkt1 /U365             | A v -> Y ^   | INVX2   | 0.140 | 0.160 |   3.718 |    2.738 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640  | A ^ -> Y ^   | BUFX4   | 0.729 | 0.470 |   4.188 |    3.208 | 
     | \tx_core/tx_crc/crcpkt1 /U4210            | A ^ -> Y v   | INVX8   | 0.278 | 0.492 |   4.680 |    3.700 | 
     | \tx_core/tx_crc/crcpkt1 /U3940            | S v -> Y v   | MUX2X1  | 0.126 | 0.196 |   4.875 |    3.895 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[5] | D v          | DFFSR   | 0.126 | 0.000 |   4.876 |    3.896 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.980 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.208 | 
     | FECTS_clks_clk___L2_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    1.483 | 
     | FECTS_clks_clk___L3_I4                    | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    1.680 | 
     | FECTS_clks_clk___L4_I10                   | A ^ -> Y ^   | CLKBUF1 | 0.114 | 0.206 |   0.906 |    1.886 | 
     | FECTS_clks_clk___L5_I40                   | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.227 |   1.133 |    2.113 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[5] | CLK ^        | DFFSR   | 0.150 | 0.005 |   1.138 |    2.118 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data64_d_
reg[35] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data64_d_reg[35] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.189
- Setup                         0.115
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.944
- Arrival Time                  4.923
= Slack Time                   -0.979
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.979 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.750 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.476 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.251 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.028 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.215 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.560 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.656 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.809 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.946 | 
     | \tx_core/axi_master /U12                          | B v -> Y v   | OR2X1   | 0.061 | 0.120 |   2.045 |    1.066 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^   | NOR3X1  | 0.084 | 0.096 |   2.141 |    1.162 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A ^ -> Y ^   | BUFX4   | 0.190 | 0.194 |   2.335 |    1.356 | 
     | \tx_core/axi_master /U1365                        | A ^ -> Y v   | INVX8   | 0.078 | 0.086 |   2.421 |    1.442 | 
     | \tx_core/axi_master /U1735                        | C v -> Y ^   | OAI21X1 | 0.085 | 0.085 |   2.506 |    1.526 | 
     | \tx_core/axi_master /U240                         | B ^ -> Y v   | AOI21X1 | 0.252 | 0.202 |   2.708 |    1.729 | 
     | \tx_core/axi_master /U1740                        | B v -> Y ^   | NOR2X1  | 0.295 | 0.288 |   2.996 |    2.017 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B ^ -> Y v   | NAND2X1 | 0.133 | 0.122 |   3.118 |    2.139 | 
     | \tx_core/tx_crc/crcpkt2 /U2900                    | B v -> Y ^   | OAI21X1 | 0.274 | 0.250 |   3.368 |    2.389 | 
     | \tx_core/tx_crc/crcpkt2 /U20                      | A ^ -> Y v   | INVX8   | 0.522 | 0.521 |   3.889 |    2.910 | 
     | \tx_core/tx_crc/crcpkt2 /U3698                    | B v -> Y ^   | NAND2X1 | 0.118 | 0.980 |   4.869 |    3.890 | 
     | \tx_core/tx_crc/crcpkt2 /U3699                    | C ^ -> Y v   | OAI21X1 | 0.131 | 0.054 |   4.923 |    3.944 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[35]        | D v          | DFFSR   | 0.131 | 0.000 |   4.923 |    3.944 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.979 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.208 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |    1.482 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.218 |   0.721 |    1.700 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.226 |   0.946 |    1.925 | 
     | FECTS_clks_clk___L5_I125                   | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.234 |   1.180 |    2.159 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[35] | CLK ^        | DFFSR   | 0.176 | 0.009 |   1.189 |    2.168 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data64_d_
reg[38] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data64_d_reg[38] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.189
- Setup                         0.115
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.944
- Arrival Time                  4.923
= Slack Time                   -0.979
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.979 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.750 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.476 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.251 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.028 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.216 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.560 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.656 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.809 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.946 | 
     | \tx_core/axi_master /U12                          | B v -> Y v   | OR2X1   | 0.061 | 0.120 |   2.045 |    1.066 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^   | NOR3X1  | 0.084 | 0.096 |   2.141 |    1.162 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A ^ -> Y ^   | BUFX4   | 0.190 | 0.194 |   2.335 |    1.356 | 
     | \tx_core/axi_master /U1365                        | A ^ -> Y v   | INVX8   | 0.078 | 0.086 |   2.421 |    1.442 | 
     | \tx_core/axi_master /U1735                        | C v -> Y ^   | OAI21X1 | 0.085 | 0.085 |   2.506 |    1.527 | 
     | \tx_core/axi_master /U240                         | B ^ -> Y v   | AOI21X1 | 0.252 | 0.202 |   2.708 |    1.729 | 
     | \tx_core/axi_master /U1740                        | B v -> Y ^   | NOR2X1  | 0.295 | 0.288 |   2.996 |    2.017 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B ^ -> Y v   | NAND2X1 | 0.133 | 0.122 |   3.118 |    2.139 | 
     | \tx_core/tx_crc/crcpkt2 /U2900                    | B v -> Y ^   | OAI21X1 | 0.274 | 0.250 |   3.368 |    2.389 | 
     | \tx_core/tx_crc/crcpkt2 /U20                      | A ^ -> Y v   | INVX8   | 0.522 | 0.521 |   3.889 |    2.910 | 
     | \tx_core/tx_crc/crcpkt2 /U3254                    | B v -> Y ^   | NAND2X1 | 0.118 | 0.980 |   4.869 |    3.891 | 
     | \tx_core/tx_crc/crcpkt2 /U3255                    | C ^ -> Y v   | OAI21X1 | 0.131 | 0.054 |   4.923 |    3.944 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[38]        | D v          | DFFSR   | 0.131 | 0.000 |   4.923 |    3.944 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.979 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.207 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |    1.482 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.218 |   0.721 |    1.700 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.226 |   0.946 |    1.925 | 
     | FECTS_clks_clk___L5_I125                   | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.234 |   1.180 |    2.159 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[38] | CLK ^        | DFFSR   | 0.176 | 0.009 |   1.189 |    2.168 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[7] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[24] /Q    (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.136
- Setup                         0.110
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.897
- Arrival Time                  4.875
= Slack Time                   -0.978
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.978 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.750 | 
     | FECTS_clks_clk___L2_I3                    | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.475 | 
     | FECTS_clks_clk___L3_I15                   | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.250 | 
     | FECTS_clks_clk___L4_I41                   | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |   -0.027 | 
     | FECTS_clks_clk___L5_I160                  | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.243 |   1.194 |    0.216 | 
     | \tx_core/axi_master /\haddr1_d_reg[24]    | CLK ^ -> Q ^ | DFFSR   | 0.237 | 0.413 |   1.607 |    0.629 | 
     | \tx_core/axi_master /U823                 | B ^ -> Y ^   | XOR2X1  | 0.081 | 0.137 |   1.744 |    0.766 | 
     | \tx_core/axi_master /U824                 | B ^ -> Y v   | NOR2X1  | 0.070 | 0.069 |   1.813 |    0.835 | 
     | \tx_core/axi_master /U825                 | C v -> Y ^   | NAND3X1 | 0.088 | 0.075 |   1.888 |    0.910 | 
     | \tx_core/axi_master /U295                 | A ^ -> Y v   | NOR2X1  | 0.061 | 0.071 |   1.959 |    0.981 | 
     | \tx_core/axi_master /U293                 | A v -> Y ^   | NAND2X1 | 0.086 | 0.089 |   2.048 |    1.070 | 
     | \tx_core/axi_master /U251                 | B ^ -> Y v   | NOR2X1  | 0.174 | 0.163 |   2.211 |    1.233 | 
     | \tx_core/axi_master /U250                 | A v -> Y v   | AND2X2  | 0.101 | 0.201 |   2.413 |    1.435 | 
     | \tx_core/axi_master /U275                 | A v -> Y ^   | INVX4   | 0.041 | 0.045 |   2.458 |    1.480 | 
     | \tx_core/axi_master /FE_PHC1675_n176      | A ^ -> Y ^   | BUFX2   | 0.171 | 0.188 |   2.646 |    1.668 | 
     | \tx_core/axi_master /U270                 | C ^ -> Y v   | NAND3X1 | 0.074 | 0.061 |   2.707 |    1.728 | 
     | \tx_core/axi_master /U1791                | C v -> Y ^   | OAI21X1 | 0.110 | 0.096 |   2.802 |    1.824 | 
     | \tx_core/axi_master /U252                 | A ^ -> Y v   | NOR2X1  | 0.070 | 0.081 |   2.883 |    1.905 | 
     | \tx_core/axi_master /U1801                | A v -> Y ^   | NAND2X1 | 0.067 | 0.076 |   2.959 |    1.981 | 
     | \tx_core/axi_master /U1802                | B ^ -> Y ^   | OR2X2   | 0.132 | 0.183 |   3.142 |    2.164 | 
     | \tx_core/tx_crc/crcpkt1 /U107             | A ^ -> Y ^   | OR2X2   | 0.168 | 0.208 |   3.350 |    2.372 | 
     | \tx_core/tx_crc/crcpkt1 /U1702            | B ^ -> Y v   | NOR2X1  | 0.196 | 0.208 |   3.558 |    2.580 | 
     | \tx_core/tx_crc/crcpkt1 /U365             | A v -> Y ^   | INVX2   | 0.140 | 0.160 |   3.718 |    2.740 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640  | A ^ -> Y ^   | BUFX4   | 0.729 | 0.470 |   4.188 |    3.210 | 
     | \tx_core/tx_crc/crcpkt1 /U4210            | A ^ -> Y v   | INVX8   | 0.278 | 0.492 |   4.680 |    3.701 | 
     | \tx_core/tx_crc/crcpkt1 /U4457            | S v -> Y v   | MUX2X1  | 0.114 | 0.195 |   4.875 |    3.896 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[7] | D v          | DFFSR   | 0.114 | 0.000 |   4.875 |    3.897 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.978 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.207 | 
     | FECTS_clks_clk___L2_I1                    | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    1.481 | 
     | FECTS_clks_clk___L3_I4                    | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    1.679 | 
     | FECTS_clks_clk___L4_I10                   | A ^ -> Y ^   | CLKBUF1 | 0.114 | 0.206 |   0.906 |    1.884 | 
     | FECTS_clks_clk___L5_I40                   | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.227 |   1.133 |    2.111 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[7] | CLK ^        | DFFSR   | 0.150 | 0.003 |   1.136 |    2.114 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data64_d_
reg[36] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data64_d_reg[36] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.189
- Setup                         0.114
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.944
- Arrival Time                  4.922
= Slack Time                   -0.978
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.978 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.750 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.475 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.250 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.027 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.216 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.561 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.657 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.809 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.947 | 
     | \tx_core/axi_master /U12                          | B v -> Y v   | OR2X1   | 0.061 | 0.120 |   2.045 |    1.067 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^   | NOR3X1  | 0.084 | 0.096 |   2.141 |    1.163 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A ^ -> Y ^   | BUFX4   | 0.190 | 0.194 |   2.335 |    1.357 | 
     | \tx_core/axi_master /U1365                        | A ^ -> Y v   | INVX8   | 0.078 | 0.086 |   2.421 |    1.443 | 
     | \tx_core/axi_master /U1735                        | C v -> Y ^   | OAI21X1 | 0.085 | 0.085 |   2.506 |    1.527 | 
     | \tx_core/axi_master /U240                         | B ^ -> Y v   | AOI21X1 | 0.252 | 0.202 |   2.708 |    1.730 | 
     | \tx_core/axi_master /U1740                        | B v -> Y ^   | NOR2X1  | 0.295 | 0.288 |   2.996 |    2.018 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B ^ -> Y v   | NAND2X1 | 0.133 | 0.122 |   3.118 |    2.140 | 
     | \tx_core/tx_crc/crcpkt2 /U2900                    | B v -> Y ^   | OAI21X1 | 0.274 | 0.250 |   3.368 |    2.390 | 
     | \tx_core/tx_crc/crcpkt2 /U20                      | A ^ -> Y v   | INVX8   | 0.522 | 0.521 |   3.889 |    2.911 | 
     | \tx_core/tx_crc/crcpkt2 /U3598                    | B v -> Y ^   | NAND2X1 | 0.118 | 0.980 |   4.870 |    3.891 | 
     | \tx_core/tx_crc/crcpkt2 /U3599                    | C ^ -> Y v   | OAI21X1 | 0.130 | 0.053 |   4.922 |    3.944 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[36]        | D v          | DFFSR   | 0.130 | 0.000 |   4.922 |    3.944 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.978 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.207 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |    1.481 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.218 |   0.721 |    1.699 | 
     | FECTS_clks_clk___L4_I32                    | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.226 |   0.946 |    1.924 | 
     | FECTS_clks_clk___L5_I125                   | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.234 |   1.180 |    2.158 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[36] | CLK ^        | DFFSR   | 0.176 | 0.009 |   1.189 |    2.167 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin64_d_
reg[28] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[28] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.186
- Setup                         0.119
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.936
- Arrival Time                  4.913
= Slack Time                   -0.977
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.977 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.748 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.474 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.248 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.026 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.218 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.563 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.658 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.811 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.948 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.076 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.194 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.278 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.500 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.718 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.881 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.008 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.283 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.451 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.615 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC130_n749           | A ^ -> Y ^   | BUFX2   | 0.052 | 0.136 |   3.728 |    2.751 | 
     | \tx_core/tx_crc/crcpkt0 /U3647                    | B ^ -> Y v   | NAND2X1 | 0.067 | 0.045 |   3.773 |    2.797 | 
     | \tx_core/tx_crc/crcpkt0 /U3648                    | C v -> Y ^   | OAI21X1 | 0.759 | 0.510 |   4.283 |    3.306 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC35_n3453          | A ^ -> Y ^   | BUFX4   | 0.360 | 0.406 |   4.689 |    3.712 | 
     | \tx_core/tx_crc/crcpkt0 /U4118                    | B ^ -> Y v   | AOI21X1 | 0.112 | 0.140 |   4.829 |    3.852 | 
     | \tx_core/tx_crc/crcpkt0 /U335                     | C v -> Y ^   | OAI21X1 | 0.158 | 0.084 |   4.913 |    3.936 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[28]       | D ^          | DFFSR   | 0.158 | 0.000 |   4.913 |    3.936 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.977 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.205 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.481 | 
     | FECTS_clks_clk___L3_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.698 | 
     | FECTS_clks_clk___L4_I6                      | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.221 |   0.943 |    1.919 | 
     | FECTS_clks_clk___L5_I24                     | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.239 |   1.182 |    2.159 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[28] | CLK ^        | DFFSR   | 0.164 | 0.004 |   1.186 |    2.163 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin64_d_
reg[18] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[18] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.189
- Setup                         0.116
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.943
- Arrival Time                  4.920
= Slack Time                   -0.976
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.976 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.748 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.473 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.248 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.025 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.218 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.563 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.659 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.811 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.949 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.076 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.194 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.278 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.500 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.718 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.881 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.009 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.283 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.452 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.616 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC130_n749           | A ^ -> Y ^   | BUFX2   | 0.052 | 0.136 |   3.728 |    2.752 | 
     | \tx_core/tx_crc/crcpkt0 /U3647                    | B ^ -> Y v   | NAND2X1 | 0.067 | 0.045 |   3.773 |    2.797 | 
     | \tx_core/tx_crc/crcpkt0 /U3648                    | C v -> Y ^   | OAI21X1 | 0.759 | 0.510 |   4.283 |    3.307 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC35_n3453          | A ^ -> Y ^   | BUFX4   | 0.360 | 0.406 |   4.689 |    3.713 | 
     | \tx_core/tx_crc/crcpkt0 /U3651                    | B ^ -> Y v   | AOI21X1 | 0.114 | 0.157 |   4.846 |    3.869 | 
     | \tx_core/tx_crc/crcpkt0 /U327                     | C v -> Y ^   | OAI21X1 | 0.141 | 0.074 |   4.920 |    3.943 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[18]       | D ^          | DFFSR   | 0.141 | 0.000 |   4.920 |    3.943 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.976 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.205 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.481 | 
     | FECTS_clks_clk___L3_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.698 | 
     | FECTS_clks_clk___L4_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    1.925 | 
     | FECTS_clks_clk___L5_I20                     | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.233 |   1.181 |    2.158 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[18] | CLK ^        | DFFSR   | 0.158 | 0.008 |   1.189 |    2.165 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data64_d_
reg[53] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data64_d_reg[53] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.185
- Setup                         0.118
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.937
- Arrival Time                  4.912
= Slack Time                   -0.975
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.975 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.746 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.472 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.247 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.024 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.220 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.564 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.660 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.813 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.950 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.078 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.195 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.280 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.501 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.720 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.882 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.010 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.284 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.453 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.617 | 
     | \tx_core/tx_crc/crcpkt0 /U315                     | A ^ -> Y v   | OAI21X1 | 0.089 | 0.103 |   3.695 |    2.720 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC57_n753            | A v -> Y v   | BUFX4   | 0.126 | 0.182 |   3.878 |    2.903 | 
     | \tx_core/tx_crc/crcpkt0 /U121                     | A v -> Y ^   | INVX8   | 0.132 | 0.124 |   4.002 |    3.027 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC40_n3591          | A ^ -> Y ^   | BUFX4   | 0.917 | 0.682 |   4.684 |    3.709 | 
     | \tx_core/tx_crc/crcpkt0 /U3628                    | B ^ -> Y v   | NAND2X1 | 0.156 | 0.136 |   4.820 |    3.846 | 
     | \tx_core/tx_crc/crcpkt0 /U3629                    | C v -> Y ^   | OAI21X1 | 0.153 | 0.091 |   4.912 |    3.937 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[53]        | D ^          | DFFSR   | 0.153 | 0.000 |   4.912 |    3.937 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.975 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.203 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.479 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.696 | 
     | FECTS_clks_clk___L4_I6                     | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.221 |   0.943 |    1.917 | 
     | FECTS_clks_clk___L5_I24                    | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.239 |   1.182 |    2.157 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[53] | CLK ^        | DFFSR   | 0.164 | 0.004 |   1.185 |    2.160 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data48_d_
reg[19] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data48_d_reg[19] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.166
- Setup                         0.112
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.924
- Arrival Time                  4.897
= Slack Time                   -0.973
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.973 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.745 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.470 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.245 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.022 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.221 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.122 | 0.345 |   1.540 |    0.567 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.631 |    0.658 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.092 | 0.086 |   1.717 |    0.744 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.144 | 0.135 |   1.852 |    0.879 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.135 |   1.987 |    1.014 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 0.090 | 0.103 |   2.090 |    1.117 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A v -> Y v   | BUFX4   | 0.160 | 0.199 |   2.289 |    1.316 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX8   | 0.077 | 0.104 |   2.393 |    1.420 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.068 | 0.065 |   2.458 |    1.485 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.323 | 0.263 |   2.721 |    1.747 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.248 | 0.281 |   3.002 |    2.029 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.147 | 0.176 |   3.178 |    2.205 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC60_n528            | A ^ -> Y ^   | BUFX2   | 0.268 | 0.258 |   3.436 |    2.463 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.106 | 0.125 |   3.561 |    2.588 | 
     | \tx_core/tx_crc/crcpkt2 /U34                      | A v -> Y v   | AND2X2  | 0.096 | 0.170 |   3.731 |    2.758 | 
     | \tx_core/tx_crc/crcpkt2 /U120                     | A v -> Y ^   | INVX8   | 0.480 | 0.128 |   3.858 |    2.885 | 
     | \tx_core/tx_crc/crcpkt2 /U9                       | A ^ -> Y v   | INVX4   | 0.511 | 0.779 |   4.637 |    3.664 | 
     | \tx_core/tx_crc/crcpkt2 /U4520                    | S v -> Y v   | MUX2X1  | 0.126 | 0.259 |   4.896 |    3.923 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[19]        | D v          | DFFSR   | 0.126 | 0.001 |   4.897 |    3.924 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.973 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.202 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |    1.480 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.199 |   0.706 |    1.679 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.221 |   0.927 |    1.900 | 
     | FECTS_clks_clk___L5_I102                   | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.235 |   1.162 |    2.135 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[19] | CLK ^        | DFFSR   | 0.153 | 0.004 |   1.166 |    2.139 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data48_d_
reg[38] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data48_d_reg[38] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.170
- Setup                         0.125
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.915
- Arrival Time                  4.889
= Slack Time                   -0.973
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.973 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.745 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.470 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.245 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.022 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.221 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.122 | 0.345 |   1.540 |    0.567 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.631 |    0.658 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.092 | 0.086 |   1.717 |    0.744 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.144 | 0.135 |   1.852 |    0.879 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.135 |   1.987 |    1.014 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 0.090 | 0.103 |   2.090 |    1.117 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A v -> Y v   | BUFX4   | 0.160 | 0.199 |   2.289 |    1.316 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX8   | 0.077 | 0.104 |   2.393 |    1.420 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.068 | 0.065 |   2.458 |    1.485 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.323 | 0.263 |   2.721 |    1.747 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.248 | 0.281 |   3.002 |    2.029 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.147 | 0.176 |   3.178 |    2.205 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC60_n528            | A ^ -> Y ^   | BUFX2   | 0.268 | 0.258 |   3.436 |    2.463 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.106 | 0.125 |   3.561 |    2.588 | 
     | \tx_core/tx_crc/crcpkt2 /U34                      | A v -> Y v   | AND2X2  | 0.096 | 0.170 |   3.731 |    2.758 | 
     | \tx_core/tx_crc/crcpkt2 /U120                     | A v -> Y ^   | INVX8   | 0.480 | 0.128 |   3.858 |    2.885 | 
     | \tx_core/tx_crc/crcpkt2 /U9                       | A ^ -> Y v   | INVX4   | 0.511 | 0.779 |   4.637 |    3.664 | 
     | \tx_core/tx_crc/crcpkt2 /U4411                    | S v -> Y v   | MUX2X1  | 0.186 | 0.251 |   4.888 |    3.915 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[38]        | D v          | DFFSR   | 0.186 | 0.000 |   4.889 |    3.915 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.973 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.202 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |    1.480 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.199 |   0.706 |    1.679 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.221 |   0.927 |    1.900 | 
     | FECTS_clks_clk___L5_I103                   | A ^ -> Y ^   | CLKBUF1 | 0.157 | 0.238 |   1.165 |    2.138 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[38] | CLK ^        | DFFSR   | 0.157 | 0.005 |   1.171 |    2.144 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data48_d_
reg[35] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data48_d_reg[35] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.170
- Setup                         0.124
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.916
- Arrival Time                  4.888
= Slack Time                   -0.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.972 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.744 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.469 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.244 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.021 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.222 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.122 | 0.345 |   1.540 |    0.568 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.631 |    0.659 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.092 | 0.086 |   1.717 |    0.745 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.144 | 0.135 |   1.852 |    0.880 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.135 |   1.987 |    1.015 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 0.090 | 0.103 |   2.090 |    1.118 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A v -> Y v   | BUFX4   | 0.160 | 0.199 |   2.289 |    1.317 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX8   | 0.077 | 0.104 |   2.393 |    1.421 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.068 | 0.065 |   2.458 |    1.485 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.323 | 0.263 |   2.721 |    1.748 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.248 | 0.281 |   3.002 |    2.030 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.147 | 0.176 |   3.178 |    2.206 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC60_n528            | A ^ -> Y ^   | BUFX2   | 0.268 | 0.258 |   3.436 |    2.464 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.106 | 0.125 |   3.561 |    2.589 | 
     | \tx_core/tx_crc/crcpkt2 /U34                      | A v -> Y v   | AND2X2  | 0.096 | 0.170 |   3.731 |    2.758 | 
     | \tx_core/tx_crc/crcpkt2 /U120                     | A v -> Y ^   | INVX8   | 0.480 | 0.128 |   3.858 |    2.886 | 
     | \tx_core/tx_crc/crcpkt2 /U9                       | A ^ -> Y v   | INVX4   | 0.511 | 0.779 |   4.637 |    3.665 | 
     | \tx_core/tx_crc/crcpkt2 /U4402                    | S v -> Y v   | MUX2X1  | 0.178 | 0.251 |   4.888 |    3.916 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[35]        | D v          | DFFSR   | 0.178 | 0.000 |   4.888 |    3.916 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.972 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.201 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |    1.479 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.199 |   0.706 |    1.678 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.221 |   0.927 |    1.899 | 
     | FECTS_clks_clk___L5_I103                   | A ^ -> Y ^   | CLKBUF1 | 0.157 | 0.238 |   1.165 |    2.137 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[35] | CLK ^        | DFFSR   | 0.157 | 0.005 |   1.170 |    2.142 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data48_d_
reg[40] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data48_d_reg[40] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.174
- Setup                         0.128
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.916
- Arrival Time                  4.888
= Slack Time                   -0.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.972 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.743 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.469 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.244 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.021 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.222 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.122 | 0.345 |   1.540 |    0.568 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.631 |    0.659 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.092 | 0.086 |   1.717 |    0.745 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.144 | 0.135 |   1.852 |    0.880 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.135 |   1.987 |    1.015 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 0.090 | 0.103 |   2.090 |    1.118 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A v -> Y v   | BUFX4   | 0.160 | 0.199 |   2.289 |    1.317 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX8   | 0.077 | 0.104 |   2.393 |    1.421 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.068 | 0.065 |   2.458 |    1.486 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.323 | 0.263 |   2.721 |    1.749 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.248 | 0.281 |   3.002 |    2.030 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.147 | 0.176 |   3.178 |    2.206 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC60_n528            | A ^ -> Y ^   | BUFX2   | 0.268 | 0.258 |   3.436 |    2.464 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.106 | 0.125 |   3.561 |    2.589 | 
     | \tx_core/tx_crc/crcpkt2 /U34                      | A v -> Y v   | AND2X2  | 0.096 | 0.170 |   3.731 |    2.759 | 
     | \tx_core/tx_crc/crcpkt2 /U120                     | A v -> Y ^   | INVX8   | 0.480 | 0.128 |   3.858 |    2.886 | 
     | \tx_core/tx_crc/crcpkt2 /U9                       | A ^ -> Y v   | INVX4   | 0.511 | 0.779 |   4.637 |    3.665 | 
     | \tx_core/tx_crc/crcpkt2 /U4525                    | S v -> Y v   | MUX2X1  | 0.204 | 0.250 |   4.888 |    3.916 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[40]        | D v          | DFFSR   | 0.204 | 0.000 |   4.888 |    3.916 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.972 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.201 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |    1.479 | 
     | FECTS_clks_clk___L3_I11                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.229 |   0.736 |    1.708 | 
     | FECTS_clks_clk___L4_I28                    | A ^ -> Y ^   | CLKBUF1 | 0.115 | 0.203 |   0.939 |    1.911 | 
     | FECTS_clks_clk___L5_I109                   | A ^ -> Y ^   | CLKBUF1 | 0.150 | 0.230 |   1.169 |    2.141 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[40] | CLK ^        | DFFSR   | 0.150 | 0.006 |   1.174 |    2.146 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data48_d_
reg[45] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data48_d_reg[45] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.197
- Setup                         0.123
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.944
- Arrival Time                  4.916
= Slack Time                   -0.972
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.972 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.743 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.469 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.244 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.021 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.222 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.122 | 0.345 |   1.540 |    0.568 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.631 |    0.659 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.092 | 0.086 |   1.717 |    0.745 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.144 | 0.135 |   1.852 |    0.880 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.135 |   1.987 |    1.015 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 0.090 | 0.103 |   2.090 |    1.118 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A v -> Y v   | BUFX4   | 0.160 | 0.199 |   2.289 |    1.317 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX8   | 0.077 | 0.104 |   2.393 |    1.421 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.068 | 0.065 |   2.458 |    1.486 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.323 | 0.263 |   2.721 |    1.749 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.248 | 0.281 |   3.002 |    2.030 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.147 | 0.176 |   3.178 |    2.206 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC60_n528            | A ^ -> Y ^   | BUFX2   | 0.268 | 0.258 |   3.436 |    2.464 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.106 | 0.125 |   3.561 |    2.589 | 
     | \tx_core/tx_crc/crcpkt2 /U34                      | A v -> Y v   | AND2X2  | 0.096 | 0.170 |   3.731 |    2.759 | 
     | \tx_core/tx_crc/crcpkt2 /U120                     | A v -> Y ^   | INVX8   | 0.480 | 0.128 |   3.858 |    2.886 | 
     | \tx_core/tx_crc/crcpkt2 /U9                       | A ^ -> Y v   | INVX4   | 0.511 | 0.779 |   4.637 |    3.666 | 
     | \tx_core/tx_crc/crcpkt2 /U4101                    | S v -> Y v   | MUX2X1  | 0.175 | 0.278 |   4.916 |    3.944 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[45]        | D v          | DFFSR   | 0.175 | 0.000 |   4.916 |    3.944 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.972 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.201 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |    1.479 | 
     | FECTS_clks_clk___L3_I11                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.229 |   0.736 |    1.708 | 
     | FECTS_clks_clk___L4_I27                    | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.222 |   0.958 |    1.930 | 
     | FECTS_clks_clk___L5_I107                   | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.234 |   1.192 |    2.164 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[45] | CLK ^        | DFFSR   | 0.155 | 0.005 |   1.197 |    2.169 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data48_d_
reg[7] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data48_d_reg[7] /D         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.173
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.934
- Arrival Time                  4.905
= Slack Time                   -0.971
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.971 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.743 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.468 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.243 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.020 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.223 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.122 | 0.345 |   1.540 |    0.568 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.631 |    0.660 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.092 | 0.086 |   1.717 |    0.746 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.144 | 0.135 |   1.852 |    0.881 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.135 |   1.987 |    1.016 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 0.090 | 0.103 |   2.090 |    1.119 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A v -> Y v   | BUFX4   | 0.160 | 0.199 |   2.289 |    1.318 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX8   | 0.077 | 0.104 |   2.393 |    1.422 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.068 | 0.065 |   2.458 |    1.486 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.323 | 0.263 |   2.721 |    1.749 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.248 | 0.281 |   3.002 |    2.031 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.147 | 0.176 |   3.178 |    2.207 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC60_n528            | A ^ -> Y ^   | BUFX2   | 0.268 | 0.258 |   3.436 |    2.465 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.106 | 0.125 |   3.561 |    2.590 | 
     | \tx_core/tx_crc/crcpkt2 /U34                      | A v -> Y v   | AND2X2  | 0.096 | 0.170 |   3.731 |    2.759 | 
     | \tx_core/tx_crc/crcpkt2 /U120                     | A v -> Y ^   | INVX8   | 0.480 | 0.128 |   3.858 |    2.887 | 
     | \tx_core/tx_crc/crcpkt2 /U9                       | A ^ -> Y v   | INVX4   | 0.511 | 0.779 |   4.637 |    3.666 | 
     | \tx_core/tx_crc/crcpkt2 /U4395                    | S v -> Y v   | MUX2X1  | 0.105 | 0.268 |   4.905 |    3.934 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[7]         | D v          | DFFSR   | 0.105 | 0.000 |   4.905 |    3.934 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.971 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.200 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |    1.478 | 
     | FECTS_clks_clk___L3_I10                   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.199 |   0.706 |    1.677 | 
     | FECTS_clks_clk___L4_I26                   | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.221 |   0.927 |    1.898 | 
     | FECTS_clks_clk___L5_I101                  | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.234 |   1.161 |    2.132 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[7] | CLK ^        | DFFSR   | 0.177 | 0.013 |   1.173 |    2.145 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data64_d_
reg[42] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data64_d_reg[42] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.186
- Setup                         0.118
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.939
- Arrival Time                  4.909
= Slack Time                   -0.971
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.971 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.742 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.468 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.242 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.020 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.224 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.569 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.664 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.817 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.954 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.082 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.200 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.284 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.506 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.724 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.887 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.014 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.289 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.457 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.621 | 
     | \tx_core/tx_crc/crcpkt0 /U315                     | A ^ -> Y v   | OAI21X1 | 0.089 | 0.103 |   3.695 |    2.725 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC57_n753            | A v -> Y v   | BUFX4   | 0.126 | 0.182 |   3.878 |    2.907 | 
     | \tx_core/tx_crc/crcpkt0 /U121                     | A v -> Y ^   | INVX8   | 0.132 | 0.124 |   4.002 |    3.031 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC40_n3591          | A ^ -> Y ^   | BUFX4   | 0.917 | 0.682 |   4.684 |    3.713 | 
     | \tx_core/tx_crc/crcpkt0 /U4073                    | B ^ -> Y v   | NAND2X1 | 0.159 | 0.134 |   4.818 |    3.847 | 
     | \tx_core/tx_crc/crcpkt0 /U4074                    | C v -> Y ^   | OAI21X1 | 0.148 | 0.092 |   4.909 |    3.939 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[42]        | D ^          | DFFSR   | 0.148 | 0.000 |   4.909 |    3.939 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.971 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.199 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.475 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.692 | 
     | FECTS_clks_clk___L4_I6                     | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.221 |   0.943 |    1.913 | 
     | FECTS_clks_clk___L5_I24                    | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.239 |   1.182 |    2.153 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[42] | CLK ^        | DFFSR   | 0.164 | 0.004 |   1.186 |    2.157 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data48_d_
reg[6] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data48_d_reg[6] /D         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.175
- Setup                         0.106
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.938
- Arrival Time                  4.908
= Slack Time                   -0.970
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.970 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.742 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.467 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.242 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.019 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.224 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.122 | 0.345 |   1.540 |    0.570 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.631 |    0.661 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.092 | 0.086 |   1.717 |    0.747 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.144 | 0.135 |   1.852 |    0.882 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.135 |   1.987 |    1.017 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 0.090 | 0.103 |   2.090 |    1.120 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A v -> Y v   | BUFX4   | 0.160 | 0.199 |   2.289 |    1.319 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX8   | 0.077 | 0.104 |   2.393 |    1.423 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.068 | 0.065 |   2.458 |    1.487 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.323 | 0.263 |   2.721 |    1.750 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.248 | 0.281 |   3.002 |    2.032 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.147 | 0.176 |   3.178 |    2.208 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC60_n528            | A ^ -> Y ^   | BUFX2   | 0.268 | 0.258 |   3.436 |    2.466 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.106 | 0.125 |   3.561 |    2.591 | 
     | \tx_core/tx_crc/crcpkt2 /U34                      | A v -> Y v   | AND2X2  | 0.096 | 0.170 |   3.731 |    2.760 | 
     | \tx_core/tx_crc/crcpkt2 /U120                     | A v -> Y ^   | INVX8   | 0.480 | 0.128 |   3.858 |    2.888 | 
     | \tx_core/tx_crc/crcpkt2 /U9                       | A ^ -> Y v   | INVX4   | 0.511 | 0.779 |   4.637 |    3.667 | 
     | \tx_core/tx_crc/crcpkt2 /U4108                    | S v -> Y v   | MUX2X1  | 0.092 | 0.271 |   4.908 |    3.938 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[6]         | D v          | DFFSR   | 0.092 | 0.000 |   4.908 |    3.938 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.970 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.199 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |    1.477 | 
     | FECTS_clks_clk___L3_I10                   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.199 |   0.706 |    1.676 | 
     | FECTS_clks_clk___L4_I26                   | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.221 |   0.927 |    1.897 | 
     | FECTS_clks_clk___L5_I101                  | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.234 |   1.161 |    2.131 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[6] | CLK ^        | DFFSR   | 0.177 | 0.014 |   1.175 |    2.145 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data64_d_
reg[46] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data64_d_reg[46] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.187
- Setup                         0.118
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.939
- Arrival Time                  4.909
= Slack Time                   -0.970
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.970 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.742 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.467 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.242 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.019 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.224 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.569 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.665 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.817 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.954 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.082 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.200 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.284 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.506 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.724 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.887 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.015 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.289 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.458 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.622 | 
     | \tx_core/tx_crc/crcpkt0 /U315                     | A ^ -> Y v   | OAI21X1 | 0.089 | 0.103 |   3.695 |    2.725 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC57_n753            | A v -> Y v   | BUFX4   | 0.126 | 0.182 |   3.878 |    2.907 | 
     | \tx_core/tx_crc/crcpkt0 /U121                     | A v -> Y ^   | INVX8   | 0.132 | 0.124 |   4.002 |    3.032 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC40_n3591          | A ^ -> Y ^   | BUFX4   | 0.917 | 0.682 |   4.684 |    3.714 | 
     | \tx_core/tx_crc/crcpkt0 /U3675                    | B ^ -> Y v   | NAND2X1 | 0.161 | 0.132 |   4.816 |    3.846 | 
     | \tx_core/tx_crc/crcpkt0 /U3676                    | C v -> Y ^   | OAI21X1 | 0.150 | 0.093 |   4.909 |    3.939 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[46]        | D ^          | DFFSR   | 0.150 | 0.000 |   4.909 |    3.939 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.970 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.199 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.475 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.692 | 
     | FECTS_clks_clk___L4_I6                     | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.221 |   0.943 |    1.913 | 
     | FECTS_clks_clk___L5_I24                    | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.239 |   1.182 |    2.152 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[46] | CLK ^        | DFFSR   | 0.164 | 0.005 |   1.187 |    2.157 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data48_d_
reg[46] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data48_d_reg[46] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.197
- Setup                         0.122
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.945
- Arrival Time                  4.915
= Slack Time                   -0.970
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.970 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.742 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.467 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.242 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.019 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.224 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.122 | 0.345 |   1.540 |    0.570 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.631 |    0.661 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.092 | 0.086 |   1.717 |    0.747 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.144 | 0.135 |   1.852 |    0.882 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.135 |   1.987 |    1.017 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 0.090 | 0.103 |   2.090 |    1.120 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A v -> Y v   | BUFX4   | 0.160 | 0.199 |   2.289 |    1.319 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX8   | 0.077 | 0.104 |   2.393 |    1.423 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.068 | 0.065 |   2.458 |    1.487 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.323 | 0.263 |   2.721 |    1.750 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.248 | 0.281 |   3.002 |    2.032 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.147 | 0.176 |   3.178 |    2.208 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC60_n528            | A ^ -> Y ^   | BUFX2   | 0.268 | 0.258 |   3.436 |    2.466 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.106 | 0.125 |   3.561 |    2.591 | 
     | \tx_core/tx_crc/crcpkt2 /U34                      | A v -> Y v   | AND2X2  | 0.096 | 0.170 |   3.731 |    2.760 | 
     | \tx_core/tx_crc/crcpkt2 /U120                     | A v -> Y ^   | INVX8   | 0.480 | 0.128 |   3.858 |    2.888 | 
     | \tx_core/tx_crc/crcpkt2 /U9                       | A ^ -> Y v   | INVX4   | 0.511 | 0.779 |   4.637 |    3.667 | 
     | \tx_core/tx_crc/crcpkt2 /U4406                    | S v -> Y v   | MUX2X1  | 0.174 | 0.277 |   4.915 |    3.945 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[46]        | D v          | DFFSR   | 0.174 | 0.000 |   4.915 |    3.945 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.970 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.199 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |    1.477 | 
     | FECTS_clks_clk___L3_I11                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.229 |   0.736 |    1.706 | 
     | FECTS_clks_clk___L4_I27                    | A ^ -> Y ^   | CLKBUF1 | 0.134 | 0.222 |   0.958 |    1.928 | 
     | FECTS_clks_clk___L5_I107                   | A ^ -> Y ^   | CLKBUF1 | 0.155 | 0.234 |   1.192 |    2.162 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[46] | CLK ^        | DFFSR   | 0.155 | 0.005 |   1.197 |    2.167 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data48_d_
reg[0] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data48_d_reg[0] /D         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.168
- Setup                         0.107
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.931
- Arrival Time                  4.901
= Slack Time                   -0.970
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.970 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.741 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.467 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.242 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.019 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.224 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.122 | 0.345 |   1.540 |    0.570 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.631 |    0.661 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.092 | 0.086 |   1.717 |    0.747 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.144 | 0.135 |   1.852 |    0.882 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.135 |   1.987 |    1.017 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 0.090 | 0.103 |   2.090 |    1.120 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A v -> Y v   | BUFX4   | 0.160 | 0.199 |   2.289 |    1.319 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX8   | 0.077 | 0.104 |   2.393 |    1.423 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.068 | 0.065 |   2.458 |    1.488 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.323 | 0.263 |   2.721 |    1.751 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.248 | 0.281 |   3.002 |    2.032 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.147 | 0.176 |   3.178 |    2.208 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC60_n528            | A ^ -> Y ^   | BUFX2   | 0.268 | 0.258 |   3.436 |    2.466 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.106 | 0.125 |   3.561 |    2.591 | 
     | \tx_core/tx_crc/crcpkt2 /U34                      | A v -> Y v   | AND2X2  | 0.096 | 0.170 |   3.731 |    2.761 | 
     | \tx_core/tx_crc/crcpkt2 /U120                     | A v -> Y ^   | INVX8   | 0.480 | 0.128 |   3.858 |    2.888 | 
     | \tx_core/tx_crc/crcpkt2 /U9                       | A ^ -> Y v   | INVX4   | 0.511 | 0.779 |   4.637 |    3.667 | 
     | \tx_core/tx_crc/crcpkt2 /U4118                    | S v -> Y v   | MUX2X1  | 0.099 | 0.263 |   4.900 |    3.930 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[0]         | D v          | DFFSR   | 0.099 | 0.000 |   4.901 |    3.931 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.970 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.199 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |    1.477 | 
     | FECTS_clks_clk___L3_I10                   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.199 |   0.706 |    1.676 | 
     | FECTS_clks_clk___L4_I26                   | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.221 |   0.927 |    1.897 | 
     | FECTS_clks_clk___L5_I104                  | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.236 |   1.162 |    2.132 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[0] | CLK ^        | DFFSR   | 0.158 | 0.005 |   1.168 |    2.138 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin64_d_
reg[23] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[23] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.188
- Setup                         0.116
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.942
- Arrival Time                  4.912
= Slack Time                   -0.970
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.970 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.741 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.467 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.242 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.019 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.224 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.569 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.665 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.818 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.955 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.082 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.200 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.284 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.506 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.724 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.887 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.015 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.289 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.458 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.622 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC130_n749           | A ^ -> Y ^   | BUFX2   | 0.052 | 0.136 |   3.728 |    2.758 | 
     | \tx_core/tx_crc/crcpkt0 /U3647                    | B ^ -> Y v   | NAND2X1 | 0.067 | 0.045 |   3.773 |    2.803 | 
     | \tx_core/tx_crc/crcpkt0 /U3648                    | C v -> Y ^   | OAI21X1 | 0.759 | 0.510 |   4.283 |    3.313 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC35_n3453          | A ^ -> Y ^   | BUFX4   | 0.360 | 0.406 |   4.689 |    3.719 | 
     | \tx_core/tx_crc/crcpkt0 /U3946                    | B ^ -> Y v   | AOI21X1 | 0.108 | 0.149 |   4.838 |    3.868 | 
     | \tx_core/tx_crc/crcpkt0 /U3947                    | C v -> Y ^   | OAI21X1 | 0.141 | 0.074 |   4.912 |    3.942 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[23]       | D ^          | DFFSR   | 0.141 | 0.000 |   4.912 |    3.942 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.970 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.199 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.475 | 
     | FECTS_clks_clk___L3_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.692 | 
     | FECTS_clks_clk___L4_I5                      | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    1.918 | 
     | FECTS_clks_clk___L5_I22                     | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.236 |   1.185 |    2.155 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[23] | CLK ^        | DFFSR   | 0.162 | 0.003 |   1.188 |    2.158 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data64_d_
reg[29] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data64_d_reg[29] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.181
- Setup                         0.113
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.938
- Arrival Time                  4.907
= Slack Time                   -0.970
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.970 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.741 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.467 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.241 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.019 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.225 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.570 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.665 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.818 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.955 | 
     | \tx_core/axi_master /U12                          | B v -> Y v   | OR2X1   | 0.061 | 0.120 |   2.045 |    1.075 | 
     | \tx_core/axi_master /U508                         | A v -> Y ^   | NOR3X1  | 0.084 | 0.096 |   2.141 |    1.172 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A ^ -> Y ^   | BUFX4   | 0.190 | 0.194 |   2.335 |    1.366 | 
     | \tx_core/axi_master /U1365                        | A ^ -> Y v   | INVX8   | 0.078 | 0.086 |   2.421 |    1.451 | 
     | \tx_core/axi_master /U1735                        | C v -> Y ^   | OAI21X1 | 0.085 | 0.085 |   2.506 |    1.536 | 
     | \tx_core/axi_master /U240                         | B ^ -> Y v   | AOI21X1 | 0.252 | 0.202 |   2.708 |    1.738 | 
     | \tx_core/axi_master /U1740                        | B v -> Y ^   | NOR2X1  | 0.295 | 0.288 |   2.996 |    2.026 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B ^ -> Y v   | NAND2X1 | 0.133 | 0.122 |   3.118 |    2.148 | 
     | \tx_core/tx_crc/crcpkt2 /U2900                    | B v -> Y ^   | OAI21X1 | 0.274 | 0.250 |   3.368 |    2.398 | 
     | \tx_core/tx_crc/crcpkt2 /U20                      | A ^ -> Y v   | INVX8   | 0.522 | 0.521 |   3.889 |    2.920 | 
     | \tx_core/tx_crc/crcpkt2 /U3231                    | B v -> Y ^   | NAND2X1 | 0.126 | 0.963 |   4.852 |    3.883 | 
     | \tx_core/tx_crc/crcpkt2 /U3232                    | C ^ -> Y v   | OAI21X1 | 0.131 | 0.055 |   4.907 |    3.937 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[29]        | D v          | DFFSR   | 0.131 | 0.000 |   4.907 |    3.938 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.970 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.198 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |    1.473 | 
     | FECTS_clks_clk___L3_I12                    | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.218 |   0.721 |    1.690 | 
     | FECTS_clks_clk___L4_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.224 |   0.945 |    1.915 | 
     | FECTS_clks_clk___L5_I123                   | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.231 |   1.176 |    2.145 | 
     | \tx_core/tx_crc/crcpkt2 /\data64_d_reg[29] | CLK ^        | DFFSR   | 0.154 | 0.005 |   1.181 |    2.151 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin64_d_
reg[20] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[20] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.187
- Setup                         0.116
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.941
- Arrival Time                  4.911
= Slack Time                   -0.969
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.969 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.741 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.466 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.241 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.018 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.225 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.570 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.666 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.818 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.955 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.083 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.201 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.285 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.507 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.725 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.888 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.015 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.290 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.458 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.622 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC130_n749           | A ^ -> Y ^   | BUFX2   | 0.052 | 0.136 |   3.728 |    2.759 | 
     | \tx_core/tx_crc/crcpkt0 /U3647                    | B ^ -> Y v   | NAND2X1 | 0.067 | 0.045 |   3.773 |    2.804 | 
     | \tx_core/tx_crc/crcpkt0 /U3648                    | C v -> Y ^   | OAI21X1 | 0.759 | 0.510 |   4.283 |    3.313 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC35_n3453          | A ^ -> Y ^   | BUFX4   | 0.360 | 0.406 |   4.689 |    3.719 | 
     | \tx_core/tx_crc/crcpkt0 /U3833                    | B ^ -> Y v   | AOI21X1 | 0.110 | 0.148 |   4.836 |    3.867 | 
     | \tx_core/tx_crc/crcpkt0 /U3834                    | C v -> Y ^   | OAI21X1 | 0.140 | 0.074 |   4.911 |    3.941 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[20]       | D ^          | DFFSR   | 0.140 | 0.000 |   4.911 |    3.941 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.969 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.198 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.474 | 
     | FECTS_clks_clk___L3_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.691 | 
     | FECTS_clks_clk___L4_I6                      | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.221 |   0.943 |    1.912 | 
     | FECTS_clks_clk___L5_I24                     | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.239 |   1.182 |    2.151 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[20] | CLK ^        | DFFSR   | 0.164 | 0.005 |   1.187 |    2.157 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data48_d_
reg[1] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data48_d_reg[1] /D         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.173
- Setup                         0.107
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.936
- Arrival Time                  4.905
= Slack Time                   -0.969
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.969 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.741 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.466 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.241 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.018 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.225 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.122 | 0.345 |   1.540 |    0.570 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.631 |    0.662 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.092 | 0.086 |   1.717 |    0.748 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.144 | 0.135 |   1.852 |    0.883 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.135 |   1.987 |    1.018 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 0.090 | 0.103 |   2.090 |    1.121 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A v -> Y v   | BUFX4   | 0.160 | 0.199 |   2.289 |    1.320 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX8   | 0.077 | 0.104 |   2.393 |    1.424 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.068 | 0.065 |   2.458 |    1.488 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.323 | 0.263 |   2.721 |    1.751 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.248 | 0.281 |   3.002 |    2.033 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.147 | 0.176 |   3.178 |    2.209 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC60_n528            | A ^ -> Y ^   | BUFX2   | 0.268 | 0.258 |   3.436 |    2.467 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.106 | 0.125 |   3.561 |    2.592 | 
     | \tx_core/tx_crc/crcpkt2 /U34                      | A v -> Y v   | AND2X2  | 0.096 | 0.170 |   3.731 |    2.761 | 
     | \tx_core/tx_crc/crcpkt2 /U120                     | A v -> Y ^   | INVX8   | 0.480 | 0.128 |   3.858 |    2.889 | 
     | \tx_core/tx_crc/crcpkt2 /U9                       | A ^ -> Y v   | INVX4   | 0.511 | 0.779 |   4.637 |    3.668 | 
     | \tx_core/tx_crc/crcpkt2 /U4409                    | S v -> Y v   | MUX2X1  | 0.096 | 0.267 |   4.905 |    3.936 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[1]         | D v          | DFFSR   | 0.096 | 0.000 |   4.905 |    3.936 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.969 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.198 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |    1.476 | 
     | FECTS_clks_clk___L3_I10                   | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.199 |   0.706 |    1.675 | 
     | FECTS_clks_clk___L4_I26                   | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.221 |   0.927 |    1.896 | 
     | FECTS_clks_clk___L5_I101                  | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.234 |   1.161 |    2.130 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[1] | CLK ^        | DFFSR   | 0.177 | 0.012 |   1.173 |    2.142 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data64_d_
reg[59] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data64_d_reg[59] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.188
- Setup                         0.119
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.940
- Arrival Time                  4.909
= Slack Time                   -0.969
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.969 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.741 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.466 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.241 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.018 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.225 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.570 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.666 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.818 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.955 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.083 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.201 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.285 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.507 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.725 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.888 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.016 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.290 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.459 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.623 | 
     | \tx_core/tx_crc/crcpkt0 /U315                     | A ^ -> Y v   | OAI21X1 | 0.089 | 0.103 |   3.695 |    2.726 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC57_n753            | A v -> Y v   | BUFX4   | 0.126 | 0.182 |   3.878 |    2.908 | 
     | \tx_core/tx_crc/crcpkt0 /U121                     | A v -> Y ^   | INVX8   | 0.132 | 0.124 |   4.002 |    3.033 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC40_n3591          | A ^ -> Y ^   | BUFX4   | 0.917 | 0.682 |   4.684 |    3.715 | 
     | \tx_core/tx_crc/crcpkt0 /U3743                    | B ^ -> Y v   | NAND2X1 | 0.160 | 0.133 |   4.818 |    3.848 | 
     | \tx_core/tx_crc/crcpkt0 /U3744                    | C v -> Y ^   | OAI21X1 | 0.154 | 0.091 |   4.909 |    3.939 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[59]        | D ^          | DFFSR   | 0.154 | 0.000 |   4.909 |    3.940 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.969 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.198 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.474 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.691 | 
     | FECTS_clks_clk___L4_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    1.918 | 
     | FECTS_clks_clk___L5_I22                    | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.236 |   1.185 |    2.154 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[59] | CLK ^        | DFFSR   | 0.162 | 0.004 |   1.188 |    2.158 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data48_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data48_d_reg[26] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.170
- Setup                         0.123
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.917
- Arrival Time                  4.885
= Slack Time                   -0.968
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.968 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.740 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.465 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.240 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.017 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.226 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.122 | 0.345 |   1.540 |    0.572 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.631 |    0.663 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.092 | 0.086 |   1.717 |    0.749 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.144 | 0.135 |   1.852 |    0.884 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.135 |   1.987 |    1.019 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 0.090 | 0.103 |   2.090 |    1.122 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A v -> Y v   | BUFX4   | 0.160 | 0.199 |   2.289 |    1.321 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX8   | 0.077 | 0.104 |   2.393 |    1.425 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.068 | 0.065 |   2.458 |    1.490 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.323 | 0.263 |   2.721 |    1.752 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.248 | 0.281 |   3.002 |    2.034 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.147 | 0.176 |   3.178 |    2.210 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC60_n528            | A ^ -> Y ^   | BUFX2   | 0.268 | 0.258 |   3.436 |    2.468 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.106 | 0.125 |   3.561 |    2.593 | 
     | \tx_core/tx_crc/crcpkt2 /U34                      | A v -> Y v   | AND2X2  | 0.096 | 0.170 |   3.731 |    2.763 | 
     | \tx_core/tx_crc/crcpkt2 /U120                     | A v -> Y ^   | INVX8   | 0.480 | 0.128 |   3.858 |    2.890 | 
     | \tx_core/tx_crc/crcpkt2 /U9                       | A ^ -> Y v   | INVX4   | 0.511 | 0.779 |   4.637 |    3.669 | 
     | \tx_core/tx_crc/crcpkt2 /U4114                    | S v -> Y v   | MUX2X1  | 0.176 | 0.248 |   4.885 |    3.917 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[26]        | D v          | DFFSR   | 0.176 | 0.000 |   4.885 |    3.917 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.968 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.197 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |    1.475 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.199 |   0.706 |    1.674 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.221 |   0.927 |    1.895 | 
     | FECTS_clks_clk___L5_I103                   | A ^ -> Y ^   | CLKBUF1 | 0.157 | 0.238 |   1.165 |    2.133 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[26] | CLK ^        | DFFSR   | 0.157 | 0.005 |   1.170 |    2.138 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data64_d_
reg[62] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data64_d_reg[62] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.192
- Setup                         0.120
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.942
- Arrival Time                  4.910
= Slack Time                   -0.968
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.968 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.740 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.465 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.240 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.017 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.226 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.571 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.667 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.819 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.957 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.084 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.202 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.286 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.508 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.726 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.889 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.017 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.291 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.460 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.624 | 
     | \tx_core/tx_crc/crcpkt0 /U315                     | A ^ -> Y v   | OAI21X1 | 0.089 | 0.103 |   3.695 |    2.727 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC57_n753            | A v -> Y v   | BUFX4   | 0.126 | 0.182 |   3.878 |    2.909 | 
     | \tx_core/tx_crc/crcpkt0 /U121                     | A v -> Y ^   | INVX8   | 0.132 | 0.124 |   4.002 |    3.034 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC40_n3591          | A ^ -> Y ^   | BUFX4   | 0.917 | 0.682 |   4.684 |    3.716 | 
     | \tx_core/tx_crc/crcpkt0 /U3877                    | B ^ -> Y v   | NAND2X1 | 0.156 | 0.130 |   4.814 |    3.846 | 
     | \tx_core/tx_crc/crcpkt0 /U3878                    | C v -> Y ^   | OAI21X1 | 0.158 | 0.095 |   4.910 |    3.942 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[62]        | D ^          | DFFSR   | 0.158 | 0.000 |   4.910 |    3.942 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.968 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.197 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.473 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.690 | 
     | FECTS_clks_clk___L4_I6                     | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.221 |   0.943 |    1.911 | 
     | FECTS_clks_clk___L5_I23                    | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.244 |   1.187 |    2.155 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[62] | CLK ^        | DFFSR   | 0.172 | 0.005 |   1.192 |    2.160 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[37] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[37] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[24] /Q     (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.150
- Setup                         0.127
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.893
- Arrival Time                  4.860
= Slack Time                   -0.968
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.968 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.739 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.465 | 
     | FECTS_clks_clk___L3_I15                    | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.239 | 
     | FECTS_clks_clk___L4_I41                    | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |   -0.017 | 
     | FECTS_clks_clk___L5_I160                   | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.243 |   1.194 |    0.227 | 
     | \tx_core/axi_master /\haddr1_d_reg[24]     | CLK ^ -> Q ^ | DFFSR   | 0.237 | 0.413 |   1.607 |    0.640 | 
     | \tx_core/axi_master /U823                  | B ^ -> Y ^   | XOR2X1  | 0.081 | 0.137 |   1.744 |    0.776 | 
     | \tx_core/axi_master /U824                  | B ^ -> Y v   | NOR2X1  | 0.070 | 0.069 |   1.813 |    0.846 | 
     | \tx_core/axi_master /U825                  | C v -> Y ^   | NAND3X1 | 0.088 | 0.075 |   1.888 |    0.920 | 
     | \tx_core/axi_master /U295                  | A ^ -> Y v   | NOR2X1  | 0.061 | 0.071 |   1.959 |    0.991 | 
     | \tx_core/axi_master /U293                  | A v -> Y ^   | NAND2X1 | 0.086 | 0.089 |   2.048 |    1.081 | 
     | \tx_core/axi_master /U251                  | B ^ -> Y v   | NOR2X1  | 0.174 | 0.163 |   2.211 |    1.244 | 
     | \tx_core/axi_master /U250                  | A v -> Y v   | AND2X2  | 0.101 | 0.201 |   2.413 |    1.445 | 
     | \tx_core/axi_master /U275                  | A v -> Y ^   | INVX4   | 0.041 | 0.045 |   2.458 |    1.491 | 
     | \tx_core/axi_master /FE_PHC1675_n176       | A ^ -> Y ^   | BUFX2   | 0.171 | 0.188 |   2.646 |    1.678 | 
     | \tx_core/axi_master /U270                  | C ^ -> Y v   | NAND3X1 | 0.074 | 0.061 |   2.707 |    1.739 | 
     | \tx_core/axi_master /U1791                 | C v -> Y ^   | OAI21X1 | 0.110 | 0.096 |   2.802 |    1.835 | 
     | \tx_core/axi_master /U252                  | A ^ -> Y v   | NOR2X1  | 0.070 | 0.081 |   2.883 |    1.915 | 
     | \tx_core/axi_master /U1801                 | A v -> Y ^   | NAND2X1 | 0.067 | 0.076 |   2.959 |    1.992 | 
     | \tx_core/axi_master /U1802                 | B ^ -> Y ^   | OR2X2   | 0.132 | 0.183 |   3.142 |    2.174 | 
     | \tx_core/tx_crc/crcpkt1 /U107              | A ^ -> Y ^   | OR2X2   | 0.168 | 0.208 |   3.350 |    2.382 | 
     | \tx_core/tx_crc/crcpkt1 /U1702             | B ^ -> Y v   | NOR2X1  | 0.196 | 0.208 |   3.558 |    2.591 | 
     | \tx_core/tx_crc/crcpkt1 /U365              | A v -> Y ^   | INVX2   | 0.140 | 0.160 |   3.718 |    2.751 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640   | A ^ -> Y ^   | BUFX4   | 0.729 | 0.470 |   4.188 |    3.220 | 
     | \tx_core/tx_crc/crcpkt1 /U4210             | A ^ -> Y v   | INVX8   | 0.278 | 0.492 |   4.680 |    3.712 | 
     | \tx_core/tx_crc/crcpkt1 /U4211             | S v -> Y v   | MUX2X1  | 0.196 | 0.181 |   4.860 |    3.893 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[37] | D v          | DFFSR   | 0.196 | 0.000 |   4.860 |    3.893 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.968 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.196 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    1.471 | 
     | FECTS_clks_clk___L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    1.668 | 
     | FECTS_clks_clk___L4_I11                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.212 |   0.913 |    1.880 | 
     | FECTS_clks_clk___L5_I43                    | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.234 |   1.146 |    2.114 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[37] | CLK ^        | DFFSR   | 0.156 | 0.004 |   1.150 |    2.118 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin64_d_
reg[26] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[26] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.186
- Setup                         0.117
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.940
- Arrival Time                  4.907
= Slack Time                   -0.967
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.967 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.739 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.464 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.239 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.016 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.227 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.572 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.668 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.820 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.957 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.085 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.203 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.287 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.509 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.727 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.890 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.017 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.292 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.460 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.624 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC130_n749           | A ^ -> Y ^   | BUFX2   | 0.052 | 0.136 |   3.728 |    2.761 | 
     | \tx_core/tx_crc/crcpkt0 /U3647                    | B ^ -> Y v   | NAND2X1 | 0.067 | 0.045 |   3.773 |    2.806 | 
     | \tx_core/tx_crc/crcpkt0 /U3648                    | C v -> Y ^   | OAI21X1 | 0.759 | 0.510 |   4.283 |    3.315 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC35_n3453          | A ^ -> Y ^   | BUFX4   | 0.360 | 0.406 |   4.689 |    3.721 | 
     | \tx_core/tx_crc/crcpkt0 /U4031                    | B ^ -> Y v   | AOI21X1 | 0.108 | 0.144 |   4.833 |    3.865 | 
     | \tx_core/tx_crc/crcpkt0 /U322                     | C v -> Y ^   | OAI21X1 | 0.145 | 0.074 |   4.907 |    3.940 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[26]       | D ^          | DFFSR   | 0.145 | 0.000 |   4.907 |    3.940 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.967 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.196 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.472 | 
     | FECTS_clks_clk___L3_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.689 | 
     | FECTS_clks_clk___L4_I6                      | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.221 |   0.943 |    1.910 | 
     | FECTS_clks_clk___L5_I24                     | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.239 |   1.182 |    2.149 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[26] | CLK ^        | DFFSR   | 0.164 | 0.005 |   1.186 |    2.154 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data64_d_
reg[60] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data64_d_reg[60] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.186
- Setup                         0.117
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.939
- Arrival Time                  4.907
= Slack Time                   -0.967
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.967 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.739 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.464 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.239 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.016 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.227 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.572 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.668 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.820 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.957 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.085 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.203 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.287 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.509 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.727 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.890 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.017 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.292 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.460 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.624 | 
     | \tx_core/tx_crc/crcpkt0 /U315                     | A ^ -> Y v   | OAI21X1 | 0.089 | 0.103 |   3.695 |    2.728 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC57_n753            | A v -> Y v   | BUFX4   | 0.126 | 0.182 |   3.878 |    2.910 | 
     | \tx_core/tx_crc/crcpkt0 /U121                     | A v -> Y ^   | INVX8   | 0.132 | 0.124 |   4.002 |    3.035 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC40_n3591          | A ^ -> Y ^   | BUFX4   | 0.917 | 0.682 |   4.684 |    3.717 | 
     | \tx_core/tx_crc/crcpkt0 /U3672                    | B ^ -> Y v   | NAND2X1 | 0.156 | 0.131 |   4.815 |    3.848 | 
     | \tx_core/tx_crc/crcpkt0 /U3673                    | C v -> Y ^   | OAI21X1 | 0.147 | 0.091 |   4.906 |    3.939 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[60]        | D ^          | DFFSR   | 0.147 | 0.000 |   4.907 |    3.939 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.967 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.196 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.472 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.689 | 
     | FECTS_clks_clk___L4_I6                     | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.221 |   0.943 |    1.910 | 
     | FECTS_clks_clk___L5_I24                    | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.239 |   1.182 |    2.149 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[60] | CLK ^        | DFFSR   | 0.164 | 0.005 |   1.187 |    2.154 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data64_d_
reg[35] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data64_d_reg[35] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.192
- Setup                         0.117
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.945
- Arrival Time                  4.912
= Slack Time                   -0.966
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.966 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.738 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.463 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.238 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.015 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.228 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.573 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.669 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.821 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.958 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.086 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.204 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.288 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.510 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.728 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.891 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.018 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.293 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.461 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.625 | 
     | \tx_core/tx_crc/crcpkt0 /U315                     | A ^ -> Y v   | OAI21X1 | 0.089 | 0.103 |   3.695 |    2.729 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC57_n753            | A v -> Y v   | BUFX4   | 0.126 | 0.182 |   3.878 |    2.911 | 
     | \tx_core/tx_crc/crcpkt0 /U121                     | A v -> Y ^   | INVX8   | 0.132 | 0.124 |   4.002 |    3.036 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC40_n3591          | A ^ -> Y ^   | BUFX4   | 0.917 | 0.682 |   4.684 |    3.718 | 
     | \tx_core/tx_crc/crcpkt0 /U3951                    | B ^ -> Y v   | NAND2X1 | 0.156 | 0.136 |   4.821 |    3.854 | 
     | \tx_core/tx_crc/crcpkt0 /U3952                    | C v -> Y ^   | OAI21X1 | 0.143 | 0.091 |   4.911 |    3.945 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[35]        | D ^          | DFFSR   | 0.143 | 0.000 |   4.912 |    3.945 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.966 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.195 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.471 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.688 | 
     | FECTS_clks_clk___L4_I6                     | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.221 |   0.943 |    1.909 | 
     | FECTS_clks_clk___L5_I23                    | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.244 |   1.187 |    2.153 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[35] | CLK ^        | DFFSR   | 0.172 | 0.005 |   1.192 |    2.158 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data48_d_
reg[17] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data48_d_reg[17] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.167
- Setup                         0.113
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.923
- Arrival Time                  4.890
= Slack Time                   -0.966
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.966 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.738 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.463 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.238 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.015 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.228 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.122 | 0.345 |   1.540 |    0.573 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.631 |    0.665 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.092 | 0.086 |   1.717 |    0.751 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.144 | 0.135 |   1.852 |    0.886 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.135 |   1.987 |    1.021 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 0.090 | 0.103 |   2.090 |    1.124 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A v -> Y v   | BUFX4   | 0.160 | 0.199 |   2.289 |    1.323 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX8   | 0.077 | 0.104 |   2.393 |    1.427 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.068 | 0.065 |   2.458 |    1.491 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.323 | 0.263 |   2.721 |    1.754 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.248 | 0.281 |   3.002 |    2.036 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.147 | 0.176 |   3.178 |    2.212 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC60_n528            | A ^ -> Y ^   | BUFX2   | 0.268 | 0.258 |   3.436 |    2.470 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.106 | 0.125 |   3.561 |    2.595 | 
     | \tx_core/tx_crc/crcpkt2 /U34                      | A v -> Y v   | AND2X2  | 0.096 | 0.170 |   3.731 |    2.764 | 
     | \tx_core/tx_crc/crcpkt2 /U120                     | A v -> Y ^   | INVX8   | 0.480 | 0.128 |   3.858 |    2.892 | 
     | \tx_core/tx_crc/crcpkt2 /U9                       | A ^ -> Y v   | INVX4   | 0.511 | 0.779 |   4.637 |    3.671 | 
     | \tx_core/tx_crc/crcpkt2 /U4392                    | S v -> Y v   | MUX2X1  | 0.131 | 0.252 |   4.889 |    3.923 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[17]        | D v          | DFFSR   | 0.131 | 0.000 |   4.890 |    3.923 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.966 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.195 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |    1.473 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.199 |   0.706 |    1.672 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.221 |   0.927 |    1.893 | 
     | FECTS_clks_clk___L5_I102                   | A ^ -> Y ^   | CLKBUF1 | 0.153 | 0.235 |   1.162 |    2.128 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[17] | CLK ^        | DFFSR   | 0.153 | 0.005 |   1.167 |    2.133 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin64_d_
reg[27] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[27] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.187
- Setup                         0.116
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.940
- Arrival Time                  4.906
= Slack Time                   -0.966
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.966 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.738 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.463 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.238 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.015 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.228 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.573 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.669 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.821 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.958 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.086 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.204 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.288 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.510 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.728 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.891 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.018 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.293 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.461 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.625 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC130_n749           | A ^ -> Y ^   | BUFX2   | 0.052 | 0.136 |   3.728 |    2.762 | 
     | \tx_core/tx_crc/crcpkt0 /U3647                    | B ^ -> Y v   | NAND2X1 | 0.067 | 0.045 |   3.773 |    2.807 | 
     | \tx_core/tx_crc/crcpkt0 /U3648                    | C v -> Y ^   | OAI21X1 | 0.759 | 0.510 |   4.283 |    3.316 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC35_n3453          | A ^ -> Y ^   | BUFX4   | 0.360 | 0.406 |   4.689 |    3.722 | 
     | \tx_core/tx_crc/crcpkt0 /U3756                    | B ^ -> Y v   | AOI21X1 | 0.108 | 0.141 |   4.830 |    3.864 | 
     | \tx_core/tx_crc/crcpkt0 /U3757                    | C v -> Y ^   | OAI21X1 | 0.144 | 0.076 |   4.906 |    3.940 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[27]       | D ^          | DFFSR   | 0.144 | 0.000 |   4.906 |    3.940 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.966 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.195 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.471 | 
     | FECTS_clks_clk___L3_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.688 | 
     | FECTS_clks_clk___L4_I6                      | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.221 |   0.943 |    1.909 | 
     | FECTS_clks_clk___L5_I24                     | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.239 |   1.182 |    2.148 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[27] | CLK ^        | DFFSR   | 0.164 | 0.005 |   1.187 |    2.153 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data64_d_
reg[54] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data64_d_reg[54] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.187
- Setup                         0.117
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.940
- Arrival Time                  4.906
= Slack Time                   -0.966
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.966 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.737 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.463 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.238 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.015 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.229 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.573 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.669 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.822 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.959 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.087 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.204 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.289 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.510 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.729 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.891 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.019 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.293 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.462 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.626 | 
     | \tx_core/tx_crc/crcpkt0 /U315                     | A ^ -> Y v   | OAI21X1 | 0.089 | 0.103 |   3.695 |    2.729 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC57_n753            | A v -> Y v   | BUFX4   | 0.126 | 0.182 |   3.878 |    2.912 | 
     | \tx_core/tx_crc/crcpkt0 /U121                     | A v -> Y ^   | INVX8   | 0.132 | 0.124 |   4.002 |    3.036 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC40_n3591          | A ^ -> Y ^   | BUFX4   | 0.917 | 0.682 |   4.684 |    3.718 | 
     | \tx_core/tx_crc/crcpkt0 /U4076                    | B ^ -> Y v   | NAND2X1 | 0.161 | 0.132 |   4.817 |    3.851 | 
     | \tx_core/tx_crc/crcpkt0 /U4077                    | C v -> Y ^   | OAI21X1 | 0.146 | 0.089 |   4.906 |    3.940 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[54]        | D ^          | DFFSR   | 0.146 | 0.000 |   4.906 |    3.940 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.966 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.195 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.471 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.688 | 
     | FECTS_clks_clk___L4_I6                     | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.221 |   0.943 |    1.909 | 
     | FECTS_clks_clk___L5_I24                    | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.239 |   1.182 |    2.148 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[54] | CLK ^        | DFFSR   | 0.164 | 0.005 |   1.187 |    2.153 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin64_d_
reg[22] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[22] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.186
- Setup                         0.117
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.940
- Arrival Time                  4.905
= Slack Time                   -0.966
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.966 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.737 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.463 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.238 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.015 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.229 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.573 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.669 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.822 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.959 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.087 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.204 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.289 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.510 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.729 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.891 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.019 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.293 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.462 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.626 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC130_n749           | A ^ -> Y ^   | BUFX2   | 0.052 | 0.136 |   3.728 |    2.762 | 
     | \tx_core/tx_crc/crcpkt0 /U3647                    | B ^ -> Y v   | NAND2X1 | 0.067 | 0.045 |   3.773 |    2.807 | 
     | \tx_core/tx_crc/crcpkt0 /U3648                    | C v -> Y ^   | OAI21X1 | 0.759 | 0.510 |   4.283 |    3.317 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC35_n3453          | A ^ -> Y ^   | BUFX4   | 0.360 | 0.406 |   4.689 |    3.723 | 
     | \tx_core/tx_crc/crcpkt0 /U4078                    | B ^ -> Y v   | AOI21X1 | 0.111 | 0.142 |   4.830 |    3.865 | 
     | \tx_core/tx_crc/crcpkt0 /U324                     | C v -> Y ^   | OAI21X1 | 0.144 | 0.075 |   4.905 |    3.939 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[22]       | D ^          | DFFSR   | 0.144 | 0.000 |   4.905 |    3.940 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.966 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.194 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.470 | 
     | FECTS_clks_clk___L3_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.687 | 
     | FECTS_clks_clk___L4_I6                      | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.221 |   0.943 |    1.908 | 
     | FECTS_clks_clk___L5_I24                     | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.239 |   1.182 |    2.148 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[22] | CLK ^        | DFFSR   | 0.164 | 0.004 |   1.186 |    2.152 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin64_d_
reg[15] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[15] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.195
- Setup                         0.118
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.947
- Arrival Time                  4.913
= Slack Time                   -0.966
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.966 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.737 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.463 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.237 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.015 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.229 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.574 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.669 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.822 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.959 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.087 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.205 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.289 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.511 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.729 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.892 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.019 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.294 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.462 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.626 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC130_n749           | A ^ -> Y ^   | BUFX2   | 0.052 | 0.136 |   3.728 |    2.762 | 
     | \tx_core/tx_crc/crcpkt0 /U3647                    | B ^ -> Y v   | NAND2X1 | 0.067 | 0.045 |   3.773 |    2.808 | 
     | \tx_core/tx_crc/crcpkt0 /U3648                    | C v -> Y ^   | OAI21X1 | 0.759 | 0.510 |   4.283 |    3.317 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC35_n3453          | A ^ -> Y ^   | BUFX4   | 0.360 | 0.406 |   4.689 |    3.723 | 
     | \tx_core/tx_crc/crcpkt0 /U4099                    | B ^ -> Y v   | AOI21X1 | 0.108 | 0.147 |   4.836 |    3.871 | 
     | \tx_core/tx_crc/crcpkt0 /U333                     | C v -> Y ^   | OAI21X1 | 0.149 | 0.076 |   4.913 |    3.947 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[15]       | D ^          | DFFSR   | 0.149 | 0.000 |   4.913 |    3.947 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.966 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.194 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.470 | 
     | FECTS_clks_clk___L3_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.687 | 
     | FECTS_clks_clk___L4_I4                      | A ^ -> Y ^   | CLKBUF1 | 0.136 | 0.231 |   0.953 |    1.918 | 
     | FECTS_clks_clk___L5_I15                     | A ^ -> Y ^   | CLKBUF1 | 0.173 | 0.234 |   1.187 |    2.153 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[15] | CLK ^        | DFFSR   | 0.176 | 0.008 |   1.195 |    2.161 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data64_d_
reg[34] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data64_d_reg[34] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.192
- Setup                         0.116
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.945
- Arrival Time                  4.911
= Slack Time                   -0.965
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.965 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.737 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.462 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.237 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.014 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.229 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.574 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.670 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.822 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.959 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.087 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.205 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.289 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.511 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.729 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.892 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.019 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.294 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.462 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.626 | 
     | \tx_core/tx_crc/crcpkt0 /U315                     | A ^ -> Y v   | OAI21X1 | 0.089 | 0.103 |   3.695 |    2.730 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC57_n753            | A v -> Y v   | BUFX4   | 0.126 | 0.182 |   3.878 |    2.912 | 
     | \tx_core/tx_crc/crcpkt0 /U121                     | A v -> Y ^   | INVX8   | 0.132 | 0.124 |   4.002 |    3.037 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC40_n3591          | A ^ -> Y ^   | BUFX4   | 0.917 | 0.682 |   4.684 |    3.719 | 
     | \tx_core/tx_crc/crcpkt0 /U3653                    | B ^ -> Y v   | NAND2X1 | 0.157 | 0.137 |   4.821 |    3.855 | 
     | \tx_core/tx_crc/crcpkt0 /U3654                    | C v -> Y ^   | OAI21X1 | 0.142 | 0.090 |   4.911 |    3.945 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[34]        | D ^          | DFFSR   | 0.142 | 0.000 |   4.911 |    3.945 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.965 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.194 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.470 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.687 | 
     | FECTS_clks_clk___L4_I6                     | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.221 |   0.943 |    1.908 | 
     | FECTS_clks_clk___L5_I23                    | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.244 |   1.186 |    2.152 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[34] | CLK ^        | DFFSR   | 0.172 | 0.005 |   1.192 |    2.157 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\crcin64_d_
reg[14] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[14] /D       (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.186
- Setup                         0.116
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.940
- Arrival Time                  4.905
= Slack Time                   -0.965
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.965 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.736 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.462 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.237 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.014 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.229 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.574 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.670 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.823 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.960 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.087 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.205 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.289 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.511 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.729 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.892 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.020 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.294 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.463 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.627 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC130_n749           | A ^ -> Y ^   | BUFX2   | 0.052 | 0.136 |   3.728 |    2.763 | 
     | \tx_core/tx_crc/crcpkt0 /U3647                    | B ^ -> Y v   | NAND2X1 | 0.067 | 0.045 |   3.773 |    2.808 | 
     | \tx_core/tx_crc/crcpkt0 /U3648                    | C v -> Y ^   | OAI21X1 | 0.759 | 0.510 |   4.283 |    3.318 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC35_n3453          | A ^ -> Y ^   | BUFX4   | 0.360 | 0.406 |   4.689 |    3.724 | 
     | \tx_core/tx_crc/crcpkt0 /U4117                    | B ^ -> Y v   | AOI21X1 | 0.109 | 0.143 |   4.832 |    3.867 | 
     | \tx_core/tx_crc/crcpkt0 /U334                     | C v -> Y ^   | OAI21X1 | 0.142 | 0.073 |   4.905 |    3.940 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[14]       | D ^          | DFFSR   | 0.142 | 0.000 |   4.905 |    3.940 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.965 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.194 | 
     | FECTS_clks_clk___L2_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.470 | 
     | FECTS_clks_clk___L3_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.687 | 
     | FECTS_clks_clk___L4_I6                      | A ^ -> Y ^   | CLKBUF1 | 0.133 | 0.221 |   0.943 |    1.908 | 
     | FECTS_clks_clk___L5_I24                     | A ^ -> Y ^   | CLKBUF1 | 0.164 | 0.239 |   1.182 |    2.147 | 
     | \tx_core/tx_crc/crcpkt0 /\crcin64_d_reg[14] | CLK ^        | DFFSR   | 0.164 | 0.004 |   1.186 |    2.151 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data48_d_
reg[13] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data48_d_reg[13] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.168
- Setup                         0.109
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.929
- Arrival Time                  4.893
= Slack Time                   -0.964
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.964 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.735 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.461 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.236 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.013 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.231 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.122 | 0.345 |   1.540 |    0.576 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.631 |    0.667 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.092 | 0.086 |   1.717 |    0.754 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.144 | 0.135 |   1.852 |    0.888 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.135 |   1.987 |    1.024 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 0.090 | 0.103 |   2.090 |    1.126 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A v -> Y v   | BUFX4   | 0.160 | 0.199 |   2.289 |    1.325 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX8   | 0.077 | 0.104 |   2.393 |    1.429 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.068 | 0.065 |   2.458 |    1.494 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.323 | 0.263 |   2.721 |    1.757 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.248 | 0.281 |   3.002 |    2.038 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.147 | 0.176 |   3.178 |    2.214 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC60_n528            | A ^ -> Y ^   | BUFX2   | 0.268 | 0.258 |   3.436 |    2.472 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.106 | 0.125 |   3.561 |    2.597 | 
     | \tx_core/tx_crc/crcpkt2 /U34                      | A v -> Y v   | AND2X2  | 0.096 | 0.170 |   3.731 |    2.767 | 
     | \tx_core/tx_crc/crcpkt2 /U120                     | A v -> Y ^   | INVX8   | 0.480 | 0.128 |   3.858 |    2.895 | 
     | \tx_core/tx_crc/crcpkt2 /U9                       | A ^ -> Y v   | INVX4   | 0.511 | 0.779 |   4.637 |    3.674 | 
     | \tx_core/tx_crc/crcpkt2 /U4400                    | S v -> Y v   | MUX2X1  | 0.108 | 0.255 |   4.893 |    3.929 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[13]        | D v          | DFFSR   | 0.108 | 0.000 |   4.893 |    3.929 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.964 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.192 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |    1.470 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.199 |   0.706 |    1.670 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.221 |   0.927 |    1.890 | 
     | FECTS_clks_clk___L5_I104                   | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.236 |   1.162 |    2.126 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[13] | CLK ^        | DFFSR   | 0.158 | 0.005 |   1.168 |    2.132 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt1 /\data40_d_
reg[34] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /\data40_d_reg[34] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\haddr1_d_reg[24] /Q     (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.152
- Setup                         0.128
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.893
- Arrival Time                  4.857
= Slack Time                   -0.964
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.964 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.735 | 
     | FECTS_clks_clk___L2_I3                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.461 | 
     | FECTS_clks_clk___L3_I15                    | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.235 | 
     | FECTS_clks_clk___L4_I41                    | A ^ -> Y ^   | CLKBUF1 | 0.135 | 0.223 |   0.951 |   -0.013 | 
     | FECTS_clks_clk___L5_I160                   | A ^ -> Y ^   | CLKBUF1 | 0.181 | 0.243 |   1.194 |    0.231 | 
     | \tx_core/axi_master /\haddr1_d_reg[24]     | CLK ^ -> Q ^ | DFFSR   | 0.237 | 0.413 |   1.607 |    0.644 | 
     | \tx_core/axi_master /U823                  | B ^ -> Y ^   | XOR2X1  | 0.081 | 0.137 |   1.744 |    0.781 | 
     | \tx_core/axi_master /U824                  | B ^ -> Y v   | NOR2X1  | 0.070 | 0.069 |   1.813 |    0.850 | 
     | \tx_core/axi_master /U825                  | C v -> Y ^   | NAND3X1 | 0.088 | 0.075 |   1.888 |    0.924 | 
     | \tx_core/axi_master /U295                  | A ^ -> Y v   | NOR2X1  | 0.061 | 0.071 |   1.959 |    0.996 | 
     | \tx_core/axi_master /U293                  | A v -> Y ^   | NAND2X1 | 0.086 | 0.089 |   2.048 |    1.085 | 
     | \tx_core/axi_master /U251                  | B ^ -> Y v   | NOR2X1  | 0.174 | 0.163 |   2.211 |    1.248 | 
     | \tx_core/axi_master /U250                  | A v -> Y v   | AND2X2  | 0.101 | 0.201 |   2.413 |    1.449 | 
     | \tx_core/axi_master /U275                  | A v -> Y ^   | INVX4   | 0.041 | 0.045 |   2.458 |    1.495 | 
     | \tx_core/axi_master /FE_PHC1675_n176       | A ^ -> Y ^   | BUFX2   | 0.171 | 0.188 |   2.646 |    1.682 | 
     | \tx_core/axi_master /U270                  | C ^ -> Y v   | NAND3X1 | 0.074 | 0.061 |   2.707 |    1.743 | 
     | \tx_core/axi_master /U1791                 | C v -> Y ^   | OAI21X1 | 0.110 | 0.096 |   2.802 |    1.839 | 
     | \tx_core/axi_master /U252                  | A ^ -> Y v   | NOR2X1  | 0.070 | 0.081 |   2.883 |    1.919 | 
     | \tx_core/axi_master /U1801                 | A v -> Y ^   | NAND2X1 | 0.067 | 0.076 |   2.959 |    1.996 | 
     | \tx_core/axi_master /U1802                 | B ^ -> Y ^   | OR2X2   | 0.132 | 0.183 |   3.142 |    2.178 | 
     | \tx_core/tx_crc/crcpkt1 /U107              | A ^ -> Y ^   | OR2X2   | 0.168 | 0.208 |   3.350 |    2.387 | 
     | \tx_core/tx_crc/crcpkt1 /U1702             | B ^ -> Y v   | NOR2X1  | 0.196 | 0.208 |   3.558 |    2.595 | 
     | \tx_core/tx_crc/crcpkt1 /U365              | A v -> Y ^   | INVX2   | 0.140 | 0.160 |   3.718 |    2.755 | 
     | \tx_core/tx_crc/crcpkt1 /FE_OFCC48_n3640   | A ^ -> Y ^   | BUFX4   | 0.729 | 0.470 |   4.188 |    3.224 | 
     | \tx_core/tx_crc/crcpkt1 /U4169             | A ^ -> Y v   | INVX8   | 0.271 | 0.475 |   4.663 |    3.700 | 
     | \tx_core/tx_crc/crcpkt1 /U4206             | S v -> Y v   | MUX2X1  | 0.203 | 0.193 |   4.857 |    3.893 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[34] | D v          | DFFSR   | 0.203 | 0.000 |   4.857 |    3.893 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.964 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.192 | 
     | FECTS_clks_clk___L2_I1                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.275 |   0.503 |    1.467 | 
     | FECTS_clks_clk___L3_I4                     | A ^ -> Y ^   | CLKBUF1 | 0.091 | 0.197 |   0.701 |    1.664 | 
     | FECTS_clks_clk___L4_I11                    | A ^ -> Y ^   | CLKBUF1 | 0.124 | 0.212 |   0.913 |    1.876 | 
     | FECTS_clks_clk___L5_I43                    | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.234 |   1.146 |    2.110 | 
     | \tx_core/tx_crc/crcpkt1 /\data40_d_reg[34] | CLK ^        | DFFSR   | 0.156 | 0.005 |   1.152 |    2.115 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt2 /\data48_d_
reg[30] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt2 /\data48_d_reg[30] /D        (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] /Q (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.171
- Setup                         0.120
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.920
- Arrival Time                  4.883
= Slack Time                   -0.963
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.963 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.735 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.460 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.235 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.012 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.231 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[2] | CLK ^ -> Q v | DFFSR   | 0.122 | 0.345 |   1.540 |    0.577 | 
     | \tx_core/axi_master /U460                         | B v -> Y ^   | NOR2X1  | 0.087 | 0.091 |   1.631 |    0.668 | 
     | \tx_core/axi_master /U461                         | C ^ -> Y v   | NAND3X1 | 0.092 | 0.086 |   1.717 |    0.754 | 
     | \tx_core/axi_master /U462                         | B v -> Y ^   | NOR2X1  | 0.144 | 0.135 |   1.852 |    0.889 | 
     | \tx_core/axi_master /U12                          | B ^ -> Y ^   | OR2X1   | 0.064 | 0.135 |   1.987 |    1.024 | 
     | \tx_core/axi_master /U508                         | A ^ -> Y v   | NOR3X1  | 0.090 | 0.103 |   2.090 |    1.127 | 
     | \tx_core/axi_master /FE_OFCC20_n279               | A v -> Y v   | BUFX4   | 0.160 | 0.199 |   2.289 |    1.326 | 
     | \tx_core/axi_master /U1365                        | A v -> Y ^   | INVX8   | 0.077 | 0.104 |   2.393 |    1.430 | 
     | \tx_core/axi_master /U1735                        | C ^ -> Y v   | OAI21X1 | 0.068 | 0.065 |   2.458 |    1.495 | 
     | \tx_core/axi_master /U240                         | B v -> Y ^   | AOI21X1 | 0.323 | 0.263 |   2.721 |    1.757 | 
     | \tx_core/axi_master /U1740                        | B ^ -> Y v   | NOR2X1  | 0.248 | 0.281 |   3.002 |    2.039 | 
     | \tx_core/tx_crc/crcpkt2 /U1438                    | B v -> Y ^   | NAND2X1 | 0.147 | 0.176 |   3.178 |    2.215 | 
     | \tx_core/tx_crc/crcpkt2 /FE_PSC60_n528            | A ^ -> Y ^   | BUFX2   | 0.268 | 0.258 |   3.436 |    2.473 | 
     | \tx_core/tx_crc/crcpkt2 /U2305                    | B ^ -> Y v   | NOR2X1  | 0.106 | 0.125 |   3.561 |    2.598 | 
     | \tx_core/tx_crc/crcpkt2 /U34                      | A v -> Y v   | AND2X2  | 0.096 | 0.170 |   3.731 |    2.768 | 
     | \tx_core/tx_crc/crcpkt2 /U120                     | A v -> Y ^   | INVX8   | 0.480 | 0.128 |   3.858 |    2.895 | 
     | \tx_core/tx_crc/crcpkt2 /U9                       | A ^ -> Y v   | INVX4   | 0.511 | 0.779 |   4.637 |    3.674 | 
     | \tx_core/tx_crc/crcpkt2 /U4110                    | S v -> Y v   | MUX2X1  | 0.163 | 0.246 |   4.883 |    3.920 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[30]        | D v          | DFFSR   | 0.163 | 0.000 |   4.883 |    3.920 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.963 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.192 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.278 |   0.507 |    1.470 | 
     | FECTS_clks_clk___L3_I10                    | A ^ -> Y ^   | CLKBUF1 | 0.092 | 0.199 |   0.706 |    1.669 | 
     | FECTS_clks_clk___L4_I26                    | A ^ -> Y ^   | CLKBUF1 | 0.141 | 0.221 |   0.927 |    1.890 | 
     | FECTS_clks_clk___L5_I104                   | A ^ -> Y ^   | CLKBUF1 | 0.158 | 0.236 |   1.162 |    2.126 | 
     | \tx_core/tx_crc/crcpkt2 /\data48_d_reg[30] | CLK ^        | DFFSR   | 0.158 | 0.008 |   1.171 |    2.134 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin \tx_core/tx_crc/crcpkt0 /\data64_d_
reg[55] /CLK 
Endpoint:   \tx_core/tx_crc/crcpkt0 /\data64_d_reg[55] /D        (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.190
- Setup                         0.116
+ Phase Shift                   3.120
- Uncertainty                   0.250
= Required Time                 3.945
- Arrival Time                  4.908
= Slack Time                   -0.963
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.963 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -0.734 | 
     | FECTS_clks_clk___L2_I3                            | A ^ -> Y ^   | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.460 | 
     | FECTS_clks_clk___L3_I15                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.235 | 
     | FECTS_clks_clk___L4_I39                           | A ^ -> Y ^   | CLKBUF1 | 0.129 | 0.223 |   0.951 |   -0.012 | 
     | FECTS_clks_clk___L5_I155                          | A ^ -> Y ^   | CLKBUF1 | 0.169 | 0.243 |   1.194 |    0.231 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[1] | CLK ^ -> Q ^ | DFFSR   | 0.149 | 0.345 |   1.539 |    0.576 | 
     | \tx_core/axi_master /U458                         | A ^ -> Y v   | NOR2X1  | 0.081 | 0.096 |   1.635 |    0.672 | 
     | \tx_core/axi_master /U461                         | A v -> Y ^   | NAND3X1 | 0.151 | 0.153 |   1.788 |    0.825 | 
     | \tx_core/axi_master /U462                         | B ^ -> Y v   | NOR2X1  | 0.130 | 0.137 |   1.925 |    0.962 | 
     | \tx_core/axi_master /U464                         | A v -> Y ^   | NAND3X1 | 0.097 | 0.128 |   2.052 |    1.089 | 
     | \tx_core/axi_master /U368                         | C ^ -> Y v   | OAI21X1 | 0.135 | 0.118 |   2.170 |    1.207 | 
     | \tx_core/axi_master /U367                         | C v -> Y ^   | NOR3X1  | 0.096 | 0.084 |   2.254 |    1.291 | 
     | \tx_core/axi_master /FE_PSC54_n543                | A ^ -> Y ^   | BUFX4   | 0.235 | 0.222 |   2.476 |    1.513 | 
     | \tx_core/axi_master /U1428                        | A ^ -> Y v   | INVX8   | 0.223 | 0.218 |   2.694 |    1.731 | 
     | \tx_core/axi_master /U349                         | A v -> Y ^   | OAI21X1 | 0.132 | 0.163 |   2.857 |    1.894 | 
     | \tx_core/axi_master /U346                         | A ^ -> Y v   | NOR3X1  | 0.100 | 0.128 |   2.985 |    2.022 | 
     | \tx_core/axi_master /U345                         | C v -> Y ^   | NAND3X1 | 0.349 | 0.274 |   3.259 |    2.296 | 
     | \tx_core/tx_crc/crcpkt0 /U141                     | B ^ -> Y v   | NOR2X1  | 0.150 | 0.169 |   3.428 |    2.465 | 
     | \tx_core/tx_crc/crcpkt0 /U278                     | A v -> Y ^   | INVX4   | 0.233 | 0.164 |   3.592 |    2.629 | 
     | \tx_core/tx_crc/crcpkt0 /U315                     | A ^ -> Y v   | OAI21X1 | 0.089 | 0.103 |   3.695 |    2.732 | 
     | \tx_core/tx_crc/crcpkt0 /FE_PSC57_n753            | A v -> Y v   | BUFX4   | 0.126 | 0.182 |   3.878 |    2.915 | 
     | \tx_core/tx_crc/crcpkt0 /U121                     | A v -> Y ^   | INVX8   | 0.132 | 0.124 |   4.002 |    3.039 | 
     | \tx_core/tx_crc/crcpkt0 /FE_OFCC40_n3591          | A ^ -> Y ^   | BUFX4   | 0.917 | 0.682 |   4.684 |    3.721 | 
     | \tx_core/tx_crc/crcpkt0 /U3944                    | B ^ -> Y v   | NAND2X1 | 0.158 | 0.135 |   4.819 |    3.856 | 
     | \tx_core/tx_crc/crcpkt0 /U3945                    | C v -> Y ^   | OAI21X1 | 0.140 | 0.089 |   4.908 |    3.945 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[55]        | D ^          | DFFSR   | 0.140 | 0.000 |   4.908 |    3.945 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.963 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.229 |   0.229 |    1.192 | 
     | FECTS_clks_clk___L2_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.156 | 0.276 |   0.505 |    1.468 | 
     | FECTS_clks_clk___L3_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.130 | 0.217 |   0.722 |    1.685 | 
     | FECTS_clks_clk___L4_I5                     | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.227 |   0.948 |    1.911 | 
     | FECTS_clks_clk___L5_I22                    | A ^ -> Y ^   | CLKBUF1 | 0.162 | 0.236 |   1.185 |    2.148 | 
     | \tx_core/tx_crc/crcpkt0 /\data64_d_reg[55] | CLK ^        | DFFSR   | 0.162 | 0.006 |   1.191 |    2.154 | 
     +----------------------------------------------------------------------------------------------------------+ 

