-- Decoder component

library ieee;
use ieee.std_logic_1164.all;

entity CU_decode is
	port (
			instr		: in std_logic_vector(31 downto 0);
			rs1		: out std_logic_vector(4 downto 0);
			rs2		: out std_logic_vector(4 downto 0);
			rd			: out std_logic_vector(4 downto 0);
			imm		: out std_logic_vector(11 downto 0);
			ALU_op	: out std_logic_vector(3 downto 0);
			ALU_src	: out std_logic;
			reg_write	: out std_logic;
			mem_write	: out std_logic;
			mem_read 	: out std_logic;
			mem_to_reg	: out std_logic;
			branch		: out std_logic
		);
end entity;

architecture behavioral of decoder is
	
begin

end architecture;